
SensorFusion.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e1c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  08004fbc  08004fbc  00014fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005144  08005144  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005144  08005144  00015144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800514c  0800514c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800514c  0800514c  0001514c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005150  08005150  00015150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005154  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000170  20000070  080051c4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001e0  080051c4  000201e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c38a  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002045  00000000  00000000  0002c42a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bc8  00000000  00000000  0002e470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ad8  00000000  00000000  0002f038  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015c9e  00000000  00000000  0002fb10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ef6f  00000000  00000000  000457ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008afd4  00000000  00000000  0005471d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df6f1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000038bc  00000000  00000000  000df744  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004fa4 	.word	0x08004fa4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	08004fa4 	.word	0x08004fa4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <lsm303_read>:
#include "main.h"
#include "lsm303dlhc.h"

HAL_StatusTypeDef lsm303_read(I2C_HandleTypeDef* handle, uint8_t reg,  uint8_t* buf, uint16_t len)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	; 0x28
 8000588:	af04      	add	r7, sp, #16
 800058a:	60f8      	str	r0, [r7, #12]
 800058c:	607a      	str	r2, [r7, #4]
 800058e:	461a      	mov	r2, r3
 8000590:	460b      	mov	r3, r1
 8000592:	72fb      	strb	r3, [r7, #11]
 8000594:	4613      	mov	r3, r2
 8000596:	813b      	strh	r3, [r7, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000598:	b672      	cpsid	i
}
 800059a:	bf00      	nop
	__disable_irq();
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(handle, 0x33, reg, 1, buf, len, 100);
 800059c:	7afb      	ldrb	r3, [r7, #11]
 800059e:	b29a      	uxth	r2, r3
 80005a0:	2364      	movs	r3, #100	; 0x64
 80005a2:	9302      	str	r3, [sp, #8]
 80005a4:	893b      	ldrh	r3, [r7, #8]
 80005a6:	9301      	str	r3, [sp, #4]
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	9300      	str	r3, [sp, #0]
 80005ac:	2301      	movs	r3, #1
 80005ae:	2133      	movs	r1, #51	; 0x33
 80005b0:	68f8      	ldr	r0, [r7, #12]
 80005b2:	f001 fbe3 	bl	8001d7c <HAL_I2C_Mem_Read>
 80005b6:	4603      	mov	r3, r0
 80005b8:	75fb      	strb	r3, [r7, #23]
  __ASM volatile ("cpsie i" : : : "memory");
 80005ba:	b662      	cpsie	i
}
 80005bc:	bf00      	nop
	__enable_irq();
	return ret;
 80005be:	7dfb      	ldrb	r3, [r7, #23]
}
 80005c0:	4618      	mov	r0, r3
 80005c2:	3718      	adds	r7, #24
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}

080005c8 <lsm303_write>:

HAL_StatusTypeDef lsm303_write(void* handle, uint8_t reg, uint8_t *buf, uint16_t len)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b08a      	sub	sp, #40	; 0x28
 80005cc:	af04      	add	r7, sp, #16
 80005ce:	60f8      	str	r0, [r7, #12]
 80005d0:	607a      	str	r2, [r7, #4]
 80005d2:	461a      	mov	r2, r3
 80005d4:	460b      	mov	r3, r1
 80005d6:	72fb      	strb	r3, [r7, #11]
 80005d8:	4613      	mov	r3, r2
 80005da:	813b      	strh	r3, [r7, #8]
	HAL_StatusTypeDef ret = HAL_I2C_Mem_Write(handle, 0x33, reg, 1, buf, len, 100);
 80005dc:	7afb      	ldrb	r3, [r7, #11]
 80005de:	b29a      	uxth	r2, r3
 80005e0:	2364      	movs	r3, #100	; 0x64
 80005e2:	9302      	str	r3, [sp, #8]
 80005e4:	893b      	ldrh	r3, [r7, #8]
 80005e6:	9301      	str	r3, [sp, #4]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	9300      	str	r3, [sp, #0]
 80005ec:	2301      	movs	r3, #1
 80005ee:	2133      	movs	r1, #51	; 0x33
 80005f0:	68f8      	ldr	r0, [r7, #12]
 80005f2:	f001 fac9 	bl	8001b88 <HAL_I2C_Mem_Write>
 80005f6:	4603      	mov	r3, r0
 80005f8:	75fb      	strb	r3, [r7, #23]
	return ret;
 80005fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	3718      	adds	r7, #24
 8000600:	46bd      	mov	sp, r7
 8000602:	bd80      	pop	{r7, pc}

08000604 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000604:	b480      	push	{r7}
 8000606:	b083      	sub	sp, #12
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800060c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000610:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000614:	f003 0301 	and.w	r3, r3, #1
 8000618:	2b00      	cmp	r3, #0
 800061a:	d013      	beq.n	8000644 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 800061c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000620:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000624:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000628:	2b00      	cmp	r3, #0
 800062a:	d00b      	beq.n	8000644 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800062c:	e000      	b.n	8000630 <ITM_SendChar+0x2c>
    {
      __NOP();
 800062e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000630:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	2b00      	cmp	r3, #0
 8000638:	d0f9      	beq.n	800062e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800063a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800063e:	687a      	ldr	r2, [r7, #4]
 8000640:	b2d2      	uxtb	r2, r2
 8000642:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000644:	687b      	ldr	r3, [r7, #4]
}
 8000646:	4618      	mov	r0, r3
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// overrides system _write so we can use SWD
int _write(int file, char* ptr, int len)
{
 8000652:	b580      	push	{r7, lr}
 8000654:	b086      	sub	sp, #24
 8000656:	af00      	add	r7, sp, #0
 8000658:	60f8      	str	r0, [r7, #12]
 800065a:	60b9      	str	r1, [r7, #8]
 800065c:	607a      	str	r2, [r7, #4]
	for (int DataIdx = 0; DataIdx < len; DataIdx++)
 800065e:	2300      	movs	r3, #0
 8000660:	617b      	str	r3, [r7, #20]
 8000662:	e009      	b.n	8000678 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	1c5a      	adds	r2, r3, #1
 8000668:	60ba      	str	r2, [r7, #8]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	4618      	mov	r0, r3
 800066e:	f7ff ffc9 	bl	8000604 <ITM_SendChar>
	for (int DataIdx = 0; DataIdx < len; DataIdx++)
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	3301      	adds	r3, #1
 8000676:	617b      	str	r3, [r7, #20]
 8000678:	697a      	ldr	r2, [r7, #20]
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	429a      	cmp	r2, r3
 800067e:	dbf1      	blt.n	8000664 <_write+0x12>
	}
	return len;
 8000680:	687b      	ldr	r3, [r7, #4]
}
 8000682:	4618      	mov	r0, r3
 8000684:	3718      	adds	r7, #24
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
	...

0800068c <hexprint>:

void hexprint(const char* start, const uint8_t* buf, int len)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b086      	sub	sp, #24
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	60b9      	str	r1, [r7, #8]
 8000696:	607a      	str	r2, [r7, #4]
	printf("%s0x", start);
 8000698:	68f9      	ldr	r1, [r7, #12]
 800069a:	480e      	ldr	r0, [pc, #56]	; (80006d4 <hexprint+0x48>)
 800069c:	f003 fc20 	bl	8003ee0 <iprintf>
	for (int i = 0; i < len; i++)
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]
 80006a4:	e00a      	b.n	80006bc <hexprint+0x30>
	{
		printf("%.2x", buf[i]);
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	68ba      	ldr	r2, [r7, #8]
 80006aa:	4413      	add	r3, r2
 80006ac:	781b      	ldrb	r3, [r3, #0]
 80006ae:	4619      	mov	r1, r3
 80006b0:	4809      	ldr	r0, [pc, #36]	; (80006d8 <hexprint+0x4c>)
 80006b2:	f003 fc15 	bl	8003ee0 <iprintf>
	for (int i = 0; i < len; i++)
 80006b6:	697b      	ldr	r3, [r7, #20]
 80006b8:	3301      	adds	r3, #1
 80006ba:	617b      	str	r3, [r7, #20]
 80006bc:	697a      	ldr	r2, [r7, #20]
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	429a      	cmp	r2, r3
 80006c2:	dbf0      	blt.n	80006a6 <hexprint+0x1a>
	}
	printf("\n");
 80006c4:	200a      	movs	r0, #10
 80006c6:	f003 fc23 	bl	8003f10 <putchar>
}
 80006ca:	bf00      	nop
 80006cc:	3718      	adds	r7, #24
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	bf00      	nop
 80006d4:	08004fbc 	.word	0x08004fbc
 80006d8:	08004fc4 	.word	0x08004fc4

080006dc <toggle_led>:


void toggle_led(led_t led)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(GPIOD, led);
 80006e6:	88fb      	ldrh	r3, [r7, #6]
 80006e8:	4619      	mov	r1, r3
 80006ea:	4803      	ldr	r0, [pc, #12]	; (80006f8 <toggle_led+0x1c>)
 80006ec:	f001 f8ed 	bl	80018ca <HAL_GPIO_TogglePin>
}
 80006f0:	bf00      	nop
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40020c00 	.word	0x40020c00

080006fc <print_hal_status>:

void print_hal_status(HAL_StatusTypeDef status)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	71fb      	strb	r3, [r7, #7]
	switch (status)
 8000706:	79fb      	ldrb	r3, [r7, #7]
 8000708:	2b03      	cmp	r3, #3
 800070a:	d81b      	bhi.n	8000744 <print_hal_status+0x48>
 800070c:	a201      	add	r2, pc, #4	; (adr r2, 8000714 <print_hal_status+0x18>)
 800070e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000712:	bf00      	nop
 8000714:	08000725 	.word	0x08000725
 8000718:	0800072d 	.word	0x0800072d
 800071c:	0800073d 	.word	0x0800073d
 8000720:	08000735 	.word	0x08000735
	{
		case HAL_OK:
			printf("#GRN#HAL OK\n");
 8000724:	4809      	ldr	r0, [pc, #36]	; (800074c <print_hal_status+0x50>)
 8000726:	f003 fc77 	bl	8004018 <puts>
			break;
 800072a:	e00b      	b.n	8000744 <print_hal_status+0x48>
		case HAL_ERROR:
			printf("#RED#HAL ERROR\n");
 800072c:	4808      	ldr	r0, [pc, #32]	; (8000750 <print_hal_status+0x54>)
 800072e:	f003 fc73 	bl	8004018 <puts>
			break;
 8000732:	e007      	b.n	8000744 <print_hal_status+0x48>
		case HAL_TIMEOUT:
			printf("#ORG#HAL TIMEOUT\n");
 8000734:	4807      	ldr	r0, [pc, #28]	; (8000754 <print_hal_status+0x58>)
 8000736:	f003 fc6f 	bl	8004018 <puts>
			break;
 800073a:	e003      	b.n	8000744 <print_hal_status+0x48>
		case HAL_BUSY:
			printf("#ORG#HAL BUSY\n");
 800073c:	4806      	ldr	r0, [pc, #24]	; (8000758 <print_hal_status+0x5c>)
 800073e:	f003 fc6b 	bl	8004018 <puts>
			break;
 8000742:	bf00      	nop
	}
}
 8000744:	bf00      	nop
 8000746:	3708      	adds	r7, #8
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	08004fcc 	.word	0x08004fcc
 8000750:	08004fd8 	.word	0x08004fd8
 8000754:	08004fe8 	.word	0x08004fe8
 8000758:	08004ffc 	.word	0x08004ffc

0800075c <init>:

void init(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
	printf("\nInit\n");
 8000762:	4827      	ldr	r0, [pc, #156]	; (8000800 <init+0xa4>)
 8000764:	f003 fc58 	bl	8004018 <puts>

	uint8_t ctl_reg = 0b00100111;
 8000768:	2327      	movs	r3, #39	; 0x27
 800076a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef status;

	status = lsm303_write(&hi2c1, 0x20, &ctl_reg, 1);
 800076c:	1dba      	adds	r2, r7, #6
 800076e:	2301      	movs	r3, #1
 8000770:	2120      	movs	r1, #32
 8000772:	4824      	ldr	r0, [pc, #144]	; (8000804 <init+0xa8>)
 8000774:	f7ff ff28 	bl	80005c8 <lsm303_write>
 8000778:	4603      	mov	r3, r0
 800077a:	71fb      	strb	r3, [r7, #7]
	print_hal_status(status);
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	4618      	mov	r0, r3
 8000780:	f7ff ffbc 	bl	80006fc <print_hal_status>
	ctl_reg = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	71bb      	strb	r3, [r7, #6]

	status = lsm303_read(&hi2c1, 0x20, &ctl_reg, 1);
 8000788:	1dba      	adds	r2, r7, #6
 800078a:	2301      	movs	r3, #1
 800078c:	2120      	movs	r1, #32
 800078e:	481d      	ldr	r0, [pc, #116]	; (8000804 <init+0xa8>)
 8000790:	f7ff fef8 	bl	8000584 <lsm303_read>
 8000794:	4603      	mov	r3, r0
 8000796:	71fb      	strb	r3, [r7, #7]
	print_hal_status(status);
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ffae 	bl	80006fc <print_hal_status>
	if (status == HAL_OK)
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d104      	bne.n	80007b0 <init+0x54>
	{
		printf("#GRN#CTRL_REG1_A set to 0x%x\n", ctl_reg);
 80007a6:	79bb      	ldrb	r3, [r7, #6]
 80007a8:	4619      	mov	r1, r3
 80007aa:	4817      	ldr	r0, [pc, #92]	; (8000808 <init+0xac>)
 80007ac:	f003 fb98 	bl	8003ee0 <iprintf>
	}

	uint8_t fs_reg = 0b01001000;
 80007b0:	2348      	movs	r3, #72	; 0x48
 80007b2:	717b      	strb	r3, [r7, #5]
	status = lsm303_write(&hi2c1, 0x23, &fs_reg, 1);
 80007b4:	1d7a      	adds	r2, r7, #5
 80007b6:	2301      	movs	r3, #1
 80007b8:	2123      	movs	r1, #35	; 0x23
 80007ba:	4812      	ldr	r0, [pc, #72]	; (8000804 <init+0xa8>)
 80007bc:	f7ff ff04 	bl	80005c8 <lsm303_write>
 80007c0:	4603      	mov	r3, r0
 80007c2:	71fb      	strb	r3, [r7, #7]
	print_hal_status(status);
 80007c4:	79fb      	ldrb	r3, [r7, #7]
 80007c6:	4618      	mov	r0, r3
 80007c8:	f7ff ff98 	bl	80006fc <print_hal_status>
	fs_reg = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	717b      	strb	r3, [r7, #5]
	status = lsm303_read(&hi2c1, 0x23, &fs_reg, 1);
 80007d0:	1d7a      	adds	r2, r7, #5
 80007d2:	2301      	movs	r3, #1
 80007d4:	2123      	movs	r1, #35	; 0x23
 80007d6:	480b      	ldr	r0, [pc, #44]	; (8000804 <init+0xa8>)
 80007d8:	f7ff fed4 	bl	8000584 <lsm303_read>
 80007dc:	4603      	mov	r3, r0
 80007de:	71fb      	strb	r3, [r7, #7]
	print_hal_status(status);
 80007e0:	79fb      	ldrb	r3, [r7, #7]
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff ff8a 	bl	80006fc <print_hal_status>

	if (status == HAL_OK)
 80007e8:	79fb      	ldrb	r3, [r7, #7]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d104      	bne.n	80007f8 <init+0x9c>
	{
		printf("#GRN#CTRL_REG3_A set to 0x%x\n", fs_reg);
 80007ee:	797b      	ldrb	r3, [r7, #5]
 80007f0:	4619      	mov	r1, r3
 80007f2:	4806      	ldr	r0, [pc, #24]	; (800080c <init+0xb0>)
 80007f4:	f003 fb74 	bl	8003ee0 <iprintf>
	}
}
 80007f8:	bf00      	nop
 80007fa:	3708      	adds	r7, #8
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	0800500c 	.word	0x0800500c
 8000804:	2000008c 	.word	0x2000008c
 8000808:	08005014 	.word	0x08005014
 800080c:	08005034 	.word	0x08005034

08000810 <loop>:


void loop(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;
	uint8_t a_status = 0;
 8000816:	2300      	movs	r3, #0
 8000818:	71bb      	strb	r3, [r7, #6]
	uint8_t accel[6];

	status = lsm303_read(&hi2c1, 0x27, &a_status, 1);
 800081a:	1dba      	adds	r2, r7, #6
 800081c:	2301      	movs	r3, #1
 800081e:	2127      	movs	r1, #39	; 0x27
 8000820:	4814      	ldr	r0, [pc, #80]	; (8000874 <loop+0x64>)
 8000822:	f7ff feaf 	bl	8000584 <lsm303_read>
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
	print_hal_status(status);
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	4618      	mov	r0, r3
 800082e:	f7ff ff65 	bl	80006fc <print_hal_status>
	if (status == HAL_OK)
 8000832:	79fb      	ldrb	r3, [r7, #7]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d119      	bne.n	800086c <loop+0x5c>
	{
		printf("#GRN#STATUS_REG_A = 0x%x\n", a_status);
 8000838:	79bb      	ldrb	r3, [r7, #6]
 800083a:	4619      	mov	r1, r3
 800083c:	480e      	ldr	r0, [pc, #56]	; (8000878 <loop+0x68>)
 800083e:	f003 fb4f 	bl	8003ee0 <iprintf>
		/*
		for (int i = 0; i < 6; i++) {
			status = lsm303_read(&hi2c1, 0x28 + i, accel + i, 1);
			print_hal_status(status);
		} /**/
		status = lsm303_read(&hi2c1, 0x28, accel, 6);
 8000842:	463a      	mov	r2, r7
 8000844:	2306      	movs	r3, #6
 8000846:	2128      	movs	r1, #40	; 0x28
 8000848:	480a      	ldr	r0, [pc, #40]	; (8000874 <loop+0x64>)
 800084a:	f7ff fe9b 	bl	8000584 <lsm303_read>
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
		print_hal_status(status);
 8000852:	79fb      	ldrb	r3, [r7, #7]
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff ff51 	bl	80006fc <print_hal_status>
		if (status == HAL_OK)
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d105      	bne.n	800086c <loop+0x5c>
		{
			hexprint("Acceleration register contents: ", accel, 6);
 8000860:	463b      	mov	r3, r7
 8000862:	2206      	movs	r2, #6
 8000864:	4619      	mov	r1, r3
 8000866:	4805      	ldr	r0, [pc, #20]	; (800087c <loop+0x6c>)
 8000868:	f7ff ff10 	bl	800068c <hexprint>
		}
	}
}
 800086c:	bf00      	nop
 800086e:	3708      	adds	r7, #8
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	2000008c 	.word	0x2000008c
 8000878:	08005054 	.word	0x08005054
 800087c:	08005070 	.word	0x08005070

08000880 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000884:	f000 fcf0 	bl	8001268 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000888:	f000 f824 	bl	80008d4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800088c:	f000 f88a 	bl	80009a4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000890:	f000 f972 	bl	8000b78 <MX_GPIO_Init>
  MX_I2S2_Init();
 8000894:	f000 f8d4 	bl	8000a40 <MX_I2S2_Init>
  MX_I2S3_Init();
 8000898:	f000 f900 	bl	8000a9c <MX_I2S3_Init>
  MX_SPI1_Init();
 800089c:	f000 f92e 	bl	8000afc <MX_SPI1_Init>
  MX_USB_OTG_FS_USB_Init();
 80008a0:	f000 f962 	bl	8000b68 <MX_USB_OTG_FS_USB_Init>
  MX_I2C1_Init();
 80008a4:	f000 f89e 	bl	80009e4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  init();
 80008a8:	f7ff ff58 	bl	800075c <init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 80008ac:	2101      	movs	r1, #1
 80008ae:	4808      	ldr	r0, [pc, #32]	; (80008d0 <main+0x50>)
 80008b0:	f000 ffda 	bl	8001868 <HAL_GPIO_ReadPin>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d101      	bne.n	80008be <main+0x3e>
	  {
		  loop();
 80008ba:	f7ff ffa9 	bl	8000810 <loop>
	  }
	toggle_led(GREEN);
 80008be:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80008c2:	f7ff ff0b 	bl	80006dc <toggle_led>
    HAL_Delay(100);
 80008c6:	2064      	movs	r0, #100	; 0x64
 80008c8:	f000 fd40 	bl	800134c <HAL_Delay>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET)
 80008cc:	e7ee      	b.n	80008ac <main+0x2c>
 80008ce:	bf00      	nop
 80008d0:	40020000 	.word	0x40020000

080008d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	b094      	sub	sp, #80	; 0x50
 80008d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008da:	f107 0320 	add.w	r3, r7, #32
 80008de:	2230      	movs	r2, #48	; 0x30
 80008e0:	2100      	movs	r1, #0
 80008e2:	4618      	mov	r0, r3
 80008e4:	f003 faf4 	bl	8003ed0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f8:	2300      	movs	r3, #0
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	4b27      	ldr	r3, [pc, #156]	; (800099c <SystemClock_Config+0xc8>)
 80008fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000900:	4a26      	ldr	r2, [pc, #152]	; (800099c <SystemClock_Config+0xc8>)
 8000902:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000906:	6413      	str	r3, [r2, #64]	; 0x40
 8000908:	4b24      	ldr	r3, [pc, #144]	; (800099c <SystemClock_Config+0xc8>)
 800090a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800090c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000910:	60bb      	str	r3, [r7, #8]
 8000912:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000914:	2300      	movs	r3, #0
 8000916:	607b      	str	r3, [r7, #4]
 8000918:	4b21      	ldr	r3, [pc, #132]	; (80009a0 <SystemClock_Config+0xcc>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a20      	ldr	r2, [pc, #128]	; (80009a0 <SystemClock_Config+0xcc>)
 800091e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000922:	6013      	str	r3, [r2, #0]
 8000924:	4b1e      	ldr	r3, [pc, #120]	; (80009a0 <SystemClock_Config+0xcc>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000930:	2301      	movs	r3, #1
 8000932:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000934:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000938:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800093a:	2302      	movs	r3, #2
 800093c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800093e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000942:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000944:	2304      	movs	r3, #4
 8000946:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000948:	23c0      	movs	r3, #192	; 0xc0
 800094a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800094c:	2304      	movs	r3, #4
 800094e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000950:	2308      	movs	r3, #8
 8000952:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000954:	f107 0320 	add.w	r3, r7, #32
 8000958:	4618      	mov	r0, r3
 800095a:	f002 fc31 	bl	80031c0 <HAL_RCC_OscConfig>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	d001      	beq.n	8000968 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000964:	f000 fa00 	bl	8000d68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000968:	230f      	movs	r3, #15
 800096a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800096c:	2302      	movs	r3, #2
 800096e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000974:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000978:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800097a:	2300      	movs	r3, #0
 800097c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800097e:	f107 030c 	add.w	r3, r7, #12
 8000982:	2103      	movs	r1, #3
 8000984:	4618      	mov	r0, r3
 8000986:	f002 fe93 	bl	80036b0 <HAL_RCC_ClockConfig>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000990:	f000 f9ea 	bl	8000d68 <Error_Handler>
  }
}
 8000994:	bf00      	nop
 8000996:	3750      	adds	r7, #80	; 0x50
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	40007000 	.word	0x40007000

080009a4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b086      	sub	sp, #24
 80009a8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009aa:	463b      	mov	r3, r7
 80009ac:	2200      	movs	r2, #0
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	605a      	str	r2, [r3, #4]
 80009b2:	609a      	str	r2, [r3, #8]
 80009b4:	60da      	str	r2, [r3, #12]
 80009b6:	611a      	str	r2, [r3, #16]
 80009b8:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80009ba:	2301      	movs	r3, #1
 80009bc:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 80009be:	23c8      	movs	r3, #200	; 0xc8
 80009c0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 5;
 80009c2:	2305      	movs	r3, #5
 80009c4:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80009c6:	2302      	movs	r3, #2
 80009c8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009ca:	463b      	mov	r3, r7
 80009cc:	4618      	mov	r0, r3
 80009ce:	f003 f87b 	bl	8003ac8 <HAL_RCCEx_PeriphCLKConfig>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 80009d8:	f000 f9c6 	bl	8000d68 <Error_Handler>
  }
}
 80009dc:	bf00      	nop
 80009de:	3718      	adds	r7, #24
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80009e8:	4b12      	ldr	r3, [pc, #72]	; (8000a34 <MX_I2C1_Init+0x50>)
 80009ea:	4a13      	ldr	r2, [pc, #76]	; (8000a38 <MX_I2C1_Init+0x54>)
 80009ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80009ee:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <MX_I2C1_Init+0x50>)
 80009f0:	4a12      	ldr	r2, [pc, #72]	; (8000a3c <MX_I2C1_Init+0x58>)
 80009f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009f4:	4b0f      	ldr	r3, [pc, #60]	; (8000a34 <MX_I2C1_Init+0x50>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 50;
 80009fa:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <MX_I2C1_Init+0x50>)
 80009fc:	2232      	movs	r2, #50	; 0x32
 80009fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a00:	4b0c      	ldr	r3, [pc, #48]	; (8000a34 <MX_I2C1_Init+0x50>)
 8000a02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a08:	4b0a      	ldr	r3, [pc, #40]	; (8000a34 <MX_I2C1_Init+0x50>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a0e:	4b09      	ldr	r3, [pc, #36]	; (8000a34 <MX_I2C1_Init+0x50>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a14:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <MX_I2C1_Init+0x50>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a1a:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <MX_I2C1_Init+0x50>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a20:	4804      	ldr	r0, [pc, #16]	; (8000a34 <MX_I2C1_Init+0x50>)
 8000a22:	f000 ff6d 	bl	8001900 <HAL_I2C_Init>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000a2c:	f000 f99c 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	2000008c 	.word	0x2000008c
 8000a38:	40005400 	.word	0x40005400
 8000a3c:	000186a0 	.word	0x000186a0

08000a40 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000a44:	4b12      	ldr	r3, [pc, #72]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a46:	4a13      	ldr	r2, [pc, #76]	; (8000a94 <MX_I2S2_Init+0x54>)
 8000a48:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000a4a:	4b11      	ldr	r3, [pc, #68]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a50:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000a52:	4b0f      	ldr	r3, [pc, #60]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000a58:	4b0d      	ldr	r3, [pc, #52]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000a5e:	4b0c      	ldr	r3, [pc, #48]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000a64:	4b0a      	ldr	r3, [pc, #40]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a66:	4a0c      	ldr	r2, [pc, #48]	; (8000a98 <MX_I2S2_Init+0x58>)
 8000a68:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000a6a:	4b09      	ldr	r3, [pc, #36]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000a70:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8000a76:	4b06      	ldr	r3, [pc, #24]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a78:	2201      	movs	r2, #1
 8000a7a:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000a7c:	4804      	ldr	r0, [pc, #16]	; (8000a90 <MX_I2S2_Init+0x50>)
 8000a7e:	f001 feff 	bl	8002880 <HAL_I2S_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 8000a88:	f000 f96e 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000a8c:	bf00      	nop
 8000a8e:	bd80      	pop	{r7, pc}
 8000a90:	200000e0 	.word	0x200000e0
 8000a94:	40003800 	.word	0x40003800
 8000a98:	00017700 	.word	0x00017700

08000a9c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000aa0:	4b13      	ldr	r3, [pc, #76]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000aa2:	4a14      	ldr	r2, [pc, #80]	; (8000af4 <MX_I2S3_Init+0x58>)
 8000aa4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000aa6:	4b12      	ldr	r3, [pc, #72]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000aa8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000aac:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000aae:	4b10      	ldr	r3, [pc, #64]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000ab4:	4b0e      	ldr	r3, [pc, #56]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8000aba:	4b0d      	ldr	r3, [pc, #52]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000abc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ac0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000ac2:	4b0b      	ldr	r3, [pc, #44]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000ac4:	4a0c      	ldr	r2, [pc, #48]	; (8000af8 <MX_I2S3_Init+0x5c>)
 8000ac6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000ac8:	4b09      	ldr	r3, [pc, #36]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000ace:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000ad4:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8000ada:	4805      	ldr	r0, [pc, #20]	; (8000af0 <MX_I2S3_Init+0x54>)
 8000adc:	f001 fed0 	bl	8002880 <HAL_I2S_Init>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000ae6:	f000 f93f 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	20000128 	.word	0x20000128
 8000af4:	40003c00 	.word	0x40003c00
 8000af8:	00017700 	.word	0x00017700

08000afc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000b00:	4b17      	ldr	r3, [pc, #92]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b02:	4a18      	ldr	r2, [pc, #96]	; (8000b64 <MX_SPI1_Init+0x68>)
 8000b04:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b06:	4b16      	ldr	r3, [pc, #88]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b08:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b0c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b0e:	4b14      	ldr	r3, [pc, #80]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b14:	4b12      	ldr	r3, [pc, #72]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b1a:	4b11      	ldr	r3, [pc, #68]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b20:	4b0f      	ldr	r3, [pc, #60]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b26:	4b0e      	ldr	r3, [pc, #56]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b2c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000b2e:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b34:	4b0a      	ldr	r3, [pc, #40]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b3a:	4b09      	ldr	r3, [pc, #36]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b40:	4b07      	ldr	r3, [pc, #28]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b46:	4b06      	ldr	r3, [pc, #24]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b48:	220a      	movs	r2, #10
 8000b4a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b4c:	4804      	ldr	r0, [pc, #16]	; (8000b60 <MX_SPI1_Init+0x64>)
 8000b4e:	f003 f90b 	bl	8003d68 <HAL_SPI_Init>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b58:	f000 f906 	bl	8000d68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b5c:	bf00      	nop
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000170 	.word	0x20000170
 8000b64:	40013000 	.word	0x40013000

08000b68 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b6c:	bf00      	nop
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b74:	4770      	bx	lr
	...

08000b78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b08c      	sub	sp, #48	; 0x30
 8000b7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7e:	f107 031c 	add.w	r3, r7, #28
 8000b82:	2200      	movs	r2, #0
 8000b84:	601a      	str	r2, [r3, #0]
 8000b86:	605a      	str	r2, [r3, #4]
 8000b88:	609a      	str	r2, [r3, #8]
 8000b8a:	60da      	str	r2, [r3, #12]
 8000b8c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b8e:	2300      	movs	r3, #0
 8000b90:	61bb      	str	r3, [r7, #24]
 8000b92:	4b70      	ldr	r3, [pc, #448]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	4a6f      	ldr	r2, [pc, #444]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000b98:	f043 0310 	orr.w	r3, r3, #16
 8000b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9e:	4b6d      	ldr	r3, [pc, #436]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	f003 0310 	and.w	r3, r3, #16
 8000ba6:	61bb      	str	r3, [r7, #24]
 8000ba8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000baa:	2300      	movs	r3, #0
 8000bac:	617b      	str	r3, [r7, #20]
 8000bae:	4b69      	ldr	r3, [pc, #420]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb2:	4a68      	ldr	r2, [pc, #416]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000bb4:	f043 0304 	orr.w	r3, r3, #4
 8000bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bba:	4b66      	ldr	r3, [pc, #408]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bbe:	f003 0304 	and.w	r3, r3, #4
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	613b      	str	r3, [r7, #16]
 8000bca:	4b62      	ldr	r3, [pc, #392]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bce:	4a61      	ldr	r2, [pc, #388]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8000bd6:	4b5f      	ldr	r3, [pc, #380]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000bde:	613b      	str	r3, [r7, #16]
 8000be0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be2:	2300      	movs	r3, #0
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	4b5b      	ldr	r3, [pc, #364]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bea:	4a5a      	ldr	r2, [pc, #360]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bf2:	4b58      	ldr	r3, [pc, #352]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bfe:	2300      	movs	r3, #0
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	4b54      	ldr	r3, [pc, #336]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	4a53      	ldr	r2, [pc, #332]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000c08:	f043 0302 	orr.w	r3, r3, #2
 8000c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c0e:	4b51      	ldr	r3, [pc, #324]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c12:	f003 0302 	and.w	r3, r3, #2
 8000c16:	60bb      	str	r3, [r7, #8]
 8000c18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	4b4d      	ldr	r3, [pc, #308]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c22:	4a4c      	ldr	r2, [pc, #304]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000c24:	f043 0308 	orr.w	r3, r3, #8
 8000c28:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2a:	4b4a      	ldr	r3, [pc, #296]	; (8000d54 <MX_GPIO_Init+0x1dc>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	f003 0308 	and.w	r3, r3, #8
 8000c32:	607b      	str	r3, [r7, #4]
 8000c34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c36:	2200      	movs	r2, #0
 8000c38:	2108      	movs	r1, #8
 8000c3a:	4847      	ldr	r0, [pc, #284]	; (8000d58 <MX_GPIO_Init+0x1e0>)
 8000c3c:	f000 fe2c 	bl	8001898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	2101      	movs	r1, #1
 8000c44:	4845      	ldr	r0, [pc, #276]	; (8000d5c <MX_GPIO_Init+0x1e4>)
 8000c46:	f000 fe27 	bl	8001898 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000c50:	4843      	ldr	r0, [pc, #268]	; (8000d60 <MX_GPIO_Init+0x1e8>)
 8000c52:	f000 fe21 	bl	8001898 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 8000c56:	2304      	movs	r3, #4
 8000c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8000c62:	f107 031c 	add.w	r3, r7, #28
 8000c66:	4619      	mov	r1, r3
 8000c68:	483b      	ldr	r0, [pc, #236]	; (8000d58 <MX_GPIO_Init+0x1e0>)
 8000c6a:	f000 fc79 	bl	8001560 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c6e:	2308      	movs	r3, #8
 8000c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c72:	2301      	movs	r3, #1
 8000c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c7e:	f107 031c 	add.w	r3, r7, #28
 8000c82:	4619      	mov	r1, r3
 8000c84:	4834      	ldr	r0, [pc, #208]	; (8000d58 <MX_GPIO_Init+0x1e0>)
 8000c86:	f000 fc6b 	bl	8001560 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 8000c8a:	2332      	movs	r3, #50	; 0x32
 8000c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c8e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c98:	f107 031c 	add.w	r3, r7, #28
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	482e      	ldr	r0, [pc, #184]	; (8000d58 <MX_GPIO_Init+0x1e0>)
 8000ca0:	f000 fc5e 	bl	8001560 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ca8:	2301      	movs	r3, #1
 8000caa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cac:	2300      	movs	r3, #0
 8000cae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cb4:	f107 031c 	add.w	r3, r7, #28
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4828      	ldr	r0, [pc, #160]	; (8000d5c <MX_GPIO_Init+0x1e4>)
 8000cbc:	f000 fc50 	bl	8001560 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cc0:	2301      	movs	r3, #1
 8000cc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ccc:	f107 031c 	add.w	r3, r7, #28
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4824      	ldr	r0, [pc, #144]	; (8000d64 <MX_GPIO_Init+0x1ec>)
 8000cd4:	f000 fc44 	bl	8001560 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000cd8:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000cdc:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cde:	2301      	movs	r3, #1
 8000ce0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cea:	f107 031c 	add.w	r3, r7, #28
 8000cee:	4619      	mov	r1, r3
 8000cf0:	481b      	ldr	r0, [pc, #108]	; (8000d60 <MX_GPIO_Init+0x1e8>)
 8000cf2:	f000 fc35 	bl	8001560 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000cf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cfa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d00:	2300      	movs	r3, #0
 8000d02:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8000d04:	f107 031c 	add.w	r3, r7, #28
 8000d08:	4619      	mov	r1, r3
 8000d0a:	4816      	ldr	r0, [pc, #88]	; (8000d64 <MX_GPIO_Init+0x1ec>)
 8000d0c:	f000 fc28 	bl	8001560 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8000d10:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000d14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	2302      	movs	r3, #2
 8000d18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d22:	230a      	movs	r3, #10
 8000d24:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d26:	f107 031c 	add.w	r3, r7, #28
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	480d      	ldr	r0, [pc, #52]	; (8000d64 <MX_GPIO_Init+0x1ec>)
 8000d2e:	f000 fc17 	bl	8001560 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000d32:	2320      	movs	r3, #32
 8000d34:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d36:	2300      	movs	r3, #0
 8000d38:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d3e:	f107 031c 	add.w	r3, r7, #28
 8000d42:	4619      	mov	r1, r3
 8000d44:	4806      	ldr	r0, [pc, #24]	; (8000d60 <MX_GPIO_Init+0x1e8>)
 8000d46:	f000 fc0b 	bl	8001560 <HAL_GPIO_Init>

}
 8000d4a:	bf00      	nop
 8000d4c:	3730      	adds	r7, #48	; 0x30
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40023800 	.word	0x40023800
 8000d58:	40021000 	.word	0x40021000
 8000d5c:	40020800 	.word	0x40020800
 8000d60:	40020c00 	.word	0x40020c00
 8000d64:	40020000 	.word	0x40020000

08000d68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d6c:	b672      	cpsid	i
}
 8000d6e:	bf00      	nop

  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  toggle_led(RED);
 8000d70:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000d74:	f7ff fcb2 	bl	80006dc <toggle_led>
	  HAL_Delay(50);
 8000d78:	2032      	movs	r0, #50	; 0x32
 8000d7a:	f000 fae7 	bl	800134c <HAL_Delay>
	  toggle_led(RED);
 8000d7e:	e7f7      	b.n	8000d70 <Error_Handler+0x8>

08000d80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d86:	2300      	movs	r3, #0
 8000d88:	607b      	str	r3, [r7, #4]
 8000d8a:	4b10      	ldr	r3, [pc, #64]	; (8000dcc <HAL_MspInit+0x4c>)
 8000d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8e:	4a0f      	ldr	r2, [pc, #60]	; (8000dcc <HAL_MspInit+0x4c>)
 8000d90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d94:	6453      	str	r3, [r2, #68]	; 0x44
 8000d96:	4b0d      	ldr	r3, [pc, #52]	; (8000dcc <HAL_MspInit+0x4c>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d9e:	607b      	str	r3, [r7, #4]
 8000da0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000da2:	2300      	movs	r3, #0
 8000da4:	603b      	str	r3, [r7, #0]
 8000da6:	4b09      	ldr	r3, [pc, #36]	; (8000dcc <HAL_MspInit+0x4c>)
 8000da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000daa:	4a08      	ldr	r2, [pc, #32]	; (8000dcc <HAL_MspInit+0x4c>)
 8000dac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000db0:	6413      	str	r3, [r2, #64]	; 0x40
 8000db2:	4b06      	ldr	r3, [pc, #24]	; (8000dcc <HAL_MspInit+0x4c>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dba:	603b      	str	r3, [r7, #0]
 8000dbc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dbe:	2007      	movs	r0, #7
 8000dc0:	f000 fb9a 	bl	80014f8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dc4:	bf00      	nop
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40023800 	.word	0x40023800

08000dd0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b08a      	sub	sp, #40	; 0x28
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dd8:	f107 0314 	add.w	r3, r7, #20
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]
 8000de0:	605a      	str	r2, [r3, #4]
 8000de2:	609a      	str	r2, [r3, #8]
 8000de4:	60da      	str	r2, [r3, #12]
 8000de6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a19      	ldr	r2, [pc, #100]	; (8000e54 <HAL_I2C_MspInit+0x84>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d12c      	bne.n	8000e4c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
 8000df6:	4b18      	ldr	r3, [pc, #96]	; (8000e58 <HAL_I2C_MspInit+0x88>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	4a17      	ldr	r2, [pc, #92]	; (8000e58 <HAL_I2C_MspInit+0x88>)
 8000dfc:	f043 0302 	orr.w	r3, r3, #2
 8000e00:	6313      	str	r3, [r2, #48]	; 0x30
 8000e02:	4b15      	ldr	r3, [pc, #84]	; (8000e58 <HAL_I2C_MspInit+0x88>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	613b      	str	r3, [r7, #16]
 8000e0c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8000e0e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e14:	2312      	movs	r3, #18
 8000e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1c:	2303      	movs	r3, #3
 8000e1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e20:	2304      	movs	r3, #4
 8000e22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e24:	f107 0314 	add.w	r3, r7, #20
 8000e28:	4619      	mov	r1, r3
 8000e2a:	480c      	ldr	r0, [pc, #48]	; (8000e5c <HAL_I2C_MspInit+0x8c>)
 8000e2c:	f000 fb98 	bl	8001560 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e30:	2300      	movs	r3, #0
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	4b08      	ldr	r3, [pc, #32]	; (8000e58 <HAL_I2C_MspInit+0x88>)
 8000e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e38:	4a07      	ldr	r2, [pc, #28]	; (8000e58 <HAL_I2C_MspInit+0x88>)
 8000e3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e3e:	6413      	str	r3, [r2, #64]	; 0x40
 8000e40:	4b05      	ldr	r3, [pc, #20]	; (8000e58 <HAL_I2C_MspInit+0x88>)
 8000e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e48:	60fb      	str	r3, [r7, #12]
 8000e4a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000e4c:	bf00      	nop
 8000e4e:	3728      	adds	r7, #40	; 0x28
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	40005400 	.word	0x40005400
 8000e58:	40023800 	.word	0x40023800
 8000e5c:	40020400 	.word	0x40020400

08000e60 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b08e      	sub	sp, #56	; 0x38
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	601a      	str	r2, [r3, #0]
 8000e70:	605a      	str	r2, [r3, #4]
 8000e72:	609a      	str	r2, [r3, #8]
 8000e74:	60da      	str	r2, [r3, #12]
 8000e76:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	4a59      	ldr	r2, [pc, #356]	; (8000fe4 <HAL_I2S_MspInit+0x184>)
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d15b      	bne.n	8000f3a <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000e82:	2300      	movs	r3, #0
 8000e84:	623b      	str	r3, [r7, #32]
 8000e86:	4b58      	ldr	r3, [pc, #352]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e8a:	4a57      	ldr	r2, [pc, #348]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000e8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e90:	6413      	str	r3, [r2, #64]	; 0x40
 8000e92:	4b55      	ldr	r3, [pc, #340]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e9a:	623b      	str	r3, [r7, #32]
 8000e9c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61fb      	str	r3, [r7, #28]
 8000ea2:	4b51      	ldr	r3, [pc, #324]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	4a50      	ldr	r2, [pc, #320]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000ea8:	f043 0304 	orr.w	r3, r3, #4
 8000eac:	6313      	str	r3, [r2, #48]	; 0x30
 8000eae:	4b4e      	ldr	r3, [pc, #312]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb2:	f003 0304 	and.w	r3, r3, #4
 8000eb6:	61fb      	str	r3, [r7, #28]
 8000eb8:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61bb      	str	r3, [r7, #24]
 8000ebe:	4b4a      	ldr	r3, [pc, #296]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	4a49      	ldr	r2, [pc, #292]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000ec4:	f043 0302 	orr.w	r3, r3, #2
 8000ec8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eca:	4b47      	ldr	r3, [pc, #284]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000ecc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ece:	f003 0302 	and.w	r3, r3, #2
 8000ed2:	61bb      	str	r3, [r7, #24]
 8000ed4:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ed6:	2304      	movs	r3, #4
 8000ed8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eda:	2302      	movs	r3, #2
 8000edc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000ee6:	2306      	movs	r3, #6
 8000ee8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eee:	4619      	mov	r1, r3
 8000ef0:	483e      	ldr	r0, [pc, #248]	; (8000fec <HAL_I2S_MspInit+0x18c>)
 8000ef2:	f000 fb35 	bl	8001560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000ef6:	2308      	movs	r3, #8
 8000ef8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efa:	2302      	movs	r3, #2
 8000efc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efe:	2300      	movs	r3, #0
 8000f00:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f02:	2300      	movs	r3, #0
 8000f04:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f06:	2305      	movs	r3, #5
 8000f08:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000f0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f0e:	4619      	mov	r1, r3
 8000f10:	4836      	ldr	r0, [pc, #216]	; (8000fec <HAL_I2S_MspInit+0x18c>)
 8000f12:	f000 fb25 	bl	8001560 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000f16:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000f1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1c:	2302      	movs	r3, #2
 8000f1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f20:	2300      	movs	r3, #0
 8000f22:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f24:	2300      	movs	r3, #0
 8000f26:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f28:	2305      	movs	r3, #5
 8000f2a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f30:	4619      	mov	r1, r3
 8000f32:	482f      	ldr	r0, [pc, #188]	; (8000ff0 <HAL_I2S_MspInit+0x190>)
 8000f34:	f000 fb14 	bl	8001560 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000f38:	e04f      	b.n	8000fda <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a2d      	ldr	r2, [pc, #180]	; (8000ff4 <HAL_I2S_MspInit+0x194>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d14a      	bne.n	8000fda <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000f44:	2300      	movs	r3, #0
 8000f46:	617b      	str	r3, [r7, #20]
 8000f48:	4b27      	ldr	r3, [pc, #156]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4c:	4a26      	ldr	r2, [pc, #152]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f52:	6413      	str	r3, [r2, #64]	; 0x40
 8000f54:	4b24      	ldr	r3, [pc, #144]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000f5c:	617b      	str	r3, [r7, #20]
 8000f5e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f60:	2300      	movs	r3, #0
 8000f62:	613b      	str	r3, [r7, #16]
 8000f64:	4b20      	ldr	r3, [pc, #128]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f68:	4a1f      	ldr	r2, [pc, #124]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f6a:	f043 0301 	orr.w	r3, r3, #1
 8000f6e:	6313      	str	r3, [r2, #48]	; 0x30
 8000f70:	4b1d      	ldr	r3, [pc, #116]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	613b      	str	r3, [r7, #16]
 8000f7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	60fb      	str	r3, [r7, #12]
 8000f80:	4b19      	ldr	r3, [pc, #100]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f84:	4a18      	ldr	r2, [pc, #96]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f86:	f043 0304 	orr.w	r3, r3, #4
 8000f8a:	6313      	str	r3, [r2, #48]	; 0x30
 8000f8c:	4b16      	ldr	r3, [pc, #88]	; (8000fe8 <HAL_I2S_MspInit+0x188>)
 8000f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f90:	f003 0304 	and.w	r3, r3, #4
 8000f94:	60fb      	str	r3, [r7, #12]
 8000f96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000f98:	2310      	movs	r3, #16
 8000f9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fa8:	2306      	movs	r3, #6
 8000faa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000fac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4811      	ldr	r0, [pc, #68]	; (8000ff8 <HAL_I2S_MspInit+0x198>)
 8000fb4:	f000 fad4 	bl	8001560 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000fb8:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000fbc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fbe:	2302      	movs	r3, #2
 8000fc0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000fca:	2306      	movs	r3, #6
 8000fcc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4805      	ldr	r0, [pc, #20]	; (8000fec <HAL_I2S_MspInit+0x18c>)
 8000fd6:	f000 fac3 	bl	8001560 <HAL_GPIO_Init>
}
 8000fda:	bf00      	nop
 8000fdc:	3738      	adds	r7, #56	; 0x38
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	40003800 	.word	0x40003800
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40020800 	.word	0x40020800
 8000ff0:	40020400 	.word	0x40020400
 8000ff4:	40003c00 	.word	0x40003c00
 8000ff8:	40020000 	.word	0x40020000

08000ffc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b08a      	sub	sp, #40	; 0x28
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001004:	f107 0314 	add.w	r3, r7, #20
 8001008:	2200      	movs	r2, #0
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	605a      	str	r2, [r3, #4]
 800100e:	609a      	str	r2, [r3, #8]
 8001010:	60da      	str	r2, [r3, #12]
 8001012:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a19      	ldr	r2, [pc, #100]	; (8001080 <HAL_SPI_MspInit+0x84>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d12b      	bne.n	8001076 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b18      	ldr	r3, [pc, #96]	; (8001084 <HAL_SPI_MspInit+0x88>)
 8001024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001026:	4a17      	ldr	r2, [pc, #92]	; (8001084 <HAL_SPI_MspInit+0x88>)
 8001028:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800102c:	6453      	str	r3, [r2, #68]	; 0x44
 800102e:	4b15      	ldr	r3, [pc, #84]	; (8001084 <HAL_SPI_MspInit+0x88>)
 8001030:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001032:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b11      	ldr	r3, [pc, #68]	; (8001084 <HAL_SPI_MspInit+0x88>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a10      	ldr	r2, [pc, #64]	; (8001084 <HAL_SPI_MspInit+0x88>)
 8001044:	f043 0301 	orr.w	r3, r3, #1
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_SPI_MspInit+0x88>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0301 	and.w	r3, r3, #1
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001056:	23e0      	movs	r3, #224	; 0xe0
 8001058:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800105a:	2302      	movs	r3, #2
 800105c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001062:	2303      	movs	r3, #3
 8001064:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001066:	2305      	movs	r3, #5
 8001068:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800106a:	f107 0314 	add.w	r3, r7, #20
 800106e:	4619      	mov	r1, r3
 8001070:	4805      	ldr	r0, [pc, #20]	; (8001088 <HAL_SPI_MspInit+0x8c>)
 8001072:	f000 fa75 	bl	8001560 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001076:	bf00      	nop
 8001078:	3728      	adds	r7, #40	; 0x28
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	40013000 	.word	0x40013000
 8001084:	40023800 	.word	0x40023800
 8001088:	40020000 	.word	0x40020000

0800108c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800108c:	b480      	push	{r7}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001090:	e7fe      	b.n	8001090 <NMI_Handler+0x4>

08001092 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001092:	b480      	push	{r7}
 8001094:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001096:	e7fe      	b.n	8001096 <HardFault_Handler+0x4>

08001098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800109c:	e7fe      	b.n	800109c <MemManage_Handler+0x4>

0800109e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800109e:	b480      	push	{r7}
 80010a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010a2:	e7fe      	b.n	80010a2 <BusFault_Handler+0x4>

080010a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010a8:	e7fe      	b.n	80010a8 <UsageFault_Handler+0x4>

080010aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010aa:	b480      	push	{r7}
 80010ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ae:	bf00      	nop
 80010b0:	46bd      	mov	sp, r7
 80010b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b6:	4770      	bx	lr

080010b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010b8:	b480      	push	{r7}
 80010ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d8:	f000 f918 	bl	800130c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}

080010e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	60f8      	str	r0, [r7, #12]
 80010e8:	60b9      	str	r1, [r7, #8]
 80010ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80010ec:	2300      	movs	r3, #0
 80010ee:	617b      	str	r3, [r7, #20]
 80010f0:	e00a      	b.n	8001108 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80010f2:	f3af 8000 	nop.w
 80010f6:	4601      	mov	r1, r0
 80010f8:	68bb      	ldr	r3, [r7, #8]
 80010fa:	1c5a      	adds	r2, r3, #1
 80010fc:	60ba      	str	r2, [r7, #8]
 80010fe:	b2ca      	uxtb	r2, r1
 8001100:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	3301      	adds	r3, #1
 8001106:	617b      	str	r3, [r7, #20]
 8001108:	697a      	ldr	r2, [r7, #20]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	429a      	cmp	r2, r3
 800110e:	dbf0      	blt.n	80010f2 <_read+0x12>
	}

return len;
 8001110:	687b      	ldr	r3, [r7, #4]
}
 8001112:	4618      	mov	r0, r3
 8001114:	3718      	adds	r7, #24
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}

0800111a <_close>:
	}
	return len;
}

int _close(int file)
{
 800111a:	b480      	push	{r7}
 800111c:	b083      	sub	sp, #12
 800111e:	af00      	add	r7, sp, #0
 8001120:	6078      	str	r0, [r7, #4]
	return -1;
 8001122:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001126:	4618      	mov	r0, r3
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001130:	4770      	bx	lr

08001132 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001132:	b480      	push	{r7}
 8001134:	b083      	sub	sp, #12
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
 800113a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001142:	605a      	str	r2, [r3, #4]
	return 0;
 8001144:	2300      	movs	r3, #0
}
 8001146:	4618      	mov	r0, r3
 8001148:	370c      	adds	r7, #12
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr

08001152 <_isatty>:

int _isatty(int file)
{
 8001152:	b480      	push	{r7}
 8001154:	b083      	sub	sp, #12
 8001156:	af00      	add	r7, sp, #0
 8001158:	6078      	str	r0, [r7, #4]
	return 1;
 800115a:	2301      	movs	r3, #1
}
 800115c:	4618      	mov	r0, r3
 800115e:	370c      	adds	r7, #12
 8001160:	46bd      	mov	sp, r7
 8001162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001166:	4770      	bx	lr

08001168 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001168:	b480      	push	{r7}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
 800116e:	60f8      	str	r0, [r7, #12]
 8001170:	60b9      	str	r1, [r7, #8]
 8001172:	607a      	str	r2, [r7, #4]
	return 0;
 8001174:	2300      	movs	r3, #0
}
 8001176:	4618      	mov	r0, r3
 8001178:	3714      	adds	r7, #20
 800117a:	46bd      	mov	sp, r7
 800117c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001180:	4770      	bx	lr
	...

08001184 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800118c:	4a14      	ldr	r2, [pc, #80]	; (80011e0 <_sbrk+0x5c>)
 800118e:	4b15      	ldr	r3, [pc, #84]	; (80011e4 <_sbrk+0x60>)
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001198:	4b13      	ldr	r3, [pc, #76]	; (80011e8 <_sbrk+0x64>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d102      	bne.n	80011a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011a0:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <_sbrk+0x64>)
 80011a2:	4a12      	ldr	r2, [pc, #72]	; (80011ec <_sbrk+0x68>)
 80011a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011a6:	4b10      	ldr	r3, [pc, #64]	; (80011e8 <_sbrk+0x64>)
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4413      	add	r3, r2
 80011ae:	693a      	ldr	r2, [r7, #16]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d207      	bcs.n	80011c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011b4:	f002 fe62 	bl	8003e7c <__errno>
 80011b8:	4603      	mov	r3, r0
 80011ba:	220c      	movs	r2, #12
 80011bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011be:	f04f 33ff 	mov.w	r3, #4294967295
 80011c2:	e009      	b.n	80011d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011c4:	4b08      	ldr	r3, [pc, #32]	; (80011e8 <_sbrk+0x64>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80011ca:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <_sbrk+0x64>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	4a05      	ldr	r2, [pc, #20]	; (80011e8 <_sbrk+0x64>)
 80011d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011d6:	68fb      	ldr	r3, [r7, #12]
}
 80011d8:	4618      	mov	r0, r3
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20020000 	.word	0x20020000
 80011e4:	00000400 	.word	0x00000400
 80011e8:	200001c8 	.word	0x200001c8
 80011ec:	200001e0 	.word	0x200001e0

080011f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011f4:	4b06      	ldr	r3, [pc, #24]	; (8001210 <SystemInit+0x20>)
 80011f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011fa:	4a05      	ldr	r2, [pc, #20]	; (8001210 <SystemInit+0x20>)
 80011fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001200:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	e000ed00 	.word	0xe000ed00

08001214 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001214:	f8df d034 	ldr.w	sp, [pc, #52]	; 800124c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001218:	480d      	ldr	r0, [pc, #52]	; (8001250 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800121a:	490e      	ldr	r1, [pc, #56]	; (8001254 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800121c:	4a0e      	ldr	r2, [pc, #56]	; (8001258 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800121e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001220:	e002      	b.n	8001228 <LoopCopyDataInit>

08001222 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001222:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001224:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001226:	3304      	adds	r3, #4

08001228 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001228:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800122a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800122c:	d3f9      	bcc.n	8001222 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800122e:	4a0b      	ldr	r2, [pc, #44]	; (800125c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001230:	4c0b      	ldr	r4, [pc, #44]	; (8001260 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001232:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001234:	e001      	b.n	800123a <LoopFillZerobss>

08001236 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001236:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001238:	3204      	adds	r2, #4

0800123a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800123a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800123c:	d3fb      	bcc.n	8001236 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800123e:	f7ff ffd7 	bl	80011f0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001242:	f002 fe21 	bl	8003e88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001246:	f7ff fb1b 	bl	8000880 <main>
  bx  lr    
 800124a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800124c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001250:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001254:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001258:	08005154 	.word	0x08005154
  ldr r2, =_sbss
 800125c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001260:	200001e0 	.word	0x200001e0

08001264 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001264:	e7fe      	b.n	8001264 <ADC_IRQHandler>
	...

08001268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800126c:	4b0e      	ldr	r3, [pc, #56]	; (80012a8 <HAL_Init+0x40>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a0d      	ldr	r2, [pc, #52]	; (80012a8 <HAL_Init+0x40>)
 8001272:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001276:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001278:	4b0b      	ldr	r3, [pc, #44]	; (80012a8 <HAL_Init+0x40>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a0a      	ldr	r2, [pc, #40]	; (80012a8 <HAL_Init+0x40>)
 800127e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001282:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001284:	4b08      	ldr	r3, [pc, #32]	; (80012a8 <HAL_Init+0x40>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a07      	ldr	r2, [pc, #28]	; (80012a8 <HAL_Init+0x40>)
 800128a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800128e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001290:	2003      	movs	r0, #3
 8001292:	f000 f931 	bl	80014f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001296:	2000      	movs	r0, #0
 8001298:	f000 f808 	bl	80012ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800129c:	f7ff fd70 	bl	8000d80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40023c00 	.word	0x40023c00

080012ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b4:	4b12      	ldr	r3, [pc, #72]	; (8001300 <HAL_InitTick+0x54>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b12      	ldr	r3, [pc, #72]	; (8001304 <HAL_InitTick+0x58>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 f93b 	bl	8001546 <HAL_SYSTICK_Config>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e00e      	b.n	80012f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2b0f      	cmp	r3, #15
 80012de:	d80a      	bhi.n	80012f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e0:	2200      	movs	r2, #0
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295
 80012e8:	f000 f911 	bl	800150e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012ec:	4a06      	ldr	r2, [pc, #24]	; (8001308 <HAL_InitTick+0x5c>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e000      	b.n	80012f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000000 	.word	0x20000000
 8001304:	20000008 	.word	0x20000008
 8001308:	20000004 	.word	0x20000004

0800130c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001310:	4b06      	ldr	r3, [pc, #24]	; (800132c <HAL_IncTick+0x20>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	461a      	mov	r2, r3
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <HAL_IncTick+0x24>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4413      	add	r3, r2
 800131c:	4a04      	ldr	r2, [pc, #16]	; (8001330 <HAL_IncTick+0x24>)
 800131e:	6013      	str	r3, [r2, #0]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	20000008 	.word	0x20000008
 8001330:	200001cc 	.word	0x200001cc

08001334 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return uwTick;
 8001338:	4b03      	ldr	r3, [pc, #12]	; (8001348 <HAL_GetTick+0x14>)
 800133a:	681b      	ldr	r3, [r3, #0]
}
 800133c:	4618      	mov	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	200001cc 	.word	0x200001cc

0800134c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001354:	f7ff ffee 	bl	8001334 <HAL_GetTick>
 8001358:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001364:	d005      	beq.n	8001372 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001366:	4b0a      	ldr	r3, [pc, #40]	; (8001390 <HAL_Delay+0x44>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	461a      	mov	r2, r3
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	4413      	add	r3, r2
 8001370:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001372:	bf00      	nop
 8001374:	f7ff ffde 	bl	8001334 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	68fa      	ldr	r2, [r7, #12]
 8001380:	429a      	cmp	r2, r3
 8001382:	d8f7      	bhi.n	8001374 <HAL_Delay+0x28>
  {
  }
}
 8001384:	bf00      	nop
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000008 	.word	0x20000008

08001394 <__NVIC_SetPriorityGrouping>:
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	f003 0307 	and.w	r3, r3, #7
 80013a2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013a4:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <__NVIC_SetPriorityGrouping+0x44>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013aa:	68ba      	ldr	r2, [r7, #8]
 80013ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013b0:	4013      	ands	r3, r2
 80013b2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013b8:	68bb      	ldr	r3, [r7, #8]
 80013ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013c6:	4a04      	ldr	r2, [pc, #16]	; (80013d8 <__NVIC_SetPriorityGrouping+0x44>)
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	60d3      	str	r3, [r2, #12]
}
 80013cc:	bf00      	nop
 80013ce:	3714      	adds	r7, #20
 80013d0:	46bd      	mov	sp, r7
 80013d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d6:	4770      	bx	lr
 80013d8:	e000ed00 	.word	0xe000ed00

080013dc <__NVIC_GetPriorityGrouping>:
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013e0:	4b04      	ldr	r3, [pc, #16]	; (80013f4 <__NVIC_GetPriorityGrouping+0x18>)
 80013e2:	68db      	ldr	r3, [r3, #12]
 80013e4:	0a1b      	lsrs	r3, r3, #8
 80013e6:	f003 0307 	and.w	r3, r3, #7
}
 80013ea:	4618      	mov	r0, r3
 80013ec:	46bd      	mov	sp, r7
 80013ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f2:	4770      	bx	lr
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <__NVIC_SetPriority>:
{
 80013f8:	b480      	push	{r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	6039      	str	r1, [r7, #0]
 8001402:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001404:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001408:	2b00      	cmp	r3, #0
 800140a:	db0a      	blt.n	8001422 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	b2da      	uxtb	r2, r3
 8001410:	490c      	ldr	r1, [pc, #48]	; (8001444 <__NVIC_SetPriority+0x4c>)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	0112      	lsls	r2, r2, #4
 8001418:	b2d2      	uxtb	r2, r2
 800141a:	440b      	add	r3, r1
 800141c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001420:	e00a      	b.n	8001438 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4908      	ldr	r1, [pc, #32]	; (8001448 <__NVIC_SetPriority+0x50>)
 8001428:	79fb      	ldrb	r3, [r7, #7]
 800142a:	f003 030f 	and.w	r3, r3, #15
 800142e:	3b04      	subs	r3, #4
 8001430:	0112      	lsls	r2, r2, #4
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	440b      	add	r3, r1
 8001436:	761a      	strb	r2, [r3, #24]
}
 8001438:	bf00      	nop
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr
 8001444:	e000e100 	.word	0xe000e100
 8001448:	e000ed00 	.word	0xe000ed00

0800144c <NVIC_EncodePriority>:
{
 800144c:	b480      	push	{r7}
 800144e:	b089      	sub	sp, #36	; 0x24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	f003 0307 	and.w	r3, r3, #7
 800145e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001460:	69fb      	ldr	r3, [r7, #28]
 8001462:	f1c3 0307 	rsb	r3, r3, #7
 8001466:	2b04      	cmp	r3, #4
 8001468:	bf28      	it	cs
 800146a:	2304      	movcs	r3, #4
 800146c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800146e:	69fb      	ldr	r3, [r7, #28]
 8001470:	3304      	adds	r3, #4
 8001472:	2b06      	cmp	r3, #6
 8001474:	d902      	bls.n	800147c <NVIC_EncodePriority+0x30>
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	3b03      	subs	r3, #3
 800147a:	e000      	b.n	800147e <NVIC_EncodePriority+0x32>
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001480:	f04f 32ff 	mov.w	r2, #4294967295
 8001484:	69bb      	ldr	r3, [r7, #24]
 8001486:	fa02 f303 	lsl.w	r3, r2, r3
 800148a:	43da      	mvns	r2, r3
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	401a      	ands	r2, r3
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001494:	f04f 31ff 	mov.w	r1, #4294967295
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	fa01 f303 	lsl.w	r3, r1, r3
 800149e:	43d9      	mvns	r1, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014a4:	4313      	orrs	r3, r2
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3724      	adds	r7, #36	; 0x24
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr
	...

080014b4 <SysTick_Config>:
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3b01      	subs	r3, #1
 80014c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80014c4:	d301      	bcc.n	80014ca <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80014c6:	2301      	movs	r3, #1
 80014c8:	e00f      	b.n	80014ea <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ca:	4a0a      	ldr	r2, [pc, #40]	; (80014f4 <SysTick_Config+0x40>)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	3b01      	subs	r3, #1
 80014d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014d2:	210f      	movs	r1, #15
 80014d4:	f04f 30ff 	mov.w	r0, #4294967295
 80014d8:	f7ff ff8e 	bl	80013f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014dc:	4b05      	ldr	r3, [pc, #20]	; (80014f4 <SysTick_Config+0x40>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e2:	4b04      	ldr	r3, [pc, #16]	; (80014f4 <SysTick_Config+0x40>)
 80014e4:	2207      	movs	r2, #7
 80014e6:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80014e8:	2300      	movs	r3, #0
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	e000e010 	.word	0xe000e010

080014f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f7ff ff47 	bl	8001394 <__NVIC_SetPriorityGrouping>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800150e:	b580      	push	{r7, lr}
 8001510:	b086      	sub	sp, #24
 8001512:	af00      	add	r7, sp, #0
 8001514:	4603      	mov	r3, r0
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	607a      	str	r2, [r7, #4]
 800151a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001520:	f7ff ff5c 	bl	80013dc <__NVIC_GetPriorityGrouping>
 8001524:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001526:	687a      	ldr	r2, [r7, #4]
 8001528:	68b9      	ldr	r1, [r7, #8]
 800152a:	6978      	ldr	r0, [r7, #20]
 800152c:	f7ff ff8e 	bl	800144c <NVIC_EncodePriority>
 8001530:	4602      	mov	r2, r0
 8001532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001536:	4611      	mov	r1, r2
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff ff5d 	bl	80013f8 <__NVIC_SetPriority>
}
 800153e:	bf00      	nop
 8001540:	3718      	adds	r7, #24
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b082      	sub	sp, #8
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800154e:	6878      	ldr	r0, [r7, #4]
 8001550:	f7ff ffb0 	bl	80014b4 <SysTick_Config>
 8001554:	4603      	mov	r3, r0
}
 8001556:	4618      	mov	r0, r3
 8001558:	3708      	adds	r7, #8
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001560:	b480      	push	{r7}
 8001562:	b089      	sub	sp, #36	; 0x24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
 8001568:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
 800157a:	e159      	b.n	8001830 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800157c:	2201      	movs	r2, #1
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	4013      	ands	r3, r2
 800158e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	429a      	cmp	r2, r3
 8001596:	f040 8148 	bne.w	800182a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 0303 	and.w	r3, r3, #3
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d005      	beq.n	80015b2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d130      	bne.n	8001614 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	2203      	movs	r2, #3
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43db      	mvns	r3, r3
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	4013      	ands	r3, r2
 80015c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015e8:	2201      	movs	r2, #1
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	43db      	mvns	r3, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4013      	ands	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	091b      	lsrs	r3, r3, #4
 80015fe:	f003 0201 	and.w	r2, r3, #1
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	4313      	orrs	r3, r2
 800160c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b03      	cmp	r3, #3
 800161e:	d017      	beq.n	8001650 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	4013      	ands	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f003 0303 	and.w	r3, r3, #3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d123      	bne.n	80016a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	08da      	lsrs	r2, r3, #3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3208      	adds	r2, #8
 8001664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001668:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	f003 0307 	and.w	r3, r3, #7
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	220f      	movs	r2, #15
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	43db      	mvns	r3, r3
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	691a      	ldr	r2, [r3, #16]
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	08da      	lsrs	r2, r3, #3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3208      	adds	r2, #8
 800169e:	69b9      	ldr	r1, [r7, #24]
 80016a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	2203      	movs	r2, #3
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 0203 	and.w	r2, r3, #3
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f000 80a2 	beq.w	800182a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	60fb      	str	r3, [r7, #12]
 80016ea:	4b57      	ldr	r3, [pc, #348]	; (8001848 <HAL_GPIO_Init+0x2e8>)
 80016ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ee:	4a56      	ldr	r2, [pc, #344]	; (8001848 <HAL_GPIO_Init+0x2e8>)
 80016f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016f4:	6453      	str	r3, [r2, #68]	; 0x44
 80016f6:	4b54      	ldr	r3, [pc, #336]	; (8001848 <HAL_GPIO_Init+0x2e8>)
 80016f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016fe:	60fb      	str	r3, [r7, #12]
 8001700:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001702:	4a52      	ldr	r2, [pc, #328]	; (800184c <HAL_GPIO_Init+0x2ec>)
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	089b      	lsrs	r3, r3, #2
 8001708:	3302      	adds	r3, #2
 800170a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800170e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001710:	69fb      	ldr	r3, [r7, #28]
 8001712:	f003 0303 	and.w	r3, r3, #3
 8001716:	009b      	lsls	r3, r3, #2
 8001718:	220f      	movs	r2, #15
 800171a:	fa02 f303 	lsl.w	r3, r2, r3
 800171e:	43db      	mvns	r3, r3
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	4013      	ands	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	4a49      	ldr	r2, [pc, #292]	; (8001850 <HAL_GPIO_Init+0x2f0>)
 800172a:	4293      	cmp	r3, r2
 800172c:	d019      	beq.n	8001762 <HAL_GPIO_Init+0x202>
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	4a48      	ldr	r2, [pc, #288]	; (8001854 <HAL_GPIO_Init+0x2f4>)
 8001732:	4293      	cmp	r3, r2
 8001734:	d013      	beq.n	800175e <HAL_GPIO_Init+0x1fe>
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	4a47      	ldr	r2, [pc, #284]	; (8001858 <HAL_GPIO_Init+0x2f8>)
 800173a:	4293      	cmp	r3, r2
 800173c:	d00d      	beq.n	800175a <HAL_GPIO_Init+0x1fa>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a46      	ldr	r2, [pc, #280]	; (800185c <HAL_GPIO_Init+0x2fc>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d007      	beq.n	8001756 <HAL_GPIO_Init+0x1f6>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4a45      	ldr	r2, [pc, #276]	; (8001860 <HAL_GPIO_Init+0x300>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d101      	bne.n	8001752 <HAL_GPIO_Init+0x1f2>
 800174e:	2304      	movs	r3, #4
 8001750:	e008      	b.n	8001764 <HAL_GPIO_Init+0x204>
 8001752:	2307      	movs	r3, #7
 8001754:	e006      	b.n	8001764 <HAL_GPIO_Init+0x204>
 8001756:	2303      	movs	r3, #3
 8001758:	e004      	b.n	8001764 <HAL_GPIO_Init+0x204>
 800175a:	2302      	movs	r3, #2
 800175c:	e002      	b.n	8001764 <HAL_GPIO_Init+0x204>
 800175e:	2301      	movs	r3, #1
 8001760:	e000      	b.n	8001764 <HAL_GPIO_Init+0x204>
 8001762:	2300      	movs	r3, #0
 8001764:	69fa      	ldr	r2, [r7, #28]
 8001766:	f002 0203 	and.w	r2, r2, #3
 800176a:	0092      	lsls	r2, r2, #2
 800176c:	4093      	lsls	r3, r2
 800176e:	69ba      	ldr	r2, [r7, #24]
 8001770:	4313      	orrs	r3, r2
 8001772:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001774:	4935      	ldr	r1, [pc, #212]	; (800184c <HAL_GPIO_Init+0x2ec>)
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	089b      	lsrs	r3, r3, #2
 800177a:	3302      	adds	r3, #2
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001782:	4b38      	ldr	r3, [pc, #224]	; (8001864 <HAL_GPIO_Init+0x304>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	43db      	mvns	r3, r3
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	4013      	ands	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017a6:	4a2f      	ldr	r2, [pc, #188]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017ac:	4b2d      	ldr	r3, [pc, #180]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017ae:	68db      	ldr	r3, [r3, #12]
 80017b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	43db      	mvns	r3, r3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d003      	beq.n	80017d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017d0:	4a24      	ldr	r2, [pc, #144]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017d6:	4b23      	ldr	r3, [pc, #140]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017d8:	685b      	ldr	r3, [r3, #4]
 80017da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	43db      	mvns	r3, r3
 80017e0:	69ba      	ldr	r2, [r7, #24]
 80017e2:	4013      	ands	r3, r2
 80017e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d003      	beq.n	80017fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80017f2:	69ba      	ldr	r2, [r7, #24]
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017fa:	4a1a      	ldr	r2, [pc, #104]	; (8001864 <HAL_GPIO_Init+0x304>)
 80017fc:	69bb      	ldr	r3, [r7, #24]
 80017fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001800:	4b18      	ldr	r3, [pc, #96]	; (8001864 <HAL_GPIO_Init+0x304>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	43db      	mvns	r3, r3
 800180a:	69ba      	ldr	r2, [r7, #24]
 800180c:	4013      	ands	r3, r2
 800180e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d003      	beq.n	8001824 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800181c:	69ba      	ldr	r2, [r7, #24]
 800181e:	693b      	ldr	r3, [r7, #16]
 8001820:	4313      	orrs	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001824:	4a0f      	ldr	r2, [pc, #60]	; (8001864 <HAL_GPIO_Init+0x304>)
 8001826:	69bb      	ldr	r3, [r7, #24]
 8001828:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800182a:	69fb      	ldr	r3, [r7, #28]
 800182c:	3301      	adds	r3, #1
 800182e:	61fb      	str	r3, [r7, #28]
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	2b0f      	cmp	r3, #15
 8001834:	f67f aea2 	bls.w	800157c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001838:	bf00      	nop
 800183a:	bf00      	nop
 800183c:	3724      	adds	r7, #36	; 0x24
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	40023800 	.word	0x40023800
 800184c:	40013800 	.word	0x40013800
 8001850:	40020000 	.word	0x40020000
 8001854:	40020400 	.word	0x40020400
 8001858:	40020800 	.word	0x40020800
 800185c:	40020c00 	.word	0x40020c00
 8001860:	40021000 	.word	0x40021000
 8001864:	40013c00 	.word	0x40013c00

08001868 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	460b      	mov	r3, r1
 8001872:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	691a      	ldr	r2, [r3, #16]
 8001878:	887b      	ldrh	r3, [r7, #2]
 800187a:	4013      	ands	r3, r2
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001880:	2301      	movs	r3, #1
 8001882:	73fb      	strb	r3, [r7, #15]
 8001884:	e001      	b.n	800188a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001886:	2300      	movs	r3, #0
 8001888:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800188a:	7bfb      	ldrb	r3, [r7, #15]
}
 800188c:	4618      	mov	r0, r3
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001896:	4770      	bx	lr

08001898 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	460b      	mov	r3, r1
 80018a2:	807b      	strh	r3, [r7, #2]
 80018a4:	4613      	mov	r3, r2
 80018a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80018a8:	787b      	ldrb	r3, [r7, #1]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ae:	887a      	ldrh	r2, [r7, #2]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80018b4:	e003      	b.n	80018be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80018b6:	887b      	ldrh	r3, [r7, #2]
 80018b8:	041a      	lsls	r2, r3, #16
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	619a      	str	r2, [r3, #24]
}
 80018be:	bf00      	nop
 80018c0:	370c      	adds	r7, #12
 80018c2:	46bd      	mov	sp, r7
 80018c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c8:	4770      	bx	lr

080018ca <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80018ca:	b480      	push	{r7}
 80018cc:	b085      	sub	sp, #20
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
 80018d2:	460b      	mov	r3, r1
 80018d4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	695b      	ldr	r3, [r3, #20]
 80018da:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80018dc:	887a      	ldrh	r2, [r7, #2]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	4013      	ands	r3, r2
 80018e2:	041a      	lsls	r2, r3, #16
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	43d9      	mvns	r1, r3
 80018e8:	887b      	ldrh	r3, [r7, #2]
 80018ea:	400b      	ands	r3, r1
 80018ec:	431a      	orrs	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	619a      	str	r2, [r3, #24]
}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
	...

08001900 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d101      	bne.n	8001912 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e12b      	b.n	8001b6a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d106      	bne.n	800192c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f7ff fa52 	bl	8000dd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2224      	movs	r2, #36	; 0x24
 8001930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f022 0201 	bic.w	r2, r2, #1
 8001942:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001952:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001962:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001964:	f002 f89c 	bl	8003aa0 <HAL_RCC_GetPCLK1Freq>
 8001968:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	4a81      	ldr	r2, [pc, #516]	; (8001b74 <HAL_I2C_Init+0x274>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d807      	bhi.n	8001984 <HAL_I2C_Init+0x84>
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	4a80      	ldr	r2, [pc, #512]	; (8001b78 <HAL_I2C_Init+0x278>)
 8001978:	4293      	cmp	r3, r2
 800197a:	bf94      	ite	ls
 800197c:	2301      	movls	r3, #1
 800197e:	2300      	movhi	r3, #0
 8001980:	b2db      	uxtb	r3, r3
 8001982:	e006      	b.n	8001992 <HAL_I2C_Init+0x92>
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	4a7d      	ldr	r2, [pc, #500]	; (8001b7c <HAL_I2C_Init+0x27c>)
 8001988:	4293      	cmp	r3, r2
 800198a:	bf94      	ite	ls
 800198c:	2301      	movls	r3, #1
 800198e:	2300      	movhi	r3, #0
 8001990:	b2db      	uxtb	r3, r3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	e0e7      	b.n	8001b6a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	4a78      	ldr	r2, [pc, #480]	; (8001b80 <HAL_I2C_Init+0x280>)
 800199e:	fba2 2303 	umull	r2, r3, r2, r3
 80019a2:	0c9b      	lsrs	r3, r3, #18
 80019a4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	68ba      	ldr	r2, [r7, #8]
 80019b6:	430a      	orrs	r2, r1
 80019b8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	6a1b      	ldr	r3, [r3, #32]
 80019c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	4a6a      	ldr	r2, [pc, #424]	; (8001b74 <HAL_I2C_Init+0x274>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d802      	bhi.n	80019d4 <HAL_I2C_Init+0xd4>
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	3301      	adds	r3, #1
 80019d2:	e009      	b.n	80019e8 <HAL_I2C_Init+0xe8>
 80019d4:	68bb      	ldr	r3, [r7, #8]
 80019d6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80019da:	fb02 f303 	mul.w	r3, r2, r3
 80019de:	4a69      	ldr	r2, [pc, #420]	; (8001b84 <HAL_I2C_Init+0x284>)
 80019e0:	fba2 2303 	umull	r2, r3, r2, r3
 80019e4:	099b      	lsrs	r3, r3, #6
 80019e6:	3301      	adds	r3, #1
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	6812      	ldr	r2, [r2, #0]
 80019ec:	430b      	orrs	r3, r1
 80019ee:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	69db      	ldr	r3, [r3, #28]
 80019f6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80019fa:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	495c      	ldr	r1, [pc, #368]	; (8001b74 <HAL_I2C_Init+0x274>)
 8001a04:	428b      	cmp	r3, r1
 8001a06:	d819      	bhi.n	8001a3c <HAL_I2C_Init+0x13c>
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	1e59      	subs	r1, r3, #1
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	685b      	ldr	r3, [r3, #4]
 8001a10:	005b      	lsls	r3, r3, #1
 8001a12:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a16:	1c59      	adds	r1, r3, #1
 8001a18:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001a1c:	400b      	ands	r3, r1
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d00a      	beq.n	8001a38 <HAL_I2C_Init+0x138>
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	1e59      	subs	r1, r3, #1
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	005b      	lsls	r3, r3, #1
 8001a2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a30:	3301      	adds	r3, #1
 8001a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a36:	e051      	b.n	8001adc <HAL_I2C_Init+0x1dc>
 8001a38:	2304      	movs	r3, #4
 8001a3a:	e04f      	b.n	8001adc <HAL_I2C_Init+0x1dc>
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d111      	bne.n	8001a68 <HAL_I2C_Init+0x168>
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	1e58      	subs	r0, r3, #1
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6859      	ldr	r1, [r3, #4]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	440b      	add	r3, r1
 8001a52:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a56:	3301      	adds	r3, #1
 8001a58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	bf0c      	ite	eq
 8001a60:	2301      	moveq	r3, #1
 8001a62:	2300      	movne	r3, #0
 8001a64:	b2db      	uxtb	r3, r3
 8001a66:	e012      	b.n	8001a8e <HAL_I2C_Init+0x18e>
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	1e58      	subs	r0, r3, #1
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	6859      	ldr	r1, [r3, #4]
 8001a70:	460b      	mov	r3, r1
 8001a72:	009b      	lsls	r3, r3, #2
 8001a74:	440b      	add	r3, r1
 8001a76:	0099      	lsls	r1, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a7e:	3301      	adds	r3, #1
 8001a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	bf0c      	ite	eq
 8001a88:	2301      	moveq	r3, #1
 8001a8a:	2300      	movne	r3, #0
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <HAL_I2C_Init+0x196>
 8001a92:	2301      	movs	r3, #1
 8001a94:	e022      	b.n	8001adc <HAL_I2C_Init+0x1dc>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d10e      	bne.n	8001abc <HAL_I2C_Init+0x1bc>
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	1e58      	subs	r0, r3, #1
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6859      	ldr	r1, [r3, #4]
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	440b      	add	r3, r1
 8001aac:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ab6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001aba:	e00f      	b.n	8001adc <HAL_I2C_Init+0x1dc>
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	1e58      	subs	r0, r3, #1
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6859      	ldr	r1, [r3, #4]
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	0099      	lsls	r1, r3, #2
 8001acc:	440b      	add	r3, r1
 8001ace:	fbb0 f3f3 	udiv	r3, r0, r3
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ad8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001adc:	6879      	ldr	r1, [r7, #4]
 8001ade:	6809      	ldr	r1, [r1, #0]
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	69da      	ldr	r2, [r3, #28]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	431a      	orrs	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	430a      	orrs	r2, r1
 8001afe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001b0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	6911      	ldr	r1, [r2, #16]
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	68d2      	ldr	r2, [r2, #12]
 8001b16:	4311      	orrs	r1, r2
 8001b18:	687a      	ldr	r2, [r7, #4]
 8001b1a:	6812      	ldr	r2, [r2, #0]
 8001b1c:	430b      	orrs	r3, r1
 8001b1e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	68db      	ldr	r3, [r3, #12]
 8001b26:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	695a      	ldr	r2, [r3, #20]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	431a      	orrs	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	430a      	orrs	r2, r1
 8001b3a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	681a      	ldr	r2, [r3, #0]
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f042 0201 	orr.w	r2, r2, #1
 8001b4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2220      	movs	r2, #32
 8001b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001b68:	2300      	movs	r3, #0
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3710      	adds	r7, #16
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	000186a0 	.word	0x000186a0
 8001b78:	001e847f 	.word	0x001e847f
 8001b7c:	003d08ff 	.word	0x003d08ff
 8001b80:	431bde83 	.word	0x431bde83
 8001b84:	10624dd3 	.word	0x10624dd3

08001b88 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b088      	sub	sp, #32
 8001b8c:	af02      	add	r7, sp, #8
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	4608      	mov	r0, r1
 8001b92:	4611      	mov	r1, r2
 8001b94:	461a      	mov	r2, r3
 8001b96:	4603      	mov	r3, r0
 8001b98:	817b      	strh	r3, [r7, #10]
 8001b9a:	460b      	mov	r3, r1
 8001b9c:	813b      	strh	r3, [r7, #8]
 8001b9e:	4613      	mov	r3, r2
 8001ba0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001ba2:	f7ff fbc7 	bl	8001334 <HAL_GetTick>
 8001ba6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bae:	b2db      	uxtb	r3, r3
 8001bb0:	2b20      	cmp	r3, #32
 8001bb2:	f040 80d9 	bne.w	8001d68 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001bb6:	697b      	ldr	r3, [r7, #20]
 8001bb8:	9300      	str	r3, [sp, #0]
 8001bba:	2319      	movs	r3, #25
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	496d      	ldr	r1, [pc, #436]	; (8001d74 <HAL_I2C_Mem_Write+0x1ec>)
 8001bc0:	68f8      	ldr	r0, [r7, #12]
 8001bc2:	f000 fc7f 	bl	80024c4 <I2C_WaitOnFlagUntilTimeout>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	e0cc      	b.n	8001d6a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d101      	bne.n	8001bde <HAL_I2C_Mem_Write+0x56>
 8001bda:	2302      	movs	r3, #2
 8001bdc:	e0c5      	b.n	8001d6a <HAL_I2C_Mem_Write+0x1e2>
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d007      	beq.n	8001c04 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f042 0201 	orr.w	r2, r2, #1
 8001c02:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c12:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2221      	movs	r2, #33	; 0x21
 8001c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2240      	movs	r2, #64	; 0x40
 8001c20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	2200      	movs	r2, #0
 8001c28:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	6a3a      	ldr	r2, [r7, #32]
 8001c2e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8001c34:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001c3a:	b29a      	uxth	r2, r3
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	4a4d      	ldr	r2, [pc, #308]	; (8001d78 <HAL_I2C_Mem_Write+0x1f0>)
 8001c44:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001c46:	88f8      	ldrh	r0, [r7, #6]
 8001c48:	893a      	ldrh	r2, [r7, #8]
 8001c4a:	8979      	ldrh	r1, [r7, #10]
 8001c4c:	697b      	ldr	r3, [r7, #20]
 8001c4e:	9301      	str	r3, [sp, #4]
 8001c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c52:	9300      	str	r3, [sp, #0]
 8001c54:	4603      	mov	r3, r0
 8001c56:	68f8      	ldr	r0, [r7, #12]
 8001c58:	f000 fab6 	bl	80021c8 <I2C_RequestMemoryWrite>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d052      	beq.n	8001d08 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	e081      	b.n	8001d6a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c66:	697a      	ldr	r2, [r7, #20]
 8001c68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c6a:	68f8      	ldr	r0, [r7, #12]
 8001c6c:	f000 fd00 	bl	8002670 <I2C_WaitOnTXEFlagUntilTimeout>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d00d      	beq.n	8001c92 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	d107      	bne.n	8001c8e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c8c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e06b      	b.n	8001d6a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c96:	781a      	ldrb	r2, [r3, #0]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca2:	1c5a      	adds	r2, r3, #1
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cac:	3b01      	subs	r3, #1
 8001cae:	b29a      	uxth	r2, r3
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	3b01      	subs	r3, #1
 8001cbc:	b29a      	uxth	r2, r3
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	695b      	ldr	r3, [r3, #20]
 8001cc8:	f003 0304 	and.w	r3, r3, #4
 8001ccc:	2b04      	cmp	r3, #4
 8001cce:	d11b      	bne.n	8001d08 <HAL_I2C_Mem_Write+0x180>
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d017      	beq.n	8001d08 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cdc:	781a      	ldrb	r2, [r3, #0]
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ce8:	1c5a      	adds	r2, r3, #1
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001cf2:	3b01      	subs	r3, #1
 8001cf4:	b29a      	uxth	r2, r3
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	3b01      	subs	r3, #1
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1aa      	bne.n	8001c66 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d10:	697a      	ldr	r2, [r7, #20]
 8001d12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d14:	68f8      	ldr	r0, [r7, #12]
 8001d16:	f000 fcec 	bl	80026f2 <I2C_WaitOnBTFFlagUntilTimeout>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d00d      	beq.n	8001d3c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d24:	2b04      	cmp	r3, #4
 8001d26:	d107      	bne.n	8001d38 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d36:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e016      	b.n	8001d6a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	681a      	ldr	r2, [r3, #0]
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d4a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001d64:	2300      	movs	r3, #0
 8001d66:	e000      	b.n	8001d6a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8001d68:	2302      	movs	r3, #2
  }
}
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	3718      	adds	r7, #24
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	00100002 	.word	0x00100002
 8001d78:	ffff0000 	.word	0xffff0000

08001d7c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b08c      	sub	sp, #48	; 0x30
 8001d80:	af02      	add	r7, sp, #8
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	4608      	mov	r0, r1
 8001d86:	4611      	mov	r1, r2
 8001d88:	461a      	mov	r2, r3
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	817b      	strh	r3, [r7, #10]
 8001d8e:	460b      	mov	r3, r1
 8001d90:	813b      	strh	r3, [r7, #8]
 8001d92:	4613      	mov	r3, r2
 8001d94:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001d96:	f7ff facd 	bl	8001334 <HAL_GetTick>
 8001d9a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	2b20      	cmp	r3, #32
 8001da6:	f040 8208 	bne.w	80021ba <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	2319      	movs	r3, #25
 8001db0:	2201      	movs	r2, #1
 8001db2:	497b      	ldr	r1, [pc, #492]	; (8001fa0 <HAL_I2C_Mem_Read+0x224>)
 8001db4:	68f8      	ldr	r0, [r7, #12]
 8001db6:	f000 fb85 	bl	80024c4 <I2C_WaitOnFlagUntilTimeout>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	e1fb      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d101      	bne.n	8001dd2 <HAL_I2C_Mem_Read+0x56>
 8001dce:	2302      	movs	r3, #2
 8001dd0:	e1f4      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2201      	movs	r2, #1
 8001dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0301 	and.w	r3, r3, #1
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d007      	beq.n	8001df8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 0201 	orr.w	r2, r2, #1
 8001df6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001e06:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	2222      	movs	r2, #34	; 0x22
 8001e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2240      	movs	r2, #64	; 0x40
 8001e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e22:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8001e28:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001e2e:	b29a      	uxth	r2, r3
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	4a5b      	ldr	r2, [pc, #364]	; (8001fa4 <HAL_I2C_Mem_Read+0x228>)
 8001e38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001e3a:	88f8      	ldrh	r0, [r7, #6]
 8001e3c:	893a      	ldrh	r2, [r7, #8]
 8001e3e:	8979      	ldrh	r1, [r7, #10]
 8001e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e42:	9301      	str	r3, [sp, #4]
 8001e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e46:	9300      	str	r3, [sp, #0]
 8001e48:	4603      	mov	r3, r0
 8001e4a:	68f8      	ldr	r0, [r7, #12]
 8001e4c:	f000 fa52 	bl	80022f4 <I2C_RequestMemoryRead>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e1b0      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d113      	bne.n	8001e8a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e62:	2300      	movs	r3, #0
 8001e64:	623b      	str	r3, [r7, #32]
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	695b      	ldr	r3, [r3, #20]
 8001e6c:	623b      	str	r3, [r7, #32]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	623b      	str	r3, [r7, #32]
 8001e76:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	681a      	ldr	r2, [r3, #0]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e86:	601a      	str	r2, [r3, #0]
 8001e88:	e184      	b.n	8002194 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d11b      	bne.n	8001eca <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ea0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	61fb      	str	r3, [r7, #28]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	695b      	ldr	r3, [r3, #20]
 8001eac:	61fb      	str	r3, [r7, #28]
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	699b      	ldr	r3, [r3, #24]
 8001eb4:	61fb      	str	r3, [r7, #28]
 8001eb6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ec6:	601a      	str	r2, [r3, #0]
 8001ec8:	e164      	b.n	8002194 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001ece:	2b02      	cmp	r3, #2
 8001ed0:	d11b      	bne.n	8001f0a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ee0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001ef0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	61bb      	str	r3, [r7, #24]
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	695b      	ldr	r3, [r3, #20]
 8001efc:	61bb      	str	r3, [r7, #24]
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	699b      	ldr	r3, [r3, #24]
 8001f04:	61bb      	str	r3, [r7, #24]
 8001f06:	69bb      	ldr	r3, [r7, #24]
 8001f08:	e144      	b.n	8002194 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	617b      	str	r3, [r7, #20]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	695b      	ldr	r3, [r3, #20]
 8001f14:	617b      	str	r3, [r7, #20]
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	699b      	ldr	r3, [r3, #24]
 8001f1c:	617b      	str	r3, [r7, #20]
 8001f1e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001f20:	e138      	b.n	8002194 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f26:	2b03      	cmp	r3, #3
 8001f28:	f200 80f1 	bhi.w	800210e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f30:	2b01      	cmp	r3, #1
 8001f32:	d123      	bne.n	8001f7c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f36:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001f38:	68f8      	ldr	r0, [r7, #12]
 8001f3a:	f000 fc1b 	bl	8002774 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e139      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691a      	ldr	r2, [r3, #16]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f52:	b2d2      	uxtb	r2, r2
 8001f54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f5a:	1c5a      	adds	r2, r3, #1
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f64:	3b01      	subs	r3, #1
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001f70:	b29b      	uxth	r3, r3
 8001f72:	3b01      	subs	r3, #1
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001f7a:	e10b      	b.n	8002194 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d14e      	bne.n	8002022 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	4906      	ldr	r1, [pc, #24]	; (8001fa8 <HAL_I2C_Mem_Read+0x22c>)
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f000 fa98 	bl	80024c4 <I2C_WaitOnFlagUntilTimeout>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d008      	beq.n	8001fac <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e10e      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
 8001f9e:	bf00      	nop
 8001fa0:	00100002 	.word	0x00100002
 8001fa4:	ffff0000 	.word	0xffff0000
 8001fa8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681a      	ldr	r2, [r3, #0]
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	691a      	ldr	r2, [r3, #16]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc6:	b2d2      	uxtb	r2, r2
 8001fc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fce:	1c5a      	adds	r2, r3, #1
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001fe4:	b29b      	uxth	r3, r3
 8001fe6:	3b01      	subs	r3, #1
 8001fe8:	b29a      	uxth	r2, r3
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	691a      	ldr	r2, [r3, #16]
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002000:	1c5a      	adds	r2, r3, #1
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800200a:	3b01      	subs	r3, #1
 800200c:	b29a      	uxth	r2, r3
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002016:	b29b      	uxth	r3, r3
 8002018:	3b01      	subs	r3, #1
 800201a:	b29a      	uxth	r2, r3
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002020:	e0b8      	b.n	8002194 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002024:	9300      	str	r3, [sp, #0]
 8002026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002028:	2200      	movs	r2, #0
 800202a:	4966      	ldr	r1, [pc, #408]	; (80021c4 <HAL_I2C_Mem_Read+0x448>)
 800202c:	68f8      	ldr	r0, [r7, #12]
 800202e:	f000 fa49 	bl	80024c4 <I2C_WaitOnFlagUntilTimeout>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e0bf      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800204a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	691a      	ldr	r2, [r3, #16]
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002056:	b2d2      	uxtb	r2, r2
 8002058:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002068:	3b01      	subs	r3, #1
 800206a:	b29a      	uxth	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002074:	b29b      	uxth	r3, r3
 8002076:	3b01      	subs	r3, #1
 8002078:	b29a      	uxth	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800207e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002080:	9300      	str	r3, [sp, #0]
 8002082:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002084:	2200      	movs	r2, #0
 8002086:	494f      	ldr	r1, [pc, #316]	; (80021c4 <HAL_I2C_Mem_Read+0x448>)
 8002088:	68f8      	ldr	r0, [r7, #12]
 800208a:	f000 fa1b 	bl	80024c4 <I2C_WaitOnFlagUntilTimeout>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e091      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	691a      	ldr	r2, [r3, #16]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020b2:	b2d2      	uxtb	r2, r2
 80020b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ba:	1c5a      	adds	r2, r3, #1
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020c4:	3b01      	subs	r3, #1
 80020c6:	b29a      	uxth	r2, r3
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	3b01      	subs	r3, #1
 80020d4:	b29a      	uxth	r2, r3
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	691a      	ldr	r2, [r3, #16]
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e4:	b2d2      	uxtb	r2, r2
 80020e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ec:	1c5a      	adds	r2, r3, #1
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020f6:	3b01      	subs	r3, #1
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002102:	b29b      	uxth	r3, r3
 8002104:	3b01      	subs	r3, #1
 8002106:	b29a      	uxth	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800210c:	e042      	b.n	8002194 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800210e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002110:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002112:	68f8      	ldr	r0, [r7, #12]
 8002114:	f000 fb2e 	bl	8002774 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e04c      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	691a      	ldr	r2, [r3, #16]
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	b2d2      	uxtb	r2, r2
 800212e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002134:	1c5a      	adds	r2, r3, #1
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800213e:	3b01      	subs	r3, #1
 8002140:	b29a      	uxth	r2, r3
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800214a:	b29b      	uxth	r3, r3
 800214c:	3b01      	subs	r3, #1
 800214e:	b29a      	uxth	r2, r3
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	695b      	ldr	r3, [r3, #20]
 800215a:	f003 0304 	and.w	r3, r3, #4
 800215e:	2b04      	cmp	r3, #4
 8002160:	d118      	bne.n	8002194 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	691a      	ldr	r2, [r3, #16]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800216c:	b2d2      	uxtb	r2, r2
 800216e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002174:	1c5a      	adds	r2, r3, #1
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800217e:	3b01      	subs	r3, #1
 8002180:	b29a      	uxth	r2, r3
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800218a:	b29b      	uxth	r3, r3
 800218c:	3b01      	subs	r3, #1
 800218e:	b29a      	uxth	r2, r3
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002198:	2b00      	cmp	r3, #0
 800219a:	f47f aec2 	bne.w	8001f22 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2220      	movs	r2, #32
 80021a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2200      	movs	r2, #0
 80021aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2200      	movs	r2, #0
 80021b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e000      	b.n	80021bc <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80021ba:	2302      	movs	r3, #2
  }
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3728      	adds	r7, #40	; 0x28
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	00010004 	.word	0x00010004

080021c8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b088      	sub	sp, #32
 80021cc:	af02      	add	r7, sp, #8
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	4608      	mov	r0, r1
 80021d2:	4611      	mov	r1, r2
 80021d4:	461a      	mov	r2, r3
 80021d6:	4603      	mov	r3, r0
 80021d8:	817b      	strh	r3, [r7, #10]
 80021da:	460b      	mov	r3, r1
 80021dc:	813b      	strh	r3, [r7, #8]
 80021de:	4613      	mov	r3, r2
 80021e0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80021f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80021f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021f4:	9300      	str	r3, [sp, #0]
 80021f6:	6a3b      	ldr	r3, [r7, #32]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80021fe:	68f8      	ldr	r0, [r7, #12]
 8002200:	f000 f960 	bl	80024c4 <I2C_WaitOnFlagUntilTimeout>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d00d      	beq.n	8002226 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002214:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002218:	d103      	bne.n	8002222 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002220:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e05f      	b.n	80022e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002226:	897b      	ldrh	r3, [r7, #10]
 8002228:	b2db      	uxtb	r3, r3
 800222a:	461a      	mov	r2, r3
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002234:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002238:	6a3a      	ldr	r2, [r7, #32]
 800223a:	492d      	ldr	r1, [pc, #180]	; (80022f0 <I2C_RequestMemoryWrite+0x128>)
 800223c:	68f8      	ldr	r0, [r7, #12]
 800223e:	f000 f998 	bl	8002572 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002248:	2301      	movs	r3, #1
 800224a:	e04c      	b.n	80022e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	695b      	ldr	r3, [r3, #20]
 8002256:	617b      	str	r3, [r7, #20]
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	699b      	ldr	r3, [r3, #24]
 800225e:	617b      	str	r3, [r7, #20]
 8002260:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002262:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002264:	6a39      	ldr	r1, [r7, #32]
 8002266:	68f8      	ldr	r0, [r7, #12]
 8002268:	f000 fa02 	bl	8002670 <I2C_WaitOnTXEFlagUntilTimeout>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d00d      	beq.n	800228e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002276:	2b04      	cmp	r3, #4
 8002278:	d107      	bne.n	800228a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002288:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e02b      	b.n	80022e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800228e:	88fb      	ldrh	r3, [r7, #6]
 8002290:	2b01      	cmp	r3, #1
 8002292:	d105      	bne.n	80022a0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002294:	893b      	ldrh	r3, [r7, #8]
 8002296:	b2da      	uxtb	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	611a      	str	r2, [r3, #16]
 800229e:	e021      	b.n	80022e4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80022a0:	893b      	ldrh	r3, [r7, #8]
 80022a2:	0a1b      	lsrs	r3, r3, #8
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80022ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022b0:	6a39      	ldr	r1, [r7, #32]
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 f9dc 	bl	8002670 <I2C_WaitOnTXEFlagUntilTimeout>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00d      	beq.n	80022da <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	d107      	bne.n	80022d6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e005      	b.n	80022e6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80022da:	893b      	ldrh	r3, [r7, #8]
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	00010002 	.word	0x00010002

080022f4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b088      	sub	sp, #32
 80022f8:	af02      	add	r7, sp, #8
 80022fa:	60f8      	str	r0, [r7, #12]
 80022fc:	4608      	mov	r0, r1
 80022fe:	4611      	mov	r1, r2
 8002300:	461a      	mov	r2, r3
 8002302:	4603      	mov	r3, r0
 8002304:	817b      	strh	r3, [r7, #10]
 8002306:	460b      	mov	r3, r1
 8002308:	813b      	strh	r3, [r7, #8]
 800230a:	4613      	mov	r3, r2
 800230c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	681a      	ldr	r2, [r3, #0]
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800231c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800232c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	6a3b      	ldr	r3, [r7, #32]
 8002334:	2200      	movs	r2, #0
 8002336:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f000 f8c2 	bl	80024c4 <I2C_WaitOnFlagUntilTimeout>
 8002340:	4603      	mov	r3, r0
 8002342:	2b00      	cmp	r3, #0
 8002344:	d00d      	beq.n	8002362 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002350:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002354:	d103      	bne.n	800235e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f44f 7200 	mov.w	r2, #512	; 0x200
 800235c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800235e:	2303      	movs	r3, #3
 8002360:	e0aa      	b.n	80024b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002362:	897b      	ldrh	r3, [r7, #10]
 8002364:	b2db      	uxtb	r3, r3
 8002366:	461a      	mov	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002370:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002374:	6a3a      	ldr	r2, [r7, #32]
 8002376:	4952      	ldr	r1, [pc, #328]	; (80024c0 <I2C_RequestMemoryRead+0x1cc>)
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f000 f8fa 	bl	8002572 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d001      	beq.n	8002388 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e097      	b.n	80024b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	617b      	str	r3, [r7, #20]
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	699b      	ldr	r3, [r3, #24]
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800239e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023a0:	6a39      	ldr	r1, [r7, #32]
 80023a2:	68f8      	ldr	r0, [r7, #12]
 80023a4:	f000 f964 	bl	8002670 <I2C_WaitOnTXEFlagUntilTimeout>
 80023a8:	4603      	mov	r3, r0
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00d      	beq.n	80023ca <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d107      	bne.n	80023c6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023c4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e076      	b.n	80024b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023ca:	88fb      	ldrh	r3, [r7, #6]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d105      	bne.n	80023dc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80023d0:	893b      	ldrh	r3, [r7, #8]
 80023d2:	b2da      	uxtb	r2, r3
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	611a      	str	r2, [r3, #16]
 80023da:	e021      	b.n	8002420 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80023dc:	893b      	ldrh	r3, [r7, #8]
 80023de:	0a1b      	lsrs	r3, r3, #8
 80023e0:	b29b      	uxth	r3, r3
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023ec:	6a39      	ldr	r1, [r7, #32]
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 f93e 	bl	8002670 <I2C_WaitOnTXEFlagUntilTimeout>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d00d      	beq.n	8002416 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fe:	2b04      	cmp	r3, #4
 8002400:	d107      	bne.n	8002412 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002410:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e050      	b.n	80024b8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002416:	893b      	ldrh	r3, [r7, #8]
 8002418:	b2da      	uxtb	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002420:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002422:	6a39      	ldr	r1, [r7, #32]
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 f923 	bl	8002670 <I2C_WaitOnTXEFlagUntilTimeout>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d00d      	beq.n	800244c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002434:	2b04      	cmp	r3, #4
 8002436:	d107      	bne.n	8002448 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002446:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002448:	2301      	movs	r3, #1
 800244a:	e035      	b.n	80024b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800245a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800245c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245e:	9300      	str	r3, [sp, #0]
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	2200      	movs	r2, #0
 8002464:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f000 f82b 	bl	80024c4 <I2C_WaitOnFlagUntilTimeout>
 800246e:	4603      	mov	r3, r0
 8002470:	2b00      	cmp	r3, #0
 8002472:	d00d      	beq.n	8002490 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800247e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002482:	d103      	bne.n	800248c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f44f 7200 	mov.w	r2, #512	; 0x200
 800248a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800248c:	2303      	movs	r3, #3
 800248e:	e013      	b.n	80024b8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002490:	897b      	ldrh	r3, [r7, #10]
 8002492:	b2db      	uxtb	r3, r3
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	b2da      	uxtb	r2, r3
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80024a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a2:	6a3a      	ldr	r2, [r7, #32]
 80024a4:	4906      	ldr	r1, [pc, #24]	; (80024c0 <I2C_RequestMemoryRead+0x1cc>)
 80024a6:	68f8      	ldr	r0, [r7, #12]
 80024a8:	f000 f863 	bl	8002572 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d001      	beq.n	80024b6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e000      	b.n	80024b8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80024b6:	2300      	movs	r3, #0
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3718      	adds	r7, #24
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	00010002 	.word	0x00010002

080024c4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	60f8      	str	r0, [r7, #12]
 80024cc:	60b9      	str	r1, [r7, #8]
 80024ce:	603b      	str	r3, [r7, #0]
 80024d0:	4613      	mov	r3, r2
 80024d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024d4:	e025      	b.n	8002522 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024dc:	d021      	beq.n	8002522 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024de:	f7fe ff29 	bl	8001334 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	69bb      	ldr	r3, [r7, #24]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	683a      	ldr	r2, [r7, #0]
 80024ea:	429a      	cmp	r2, r3
 80024ec:	d302      	bcc.n	80024f4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d116      	bne.n	8002522 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2200      	movs	r2, #0
 80024f8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2220      	movs	r2, #32
 80024fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	2200      	movs	r2, #0
 8002506:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800250e:	f043 0220 	orr.w	r2, r3, #32
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e023      	b.n	800256a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	0c1b      	lsrs	r3, r3, #16
 8002526:	b2db      	uxtb	r3, r3
 8002528:	2b01      	cmp	r3, #1
 800252a:	d10d      	bne.n	8002548 <I2C_WaitOnFlagUntilTimeout+0x84>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	695b      	ldr	r3, [r3, #20]
 8002532:	43da      	mvns	r2, r3
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	4013      	ands	r3, r2
 8002538:	b29b      	uxth	r3, r3
 800253a:	2b00      	cmp	r3, #0
 800253c:	bf0c      	ite	eq
 800253e:	2301      	moveq	r3, #1
 8002540:	2300      	movne	r3, #0
 8002542:	b2db      	uxtb	r3, r3
 8002544:	461a      	mov	r2, r3
 8002546:	e00c      	b.n	8002562 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	699b      	ldr	r3, [r3, #24]
 800254e:	43da      	mvns	r2, r3
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	4013      	ands	r3, r2
 8002554:	b29b      	uxth	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	bf0c      	ite	eq
 800255a:	2301      	moveq	r3, #1
 800255c:	2300      	movne	r3, #0
 800255e:	b2db      	uxtb	r3, r3
 8002560:	461a      	mov	r2, r3
 8002562:	79fb      	ldrb	r3, [r7, #7]
 8002564:	429a      	cmp	r2, r3
 8002566:	d0b6      	beq.n	80024d6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002568:	2300      	movs	r3, #0
}
 800256a:	4618      	mov	r0, r3
 800256c:	3710      	adds	r7, #16
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b084      	sub	sp, #16
 8002576:	af00      	add	r7, sp, #0
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
 800257e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002580:	e051      	b.n	8002626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800258c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002590:	d123      	bne.n	80025da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025a0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80025aa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2200      	movs	r2, #0
 80025b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	2220      	movs	r2, #32
 80025b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	2200      	movs	r2, #0
 80025be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	f043 0204 	orr.w	r2, r3, #4
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e046      	b.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e0:	d021      	beq.n	8002626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025e2:	f7fe fea7 	bl	8001334 <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d302      	bcc.n	80025f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d116      	bne.n	8002626 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	2200      	movs	r2, #0
 80025fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2220      	movs	r2, #32
 8002602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	f043 0220 	orr.w	r2, r3, #32
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2200      	movs	r2, #0
 800261e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e020      	b.n	8002668 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	0c1b      	lsrs	r3, r3, #16
 800262a:	b2db      	uxtb	r3, r3
 800262c:	2b01      	cmp	r3, #1
 800262e:	d10c      	bne.n	800264a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	695b      	ldr	r3, [r3, #20]
 8002636:	43da      	mvns	r2, r3
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	4013      	ands	r3, r2
 800263c:	b29b      	uxth	r3, r3
 800263e:	2b00      	cmp	r3, #0
 8002640:	bf14      	ite	ne
 8002642:	2301      	movne	r3, #1
 8002644:	2300      	moveq	r3, #0
 8002646:	b2db      	uxtb	r3, r3
 8002648:	e00b      	b.n	8002662 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	699b      	ldr	r3, [r3, #24]
 8002650:	43da      	mvns	r2, r3
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	4013      	ands	r3, r2
 8002656:	b29b      	uxth	r3, r3
 8002658:	2b00      	cmp	r3, #0
 800265a:	bf14      	ite	ne
 800265c:	2301      	movne	r3, #1
 800265e:	2300      	moveq	r3, #0
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d18d      	bne.n	8002582 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3710      	adds	r7, #16
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}

08002670 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800267c:	e02d      	b.n	80026da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f8ce 	bl	8002820 <I2C_IsAcknowledgeFailed>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e02d      	b.n	80026ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002694:	d021      	beq.n	80026da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002696:	f7fe fe4d 	bl	8001334 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	68ba      	ldr	r2, [r7, #8]
 80026a2:	429a      	cmp	r2, r3
 80026a4:	d302      	bcc.n	80026ac <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d116      	bne.n	80026da <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2220      	movs	r2, #32
 80026b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026c6:	f043 0220 	orr.w	r2, r3, #32
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e007      	b.n	80026ea <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026e4:	2b80      	cmp	r3, #128	; 0x80
 80026e6:	d1ca      	bne.n	800267e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}

080026f2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80026f2:	b580      	push	{r7, lr}
 80026f4:	b084      	sub	sp, #16
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	60f8      	str	r0, [r7, #12]
 80026fa:	60b9      	str	r1, [r7, #8]
 80026fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80026fe:	e02d      	b.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002700:	68f8      	ldr	r0, [r7, #12]
 8002702:	f000 f88d 	bl	8002820 <I2C_IsAcknowledgeFailed>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e02d      	b.n	800276c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002716:	d021      	beq.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002718:	f7fe fe0c 	bl	8001334 <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	68ba      	ldr	r2, [r7, #8]
 8002724:	429a      	cmp	r2, r3
 8002726:	d302      	bcc.n	800272e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d116      	bne.n	800275c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	2200      	movs	r2, #0
 8002732:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002748:	f043 0220 	orr.w	r2, r3, #32
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e007      	b.n	800276c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	f003 0304 	and.w	r3, r3, #4
 8002766:	2b04      	cmp	r3, #4
 8002768:	d1ca      	bne.n	8002700 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800276a:	2300      	movs	r3, #0
}
 800276c:	4618      	mov	r0, r3
 800276e:	3710      	adds	r7, #16
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b084      	sub	sp, #16
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002780:	e042      	b.n	8002808 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	695b      	ldr	r3, [r3, #20]
 8002788:	f003 0310 	and.w	r3, r3, #16
 800278c:	2b10      	cmp	r3, #16
 800278e:	d119      	bne.n	80027c4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f06f 0210 	mvn.w	r2, #16
 8002798:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2220      	movs	r2, #32
 80027a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80027c0:	2301      	movs	r3, #1
 80027c2:	e029      	b.n	8002818 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c4:	f7fe fdb6 	bl	8001334 <HAL_GetTick>
 80027c8:	4602      	mov	r2, r0
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d302      	bcc.n	80027da <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d116      	bne.n	8002808 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	2200      	movs	r2, #0
 80027de:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2220      	movs	r2, #32
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f4:	f043 0220 	orr.w	r2, r3, #32
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	2200      	movs	r2, #0
 8002800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	e007      	b.n	8002818 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	695b      	ldr	r3, [r3, #20]
 800280e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002812:	2b40      	cmp	r3, #64	; 0x40
 8002814:	d1b5      	bne.n	8002782 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002816:	2300      	movs	r3, #0
}
 8002818:	4618      	mov	r0, r3
 800281a:	3710      	adds	r7, #16
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002820:	b480      	push	{r7}
 8002822:	b083      	sub	sp, #12
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002836:	d11b      	bne.n	8002870 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002840:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	2200      	movs	r2, #0
 8002846:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2220      	movs	r2, #32
 800284c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2200      	movs	r2, #0
 8002854:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285c:	f043 0204 	orr.w	r2, r3, #4
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e000      	b.n	8002872 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
	...

08002880 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b088      	sub	sp, #32
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d101      	bne.n	8002892 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e128      	b.n	8002ae4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4a90      	ldr	r2, [pc, #576]	; (8002aec <HAL_I2S_Init+0x26c>)
 80028aa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80028ac:	6878      	ldr	r0, [r7, #4]
 80028ae:	f7fe fad7 	bl	8000e60 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2202      	movs	r2, #2
 80028b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	69db      	ldr	r3, [r3, #28]
 80028c0:	687a      	ldr	r2, [r7, #4]
 80028c2:	6812      	ldr	r2, [r2, #0]
 80028c4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80028c8:	f023 030f 	bic.w	r3, r3, #15
 80028cc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	2202      	movs	r2, #2
 80028d4:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	695b      	ldr	r3, [r3, #20]
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d060      	beq.n	80029a0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d102      	bne.n	80028ec <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80028e6:	2310      	movs	r3, #16
 80028e8:	617b      	str	r3, [r7, #20]
 80028ea:	e001      	b.n	80028f0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80028ec:	2320      	movs	r3, #32
 80028ee:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	2b20      	cmp	r3, #32
 80028f6:	d802      	bhi.n	80028fe <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80028f8:	697b      	ldr	r3, [r7, #20]
 80028fa:	005b      	lsls	r3, r3, #1
 80028fc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80028fe:	2001      	movs	r0, #1
 8002900:	f001 f9d2 	bl	8003ca8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002904:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	691b      	ldr	r3, [r3, #16]
 800290a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800290e:	d125      	bne.n	800295c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	2b00      	cmp	r3, #0
 8002916:	d010      	beq.n	800293a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	009b      	lsls	r3, r3, #2
 800291c:	68fa      	ldr	r2, [r7, #12]
 800291e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002922:	4613      	mov	r3, r2
 8002924:	009b      	lsls	r3, r3, #2
 8002926:	4413      	add	r3, r2
 8002928:	005b      	lsls	r3, r3, #1
 800292a:	461a      	mov	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	fbb2 f3f3 	udiv	r3, r2, r3
 8002934:	3305      	adds	r3, #5
 8002936:	613b      	str	r3, [r7, #16]
 8002938:	e01f      	b.n	800297a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	00db      	lsls	r3, r3, #3
 800293e:	68fa      	ldr	r2, [r7, #12]
 8002940:	fbb2 f2f3 	udiv	r2, r2, r3
 8002944:	4613      	mov	r3, r2
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	4413      	add	r3, r2
 800294a:	005b      	lsls	r3, r3, #1
 800294c:	461a      	mov	r2, r3
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	fbb2 f3f3 	udiv	r3, r2, r3
 8002956:	3305      	adds	r3, #5
 8002958:	613b      	str	r3, [r7, #16]
 800295a:	e00e      	b.n	800297a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800295c:	68fa      	ldr	r2, [r7, #12]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	fbb2 f2f3 	udiv	r2, r2, r3
 8002964:	4613      	mov	r3, r2
 8002966:	009b      	lsls	r3, r3, #2
 8002968:	4413      	add	r3, r2
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	461a      	mov	r2, r3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	695b      	ldr	r3, [r3, #20]
 8002972:	fbb2 f3f3 	udiv	r3, r2, r3
 8002976:	3305      	adds	r3, #5
 8002978:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800297a:	693b      	ldr	r3, [r7, #16]
 800297c:	4a5c      	ldr	r2, [pc, #368]	; (8002af0 <HAL_I2S_Init+0x270>)
 800297e:	fba2 2303 	umull	r2, r3, r2, r3
 8002982:	08db      	lsrs	r3, r3, #3
 8002984:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002986:	693b      	ldr	r3, [r7, #16]
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	1ad3      	subs	r3, r2, r3
 8002994:	085b      	lsrs	r3, r3, #1
 8002996:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002998:	69bb      	ldr	r3, [r7, #24]
 800299a:	021b      	lsls	r3, r3, #8
 800299c:	61bb      	str	r3, [r7, #24]
 800299e:	e003      	b.n	80029a8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80029a0:	2302      	movs	r3, #2
 80029a2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80029a4:	2300      	movs	r3, #0
 80029a6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	2b01      	cmp	r3, #1
 80029ac:	d902      	bls.n	80029b4 <HAL_I2S_Init+0x134>
 80029ae:	69fb      	ldr	r3, [r7, #28]
 80029b0:	2bff      	cmp	r3, #255	; 0xff
 80029b2:	d907      	bls.n	80029c4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029b8:	f043 0210 	orr.w	r2, r3, #16
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 80029c0:	2301      	movs	r3, #1
 80029c2:	e08f      	b.n	8002ae4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691a      	ldr	r2, [r3, #16]
 80029c8:	69bb      	ldr	r3, [r7, #24]
 80029ca:	ea42 0103 	orr.w	r1, r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	69fa      	ldr	r2, [r7, #28]
 80029d4:	430a      	orrs	r2, r1
 80029d6:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	69db      	ldr	r3, [r3, #28]
 80029de:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80029e2:	f023 030f 	bic.w	r3, r3, #15
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6851      	ldr	r1, [r2, #4]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	6892      	ldr	r2, [r2, #8]
 80029ee:	4311      	orrs	r1, r2
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	68d2      	ldr	r2, [r2, #12]
 80029f4:	4311      	orrs	r1, r2
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	6992      	ldr	r2, [r2, #24]
 80029fa:	430a      	orrs	r2, r1
 80029fc:	431a      	orrs	r2, r3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002a06:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6a1b      	ldr	r3, [r3, #32]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d161      	bne.n	8002ad4 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	4a38      	ldr	r2, [pc, #224]	; (8002af4 <HAL_I2S_Init+0x274>)
 8002a14:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a37      	ldr	r2, [pc, #220]	; (8002af8 <HAL_I2S_Init+0x278>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d101      	bne.n	8002a24 <HAL_I2S_Init+0x1a4>
 8002a20:	4b36      	ldr	r3, [pc, #216]	; (8002afc <HAL_I2S_Init+0x27c>)
 8002a22:	e001      	b.n	8002a28 <HAL_I2S_Init+0x1a8>
 8002a24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a28:	69db      	ldr	r3, [r3, #28]
 8002a2a:	687a      	ldr	r2, [r7, #4]
 8002a2c:	6812      	ldr	r2, [r2, #0]
 8002a2e:	4932      	ldr	r1, [pc, #200]	; (8002af8 <HAL_I2S_Init+0x278>)
 8002a30:	428a      	cmp	r2, r1
 8002a32:	d101      	bne.n	8002a38 <HAL_I2S_Init+0x1b8>
 8002a34:	4a31      	ldr	r2, [pc, #196]	; (8002afc <HAL_I2S_Init+0x27c>)
 8002a36:	e001      	b.n	8002a3c <HAL_I2S_Init+0x1bc>
 8002a38:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002a3c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002a40:	f023 030f 	bic.w	r3, r3, #15
 8002a44:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a2b      	ldr	r2, [pc, #172]	; (8002af8 <HAL_I2S_Init+0x278>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d101      	bne.n	8002a54 <HAL_I2S_Init+0x1d4>
 8002a50:	4b2a      	ldr	r3, [pc, #168]	; (8002afc <HAL_I2S_Init+0x27c>)
 8002a52:	e001      	b.n	8002a58 <HAL_I2S_Init+0x1d8>
 8002a54:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a58:	2202      	movs	r2, #2
 8002a5a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a25      	ldr	r2, [pc, #148]	; (8002af8 <HAL_I2S_Init+0x278>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d101      	bne.n	8002a6a <HAL_I2S_Init+0x1ea>
 8002a66:	4b25      	ldr	r3, [pc, #148]	; (8002afc <HAL_I2S_Init+0x27c>)
 8002a68:	e001      	b.n	8002a6e <HAL_I2S_Init+0x1ee>
 8002a6a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002a6e:	69db      	ldr	r3, [r3, #28]
 8002a70:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a7a:	d003      	beq.n	8002a84 <HAL_I2S_Init+0x204>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d103      	bne.n	8002a8c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002a84:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a88:	613b      	str	r3, [r7, #16]
 8002a8a:	e001      	b.n	8002a90 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	897b      	ldrh	r3, [r7, #10]
 8002ab4:	4313      	orrs	r3, r2
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002abc:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a0d      	ldr	r2, [pc, #52]	; (8002af8 <HAL_I2S_Init+0x278>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d101      	bne.n	8002acc <HAL_I2S_Init+0x24c>
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	; (8002afc <HAL_I2S_Init+0x27c>)
 8002aca:	e001      	b.n	8002ad0 <HAL_I2S_Init+0x250>
 8002acc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002ad0:	897a      	ldrh	r2, [r7, #10]
 8002ad2:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2201      	movs	r2, #1
 8002ade:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3720      	adds	r7, #32
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	08002bf7 	.word	0x08002bf7
 8002af0:	cccccccd 	.word	0xcccccccd
 8002af4:	08002d0d 	.word	0x08002d0d
 8002af8:	40003800 	.word	0x40003800
 8002afc:	40003400 	.word	0x40003400

08002b00 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b48:	881a      	ldrh	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b54:	1c9a      	adds	r2, r3, #2
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	3b01      	subs	r3, #1
 8002b62:	b29a      	uxth	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b6c:	b29b      	uxth	r3, r3
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d10e      	bne.n	8002b90 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002b80:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff ffb8 	bl	8002b00 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002b90:	bf00      	nop
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68da      	ldr	r2, [r3, #12]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002baa:	b292      	uxth	r2, r2
 8002bac:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bb2:	1c9a      	adds	r2, r3, #2
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	3b01      	subs	r3, #1
 8002bc0:	b29a      	uxth	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10e      	bne.n	8002bee <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002bde:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2201      	movs	r2, #1
 8002be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f7ff ff93 	bl	8002b14 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002bee:	bf00      	nop
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b086      	sub	sp, #24
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b04      	cmp	r3, #4
 8002c10:	d13a      	bne.n	8002c88 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	f003 0301 	and.w	r3, r3, #1
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d109      	bne.n	8002c30 <I2S_IRQHandler+0x3a>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c26:	2b40      	cmp	r3, #64	; 0x40
 8002c28:	d102      	bne.n	8002c30 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002c2a:	6878      	ldr	r0, [r7, #4]
 8002c2c:	f7ff ffb4 	bl	8002b98 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c36:	2b40      	cmp	r3, #64	; 0x40
 8002c38:	d126      	bne.n	8002c88 <I2S_IRQHandler+0x92>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	f003 0320 	and.w	r3, r3, #32
 8002c44:	2b20      	cmp	r3, #32
 8002c46:	d11f      	bne.n	8002c88 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	685a      	ldr	r2, [r3, #4]
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002c56:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c58:	2300      	movs	r3, #0
 8002c5a:	613b      	str	r3, [r7, #16]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	68db      	ldr	r3, [r3, #12]
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	613b      	str	r3, [r7, #16]
 8002c6c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7a:	f043 0202 	orr.w	r2, r3, #2
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7ff ff50 	bl	8002b28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002c8e:	b2db      	uxtb	r3, r3
 8002c90:	2b03      	cmp	r3, #3
 8002c92:	d136      	bne.n	8002d02 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	f003 0302 	and.w	r3, r3, #2
 8002c9a:	2b02      	cmp	r3, #2
 8002c9c:	d109      	bne.n	8002cb2 <I2S_IRQHandler+0xbc>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ca8:	2b80      	cmp	r3, #128	; 0x80
 8002caa:	d102      	bne.n	8002cb2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002cac:	6878      	ldr	r0, [r7, #4]
 8002cae:	f7ff ff45 	bl	8002b3c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	f003 0308 	and.w	r3, r3, #8
 8002cb8:	2b08      	cmp	r3, #8
 8002cba:	d122      	bne.n	8002d02 <I2S_IRQHandler+0x10c>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	685b      	ldr	r3, [r3, #4]
 8002cc2:	f003 0320 	and.w	r3, r3, #32
 8002cc6:	2b20      	cmp	r3, #32
 8002cc8:	d11b      	bne.n	8002d02 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	685a      	ldr	r2, [r3, #4]
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002cd8:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002cda:	2300      	movs	r3, #0
 8002cdc:	60fb      	str	r3, [r7, #12]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2201      	movs	r2, #1
 8002cec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cf4:	f043 0204 	orr.w	r2, r3, #4
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002cfc:	6878      	ldr	r0, [r7, #4]
 8002cfe:	f7ff ff13 	bl	8002b28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002d02:	bf00      	nop
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}
	...

08002d0c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b088      	sub	sp, #32
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a92      	ldr	r2, [pc, #584]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d101      	bne.n	8002d2a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8002d26:	4b92      	ldr	r3, [pc, #584]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d28:	e001      	b.n	8002d2e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8002d2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d2e:	689b      	ldr	r3, [r3, #8]
 8002d30:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4a8b      	ldr	r2, [pc, #556]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d101      	bne.n	8002d48 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8002d44:	4b8a      	ldr	r3, [pc, #552]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002d46:	e001      	b.n	8002d4c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8002d48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	685b      	ldr	r3, [r3, #4]
 8002d54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d58:	d004      	beq.n	8002d64 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	f040 8099 	bne.w	8002e96 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	f003 0302 	and.w	r3, r3, #2
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	d107      	bne.n	8002d7e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d002      	beq.n	8002d7e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8002d78:	6878      	ldr	r0, [r7, #4]
 8002d7a:	f000 f925 	bl	8002fc8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	f003 0301 	and.w	r3, r3, #1
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d107      	bne.n	8002d98 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d002      	beq.n	8002d98 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 f9c8 	bl	8003128 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d9e:	2b40      	cmp	r3, #64	; 0x40
 8002da0:	d13a      	bne.n	8002e18 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8002da2:	693b      	ldr	r3, [r7, #16]
 8002da4:	f003 0320 	and.w	r3, r3, #32
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d035      	beq.n	8002e18 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a6e      	ldr	r2, [pc, #440]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d101      	bne.n	8002dba <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8002db6:	4b6e      	ldr	r3, [pc, #440]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002db8:	e001      	b.n	8002dbe <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8002dba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4969      	ldr	r1, [pc, #420]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002dc6:	428b      	cmp	r3, r1
 8002dc8:	d101      	bne.n	8002dce <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8002dca:	4b69      	ldr	r3, [pc, #420]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002dcc:	e001      	b.n	8002dd2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8002dce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002dd2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002dd6:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	685a      	ldr	r2, [r3, #4]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002de6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002de8:	2300      	movs	r3, #0
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68db      	ldr	r3, [r3, #12]
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	60fb      	str	r3, [r7, #12]
 8002dfc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e0a:	f043 0202 	orr.w	r2, r3, #2
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f7ff fe88 	bl	8002b28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	f003 0308 	and.w	r3, r3, #8
 8002e1e:	2b08      	cmp	r3, #8
 8002e20:	f040 80c3 	bne.w	8002faa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	f003 0320 	and.w	r3, r3, #32
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	f000 80bd 	beq.w	8002faa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e3e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	4a49      	ldr	r2, [pc, #292]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d101      	bne.n	8002e4e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8002e4a:	4b49      	ldr	r3, [pc, #292]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e4c:	e001      	b.n	8002e52 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8002e4e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e52:	685a      	ldr	r2, [r3, #4]
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4944      	ldr	r1, [pc, #272]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002e5a:	428b      	cmp	r3, r1
 8002e5c:	d101      	bne.n	8002e62 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8002e5e:	4b44      	ldr	r3, [pc, #272]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002e60:	e001      	b.n	8002e66 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8002e62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002e66:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e6a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	60bb      	str	r3, [r7, #8]
 8002e78:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e86:	f043 0204 	orr.w	r2, r3, #4
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f7ff fe4a 	bl	8002b28 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002e94:	e089      	b.n	8002faa <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8002e96:	69bb      	ldr	r3, [r7, #24]
 8002e98:	f003 0302 	and.w	r3, r3, #2
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d107      	bne.n	8002eb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d002      	beq.n	8002eb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 f8be 	bl	800302c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	f003 0301 	and.w	r3, r3, #1
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d107      	bne.n	8002eca <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d002      	beq.n	8002eca <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8002ec4:	6878      	ldr	r0, [r7, #4]
 8002ec6:	f000 f8fd 	bl	80030c4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002eca:	69fb      	ldr	r3, [r7, #28]
 8002ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed0:	2b40      	cmp	r3, #64	; 0x40
 8002ed2:	d12f      	bne.n	8002f34 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	f003 0320 	and.w	r3, r3, #32
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d02a      	beq.n	8002f34 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	685a      	ldr	r2, [r3, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002eec:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a1e      	ldr	r2, [pc, #120]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d101      	bne.n	8002efc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002ef8:	4b1d      	ldr	r3, [pc, #116]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002efa:	e001      	b.n	8002f00 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002efc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	4919      	ldr	r1, [pc, #100]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f08:	428b      	cmp	r3, r1
 8002f0a:	d101      	bne.n	8002f10 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8002f0c:	4b18      	ldr	r3, [pc, #96]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f0e:	e001      	b.n	8002f14 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8002f10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f14:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f18:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f26:	f043 0202 	orr.w	r2, r3, #2
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f7ff fdfa 	bl	8002b28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8002f34:	69bb      	ldr	r3, [r7, #24]
 8002f36:	f003 0308 	and.w	r3, r3, #8
 8002f3a:	2b08      	cmp	r3, #8
 8002f3c:	d136      	bne.n	8002fac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8002f3e:	693b      	ldr	r3, [r7, #16]
 8002f40:	f003 0320 	and.w	r3, r3, #32
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d031      	beq.n	8002fac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	4a07      	ldr	r2, [pc, #28]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d101      	bne.n	8002f56 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8002f52:	4b07      	ldr	r3, [pc, #28]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f54:	e001      	b.n	8002f5a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8002f56:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f5a:	685a      	ldr	r2, [r3, #4]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4902      	ldr	r1, [pc, #8]	; (8002f6c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8002f62:	428b      	cmp	r3, r1
 8002f64:	d106      	bne.n	8002f74 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8002f66:	4b02      	ldr	r3, [pc, #8]	; (8002f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002f68:	e006      	b.n	8002f78 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002f6a:	bf00      	nop
 8002f6c:	40003800 	.word	0x40003800
 8002f70:	40003400 	.word	0x40003400
 8002f74:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f78:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f7c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	685a      	ldr	r2, [r3, #4]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f8c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	2201      	movs	r2, #1
 8002f92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f9a:	f043 0204 	orr.w	r2, r3, #4
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7ff fdc0 	bl	8002b28 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002fa8:	e000      	b.n	8002fac <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002faa:	bf00      	nop
}
 8002fac:	bf00      	nop
 8002fae:	3720      	adds	r7, #32
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002fbc:	bf00      	nop
 8002fbe:	370c      	adds	r7, #12
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc6:	4770      	bx	lr

08002fc8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd4:	1c99      	adds	r1, r3, #2
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	6251      	str	r1, [r2, #36]	; 0x24
 8002fda:	881a      	ldrh	r2, [r3, #0]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d113      	bne.n	8003022 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	685a      	ldr	r2, [r3, #4]
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003008:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800300e:	b29b      	uxth	r3, r3
 8003010:	2b00      	cmp	r3, #0
 8003012:	d106      	bne.n	8003022 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800301c:	6878      	ldr	r0, [r7, #4]
 800301e:	f7ff ffc9 	bl	8002fb4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003022:	bf00      	nop
 8003024:	3708      	adds	r7, #8
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
	...

0800302c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b082      	sub	sp, #8
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003038:	1c99      	adds	r1, r3, #2
 800303a:	687a      	ldr	r2, [r7, #4]
 800303c:	6251      	str	r1, [r2, #36]	; 0x24
 800303e:	8819      	ldrh	r1, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a1d      	ldr	r2, [pc, #116]	; (80030bc <I2SEx_TxISR_I2SExt+0x90>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d101      	bne.n	800304e <I2SEx_TxISR_I2SExt+0x22>
 800304a:	4b1d      	ldr	r3, [pc, #116]	; (80030c0 <I2SEx_TxISR_I2SExt+0x94>)
 800304c:	e001      	b.n	8003052 <I2SEx_TxISR_I2SExt+0x26>
 800304e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003052:	460a      	mov	r2, r1
 8003054:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800305a:	b29b      	uxth	r3, r3
 800305c:	3b01      	subs	r3, #1
 800305e:	b29a      	uxth	r2, r3
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003068:	b29b      	uxth	r3, r3
 800306a:	2b00      	cmp	r3, #0
 800306c:	d121      	bne.n	80030b2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a12      	ldr	r2, [pc, #72]	; (80030bc <I2SEx_TxISR_I2SExt+0x90>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d101      	bne.n	800307c <I2SEx_TxISR_I2SExt+0x50>
 8003078:	4b11      	ldr	r3, [pc, #68]	; (80030c0 <I2SEx_TxISR_I2SExt+0x94>)
 800307a:	e001      	b.n	8003080 <I2SEx_TxISR_I2SExt+0x54>
 800307c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003080:	685a      	ldr	r2, [r3, #4]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	490d      	ldr	r1, [pc, #52]	; (80030bc <I2SEx_TxISR_I2SExt+0x90>)
 8003088:	428b      	cmp	r3, r1
 800308a:	d101      	bne.n	8003090 <I2SEx_TxISR_I2SExt+0x64>
 800308c:	4b0c      	ldr	r3, [pc, #48]	; (80030c0 <I2SEx_TxISR_I2SExt+0x94>)
 800308e:	e001      	b.n	8003094 <I2SEx_TxISR_I2SExt+0x68>
 8003090:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003094:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003098:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800309e:	b29b      	uxth	r3, r3
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d106      	bne.n	80030b2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f7ff ff81 	bl	8002fb4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80030b2:	bf00      	nop
 80030b4:	3708      	adds	r7, #8
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	40003800 	.word	0x40003800
 80030c0:	40003400 	.word	0x40003400

080030c4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68d8      	ldr	r0, [r3, #12]
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030d6:	1c99      	adds	r1, r3, #2
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	62d1      	str	r1, [r2, #44]	; 0x2c
 80030dc:	b282      	uxth	r2, r0
 80030de:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	3b01      	subs	r3, #1
 80030e8:	b29a      	uxth	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d113      	bne.n	8003120 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	685a      	ldr	r2, [r3, #4]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003106:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310c:	b29b      	uxth	r3, r3
 800310e:	2b00      	cmp	r3, #0
 8003110:	d106      	bne.n	8003120 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2201      	movs	r2, #1
 8003116:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800311a:	6878      	ldr	r0, [r7, #4]
 800311c:	f7ff ff4a 	bl	8002fb4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003120:	bf00      	nop
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a20      	ldr	r2, [pc, #128]	; (80031b8 <I2SEx_RxISR_I2SExt+0x90>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d101      	bne.n	800313e <I2SEx_RxISR_I2SExt+0x16>
 800313a:	4b20      	ldr	r3, [pc, #128]	; (80031bc <I2SEx_RxISR_I2SExt+0x94>)
 800313c:	e001      	b.n	8003142 <I2SEx_RxISR_I2SExt+0x1a>
 800313e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003142:	68d8      	ldr	r0, [r3, #12]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003148:	1c99      	adds	r1, r3, #2
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800314e:	b282      	uxth	r2, r0
 8003150:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003156:	b29b      	uxth	r3, r3
 8003158:	3b01      	subs	r3, #1
 800315a:	b29a      	uxth	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003164:	b29b      	uxth	r3, r3
 8003166:	2b00      	cmp	r3, #0
 8003168:	d121      	bne.n	80031ae <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a12      	ldr	r2, [pc, #72]	; (80031b8 <I2SEx_RxISR_I2SExt+0x90>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d101      	bne.n	8003178 <I2SEx_RxISR_I2SExt+0x50>
 8003174:	4b11      	ldr	r3, [pc, #68]	; (80031bc <I2SEx_RxISR_I2SExt+0x94>)
 8003176:	e001      	b.n	800317c <I2SEx_RxISR_I2SExt+0x54>
 8003178:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	490d      	ldr	r1, [pc, #52]	; (80031b8 <I2SEx_RxISR_I2SExt+0x90>)
 8003184:	428b      	cmp	r3, r1
 8003186:	d101      	bne.n	800318c <I2SEx_RxISR_I2SExt+0x64>
 8003188:	4b0c      	ldr	r3, [pc, #48]	; (80031bc <I2SEx_RxISR_I2SExt+0x94>)
 800318a:	e001      	b.n	8003190 <I2SEx_RxISR_I2SExt+0x68>
 800318c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003190:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003194:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800319a:	b29b      	uxth	r3, r3
 800319c:	2b00      	cmp	r3, #0
 800319e:	d106      	bne.n	80031ae <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	f7ff ff03 	bl	8002fb4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80031ae:	bf00      	nop
 80031b0:	3708      	adds	r7, #8
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	40003800 	.word	0x40003800
 80031bc:	40003400 	.word	0x40003400

080031c0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d101      	bne.n	80031d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e267      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f003 0301 	and.w	r3, r3, #1
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d075      	beq.n	80032ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031de:	4b88      	ldr	r3, [pc, #544]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	f003 030c 	and.w	r3, r3, #12
 80031e6:	2b04      	cmp	r3, #4
 80031e8:	d00c      	beq.n	8003204 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ea:	4b85      	ldr	r3, [pc, #532]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80031f2:	2b08      	cmp	r3, #8
 80031f4:	d112      	bne.n	800321c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031f6:	4b82      	ldr	r3, [pc, #520]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003202:	d10b      	bne.n	800321c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003204:	4b7e      	ldr	r3, [pc, #504]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d05b      	beq.n	80032c8 <HAL_RCC_OscConfig+0x108>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d157      	bne.n	80032c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e242      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003224:	d106      	bne.n	8003234 <HAL_RCC_OscConfig+0x74>
 8003226:	4b76      	ldr	r3, [pc, #472]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a75      	ldr	r2, [pc, #468]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 800322c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003230:	6013      	str	r3, [r2, #0]
 8003232:	e01d      	b.n	8003270 <HAL_RCC_OscConfig+0xb0>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800323c:	d10c      	bne.n	8003258 <HAL_RCC_OscConfig+0x98>
 800323e:	4b70      	ldr	r3, [pc, #448]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a6f      	ldr	r2, [pc, #444]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003244:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003248:	6013      	str	r3, [r2, #0]
 800324a:	4b6d      	ldr	r3, [pc, #436]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	4a6c      	ldr	r2, [pc, #432]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003254:	6013      	str	r3, [r2, #0]
 8003256:	e00b      	b.n	8003270 <HAL_RCC_OscConfig+0xb0>
 8003258:	4b69      	ldr	r3, [pc, #420]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a68      	ldr	r2, [pc, #416]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 800325e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003262:	6013      	str	r3, [r2, #0]
 8003264:	4b66      	ldr	r3, [pc, #408]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a65      	ldr	r2, [pc, #404]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 800326a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800326e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d013      	beq.n	80032a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003278:	f7fe f85c 	bl	8001334 <HAL_GetTick>
 800327c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800327e:	e008      	b.n	8003292 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003280:	f7fe f858 	bl	8001334 <HAL_GetTick>
 8003284:	4602      	mov	r2, r0
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	1ad3      	subs	r3, r2, r3
 800328a:	2b64      	cmp	r3, #100	; 0x64
 800328c:	d901      	bls.n	8003292 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800328e:	2303      	movs	r3, #3
 8003290:	e207      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003292:	4b5b      	ldr	r3, [pc, #364]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d0f0      	beq.n	8003280 <HAL_RCC_OscConfig+0xc0>
 800329e:	e014      	b.n	80032ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032a0:	f7fe f848 	bl	8001334 <HAL_GetTick>
 80032a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a6:	e008      	b.n	80032ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a8:	f7fe f844 	bl	8001334 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	2b64      	cmp	r3, #100	; 0x64
 80032b4:	d901      	bls.n	80032ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80032b6:	2303      	movs	r3, #3
 80032b8:	e1f3      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032ba:	4b51      	ldr	r3, [pc, #324]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d1f0      	bne.n	80032a8 <HAL_RCC_OscConfig+0xe8>
 80032c6:	e000      	b.n	80032ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d063      	beq.n	800339e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032d6:	4b4a      	ldr	r3, [pc, #296]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f003 030c 	and.w	r3, r3, #12
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00b      	beq.n	80032fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032e2:	4b47      	ldr	r3, [pc, #284]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80032ea:	2b08      	cmp	r3, #8
 80032ec:	d11c      	bne.n	8003328 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80032ee:	4b44      	ldr	r3, [pc, #272]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80032f0:	685b      	ldr	r3, [r3, #4]
 80032f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d116      	bne.n	8003328 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032fa:	4b41      	ldr	r3, [pc, #260]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d005      	beq.n	8003312 <HAL_RCC_OscConfig+0x152>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	68db      	ldr	r3, [r3, #12]
 800330a:	2b01      	cmp	r3, #1
 800330c:	d001      	beq.n	8003312 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800330e:	2301      	movs	r3, #1
 8003310:	e1c7      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003312:	4b3b      	ldr	r3, [pc, #236]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	691b      	ldr	r3, [r3, #16]
 800331e:	00db      	lsls	r3, r3, #3
 8003320:	4937      	ldr	r1, [pc, #220]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003322:	4313      	orrs	r3, r2
 8003324:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003326:	e03a      	b.n	800339e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d020      	beq.n	8003372 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003330:	4b34      	ldr	r3, [pc, #208]	; (8003404 <HAL_RCC_OscConfig+0x244>)
 8003332:	2201      	movs	r2, #1
 8003334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003336:	f7fd fffd 	bl	8001334 <HAL_GetTick>
 800333a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800333c:	e008      	b.n	8003350 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800333e:	f7fd fff9 	bl	8001334 <HAL_GetTick>
 8003342:	4602      	mov	r2, r0
 8003344:	693b      	ldr	r3, [r7, #16]
 8003346:	1ad3      	subs	r3, r2, r3
 8003348:	2b02      	cmp	r3, #2
 800334a:	d901      	bls.n	8003350 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800334c:	2303      	movs	r3, #3
 800334e:	e1a8      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003350:	4b2b      	ldr	r3, [pc, #172]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0f0      	beq.n	800333e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800335c:	4b28      	ldr	r3, [pc, #160]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	4925      	ldr	r1, [pc, #148]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 800336c:	4313      	orrs	r3, r2
 800336e:	600b      	str	r3, [r1, #0]
 8003370:	e015      	b.n	800339e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003372:	4b24      	ldr	r3, [pc, #144]	; (8003404 <HAL_RCC_OscConfig+0x244>)
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003378:	f7fd ffdc 	bl	8001334 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003380:	f7fd ffd8 	bl	8001334 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e187      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003392:	4b1b      	ldr	r3, [pc, #108]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0302 	and.w	r3, r3, #2
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d036      	beq.n	8003418 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	695b      	ldr	r3, [r3, #20]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d016      	beq.n	80033e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033b2:	4b15      	ldr	r3, [pc, #84]	; (8003408 <HAL_RCC_OscConfig+0x248>)
 80033b4:	2201      	movs	r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033b8:	f7fd ffbc 	bl	8001334 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033c0:	f7fd ffb8 	bl	8001334 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e167      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80033d2:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <HAL_RCC_OscConfig+0x240>)
 80033d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80033d6:	f003 0302 	and.w	r3, r3, #2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d0f0      	beq.n	80033c0 <HAL_RCC_OscConfig+0x200>
 80033de:	e01b      	b.n	8003418 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80033e0:	4b09      	ldr	r3, [pc, #36]	; (8003408 <HAL_RCC_OscConfig+0x248>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e6:	f7fd ffa5 	bl	8001334 <HAL_GetTick>
 80033ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80033ec:	e00e      	b.n	800340c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80033ee:	f7fd ffa1 	bl	8001334 <HAL_GetTick>
 80033f2:	4602      	mov	r2, r0
 80033f4:	693b      	ldr	r3, [r7, #16]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d907      	bls.n	800340c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e150      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
 8003400:	40023800 	.word	0x40023800
 8003404:	42470000 	.word	0x42470000
 8003408:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800340c:	4b88      	ldr	r3, [pc, #544]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 800340e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003410:	f003 0302 	and.w	r3, r3, #2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d1ea      	bne.n	80033ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f003 0304 	and.w	r3, r3, #4
 8003420:	2b00      	cmp	r3, #0
 8003422:	f000 8097 	beq.w	8003554 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003426:	2300      	movs	r3, #0
 8003428:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800342a:	4b81      	ldr	r3, [pc, #516]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10f      	bne.n	8003456 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003436:	2300      	movs	r3, #0
 8003438:	60bb      	str	r3, [r7, #8]
 800343a:	4b7d      	ldr	r3, [pc, #500]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 800343c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343e:	4a7c      	ldr	r2, [pc, #496]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 8003440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003444:	6413      	str	r3, [r2, #64]	; 0x40
 8003446:	4b7a      	ldr	r3, [pc, #488]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 8003448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003452:	2301      	movs	r3, #1
 8003454:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003456:	4b77      	ldr	r3, [pc, #476]	; (8003634 <HAL_RCC_OscConfig+0x474>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800345e:	2b00      	cmp	r3, #0
 8003460:	d118      	bne.n	8003494 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003462:	4b74      	ldr	r3, [pc, #464]	; (8003634 <HAL_RCC_OscConfig+0x474>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a73      	ldr	r2, [pc, #460]	; (8003634 <HAL_RCC_OscConfig+0x474>)
 8003468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800346c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800346e:	f7fd ff61 	bl	8001334 <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003476:	f7fd ff5d 	bl	8001334 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e10c      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003488:	4b6a      	ldr	r3, [pc, #424]	; (8003634 <HAL_RCC_OscConfig+0x474>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0f0      	beq.n	8003476 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d106      	bne.n	80034aa <HAL_RCC_OscConfig+0x2ea>
 800349c:	4b64      	ldr	r3, [pc, #400]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 800349e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034a0:	4a63      	ldr	r2, [pc, #396]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034a2:	f043 0301 	orr.w	r3, r3, #1
 80034a6:	6713      	str	r3, [r2, #112]	; 0x70
 80034a8:	e01c      	b.n	80034e4 <HAL_RCC_OscConfig+0x324>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	2b05      	cmp	r3, #5
 80034b0:	d10c      	bne.n	80034cc <HAL_RCC_OscConfig+0x30c>
 80034b2:	4b5f      	ldr	r3, [pc, #380]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034b6:	4a5e      	ldr	r2, [pc, #376]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034b8:	f043 0304 	orr.w	r3, r3, #4
 80034bc:	6713      	str	r3, [r2, #112]	; 0x70
 80034be:	4b5c      	ldr	r3, [pc, #368]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c2:	4a5b      	ldr	r2, [pc, #364]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	6713      	str	r3, [r2, #112]	; 0x70
 80034ca:	e00b      	b.n	80034e4 <HAL_RCC_OscConfig+0x324>
 80034cc:	4b58      	ldr	r3, [pc, #352]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034d0:	4a57      	ldr	r2, [pc, #348]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034d2:	f023 0301 	bic.w	r3, r3, #1
 80034d6:	6713      	str	r3, [r2, #112]	; 0x70
 80034d8:	4b55      	ldr	r3, [pc, #340]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034dc:	4a54      	ldr	r2, [pc, #336]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80034de:	f023 0304 	bic.w	r3, r3, #4
 80034e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	689b      	ldr	r3, [r3, #8]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d015      	beq.n	8003518 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ec:	f7fd ff22 	bl	8001334 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034f2:	e00a      	b.n	800350a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80034f4:	f7fd ff1e 	bl	8001334 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003502:	4293      	cmp	r3, r2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e0cb      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800350a:	4b49      	ldr	r3, [pc, #292]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 800350c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b00      	cmp	r3, #0
 8003514:	d0ee      	beq.n	80034f4 <HAL_RCC_OscConfig+0x334>
 8003516:	e014      	b.n	8003542 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003518:	f7fd ff0c 	bl	8001334 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800351e:	e00a      	b.n	8003536 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003520:	f7fd ff08 	bl	8001334 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	f241 3288 	movw	r2, #5000	; 0x1388
 800352e:	4293      	cmp	r3, r2
 8003530:	d901      	bls.n	8003536 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003532:	2303      	movs	r3, #3
 8003534:	e0b5      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003536:	4b3e      	ldr	r3, [pc, #248]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 8003538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1ee      	bne.n	8003520 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003542:	7dfb      	ldrb	r3, [r7, #23]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d105      	bne.n	8003554 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003548:	4b39      	ldr	r3, [pc, #228]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 800354a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800354c:	4a38      	ldr	r2, [pc, #224]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 800354e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003552:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 80a1 	beq.w	80036a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800355e:	4b34      	ldr	r3, [pc, #208]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	f003 030c 	and.w	r3, r3, #12
 8003566:	2b08      	cmp	r3, #8
 8003568:	d05c      	beq.n	8003624 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	2b02      	cmp	r3, #2
 8003570:	d141      	bne.n	80035f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003572:	4b31      	ldr	r3, [pc, #196]	; (8003638 <HAL_RCC_OscConfig+0x478>)
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003578:	f7fd fedc 	bl	8001334 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003580:	f7fd fed8 	bl	8001334 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e087      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003592:	4b27      	ldr	r3, [pc, #156]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f0      	bne.n	8003580 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	69da      	ldr	r2, [r3, #28]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a1b      	ldr	r3, [r3, #32]
 80035a6:	431a      	orrs	r2, r3
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ac:	019b      	lsls	r3, r3, #6
 80035ae:	431a      	orrs	r2, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035b4:	085b      	lsrs	r3, r3, #1
 80035b6:	3b01      	subs	r3, #1
 80035b8:	041b      	lsls	r3, r3, #16
 80035ba:	431a      	orrs	r2, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c0:	061b      	lsls	r3, r3, #24
 80035c2:	491b      	ldr	r1, [pc, #108]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80035c4:	4313      	orrs	r3, r2
 80035c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80035c8:	4b1b      	ldr	r3, [pc, #108]	; (8003638 <HAL_RCC_OscConfig+0x478>)
 80035ca:	2201      	movs	r2, #1
 80035cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ce:	f7fd feb1 	bl	8001334 <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80035d6:	f7fd fead 	bl	8001334 <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b02      	cmp	r3, #2
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e05c      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035e8:	4b11      	ldr	r3, [pc, #68]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0f0      	beq.n	80035d6 <HAL_RCC_OscConfig+0x416>
 80035f4:	e054      	b.n	80036a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035f6:	4b10      	ldr	r3, [pc, #64]	; (8003638 <HAL_RCC_OscConfig+0x478>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035fc:	f7fd fe9a 	bl	8001334 <HAL_GetTick>
 8003600:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003602:	e008      	b.n	8003616 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003604:	f7fd fe96 	bl	8001334 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	2b02      	cmp	r3, #2
 8003610:	d901      	bls.n	8003616 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003612:	2303      	movs	r3, #3
 8003614:	e045      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003616:	4b06      	ldr	r3, [pc, #24]	; (8003630 <HAL_RCC_OscConfig+0x470>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d1f0      	bne.n	8003604 <HAL_RCC_OscConfig+0x444>
 8003622:	e03d      	b.n	80036a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d107      	bne.n	800363c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e038      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
 8003630:	40023800 	.word	0x40023800
 8003634:	40007000 	.word	0x40007000
 8003638:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800363c:	4b1b      	ldr	r3, [pc, #108]	; (80036ac <HAL_RCC_OscConfig+0x4ec>)
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d028      	beq.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003654:	429a      	cmp	r2, r3
 8003656:	d121      	bne.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003662:	429a      	cmp	r2, r3
 8003664:	d11a      	bne.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003666:	68fa      	ldr	r2, [r7, #12]
 8003668:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800366c:	4013      	ands	r3, r2
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003672:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003674:	4293      	cmp	r3, r2
 8003676:	d111      	bne.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003682:	085b      	lsrs	r3, r3, #1
 8003684:	3b01      	subs	r3, #1
 8003686:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003688:	429a      	cmp	r2, r3
 800368a:	d107      	bne.n	800369c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003696:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003698:	429a      	cmp	r2, r3
 800369a:	d001      	beq.n	80036a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	3718      	adds	r7, #24
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	40023800 	.word	0x40023800

080036b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d101      	bne.n	80036c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e0cc      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036c4:	4b68      	ldr	r3, [pc, #416]	; (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0307 	and.w	r3, r3, #7
 80036cc:	683a      	ldr	r2, [r7, #0]
 80036ce:	429a      	cmp	r2, r3
 80036d0:	d90c      	bls.n	80036ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036d2:	4b65      	ldr	r3, [pc, #404]	; (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80036d4:	683a      	ldr	r2, [r7, #0]
 80036d6:	b2d2      	uxtb	r2, r2
 80036d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b63      	ldr	r3, [pc, #396]	; (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e0b8      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d020      	beq.n	800373a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0304 	and.w	r3, r3, #4
 8003700:	2b00      	cmp	r3, #0
 8003702:	d005      	beq.n	8003710 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003704:	4b59      	ldr	r3, [pc, #356]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003706:	689b      	ldr	r3, [r3, #8]
 8003708:	4a58      	ldr	r2, [pc, #352]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800370e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0308 	and.w	r3, r3, #8
 8003718:	2b00      	cmp	r3, #0
 800371a:	d005      	beq.n	8003728 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800371c:	4b53      	ldr	r3, [pc, #332]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	4a52      	ldr	r2, [pc, #328]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003726:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003728:	4b50      	ldr	r3, [pc, #320]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	494d      	ldr	r1, [pc, #308]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003736:	4313      	orrs	r3, r2
 8003738:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0301 	and.w	r3, r3, #1
 8003742:	2b00      	cmp	r3, #0
 8003744:	d044      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d107      	bne.n	800375e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800374e:	4b47      	ldr	r3, [pc, #284]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d119      	bne.n	800378e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	e07f      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	2b02      	cmp	r3, #2
 8003764:	d003      	beq.n	800376e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800376a:	2b03      	cmp	r3, #3
 800376c:	d107      	bne.n	800377e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800376e:	4b3f      	ldr	r3, [pc, #252]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003776:	2b00      	cmp	r3, #0
 8003778:	d109      	bne.n	800378e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e06f      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800377e:	4b3b      	ldr	r3, [pc, #236]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e067      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800378e:	4b37      	ldr	r3, [pc, #220]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f023 0203 	bic.w	r2, r3, #3
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	4934      	ldr	r1, [pc, #208]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800379c:	4313      	orrs	r3, r2
 800379e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80037a0:	f7fd fdc8 	bl	8001334 <HAL_GetTick>
 80037a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037a6:	e00a      	b.n	80037be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80037a8:	f7fd fdc4 	bl	8001334 <HAL_GetTick>
 80037ac:	4602      	mov	r2, r0
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	1ad3      	subs	r3, r2, r3
 80037b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d901      	bls.n	80037be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80037ba:	2303      	movs	r3, #3
 80037bc:	e04f      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80037be:	4b2b      	ldr	r3, [pc, #172]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f003 020c 	and.w	r2, r3, #12
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d1eb      	bne.n	80037a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80037d0:	4b25      	ldr	r3, [pc, #148]	; (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d20c      	bcs.n	80037f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037de:	4b22      	ldr	r3, [pc, #136]	; (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80037e0:	683a      	ldr	r2, [r7, #0]
 80037e2:	b2d2      	uxtb	r2, r2
 80037e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037e6:	4b20      	ldr	r3, [pc, #128]	; (8003868 <HAL_RCC_ClockConfig+0x1b8>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 0307 	and.w	r3, r3, #7
 80037ee:	683a      	ldr	r2, [r7, #0]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d001      	beq.n	80037f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e032      	b.n	800385e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0304 	and.w	r3, r3, #4
 8003800:	2b00      	cmp	r3, #0
 8003802:	d008      	beq.n	8003816 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003804:	4b19      	ldr	r3, [pc, #100]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	4916      	ldr	r1, [pc, #88]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003812:	4313      	orrs	r3, r2
 8003814:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f003 0308 	and.w	r3, r3, #8
 800381e:	2b00      	cmp	r3, #0
 8003820:	d009      	beq.n	8003836 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003822:	4b12      	ldr	r3, [pc, #72]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003824:	689b      	ldr	r3, [r3, #8]
 8003826:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	691b      	ldr	r3, [r3, #16]
 800382e:	00db      	lsls	r3, r3, #3
 8003830:	490e      	ldr	r1, [pc, #56]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	4313      	orrs	r3, r2
 8003834:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003836:	f000 f821 	bl	800387c <HAL_RCC_GetSysClockFreq>
 800383a:	4602      	mov	r2, r0
 800383c:	4b0b      	ldr	r3, [pc, #44]	; (800386c <HAL_RCC_ClockConfig+0x1bc>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	091b      	lsrs	r3, r3, #4
 8003842:	f003 030f 	and.w	r3, r3, #15
 8003846:	490a      	ldr	r1, [pc, #40]	; (8003870 <HAL_RCC_ClockConfig+0x1c0>)
 8003848:	5ccb      	ldrb	r3, [r1, r3]
 800384a:	fa22 f303 	lsr.w	r3, r2, r3
 800384e:	4a09      	ldr	r2, [pc, #36]	; (8003874 <HAL_RCC_ClockConfig+0x1c4>)
 8003850:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003852:	4b09      	ldr	r3, [pc, #36]	; (8003878 <HAL_RCC_ClockConfig+0x1c8>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fd fd28 	bl	80012ac <HAL_InitTick>

  return HAL_OK;
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3710      	adds	r7, #16
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	40023c00 	.word	0x40023c00
 800386c:	40023800 	.word	0x40023800
 8003870:	08005094 	.word	0x08005094
 8003874:	20000000 	.word	0x20000000
 8003878:	20000004 	.word	0x20000004

0800387c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800387c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003880:	b094      	sub	sp, #80	; 0x50
 8003882:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003884:	2300      	movs	r3, #0
 8003886:	647b      	str	r3, [r7, #68]	; 0x44
 8003888:	2300      	movs	r3, #0
 800388a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800388c:	2300      	movs	r3, #0
 800388e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003890:	2300      	movs	r3, #0
 8003892:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003894:	4b79      	ldr	r3, [pc, #484]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003896:	689b      	ldr	r3, [r3, #8]
 8003898:	f003 030c 	and.w	r3, r3, #12
 800389c:	2b08      	cmp	r3, #8
 800389e:	d00d      	beq.n	80038bc <HAL_RCC_GetSysClockFreq+0x40>
 80038a0:	2b08      	cmp	r3, #8
 80038a2:	f200 80e1 	bhi.w	8003a68 <HAL_RCC_GetSysClockFreq+0x1ec>
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d002      	beq.n	80038b0 <HAL_RCC_GetSysClockFreq+0x34>
 80038aa:	2b04      	cmp	r3, #4
 80038ac:	d003      	beq.n	80038b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80038ae:	e0db      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038b0:	4b73      	ldr	r3, [pc, #460]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x204>)
 80038b2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80038b4:	e0db      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038b6:	4b73      	ldr	r3, [pc, #460]	; (8003a84 <HAL_RCC_GetSysClockFreq+0x208>)
 80038b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80038ba:	e0d8      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038bc:	4b6f      	ldr	r3, [pc, #444]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80038c4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80038c6:	4b6d      	ldr	r3, [pc, #436]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d063      	beq.n	800399a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038d2:	4b6a      	ldr	r3, [pc, #424]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	099b      	lsrs	r3, r3, #6
 80038d8:	2200      	movs	r2, #0
 80038da:	63bb      	str	r3, [r7, #56]	; 0x38
 80038dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80038de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038e4:	633b      	str	r3, [r7, #48]	; 0x30
 80038e6:	2300      	movs	r3, #0
 80038e8:	637b      	str	r3, [r7, #52]	; 0x34
 80038ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80038ee:	4622      	mov	r2, r4
 80038f0:	462b      	mov	r3, r5
 80038f2:	f04f 0000 	mov.w	r0, #0
 80038f6:	f04f 0100 	mov.w	r1, #0
 80038fa:	0159      	lsls	r1, r3, #5
 80038fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003900:	0150      	lsls	r0, r2, #5
 8003902:	4602      	mov	r2, r0
 8003904:	460b      	mov	r3, r1
 8003906:	4621      	mov	r1, r4
 8003908:	1a51      	subs	r1, r2, r1
 800390a:	6139      	str	r1, [r7, #16]
 800390c:	4629      	mov	r1, r5
 800390e:	eb63 0301 	sbc.w	r3, r3, r1
 8003912:	617b      	str	r3, [r7, #20]
 8003914:	f04f 0200 	mov.w	r2, #0
 8003918:	f04f 0300 	mov.w	r3, #0
 800391c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003920:	4659      	mov	r1, fp
 8003922:	018b      	lsls	r3, r1, #6
 8003924:	4651      	mov	r1, sl
 8003926:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800392a:	4651      	mov	r1, sl
 800392c:	018a      	lsls	r2, r1, #6
 800392e:	4651      	mov	r1, sl
 8003930:	ebb2 0801 	subs.w	r8, r2, r1
 8003934:	4659      	mov	r1, fp
 8003936:	eb63 0901 	sbc.w	r9, r3, r1
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003946:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800394a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800394e:	4690      	mov	r8, r2
 8003950:	4699      	mov	r9, r3
 8003952:	4623      	mov	r3, r4
 8003954:	eb18 0303 	adds.w	r3, r8, r3
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	462b      	mov	r3, r5
 800395c:	eb49 0303 	adc.w	r3, r9, r3
 8003960:	60fb      	str	r3, [r7, #12]
 8003962:	f04f 0200 	mov.w	r2, #0
 8003966:	f04f 0300 	mov.w	r3, #0
 800396a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800396e:	4629      	mov	r1, r5
 8003970:	024b      	lsls	r3, r1, #9
 8003972:	4621      	mov	r1, r4
 8003974:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003978:	4621      	mov	r1, r4
 800397a:	024a      	lsls	r2, r1, #9
 800397c:	4610      	mov	r0, r2
 800397e:	4619      	mov	r1, r3
 8003980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003982:	2200      	movs	r2, #0
 8003984:	62bb      	str	r3, [r7, #40]	; 0x28
 8003986:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003988:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800398c:	f7fc fc78 	bl	8000280 <__aeabi_uldivmod>
 8003990:	4602      	mov	r2, r0
 8003992:	460b      	mov	r3, r1
 8003994:	4613      	mov	r3, r2
 8003996:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003998:	e058      	b.n	8003a4c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800399a:	4b38      	ldr	r3, [pc, #224]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	099b      	lsrs	r3, r3, #6
 80039a0:	2200      	movs	r2, #0
 80039a2:	4618      	mov	r0, r3
 80039a4:	4611      	mov	r1, r2
 80039a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80039aa:	623b      	str	r3, [r7, #32]
 80039ac:	2300      	movs	r3, #0
 80039ae:	627b      	str	r3, [r7, #36]	; 0x24
 80039b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80039b4:	4642      	mov	r2, r8
 80039b6:	464b      	mov	r3, r9
 80039b8:	f04f 0000 	mov.w	r0, #0
 80039bc:	f04f 0100 	mov.w	r1, #0
 80039c0:	0159      	lsls	r1, r3, #5
 80039c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039c6:	0150      	lsls	r0, r2, #5
 80039c8:	4602      	mov	r2, r0
 80039ca:	460b      	mov	r3, r1
 80039cc:	4641      	mov	r1, r8
 80039ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80039d2:	4649      	mov	r1, r9
 80039d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80039d8:	f04f 0200 	mov.w	r2, #0
 80039dc:	f04f 0300 	mov.w	r3, #0
 80039e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80039e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80039e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80039ec:	ebb2 040a 	subs.w	r4, r2, sl
 80039f0:	eb63 050b 	sbc.w	r5, r3, fp
 80039f4:	f04f 0200 	mov.w	r2, #0
 80039f8:	f04f 0300 	mov.w	r3, #0
 80039fc:	00eb      	lsls	r3, r5, #3
 80039fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003a02:	00e2      	lsls	r2, r4, #3
 8003a04:	4614      	mov	r4, r2
 8003a06:	461d      	mov	r5, r3
 8003a08:	4643      	mov	r3, r8
 8003a0a:	18e3      	adds	r3, r4, r3
 8003a0c:	603b      	str	r3, [r7, #0]
 8003a0e:	464b      	mov	r3, r9
 8003a10:	eb45 0303 	adc.w	r3, r5, r3
 8003a14:	607b      	str	r3, [r7, #4]
 8003a16:	f04f 0200 	mov.w	r2, #0
 8003a1a:	f04f 0300 	mov.w	r3, #0
 8003a1e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003a22:	4629      	mov	r1, r5
 8003a24:	028b      	lsls	r3, r1, #10
 8003a26:	4621      	mov	r1, r4
 8003a28:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003a2c:	4621      	mov	r1, r4
 8003a2e:	028a      	lsls	r2, r1, #10
 8003a30:	4610      	mov	r0, r2
 8003a32:	4619      	mov	r1, r3
 8003a34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003a36:	2200      	movs	r2, #0
 8003a38:	61bb      	str	r3, [r7, #24]
 8003a3a:	61fa      	str	r2, [r7, #28]
 8003a3c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a40:	f7fc fc1e 	bl	8000280 <__aeabi_uldivmod>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	4613      	mov	r3, r2
 8003a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a4c:	4b0b      	ldr	r3, [pc, #44]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x200>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	0c1b      	lsrs	r3, r3, #16
 8003a52:	f003 0303 	and.w	r3, r3, #3
 8003a56:	3301      	adds	r3, #1
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003a5c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003a5e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a64:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a66:	e002      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003a68:	4b05      	ldr	r3, [pc, #20]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x204>)
 8003a6a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003a6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3750      	adds	r7, #80	; 0x50
 8003a74:	46bd      	mov	sp, r7
 8003a76:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40023800 	.word	0x40023800
 8003a80:	00f42400 	.word	0x00f42400
 8003a84:	007a1200 	.word	0x007a1200

08003a88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a8c:	4b03      	ldr	r3, [pc, #12]	; (8003a9c <HAL_RCC_GetHCLKFreq+0x14>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
}
 8003a90:	4618      	mov	r0, r3
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	20000000 	.word	0x20000000

08003aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003aa4:	f7ff fff0 	bl	8003a88 <HAL_RCC_GetHCLKFreq>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	4b05      	ldr	r3, [pc, #20]	; (8003ac0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	0a9b      	lsrs	r3, r3, #10
 8003ab0:	f003 0307 	and.w	r3, r3, #7
 8003ab4:	4903      	ldr	r1, [pc, #12]	; (8003ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ab6:	5ccb      	ldrb	r3, [r1, r3]
 8003ab8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40023800 	.word	0x40023800
 8003ac4:	080050a4 	.word	0x080050a4

08003ac8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b086      	sub	sp, #24
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d105      	bne.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d038      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003af0:	4b68      	ldr	r3, [pc, #416]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003af6:	f7fd fc1d 	bl	8001334 <HAL_GetTick>
 8003afa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003afc:	e008      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003afe:	f7fd fc19 	bl	8001334 <HAL_GetTick>
 8003b02:	4602      	mov	r2, r0
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	2b02      	cmp	r3, #2
 8003b0a:	d901      	bls.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	e0bd      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b10:	4b61      	ldr	r3, [pc, #388]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d1f0      	bne.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	685a      	ldr	r2, [r3, #4]
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	019b      	lsls	r3, r3, #6
 8003b26:	431a      	orrs	r2, r3
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	68db      	ldr	r3, [r3, #12]
 8003b2c:	071b      	lsls	r3, r3, #28
 8003b2e:	495a      	ldr	r1, [pc, #360]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003b36:	4b57      	ldr	r3, [pc, #348]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003b38:	2201      	movs	r2, #1
 8003b3a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003b3c:	f7fd fbfa 	bl	8001334 <HAL_GetTick>
 8003b40:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003b44:	f7fd fbf6 	bl	8001334 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e09a      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003b56:	4b50      	ldr	r3, [pc, #320]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d0f0      	beq.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	f000 8083 	beq.w	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003b70:	2300      	movs	r3, #0
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	4b48      	ldr	r3, [pc, #288]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b78:	4a47      	ldr	r2, [pc, #284]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b7a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b7e:	6413      	str	r3, [r2, #64]	; 0x40
 8003b80:	4b45      	ldr	r3, [pc, #276]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b88:	60fb      	str	r3, [r7, #12]
 8003b8a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003b8c:	4b43      	ldr	r3, [pc, #268]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a42      	ldr	r2, [pc, #264]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b96:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003b98:	f7fd fbcc 	bl	8001334 <HAL_GetTick>
 8003b9c:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003ba0:	f7fd fbc8 	bl	8001334 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e06c      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003bb2:	4b3a      	ldr	r3, [pc, #232]	; (8003c9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bbe:	4b36      	ldr	r3, [pc, #216]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bc6:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003bc8:	693b      	ldr	r3, [r7, #16]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d02f      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bd6:	693a      	ldr	r2, [r7, #16]
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d028      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003bdc:	4b2e      	ldr	r3, [pc, #184]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003be0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003be4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003be6:	4b2e      	ldr	r3, [pc, #184]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003be8:	2201      	movs	r2, #1
 8003bea:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003bec:	4b2c      	ldr	r3, [pc, #176]	; (8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003bee:	2200      	movs	r2, #0
 8003bf0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003bf2:	4a29      	ldr	r2, [pc, #164]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003bf8:	4b27      	ldr	r3, [pc, #156]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bfc:	f003 0301 	and.w	r3, r3, #1
 8003c00:	2b01      	cmp	r3, #1
 8003c02:	d114      	bne.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003c04:	f7fd fb96 	bl	8001334 <HAL_GetTick>
 8003c08:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c0a:	e00a      	b.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c0c:	f7fd fb92 	bl	8001334 <HAL_GetTick>
 8003c10:	4602      	mov	r2, r0
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	1ad3      	subs	r3, r2, r3
 8003c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d901      	bls.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8003c1e:	2303      	movs	r3, #3
 8003c20:	e034      	b.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c22:	4b1d      	ldr	r3, [pc, #116]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c26:	f003 0302 	and.w	r3, r3, #2
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d0ee      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	691b      	ldr	r3, [r3, #16]
 8003c32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c36:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003c3a:	d10d      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8003c3c:	4b16      	ldr	r3, [pc, #88]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	691b      	ldr	r3, [r3, #16]
 8003c48:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003c4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c50:	4911      	ldr	r1, [pc, #68]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c52:	4313      	orrs	r3, r2
 8003c54:	608b      	str	r3, [r1, #8]
 8003c56:	e005      	b.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003c58:	4b0f      	ldr	r3, [pc, #60]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	4a0e      	ldr	r2, [pc, #56]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c5e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003c62:	6093      	str	r3, [r2, #8]
 8003c64:	4b0c      	ldr	r3, [pc, #48]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c66:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	691b      	ldr	r3, [r3, #16]
 8003c6c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c70:	4909      	ldr	r1, [pc, #36]	; (8003c98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003c72:	4313      	orrs	r3, r2
 8003c74:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0308 	and.w	r3, r3, #8
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d003      	beq.n	8003c8a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	7d1a      	ldrb	r2, [r3, #20]
 8003c86:	4b07      	ldr	r3, [pc, #28]	; (8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003c88:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003c8a:	2300      	movs	r3, #0
}
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	3718      	adds	r7, #24
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}
 8003c94:	42470068 	.word	0x42470068
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	40007000 	.word	0x40007000
 8003ca0:	42470e40 	.word	0x42470e40
 8003ca4:	424711e0 	.word	0x424711e0

08003ca8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b087      	sub	sp, #28
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8003cb8:	2300      	movs	r3, #0
 8003cba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d140      	bne.n	8003d48 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8003cc6:	4b24      	ldr	r3, [pc, #144]	; (8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003cce:	60fb      	str	r3, [r7, #12]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d005      	beq.n	8003ce2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d131      	bne.n	8003d40 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003cdc:	4b1f      	ldr	r3, [pc, #124]	; (8003d5c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8003cde:	617b      	str	r3, [r7, #20]
          break;
 8003ce0:	e031      	b.n	8003d46 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003ce2:	4b1d      	ldr	r3, [pc, #116]	; (8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cee:	d109      	bne.n	8003d04 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003cf0:	4b19      	ldr	r3, [pc, #100]	; (8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cf6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cfa:	4a19      	ldr	r2, [pc, #100]	; (8003d60 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8003cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d00:	613b      	str	r3, [r7, #16]
 8003d02:	e008      	b.n	8003d16 <HAL_RCCEx_GetPeriphCLKFreq+0x6e>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003d04:	4b14      	ldr	r3, [pc, #80]	; (8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003d06:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d0e:	4a15      	ldr	r2, [pc, #84]	; (8003d64 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8003d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d14:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003d16:	4b10      	ldr	r3, [pc, #64]	; (8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003d18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d1c:	099b      	lsrs	r3, r3, #6
 8003d1e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	fb02 f303 	mul.w	r3, r2, r3
 8003d28:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003d2a:	4b0b      	ldr	r3, [pc, #44]	; (8003d58 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8003d2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003d30:	0f1b      	lsrs	r3, r3, #28
 8003d32:	f003 0307 	and.w	r3, r3, #7
 8003d36:	68ba      	ldr	r2, [r7, #8]
 8003d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d3c:	617b      	str	r3, [r7, #20]
          break;
 8003d3e:	e002      	b.n	8003d46 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	617b      	str	r3, [r7, #20]
          break;
 8003d44:	bf00      	nop
        }
      }
      break;
 8003d46:	bf00      	nop
    }
  }
  return frequency;
 8003d48:	697b      	ldr	r3, [r7, #20]
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	371c      	adds	r7, #28
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr
 8003d56:	bf00      	nop
 8003d58:	40023800 	.word	0x40023800
 8003d5c:	00bb8000 	.word	0x00bb8000
 8003d60:	007a1200 	.word	0x007a1200
 8003d64:	00f42400 	.word	0x00f42400

08003d68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d101      	bne.n	8003d7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	e07b      	b.n	8003e72 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d108      	bne.n	8003d94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d8a:	d009      	beq.n	8003da0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	61da      	str	r2, [r3, #28]
 8003d92:	e005      	b.n	8003da0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2200      	movs	r2, #0
 8003da4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003dac:	b2db      	uxtb	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d106      	bne.n	8003dc0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2200      	movs	r2, #0
 8003db6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003dba:	6878      	ldr	r0, [r7, #4]
 8003dbc:	f7fd f91e 	bl	8000ffc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2202      	movs	r2, #2
 8003dc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	681a      	ldr	r2, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003dd6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003de8:	431a      	orrs	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	68db      	ldr	r3, [r3, #12]
 8003dee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003df2:	431a      	orrs	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	695b      	ldr	r3, [r3, #20]
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	699b      	ldr	r3, [r3, #24]
 8003e0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e10:	431a      	orrs	r2, r3
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6a1b      	ldr	r3, [r3, #32]
 8003e20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e24:	ea42 0103 	orr.w	r1, r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e2c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	430a      	orrs	r2, r1
 8003e36:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	699b      	ldr	r3, [r3, #24]
 8003e3c:	0c1b      	lsrs	r3, r3, #16
 8003e3e:	f003 0104 	and.w	r1, r3, #4
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e46:	f003 0210 	and.w	r2, r3, #16
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	69da      	ldr	r2, [r3, #28]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e60:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3708      	adds	r7, #8
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <__errno>:
 8003e7c:	4b01      	ldr	r3, [pc, #4]	; (8003e84 <__errno+0x8>)
 8003e7e:	6818      	ldr	r0, [r3, #0]
 8003e80:	4770      	bx	lr
 8003e82:	bf00      	nop
 8003e84:	2000000c 	.word	0x2000000c

08003e88 <__libc_init_array>:
 8003e88:	b570      	push	{r4, r5, r6, lr}
 8003e8a:	4d0d      	ldr	r5, [pc, #52]	; (8003ec0 <__libc_init_array+0x38>)
 8003e8c:	4c0d      	ldr	r4, [pc, #52]	; (8003ec4 <__libc_init_array+0x3c>)
 8003e8e:	1b64      	subs	r4, r4, r5
 8003e90:	10a4      	asrs	r4, r4, #2
 8003e92:	2600      	movs	r6, #0
 8003e94:	42a6      	cmp	r6, r4
 8003e96:	d109      	bne.n	8003eac <__libc_init_array+0x24>
 8003e98:	4d0b      	ldr	r5, [pc, #44]	; (8003ec8 <__libc_init_array+0x40>)
 8003e9a:	4c0c      	ldr	r4, [pc, #48]	; (8003ecc <__libc_init_array+0x44>)
 8003e9c:	f001 f882 	bl	8004fa4 <_init>
 8003ea0:	1b64      	subs	r4, r4, r5
 8003ea2:	10a4      	asrs	r4, r4, #2
 8003ea4:	2600      	movs	r6, #0
 8003ea6:	42a6      	cmp	r6, r4
 8003ea8:	d105      	bne.n	8003eb6 <__libc_init_array+0x2e>
 8003eaa:	bd70      	pop	{r4, r5, r6, pc}
 8003eac:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eb0:	4798      	blx	r3
 8003eb2:	3601      	adds	r6, #1
 8003eb4:	e7ee      	b.n	8003e94 <__libc_init_array+0xc>
 8003eb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8003eba:	4798      	blx	r3
 8003ebc:	3601      	adds	r6, #1
 8003ebe:	e7f2      	b.n	8003ea6 <__libc_init_array+0x1e>
 8003ec0:	0800514c 	.word	0x0800514c
 8003ec4:	0800514c 	.word	0x0800514c
 8003ec8:	0800514c 	.word	0x0800514c
 8003ecc:	08005150 	.word	0x08005150

08003ed0 <memset>:
 8003ed0:	4402      	add	r2, r0
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d100      	bne.n	8003eda <memset+0xa>
 8003ed8:	4770      	bx	lr
 8003eda:	f803 1b01 	strb.w	r1, [r3], #1
 8003ede:	e7f9      	b.n	8003ed4 <memset+0x4>

08003ee0 <iprintf>:
 8003ee0:	b40f      	push	{r0, r1, r2, r3}
 8003ee2:	4b0a      	ldr	r3, [pc, #40]	; (8003f0c <iprintf+0x2c>)
 8003ee4:	b513      	push	{r0, r1, r4, lr}
 8003ee6:	681c      	ldr	r4, [r3, #0]
 8003ee8:	b124      	cbz	r4, 8003ef4 <iprintf+0x14>
 8003eea:	69a3      	ldr	r3, [r4, #24]
 8003eec:	b913      	cbnz	r3, 8003ef4 <iprintf+0x14>
 8003eee:	4620      	mov	r0, r4
 8003ef0:	f000 fa74 	bl	80043dc <__sinit>
 8003ef4:	ab05      	add	r3, sp, #20
 8003ef6:	9a04      	ldr	r2, [sp, #16]
 8003ef8:	68a1      	ldr	r1, [r4, #8]
 8003efa:	9301      	str	r3, [sp, #4]
 8003efc:	4620      	mov	r0, r4
 8003efe:	f000 fc7d 	bl	80047fc <_vfiprintf_r>
 8003f02:	b002      	add	sp, #8
 8003f04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f08:	b004      	add	sp, #16
 8003f0a:	4770      	bx	lr
 8003f0c:	2000000c 	.word	0x2000000c

08003f10 <putchar>:
 8003f10:	4b09      	ldr	r3, [pc, #36]	; (8003f38 <putchar+0x28>)
 8003f12:	b513      	push	{r0, r1, r4, lr}
 8003f14:	681c      	ldr	r4, [r3, #0]
 8003f16:	4601      	mov	r1, r0
 8003f18:	b134      	cbz	r4, 8003f28 <putchar+0x18>
 8003f1a:	69a3      	ldr	r3, [r4, #24]
 8003f1c:	b923      	cbnz	r3, 8003f28 <putchar+0x18>
 8003f1e:	9001      	str	r0, [sp, #4]
 8003f20:	4620      	mov	r0, r4
 8003f22:	f000 fa5b 	bl	80043dc <__sinit>
 8003f26:	9901      	ldr	r1, [sp, #4]
 8003f28:	68a2      	ldr	r2, [r4, #8]
 8003f2a:	4620      	mov	r0, r4
 8003f2c:	b002      	add	sp, #8
 8003f2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f32:	f000 bf27 	b.w	8004d84 <_putc_r>
 8003f36:	bf00      	nop
 8003f38:	2000000c 	.word	0x2000000c

08003f3c <_puts_r>:
 8003f3c:	b570      	push	{r4, r5, r6, lr}
 8003f3e:	460e      	mov	r6, r1
 8003f40:	4605      	mov	r5, r0
 8003f42:	b118      	cbz	r0, 8003f4c <_puts_r+0x10>
 8003f44:	6983      	ldr	r3, [r0, #24]
 8003f46:	b90b      	cbnz	r3, 8003f4c <_puts_r+0x10>
 8003f48:	f000 fa48 	bl	80043dc <__sinit>
 8003f4c:	69ab      	ldr	r3, [r5, #24]
 8003f4e:	68ac      	ldr	r4, [r5, #8]
 8003f50:	b913      	cbnz	r3, 8003f58 <_puts_r+0x1c>
 8003f52:	4628      	mov	r0, r5
 8003f54:	f000 fa42 	bl	80043dc <__sinit>
 8003f58:	4b2c      	ldr	r3, [pc, #176]	; (800400c <_puts_r+0xd0>)
 8003f5a:	429c      	cmp	r4, r3
 8003f5c:	d120      	bne.n	8003fa0 <_puts_r+0x64>
 8003f5e:	686c      	ldr	r4, [r5, #4]
 8003f60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003f62:	07db      	lsls	r3, r3, #31
 8003f64:	d405      	bmi.n	8003f72 <_puts_r+0x36>
 8003f66:	89a3      	ldrh	r3, [r4, #12]
 8003f68:	0598      	lsls	r0, r3, #22
 8003f6a:	d402      	bmi.n	8003f72 <_puts_r+0x36>
 8003f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003f6e:	f000 fad3 	bl	8004518 <__retarget_lock_acquire_recursive>
 8003f72:	89a3      	ldrh	r3, [r4, #12]
 8003f74:	0719      	lsls	r1, r3, #28
 8003f76:	d51d      	bpl.n	8003fb4 <_puts_r+0x78>
 8003f78:	6923      	ldr	r3, [r4, #16]
 8003f7a:	b1db      	cbz	r3, 8003fb4 <_puts_r+0x78>
 8003f7c:	3e01      	subs	r6, #1
 8003f7e:	68a3      	ldr	r3, [r4, #8]
 8003f80:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003f84:	3b01      	subs	r3, #1
 8003f86:	60a3      	str	r3, [r4, #8]
 8003f88:	bb39      	cbnz	r1, 8003fda <_puts_r+0x9e>
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	da38      	bge.n	8004000 <_puts_r+0xc4>
 8003f8e:	4622      	mov	r2, r4
 8003f90:	210a      	movs	r1, #10
 8003f92:	4628      	mov	r0, r5
 8003f94:	f000 f848 	bl	8004028 <__swbuf_r>
 8003f98:	3001      	adds	r0, #1
 8003f9a:	d011      	beq.n	8003fc0 <_puts_r+0x84>
 8003f9c:	250a      	movs	r5, #10
 8003f9e:	e011      	b.n	8003fc4 <_puts_r+0x88>
 8003fa0:	4b1b      	ldr	r3, [pc, #108]	; (8004010 <_puts_r+0xd4>)
 8003fa2:	429c      	cmp	r4, r3
 8003fa4:	d101      	bne.n	8003faa <_puts_r+0x6e>
 8003fa6:	68ac      	ldr	r4, [r5, #8]
 8003fa8:	e7da      	b.n	8003f60 <_puts_r+0x24>
 8003faa:	4b1a      	ldr	r3, [pc, #104]	; (8004014 <_puts_r+0xd8>)
 8003fac:	429c      	cmp	r4, r3
 8003fae:	bf08      	it	eq
 8003fb0:	68ec      	ldreq	r4, [r5, #12]
 8003fb2:	e7d5      	b.n	8003f60 <_puts_r+0x24>
 8003fb4:	4621      	mov	r1, r4
 8003fb6:	4628      	mov	r0, r5
 8003fb8:	f000 f888 	bl	80040cc <__swsetup_r>
 8003fbc:	2800      	cmp	r0, #0
 8003fbe:	d0dd      	beq.n	8003f7c <_puts_r+0x40>
 8003fc0:	f04f 35ff 	mov.w	r5, #4294967295
 8003fc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003fc6:	07da      	lsls	r2, r3, #31
 8003fc8:	d405      	bmi.n	8003fd6 <_puts_r+0x9a>
 8003fca:	89a3      	ldrh	r3, [r4, #12]
 8003fcc:	059b      	lsls	r3, r3, #22
 8003fce:	d402      	bmi.n	8003fd6 <_puts_r+0x9a>
 8003fd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003fd2:	f000 faa2 	bl	800451a <__retarget_lock_release_recursive>
 8003fd6:	4628      	mov	r0, r5
 8003fd8:	bd70      	pop	{r4, r5, r6, pc}
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	da04      	bge.n	8003fe8 <_puts_r+0xac>
 8003fde:	69a2      	ldr	r2, [r4, #24]
 8003fe0:	429a      	cmp	r2, r3
 8003fe2:	dc06      	bgt.n	8003ff2 <_puts_r+0xb6>
 8003fe4:	290a      	cmp	r1, #10
 8003fe6:	d004      	beq.n	8003ff2 <_puts_r+0xb6>
 8003fe8:	6823      	ldr	r3, [r4, #0]
 8003fea:	1c5a      	adds	r2, r3, #1
 8003fec:	6022      	str	r2, [r4, #0]
 8003fee:	7019      	strb	r1, [r3, #0]
 8003ff0:	e7c5      	b.n	8003f7e <_puts_r+0x42>
 8003ff2:	4622      	mov	r2, r4
 8003ff4:	4628      	mov	r0, r5
 8003ff6:	f000 f817 	bl	8004028 <__swbuf_r>
 8003ffa:	3001      	adds	r0, #1
 8003ffc:	d1bf      	bne.n	8003f7e <_puts_r+0x42>
 8003ffe:	e7df      	b.n	8003fc0 <_puts_r+0x84>
 8004000:	6823      	ldr	r3, [r4, #0]
 8004002:	250a      	movs	r5, #10
 8004004:	1c5a      	adds	r2, r3, #1
 8004006:	6022      	str	r2, [r4, #0]
 8004008:	701d      	strb	r5, [r3, #0]
 800400a:	e7db      	b.n	8003fc4 <_puts_r+0x88>
 800400c:	080050d0 	.word	0x080050d0
 8004010:	080050f0 	.word	0x080050f0
 8004014:	080050b0 	.word	0x080050b0

08004018 <puts>:
 8004018:	4b02      	ldr	r3, [pc, #8]	; (8004024 <puts+0xc>)
 800401a:	4601      	mov	r1, r0
 800401c:	6818      	ldr	r0, [r3, #0]
 800401e:	f7ff bf8d 	b.w	8003f3c <_puts_r>
 8004022:	bf00      	nop
 8004024:	2000000c 	.word	0x2000000c

08004028 <__swbuf_r>:
 8004028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800402a:	460e      	mov	r6, r1
 800402c:	4614      	mov	r4, r2
 800402e:	4605      	mov	r5, r0
 8004030:	b118      	cbz	r0, 800403a <__swbuf_r+0x12>
 8004032:	6983      	ldr	r3, [r0, #24]
 8004034:	b90b      	cbnz	r3, 800403a <__swbuf_r+0x12>
 8004036:	f000 f9d1 	bl	80043dc <__sinit>
 800403a:	4b21      	ldr	r3, [pc, #132]	; (80040c0 <__swbuf_r+0x98>)
 800403c:	429c      	cmp	r4, r3
 800403e:	d12b      	bne.n	8004098 <__swbuf_r+0x70>
 8004040:	686c      	ldr	r4, [r5, #4]
 8004042:	69a3      	ldr	r3, [r4, #24]
 8004044:	60a3      	str	r3, [r4, #8]
 8004046:	89a3      	ldrh	r3, [r4, #12]
 8004048:	071a      	lsls	r2, r3, #28
 800404a:	d52f      	bpl.n	80040ac <__swbuf_r+0x84>
 800404c:	6923      	ldr	r3, [r4, #16]
 800404e:	b36b      	cbz	r3, 80040ac <__swbuf_r+0x84>
 8004050:	6923      	ldr	r3, [r4, #16]
 8004052:	6820      	ldr	r0, [r4, #0]
 8004054:	1ac0      	subs	r0, r0, r3
 8004056:	6963      	ldr	r3, [r4, #20]
 8004058:	b2f6      	uxtb	r6, r6
 800405a:	4283      	cmp	r3, r0
 800405c:	4637      	mov	r7, r6
 800405e:	dc04      	bgt.n	800406a <__swbuf_r+0x42>
 8004060:	4621      	mov	r1, r4
 8004062:	4628      	mov	r0, r5
 8004064:	f000 f926 	bl	80042b4 <_fflush_r>
 8004068:	bb30      	cbnz	r0, 80040b8 <__swbuf_r+0x90>
 800406a:	68a3      	ldr	r3, [r4, #8]
 800406c:	3b01      	subs	r3, #1
 800406e:	60a3      	str	r3, [r4, #8]
 8004070:	6823      	ldr	r3, [r4, #0]
 8004072:	1c5a      	adds	r2, r3, #1
 8004074:	6022      	str	r2, [r4, #0]
 8004076:	701e      	strb	r6, [r3, #0]
 8004078:	6963      	ldr	r3, [r4, #20]
 800407a:	3001      	adds	r0, #1
 800407c:	4283      	cmp	r3, r0
 800407e:	d004      	beq.n	800408a <__swbuf_r+0x62>
 8004080:	89a3      	ldrh	r3, [r4, #12]
 8004082:	07db      	lsls	r3, r3, #31
 8004084:	d506      	bpl.n	8004094 <__swbuf_r+0x6c>
 8004086:	2e0a      	cmp	r6, #10
 8004088:	d104      	bne.n	8004094 <__swbuf_r+0x6c>
 800408a:	4621      	mov	r1, r4
 800408c:	4628      	mov	r0, r5
 800408e:	f000 f911 	bl	80042b4 <_fflush_r>
 8004092:	b988      	cbnz	r0, 80040b8 <__swbuf_r+0x90>
 8004094:	4638      	mov	r0, r7
 8004096:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004098:	4b0a      	ldr	r3, [pc, #40]	; (80040c4 <__swbuf_r+0x9c>)
 800409a:	429c      	cmp	r4, r3
 800409c:	d101      	bne.n	80040a2 <__swbuf_r+0x7a>
 800409e:	68ac      	ldr	r4, [r5, #8]
 80040a0:	e7cf      	b.n	8004042 <__swbuf_r+0x1a>
 80040a2:	4b09      	ldr	r3, [pc, #36]	; (80040c8 <__swbuf_r+0xa0>)
 80040a4:	429c      	cmp	r4, r3
 80040a6:	bf08      	it	eq
 80040a8:	68ec      	ldreq	r4, [r5, #12]
 80040aa:	e7ca      	b.n	8004042 <__swbuf_r+0x1a>
 80040ac:	4621      	mov	r1, r4
 80040ae:	4628      	mov	r0, r5
 80040b0:	f000 f80c 	bl	80040cc <__swsetup_r>
 80040b4:	2800      	cmp	r0, #0
 80040b6:	d0cb      	beq.n	8004050 <__swbuf_r+0x28>
 80040b8:	f04f 37ff 	mov.w	r7, #4294967295
 80040bc:	e7ea      	b.n	8004094 <__swbuf_r+0x6c>
 80040be:	bf00      	nop
 80040c0:	080050d0 	.word	0x080050d0
 80040c4:	080050f0 	.word	0x080050f0
 80040c8:	080050b0 	.word	0x080050b0

080040cc <__swsetup_r>:
 80040cc:	4b32      	ldr	r3, [pc, #200]	; (8004198 <__swsetup_r+0xcc>)
 80040ce:	b570      	push	{r4, r5, r6, lr}
 80040d0:	681d      	ldr	r5, [r3, #0]
 80040d2:	4606      	mov	r6, r0
 80040d4:	460c      	mov	r4, r1
 80040d6:	b125      	cbz	r5, 80040e2 <__swsetup_r+0x16>
 80040d8:	69ab      	ldr	r3, [r5, #24]
 80040da:	b913      	cbnz	r3, 80040e2 <__swsetup_r+0x16>
 80040dc:	4628      	mov	r0, r5
 80040de:	f000 f97d 	bl	80043dc <__sinit>
 80040e2:	4b2e      	ldr	r3, [pc, #184]	; (800419c <__swsetup_r+0xd0>)
 80040e4:	429c      	cmp	r4, r3
 80040e6:	d10f      	bne.n	8004108 <__swsetup_r+0x3c>
 80040e8:	686c      	ldr	r4, [r5, #4]
 80040ea:	89a3      	ldrh	r3, [r4, #12]
 80040ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80040f0:	0719      	lsls	r1, r3, #28
 80040f2:	d42c      	bmi.n	800414e <__swsetup_r+0x82>
 80040f4:	06dd      	lsls	r5, r3, #27
 80040f6:	d411      	bmi.n	800411c <__swsetup_r+0x50>
 80040f8:	2309      	movs	r3, #9
 80040fa:	6033      	str	r3, [r6, #0]
 80040fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004100:	81a3      	strh	r3, [r4, #12]
 8004102:	f04f 30ff 	mov.w	r0, #4294967295
 8004106:	e03e      	b.n	8004186 <__swsetup_r+0xba>
 8004108:	4b25      	ldr	r3, [pc, #148]	; (80041a0 <__swsetup_r+0xd4>)
 800410a:	429c      	cmp	r4, r3
 800410c:	d101      	bne.n	8004112 <__swsetup_r+0x46>
 800410e:	68ac      	ldr	r4, [r5, #8]
 8004110:	e7eb      	b.n	80040ea <__swsetup_r+0x1e>
 8004112:	4b24      	ldr	r3, [pc, #144]	; (80041a4 <__swsetup_r+0xd8>)
 8004114:	429c      	cmp	r4, r3
 8004116:	bf08      	it	eq
 8004118:	68ec      	ldreq	r4, [r5, #12]
 800411a:	e7e6      	b.n	80040ea <__swsetup_r+0x1e>
 800411c:	0758      	lsls	r0, r3, #29
 800411e:	d512      	bpl.n	8004146 <__swsetup_r+0x7a>
 8004120:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004122:	b141      	cbz	r1, 8004136 <__swsetup_r+0x6a>
 8004124:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004128:	4299      	cmp	r1, r3
 800412a:	d002      	beq.n	8004132 <__swsetup_r+0x66>
 800412c:	4630      	mov	r0, r6
 800412e:	f000 fa5b 	bl	80045e8 <_free_r>
 8004132:	2300      	movs	r3, #0
 8004134:	6363      	str	r3, [r4, #52]	; 0x34
 8004136:	89a3      	ldrh	r3, [r4, #12]
 8004138:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800413c:	81a3      	strh	r3, [r4, #12]
 800413e:	2300      	movs	r3, #0
 8004140:	6063      	str	r3, [r4, #4]
 8004142:	6923      	ldr	r3, [r4, #16]
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	89a3      	ldrh	r3, [r4, #12]
 8004148:	f043 0308 	orr.w	r3, r3, #8
 800414c:	81a3      	strh	r3, [r4, #12]
 800414e:	6923      	ldr	r3, [r4, #16]
 8004150:	b94b      	cbnz	r3, 8004166 <__swsetup_r+0x9a>
 8004152:	89a3      	ldrh	r3, [r4, #12]
 8004154:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800415c:	d003      	beq.n	8004166 <__swsetup_r+0x9a>
 800415e:	4621      	mov	r1, r4
 8004160:	4630      	mov	r0, r6
 8004162:	f000 fa01 	bl	8004568 <__smakebuf_r>
 8004166:	89a0      	ldrh	r0, [r4, #12]
 8004168:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800416c:	f010 0301 	ands.w	r3, r0, #1
 8004170:	d00a      	beq.n	8004188 <__swsetup_r+0xbc>
 8004172:	2300      	movs	r3, #0
 8004174:	60a3      	str	r3, [r4, #8]
 8004176:	6963      	ldr	r3, [r4, #20]
 8004178:	425b      	negs	r3, r3
 800417a:	61a3      	str	r3, [r4, #24]
 800417c:	6923      	ldr	r3, [r4, #16]
 800417e:	b943      	cbnz	r3, 8004192 <__swsetup_r+0xc6>
 8004180:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004184:	d1ba      	bne.n	80040fc <__swsetup_r+0x30>
 8004186:	bd70      	pop	{r4, r5, r6, pc}
 8004188:	0781      	lsls	r1, r0, #30
 800418a:	bf58      	it	pl
 800418c:	6963      	ldrpl	r3, [r4, #20]
 800418e:	60a3      	str	r3, [r4, #8]
 8004190:	e7f4      	b.n	800417c <__swsetup_r+0xb0>
 8004192:	2000      	movs	r0, #0
 8004194:	e7f7      	b.n	8004186 <__swsetup_r+0xba>
 8004196:	bf00      	nop
 8004198:	2000000c 	.word	0x2000000c
 800419c:	080050d0 	.word	0x080050d0
 80041a0:	080050f0 	.word	0x080050f0
 80041a4:	080050b0 	.word	0x080050b0

080041a8 <__sflush_r>:
 80041a8:	898a      	ldrh	r2, [r1, #12]
 80041aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041ae:	4605      	mov	r5, r0
 80041b0:	0710      	lsls	r0, r2, #28
 80041b2:	460c      	mov	r4, r1
 80041b4:	d458      	bmi.n	8004268 <__sflush_r+0xc0>
 80041b6:	684b      	ldr	r3, [r1, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	dc05      	bgt.n	80041c8 <__sflush_r+0x20>
 80041bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	dc02      	bgt.n	80041c8 <__sflush_r+0x20>
 80041c2:	2000      	movs	r0, #0
 80041c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80041ca:	2e00      	cmp	r6, #0
 80041cc:	d0f9      	beq.n	80041c2 <__sflush_r+0x1a>
 80041ce:	2300      	movs	r3, #0
 80041d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80041d4:	682f      	ldr	r7, [r5, #0]
 80041d6:	602b      	str	r3, [r5, #0]
 80041d8:	d032      	beq.n	8004240 <__sflush_r+0x98>
 80041da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80041dc:	89a3      	ldrh	r3, [r4, #12]
 80041de:	075a      	lsls	r2, r3, #29
 80041e0:	d505      	bpl.n	80041ee <__sflush_r+0x46>
 80041e2:	6863      	ldr	r3, [r4, #4]
 80041e4:	1ac0      	subs	r0, r0, r3
 80041e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80041e8:	b10b      	cbz	r3, 80041ee <__sflush_r+0x46>
 80041ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041ec:	1ac0      	subs	r0, r0, r3
 80041ee:	2300      	movs	r3, #0
 80041f0:	4602      	mov	r2, r0
 80041f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80041f4:	6a21      	ldr	r1, [r4, #32]
 80041f6:	4628      	mov	r0, r5
 80041f8:	47b0      	blx	r6
 80041fa:	1c43      	adds	r3, r0, #1
 80041fc:	89a3      	ldrh	r3, [r4, #12]
 80041fe:	d106      	bne.n	800420e <__sflush_r+0x66>
 8004200:	6829      	ldr	r1, [r5, #0]
 8004202:	291d      	cmp	r1, #29
 8004204:	d82c      	bhi.n	8004260 <__sflush_r+0xb8>
 8004206:	4a2a      	ldr	r2, [pc, #168]	; (80042b0 <__sflush_r+0x108>)
 8004208:	40ca      	lsrs	r2, r1
 800420a:	07d6      	lsls	r6, r2, #31
 800420c:	d528      	bpl.n	8004260 <__sflush_r+0xb8>
 800420e:	2200      	movs	r2, #0
 8004210:	6062      	str	r2, [r4, #4]
 8004212:	04d9      	lsls	r1, r3, #19
 8004214:	6922      	ldr	r2, [r4, #16]
 8004216:	6022      	str	r2, [r4, #0]
 8004218:	d504      	bpl.n	8004224 <__sflush_r+0x7c>
 800421a:	1c42      	adds	r2, r0, #1
 800421c:	d101      	bne.n	8004222 <__sflush_r+0x7a>
 800421e:	682b      	ldr	r3, [r5, #0]
 8004220:	b903      	cbnz	r3, 8004224 <__sflush_r+0x7c>
 8004222:	6560      	str	r0, [r4, #84]	; 0x54
 8004224:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004226:	602f      	str	r7, [r5, #0]
 8004228:	2900      	cmp	r1, #0
 800422a:	d0ca      	beq.n	80041c2 <__sflush_r+0x1a>
 800422c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004230:	4299      	cmp	r1, r3
 8004232:	d002      	beq.n	800423a <__sflush_r+0x92>
 8004234:	4628      	mov	r0, r5
 8004236:	f000 f9d7 	bl	80045e8 <_free_r>
 800423a:	2000      	movs	r0, #0
 800423c:	6360      	str	r0, [r4, #52]	; 0x34
 800423e:	e7c1      	b.n	80041c4 <__sflush_r+0x1c>
 8004240:	6a21      	ldr	r1, [r4, #32]
 8004242:	2301      	movs	r3, #1
 8004244:	4628      	mov	r0, r5
 8004246:	47b0      	blx	r6
 8004248:	1c41      	adds	r1, r0, #1
 800424a:	d1c7      	bne.n	80041dc <__sflush_r+0x34>
 800424c:	682b      	ldr	r3, [r5, #0]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d0c4      	beq.n	80041dc <__sflush_r+0x34>
 8004252:	2b1d      	cmp	r3, #29
 8004254:	d001      	beq.n	800425a <__sflush_r+0xb2>
 8004256:	2b16      	cmp	r3, #22
 8004258:	d101      	bne.n	800425e <__sflush_r+0xb6>
 800425a:	602f      	str	r7, [r5, #0]
 800425c:	e7b1      	b.n	80041c2 <__sflush_r+0x1a>
 800425e:	89a3      	ldrh	r3, [r4, #12]
 8004260:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004264:	81a3      	strh	r3, [r4, #12]
 8004266:	e7ad      	b.n	80041c4 <__sflush_r+0x1c>
 8004268:	690f      	ldr	r7, [r1, #16]
 800426a:	2f00      	cmp	r7, #0
 800426c:	d0a9      	beq.n	80041c2 <__sflush_r+0x1a>
 800426e:	0793      	lsls	r3, r2, #30
 8004270:	680e      	ldr	r6, [r1, #0]
 8004272:	bf08      	it	eq
 8004274:	694b      	ldreq	r3, [r1, #20]
 8004276:	600f      	str	r7, [r1, #0]
 8004278:	bf18      	it	ne
 800427a:	2300      	movne	r3, #0
 800427c:	eba6 0807 	sub.w	r8, r6, r7
 8004280:	608b      	str	r3, [r1, #8]
 8004282:	f1b8 0f00 	cmp.w	r8, #0
 8004286:	dd9c      	ble.n	80041c2 <__sflush_r+0x1a>
 8004288:	6a21      	ldr	r1, [r4, #32]
 800428a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800428c:	4643      	mov	r3, r8
 800428e:	463a      	mov	r2, r7
 8004290:	4628      	mov	r0, r5
 8004292:	47b0      	blx	r6
 8004294:	2800      	cmp	r0, #0
 8004296:	dc06      	bgt.n	80042a6 <__sflush_r+0xfe>
 8004298:	89a3      	ldrh	r3, [r4, #12]
 800429a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800429e:	81a3      	strh	r3, [r4, #12]
 80042a0:	f04f 30ff 	mov.w	r0, #4294967295
 80042a4:	e78e      	b.n	80041c4 <__sflush_r+0x1c>
 80042a6:	4407      	add	r7, r0
 80042a8:	eba8 0800 	sub.w	r8, r8, r0
 80042ac:	e7e9      	b.n	8004282 <__sflush_r+0xda>
 80042ae:	bf00      	nop
 80042b0:	20400001 	.word	0x20400001

080042b4 <_fflush_r>:
 80042b4:	b538      	push	{r3, r4, r5, lr}
 80042b6:	690b      	ldr	r3, [r1, #16]
 80042b8:	4605      	mov	r5, r0
 80042ba:	460c      	mov	r4, r1
 80042bc:	b913      	cbnz	r3, 80042c4 <_fflush_r+0x10>
 80042be:	2500      	movs	r5, #0
 80042c0:	4628      	mov	r0, r5
 80042c2:	bd38      	pop	{r3, r4, r5, pc}
 80042c4:	b118      	cbz	r0, 80042ce <_fflush_r+0x1a>
 80042c6:	6983      	ldr	r3, [r0, #24]
 80042c8:	b90b      	cbnz	r3, 80042ce <_fflush_r+0x1a>
 80042ca:	f000 f887 	bl	80043dc <__sinit>
 80042ce:	4b14      	ldr	r3, [pc, #80]	; (8004320 <_fflush_r+0x6c>)
 80042d0:	429c      	cmp	r4, r3
 80042d2:	d11b      	bne.n	800430c <_fflush_r+0x58>
 80042d4:	686c      	ldr	r4, [r5, #4]
 80042d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d0ef      	beq.n	80042be <_fflush_r+0xa>
 80042de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80042e0:	07d0      	lsls	r0, r2, #31
 80042e2:	d404      	bmi.n	80042ee <_fflush_r+0x3a>
 80042e4:	0599      	lsls	r1, r3, #22
 80042e6:	d402      	bmi.n	80042ee <_fflush_r+0x3a>
 80042e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80042ea:	f000 f915 	bl	8004518 <__retarget_lock_acquire_recursive>
 80042ee:	4628      	mov	r0, r5
 80042f0:	4621      	mov	r1, r4
 80042f2:	f7ff ff59 	bl	80041a8 <__sflush_r>
 80042f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80042f8:	07da      	lsls	r2, r3, #31
 80042fa:	4605      	mov	r5, r0
 80042fc:	d4e0      	bmi.n	80042c0 <_fflush_r+0xc>
 80042fe:	89a3      	ldrh	r3, [r4, #12]
 8004300:	059b      	lsls	r3, r3, #22
 8004302:	d4dd      	bmi.n	80042c0 <_fflush_r+0xc>
 8004304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004306:	f000 f908 	bl	800451a <__retarget_lock_release_recursive>
 800430a:	e7d9      	b.n	80042c0 <_fflush_r+0xc>
 800430c:	4b05      	ldr	r3, [pc, #20]	; (8004324 <_fflush_r+0x70>)
 800430e:	429c      	cmp	r4, r3
 8004310:	d101      	bne.n	8004316 <_fflush_r+0x62>
 8004312:	68ac      	ldr	r4, [r5, #8]
 8004314:	e7df      	b.n	80042d6 <_fflush_r+0x22>
 8004316:	4b04      	ldr	r3, [pc, #16]	; (8004328 <_fflush_r+0x74>)
 8004318:	429c      	cmp	r4, r3
 800431a:	bf08      	it	eq
 800431c:	68ec      	ldreq	r4, [r5, #12]
 800431e:	e7da      	b.n	80042d6 <_fflush_r+0x22>
 8004320:	080050d0 	.word	0x080050d0
 8004324:	080050f0 	.word	0x080050f0
 8004328:	080050b0 	.word	0x080050b0

0800432c <std>:
 800432c:	2300      	movs	r3, #0
 800432e:	b510      	push	{r4, lr}
 8004330:	4604      	mov	r4, r0
 8004332:	e9c0 3300 	strd	r3, r3, [r0]
 8004336:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800433a:	6083      	str	r3, [r0, #8]
 800433c:	8181      	strh	r1, [r0, #12]
 800433e:	6643      	str	r3, [r0, #100]	; 0x64
 8004340:	81c2      	strh	r2, [r0, #14]
 8004342:	6183      	str	r3, [r0, #24]
 8004344:	4619      	mov	r1, r3
 8004346:	2208      	movs	r2, #8
 8004348:	305c      	adds	r0, #92	; 0x5c
 800434a:	f7ff fdc1 	bl	8003ed0 <memset>
 800434e:	4b05      	ldr	r3, [pc, #20]	; (8004364 <std+0x38>)
 8004350:	6263      	str	r3, [r4, #36]	; 0x24
 8004352:	4b05      	ldr	r3, [pc, #20]	; (8004368 <std+0x3c>)
 8004354:	62a3      	str	r3, [r4, #40]	; 0x28
 8004356:	4b05      	ldr	r3, [pc, #20]	; (800436c <std+0x40>)
 8004358:	62e3      	str	r3, [r4, #44]	; 0x2c
 800435a:	4b05      	ldr	r3, [pc, #20]	; (8004370 <std+0x44>)
 800435c:	6224      	str	r4, [r4, #32]
 800435e:	6323      	str	r3, [r4, #48]	; 0x30
 8004360:	bd10      	pop	{r4, pc}
 8004362:	bf00      	nop
 8004364:	08004e35 	.word	0x08004e35
 8004368:	08004e57 	.word	0x08004e57
 800436c:	08004e8f 	.word	0x08004e8f
 8004370:	08004eb3 	.word	0x08004eb3

08004374 <_cleanup_r>:
 8004374:	4901      	ldr	r1, [pc, #4]	; (800437c <_cleanup_r+0x8>)
 8004376:	f000 b8af 	b.w	80044d8 <_fwalk_reent>
 800437a:	bf00      	nop
 800437c:	080042b5 	.word	0x080042b5

08004380 <__sfmoreglue>:
 8004380:	b570      	push	{r4, r5, r6, lr}
 8004382:	2268      	movs	r2, #104	; 0x68
 8004384:	1e4d      	subs	r5, r1, #1
 8004386:	4355      	muls	r5, r2
 8004388:	460e      	mov	r6, r1
 800438a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800438e:	f000 f997 	bl	80046c0 <_malloc_r>
 8004392:	4604      	mov	r4, r0
 8004394:	b140      	cbz	r0, 80043a8 <__sfmoreglue+0x28>
 8004396:	2100      	movs	r1, #0
 8004398:	e9c0 1600 	strd	r1, r6, [r0]
 800439c:	300c      	adds	r0, #12
 800439e:	60a0      	str	r0, [r4, #8]
 80043a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80043a4:	f7ff fd94 	bl	8003ed0 <memset>
 80043a8:	4620      	mov	r0, r4
 80043aa:	bd70      	pop	{r4, r5, r6, pc}

080043ac <__sfp_lock_acquire>:
 80043ac:	4801      	ldr	r0, [pc, #4]	; (80043b4 <__sfp_lock_acquire+0x8>)
 80043ae:	f000 b8b3 	b.w	8004518 <__retarget_lock_acquire_recursive>
 80043b2:	bf00      	nop
 80043b4:	200001d1 	.word	0x200001d1

080043b8 <__sfp_lock_release>:
 80043b8:	4801      	ldr	r0, [pc, #4]	; (80043c0 <__sfp_lock_release+0x8>)
 80043ba:	f000 b8ae 	b.w	800451a <__retarget_lock_release_recursive>
 80043be:	bf00      	nop
 80043c0:	200001d1 	.word	0x200001d1

080043c4 <__sinit_lock_acquire>:
 80043c4:	4801      	ldr	r0, [pc, #4]	; (80043cc <__sinit_lock_acquire+0x8>)
 80043c6:	f000 b8a7 	b.w	8004518 <__retarget_lock_acquire_recursive>
 80043ca:	bf00      	nop
 80043cc:	200001d2 	.word	0x200001d2

080043d0 <__sinit_lock_release>:
 80043d0:	4801      	ldr	r0, [pc, #4]	; (80043d8 <__sinit_lock_release+0x8>)
 80043d2:	f000 b8a2 	b.w	800451a <__retarget_lock_release_recursive>
 80043d6:	bf00      	nop
 80043d8:	200001d2 	.word	0x200001d2

080043dc <__sinit>:
 80043dc:	b510      	push	{r4, lr}
 80043de:	4604      	mov	r4, r0
 80043e0:	f7ff fff0 	bl	80043c4 <__sinit_lock_acquire>
 80043e4:	69a3      	ldr	r3, [r4, #24]
 80043e6:	b11b      	cbz	r3, 80043f0 <__sinit+0x14>
 80043e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043ec:	f7ff bff0 	b.w	80043d0 <__sinit_lock_release>
 80043f0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80043f4:	6523      	str	r3, [r4, #80]	; 0x50
 80043f6:	4b13      	ldr	r3, [pc, #76]	; (8004444 <__sinit+0x68>)
 80043f8:	4a13      	ldr	r2, [pc, #76]	; (8004448 <__sinit+0x6c>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	62a2      	str	r2, [r4, #40]	; 0x28
 80043fe:	42a3      	cmp	r3, r4
 8004400:	bf04      	itt	eq
 8004402:	2301      	moveq	r3, #1
 8004404:	61a3      	streq	r3, [r4, #24]
 8004406:	4620      	mov	r0, r4
 8004408:	f000 f820 	bl	800444c <__sfp>
 800440c:	6060      	str	r0, [r4, #4]
 800440e:	4620      	mov	r0, r4
 8004410:	f000 f81c 	bl	800444c <__sfp>
 8004414:	60a0      	str	r0, [r4, #8]
 8004416:	4620      	mov	r0, r4
 8004418:	f000 f818 	bl	800444c <__sfp>
 800441c:	2200      	movs	r2, #0
 800441e:	60e0      	str	r0, [r4, #12]
 8004420:	2104      	movs	r1, #4
 8004422:	6860      	ldr	r0, [r4, #4]
 8004424:	f7ff ff82 	bl	800432c <std>
 8004428:	68a0      	ldr	r0, [r4, #8]
 800442a:	2201      	movs	r2, #1
 800442c:	2109      	movs	r1, #9
 800442e:	f7ff ff7d 	bl	800432c <std>
 8004432:	68e0      	ldr	r0, [r4, #12]
 8004434:	2202      	movs	r2, #2
 8004436:	2112      	movs	r1, #18
 8004438:	f7ff ff78 	bl	800432c <std>
 800443c:	2301      	movs	r3, #1
 800443e:	61a3      	str	r3, [r4, #24]
 8004440:	e7d2      	b.n	80043e8 <__sinit+0xc>
 8004442:	bf00      	nop
 8004444:	080050ac 	.word	0x080050ac
 8004448:	08004375 	.word	0x08004375

0800444c <__sfp>:
 800444c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800444e:	4607      	mov	r7, r0
 8004450:	f7ff ffac 	bl	80043ac <__sfp_lock_acquire>
 8004454:	4b1e      	ldr	r3, [pc, #120]	; (80044d0 <__sfp+0x84>)
 8004456:	681e      	ldr	r6, [r3, #0]
 8004458:	69b3      	ldr	r3, [r6, #24]
 800445a:	b913      	cbnz	r3, 8004462 <__sfp+0x16>
 800445c:	4630      	mov	r0, r6
 800445e:	f7ff ffbd 	bl	80043dc <__sinit>
 8004462:	3648      	adds	r6, #72	; 0x48
 8004464:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004468:	3b01      	subs	r3, #1
 800446a:	d503      	bpl.n	8004474 <__sfp+0x28>
 800446c:	6833      	ldr	r3, [r6, #0]
 800446e:	b30b      	cbz	r3, 80044b4 <__sfp+0x68>
 8004470:	6836      	ldr	r6, [r6, #0]
 8004472:	e7f7      	b.n	8004464 <__sfp+0x18>
 8004474:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004478:	b9d5      	cbnz	r5, 80044b0 <__sfp+0x64>
 800447a:	4b16      	ldr	r3, [pc, #88]	; (80044d4 <__sfp+0x88>)
 800447c:	60e3      	str	r3, [r4, #12]
 800447e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8004482:	6665      	str	r5, [r4, #100]	; 0x64
 8004484:	f000 f847 	bl	8004516 <__retarget_lock_init_recursive>
 8004488:	f7ff ff96 	bl	80043b8 <__sfp_lock_release>
 800448c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8004490:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8004494:	6025      	str	r5, [r4, #0]
 8004496:	61a5      	str	r5, [r4, #24]
 8004498:	2208      	movs	r2, #8
 800449a:	4629      	mov	r1, r5
 800449c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80044a0:	f7ff fd16 	bl	8003ed0 <memset>
 80044a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80044a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80044ac:	4620      	mov	r0, r4
 80044ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044b0:	3468      	adds	r4, #104	; 0x68
 80044b2:	e7d9      	b.n	8004468 <__sfp+0x1c>
 80044b4:	2104      	movs	r1, #4
 80044b6:	4638      	mov	r0, r7
 80044b8:	f7ff ff62 	bl	8004380 <__sfmoreglue>
 80044bc:	4604      	mov	r4, r0
 80044be:	6030      	str	r0, [r6, #0]
 80044c0:	2800      	cmp	r0, #0
 80044c2:	d1d5      	bne.n	8004470 <__sfp+0x24>
 80044c4:	f7ff ff78 	bl	80043b8 <__sfp_lock_release>
 80044c8:	230c      	movs	r3, #12
 80044ca:	603b      	str	r3, [r7, #0]
 80044cc:	e7ee      	b.n	80044ac <__sfp+0x60>
 80044ce:	bf00      	nop
 80044d0:	080050ac 	.word	0x080050ac
 80044d4:	ffff0001 	.word	0xffff0001

080044d8 <_fwalk_reent>:
 80044d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80044dc:	4606      	mov	r6, r0
 80044de:	4688      	mov	r8, r1
 80044e0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80044e4:	2700      	movs	r7, #0
 80044e6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80044ea:	f1b9 0901 	subs.w	r9, r9, #1
 80044ee:	d505      	bpl.n	80044fc <_fwalk_reent+0x24>
 80044f0:	6824      	ldr	r4, [r4, #0]
 80044f2:	2c00      	cmp	r4, #0
 80044f4:	d1f7      	bne.n	80044e6 <_fwalk_reent+0xe>
 80044f6:	4638      	mov	r0, r7
 80044f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044fc:	89ab      	ldrh	r3, [r5, #12]
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d907      	bls.n	8004512 <_fwalk_reent+0x3a>
 8004502:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004506:	3301      	adds	r3, #1
 8004508:	d003      	beq.n	8004512 <_fwalk_reent+0x3a>
 800450a:	4629      	mov	r1, r5
 800450c:	4630      	mov	r0, r6
 800450e:	47c0      	blx	r8
 8004510:	4307      	orrs	r7, r0
 8004512:	3568      	adds	r5, #104	; 0x68
 8004514:	e7e9      	b.n	80044ea <_fwalk_reent+0x12>

08004516 <__retarget_lock_init_recursive>:
 8004516:	4770      	bx	lr

08004518 <__retarget_lock_acquire_recursive>:
 8004518:	4770      	bx	lr

0800451a <__retarget_lock_release_recursive>:
 800451a:	4770      	bx	lr

0800451c <__swhatbuf_r>:
 800451c:	b570      	push	{r4, r5, r6, lr}
 800451e:	460e      	mov	r6, r1
 8004520:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004524:	2900      	cmp	r1, #0
 8004526:	b096      	sub	sp, #88	; 0x58
 8004528:	4614      	mov	r4, r2
 800452a:	461d      	mov	r5, r3
 800452c:	da08      	bge.n	8004540 <__swhatbuf_r+0x24>
 800452e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004532:	2200      	movs	r2, #0
 8004534:	602a      	str	r2, [r5, #0]
 8004536:	061a      	lsls	r2, r3, #24
 8004538:	d410      	bmi.n	800455c <__swhatbuf_r+0x40>
 800453a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800453e:	e00e      	b.n	800455e <__swhatbuf_r+0x42>
 8004540:	466a      	mov	r2, sp
 8004542:	f000 fcdd 	bl	8004f00 <_fstat_r>
 8004546:	2800      	cmp	r0, #0
 8004548:	dbf1      	blt.n	800452e <__swhatbuf_r+0x12>
 800454a:	9a01      	ldr	r2, [sp, #4]
 800454c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004550:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004554:	425a      	negs	r2, r3
 8004556:	415a      	adcs	r2, r3
 8004558:	602a      	str	r2, [r5, #0]
 800455a:	e7ee      	b.n	800453a <__swhatbuf_r+0x1e>
 800455c:	2340      	movs	r3, #64	; 0x40
 800455e:	2000      	movs	r0, #0
 8004560:	6023      	str	r3, [r4, #0]
 8004562:	b016      	add	sp, #88	; 0x58
 8004564:	bd70      	pop	{r4, r5, r6, pc}
	...

08004568 <__smakebuf_r>:
 8004568:	898b      	ldrh	r3, [r1, #12]
 800456a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800456c:	079d      	lsls	r5, r3, #30
 800456e:	4606      	mov	r6, r0
 8004570:	460c      	mov	r4, r1
 8004572:	d507      	bpl.n	8004584 <__smakebuf_r+0x1c>
 8004574:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004578:	6023      	str	r3, [r4, #0]
 800457a:	6123      	str	r3, [r4, #16]
 800457c:	2301      	movs	r3, #1
 800457e:	6163      	str	r3, [r4, #20]
 8004580:	b002      	add	sp, #8
 8004582:	bd70      	pop	{r4, r5, r6, pc}
 8004584:	ab01      	add	r3, sp, #4
 8004586:	466a      	mov	r2, sp
 8004588:	f7ff ffc8 	bl	800451c <__swhatbuf_r>
 800458c:	9900      	ldr	r1, [sp, #0]
 800458e:	4605      	mov	r5, r0
 8004590:	4630      	mov	r0, r6
 8004592:	f000 f895 	bl	80046c0 <_malloc_r>
 8004596:	b948      	cbnz	r0, 80045ac <__smakebuf_r+0x44>
 8004598:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800459c:	059a      	lsls	r2, r3, #22
 800459e:	d4ef      	bmi.n	8004580 <__smakebuf_r+0x18>
 80045a0:	f023 0303 	bic.w	r3, r3, #3
 80045a4:	f043 0302 	orr.w	r3, r3, #2
 80045a8:	81a3      	strh	r3, [r4, #12]
 80045aa:	e7e3      	b.n	8004574 <__smakebuf_r+0xc>
 80045ac:	4b0d      	ldr	r3, [pc, #52]	; (80045e4 <__smakebuf_r+0x7c>)
 80045ae:	62b3      	str	r3, [r6, #40]	; 0x28
 80045b0:	89a3      	ldrh	r3, [r4, #12]
 80045b2:	6020      	str	r0, [r4, #0]
 80045b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045b8:	81a3      	strh	r3, [r4, #12]
 80045ba:	9b00      	ldr	r3, [sp, #0]
 80045bc:	6163      	str	r3, [r4, #20]
 80045be:	9b01      	ldr	r3, [sp, #4]
 80045c0:	6120      	str	r0, [r4, #16]
 80045c2:	b15b      	cbz	r3, 80045dc <__smakebuf_r+0x74>
 80045c4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80045c8:	4630      	mov	r0, r6
 80045ca:	f000 fcab 	bl	8004f24 <_isatty_r>
 80045ce:	b128      	cbz	r0, 80045dc <__smakebuf_r+0x74>
 80045d0:	89a3      	ldrh	r3, [r4, #12]
 80045d2:	f023 0303 	bic.w	r3, r3, #3
 80045d6:	f043 0301 	orr.w	r3, r3, #1
 80045da:	81a3      	strh	r3, [r4, #12]
 80045dc:	89a0      	ldrh	r0, [r4, #12]
 80045de:	4305      	orrs	r5, r0
 80045e0:	81a5      	strh	r5, [r4, #12]
 80045e2:	e7cd      	b.n	8004580 <__smakebuf_r+0x18>
 80045e4:	08004375 	.word	0x08004375

080045e8 <_free_r>:
 80045e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80045ea:	2900      	cmp	r1, #0
 80045ec:	d044      	beq.n	8004678 <_free_r+0x90>
 80045ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045f2:	9001      	str	r0, [sp, #4]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	f1a1 0404 	sub.w	r4, r1, #4
 80045fa:	bfb8      	it	lt
 80045fc:	18e4      	addlt	r4, r4, r3
 80045fe:	f000 fcb3 	bl	8004f68 <__malloc_lock>
 8004602:	4a1e      	ldr	r2, [pc, #120]	; (800467c <_free_r+0x94>)
 8004604:	9801      	ldr	r0, [sp, #4]
 8004606:	6813      	ldr	r3, [r2, #0]
 8004608:	b933      	cbnz	r3, 8004618 <_free_r+0x30>
 800460a:	6063      	str	r3, [r4, #4]
 800460c:	6014      	str	r4, [r2, #0]
 800460e:	b003      	add	sp, #12
 8004610:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004614:	f000 bcae 	b.w	8004f74 <__malloc_unlock>
 8004618:	42a3      	cmp	r3, r4
 800461a:	d908      	bls.n	800462e <_free_r+0x46>
 800461c:	6825      	ldr	r5, [r4, #0]
 800461e:	1961      	adds	r1, r4, r5
 8004620:	428b      	cmp	r3, r1
 8004622:	bf01      	itttt	eq
 8004624:	6819      	ldreq	r1, [r3, #0]
 8004626:	685b      	ldreq	r3, [r3, #4]
 8004628:	1949      	addeq	r1, r1, r5
 800462a:	6021      	streq	r1, [r4, #0]
 800462c:	e7ed      	b.n	800460a <_free_r+0x22>
 800462e:	461a      	mov	r2, r3
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	b10b      	cbz	r3, 8004638 <_free_r+0x50>
 8004634:	42a3      	cmp	r3, r4
 8004636:	d9fa      	bls.n	800462e <_free_r+0x46>
 8004638:	6811      	ldr	r1, [r2, #0]
 800463a:	1855      	adds	r5, r2, r1
 800463c:	42a5      	cmp	r5, r4
 800463e:	d10b      	bne.n	8004658 <_free_r+0x70>
 8004640:	6824      	ldr	r4, [r4, #0]
 8004642:	4421      	add	r1, r4
 8004644:	1854      	adds	r4, r2, r1
 8004646:	42a3      	cmp	r3, r4
 8004648:	6011      	str	r1, [r2, #0]
 800464a:	d1e0      	bne.n	800460e <_free_r+0x26>
 800464c:	681c      	ldr	r4, [r3, #0]
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	6053      	str	r3, [r2, #4]
 8004652:	4421      	add	r1, r4
 8004654:	6011      	str	r1, [r2, #0]
 8004656:	e7da      	b.n	800460e <_free_r+0x26>
 8004658:	d902      	bls.n	8004660 <_free_r+0x78>
 800465a:	230c      	movs	r3, #12
 800465c:	6003      	str	r3, [r0, #0]
 800465e:	e7d6      	b.n	800460e <_free_r+0x26>
 8004660:	6825      	ldr	r5, [r4, #0]
 8004662:	1961      	adds	r1, r4, r5
 8004664:	428b      	cmp	r3, r1
 8004666:	bf04      	itt	eq
 8004668:	6819      	ldreq	r1, [r3, #0]
 800466a:	685b      	ldreq	r3, [r3, #4]
 800466c:	6063      	str	r3, [r4, #4]
 800466e:	bf04      	itt	eq
 8004670:	1949      	addeq	r1, r1, r5
 8004672:	6021      	streq	r1, [r4, #0]
 8004674:	6054      	str	r4, [r2, #4]
 8004676:	e7ca      	b.n	800460e <_free_r+0x26>
 8004678:	b003      	add	sp, #12
 800467a:	bd30      	pop	{r4, r5, pc}
 800467c:	200001d4 	.word	0x200001d4

08004680 <sbrk_aligned>:
 8004680:	b570      	push	{r4, r5, r6, lr}
 8004682:	4e0e      	ldr	r6, [pc, #56]	; (80046bc <sbrk_aligned+0x3c>)
 8004684:	460c      	mov	r4, r1
 8004686:	6831      	ldr	r1, [r6, #0]
 8004688:	4605      	mov	r5, r0
 800468a:	b911      	cbnz	r1, 8004692 <sbrk_aligned+0x12>
 800468c:	f000 fbc2 	bl	8004e14 <_sbrk_r>
 8004690:	6030      	str	r0, [r6, #0]
 8004692:	4621      	mov	r1, r4
 8004694:	4628      	mov	r0, r5
 8004696:	f000 fbbd 	bl	8004e14 <_sbrk_r>
 800469a:	1c43      	adds	r3, r0, #1
 800469c:	d00a      	beq.n	80046b4 <sbrk_aligned+0x34>
 800469e:	1cc4      	adds	r4, r0, #3
 80046a0:	f024 0403 	bic.w	r4, r4, #3
 80046a4:	42a0      	cmp	r0, r4
 80046a6:	d007      	beq.n	80046b8 <sbrk_aligned+0x38>
 80046a8:	1a21      	subs	r1, r4, r0
 80046aa:	4628      	mov	r0, r5
 80046ac:	f000 fbb2 	bl	8004e14 <_sbrk_r>
 80046b0:	3001      	adds	r0, #1
 80046b2:	d101      	bne.n	80046b8 <sbrk_aligned+0x38>
 80046b4:	f04f 34ff 	mov.w	r4, #4294967295
 80046b8:	4620      	mov	r0, r4
 80046ba:	bd70      	pop	{r4, r5, r6, pc}
 80046bc:	200001d8 	.word	0x200001d8

080046c0 <_malloc_r>:
 80046c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046c4:	1ccd      	adds	r5, r1, #3
 80046c6:	f025 0503 	bic.w	r5, r5, #3
 80046ca:	3508      	adds	r5, #8
 80046cc:	2d0c      	cmp	r5, #12
 80046ce:	bf38      	it	cc
 80046d0:	250c      	movcc	r5, #12
 80046d2:	2d00      	cmp	r5, #0
 80046d4:	4607      	mov	r7, r0
 80046d6:	db01      	blt.n	80046dc <_malloc_r+0x1c>
 80046d8:	42a9      	cmp	r1, r5
 80046da:	d905      	bls.n	80046e8 <_malloc_r+0x28>
 80046dc:	230c      	movs	r3, #12
 80046de:	603b      	str	r3, [r7, #0]
 80046e0:	2600      	movs	r6, #0
 80046e2:	4630      	mov	r0, r6
 80046e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046e8:	4e2e      	ldr	r6, [pc, #184]	; (80047a4 <_malloc_r+0xe4>)
 80046ea:	f000 fc3d 	bl	8004f68 <__malloc_lock>
 80046ee:	6833      	ldr	r3, [r6, #0]
 80046f0:	461c      	mov	r4, r3
 80046f2:	bb34      	cbnz	r4, 8004742 <_malloc_r+0x82>
 80046f4:	4629      	mov	r1, r5
 80046f6:	4638      	mov	r0, r7
 80046f8:	f7ff ffc2 	bl	8004680 <sbrk_aligned>
 80046fc:	1c43      	adds	r3, r0, #1
 80046fe:	4604      	mov	r4, r0
 8004700:	d14d      	bne.n	800479e <_malloc_r+0xde>
 8004702:	6834      	ldr	r4, [r6, #0]
 8004704:	4626      	mov	r6, r4
 8004706:	2e00      	cmp	r6, #0
 8004708:	d140      	bne.n	800478c <_malloc_r+0xcc>
 800470a:	6823      	ldr	r3, [r4, #0]
 800470c:	4631      	mov	r1, r6
 800470e:	4638      	mov	r0, r7
 8004710:	eb04 0803 	add.w	r8, r4, r3
 8004714:	f000 fb7e 	bl	8004e14 <_sbrk_r>
 8004718:	4580      	cmp	r8, r0
 800471a:	d13a      	bne.n	8004792 <_malloc_r+0xd2>
 800471c:	6821      	ldr	r1, [r4, #0]
 800471e:	3503      	adds	r5, #3
 8004720:	1a6d      	subs	r5, r5, r1
 8004722:	f025 0503 	bic.w	r5, r5, #3
 8004726:	3508      	adds	r5, #8
 8004728:	2d0c      	cmp	r5, #12
 800472a:	bf38      	it	cc
 800472c:	250c      	movcc	r5, #12
 800472e:	4629      	mov	r1, r5
 8004730:	4638      	mov	r0, r7
 8004732:	f7ff ffa5 	bl	8004680 <sbrk_aligned>
 8004736:	3001      	adds	r0, #1
 8004738:	d02b      	beq.n	8004792 <_malloc_r+0xd2>
 800473a:	6823      	ldr	r3, [r4, #0]
 800473c:	442b      	add	r3, r5
 800473e:	6023      	str	r3, [r4, #0]
 8004740:	e00e      	b.n	8004760 <_malloc_r+0xa0>
 8004742:	6822      	ldr	r2, [r4, #0]
 8004744:	1b52      	subs	r2, r2, r5
 8004746:	d41e      	bmi.n	8004786 <_malloc_r+0xc6>
 8004748:	2a0b      	cmp	r2, #11
 800474a:	d916      	bls.n	800477a <_malloc_r+0xba>
 800474c:	1961      	adds	r1, r4, r5
 800474e:	42a3      	cmp	r3, r4
 8004750:	6025      	str	r5, [r4, #0]
 8004752:	bf18      	it	ne
 8004754:	6059      	strne	r1, [r3, #4]
 8004756:	6863      	ldr	r3, [r4, #4]
 8004758:	bf08      	it	eq
 800475a:	6031      	streq	r1, [r6, #0]
 800475c:	5162      	str	r2, [r4, r5]
 800475e:	604b      	str	r3, [r1, #4]
 8004760:	4638      	mov	r0, r7
 8004762:	f104 060b 	add.w	r6, r4, #11
 8004766:	f000 fc05 	bl	8004f74 <__malloc_unlock>
 800476a:	f026 0607 	bic.w	r6, r6, #7
 800476e:	1d23      	adds	r3, r4, #4
 8004770:	1af2      	subs	r2, r6, r3
 8004772:	d0b6      	beq.n	80046e2 <_malloc_r+0x22>
 8004774:	1b9b      	subs	r3, r3, r6
 8004776:	50a3      	str	r3, [r4, r2]
 8004778:	e7b3      	b.n	80046e2 <_malloc_r+0x22>
 800477a:	6862      	ldr	r2, [r4, #4]
 800477c:	42a3      	cmp	r3, r4
 800477e:	bf0c      	ite	eq
 8004780:	6032      	streq	r2, [r6, #0]
 8004782:	605a      	strne	r2, [r3, #4]
 8004784:	e7ec      	b.n	8004760 <_malloc_r+0xa0>
 8004786:	4623      	mov	r3, r4
 8004788:	6864      	ldr	r4, [r4, #4]
 800478a:	e7b2      	b.n	80046f2 <_malloc_r+0x32>
 800478c:	4634      	mov	r4, r6
 800478e:	6876      	ldr	r6, [r6, #4]
 8004790:	e7b9      	b.n	8004706 <_malloc_r+0x46>
 8004792:	230c      	movs	r3, #12
 8004794:	603b      	str	r3, [r7, #0]
 8004796:	4638      	mov	r0, r7
 8004798:	f000 fbec 	bl	8004f74 <__malloc_unlock>
 800479c:	e7a1      	b.n	80046e2 <_malloc_r+0x22>
 800479e:	6025      	str	r5, [r4, #0]
 80047a0:	e7de      	b.n	8004760 <_malloc_r+0xa0>
 80047a2:	bf00      	nop
 80047a4:	200001d4 	.word	0x200001d4

080047a8 <__sfputc_r>:
 80047a8:	6893      	ldr	r3, [r2, #8]
 80047aa:	3b01      	subs	r3, #1
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	b410      	push	{r4}
 80047b0:	6093      	str	r3, [r2, #8]
 80047b2:	da08      	bge.n	80047c6 <__sfputc_r+0x1e>
 80047b4:	6994      	ldr	r4, [r2, #24]
 80047b6:	42a3      	cmp	r3, r4
 80047b8:	db01      	blt.n	80047be <__sfputc_r+0x16>
 80047ba:	290a      	cmp	r1, #10
 80047bc:	d103      	bne.n	80047c6 <__sfputc_r+0x1e>
 80047be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047c2:	f7ff bc31 	b.w	8004028 <__swbuf_r>
 80047c6:	6813      	ldr	r3, [r2, #0]
 80047c8:	1c58      	adds	r0, r3, #1
 80047ca:	6010      	str	r0, [r2, #0]
 80047cc:	7019      	strb	r1, [r3, #0]
 80047ce:	4608      	mov	r0, r1
 80047d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80047d4:	4770      	bx	lr

080047d6 <__sfputs_r>:
 80047d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047d8:	4606      	mov	r6, r0
 80047da:	460f      	mov	r7, r1
 80047dc:	4614      	mov	r4, r2
 80047de:	18d5      	adds	r5, r2, r3
 80047e0:	42ac      	cmp	r4, r5
 80047e2:	d101      	bne.n	80047e8 <__sfputs_r+0x12>
 80047e4:	2000      	movs	r0, #0
 80047e6:	e007      	b.n	80047f8 <__sfputs_r+0x22>
 80047e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047ec:	463a      	mov	r2, r7
 80047ee:	4630      	mov	r0, r6
 80047f0:	f7ff ffda 	bl	80047a8 <__sfputc_r>
 80047f4:	1c43      	adds	r3, r0, #1
 80047f6:	d1f3      	bne.n	80047e0 <__sfputs_r+0xa>
 80047f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080047fc <_vfiprintf_r>:
 80047fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004800:	460d      	mov	r5, r1
 8004802:	b09d      	sub	sp, #116	; 0x74
 8004804:	4614      	mov	r4, r2
 8004806:	4698      	mov	r8, r3
 8004808:	4606      	mov	r6, r0
 800480a:	b118      	cbz	r0, 8004814 <_vfiprintf_r+0x18>
 800480c:	6983      	ldr	r3, [r0, #24]
 800480e:	b90b      	cbnz	r3, 8004814 <_vfiprintf_r+0x18>
 8004810:	f7ff fde4 	bl	80043dc <__sinit>
 8004814:	4b89      	ldr	r3, [pc, #548]	; (8004a3c <_vfiprintf_r+0x240>)
 8004816:	429d      	cmp	r5, r3
 8004818:	d11b      	bne.n	8004852 <_vfiprintf_r+0x56>
 800481a:	6875      	ldr	r5, [r6, #4]
 800481c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800481e:	07d9      	lsls	r1, r3, #31
 8004820:	d405      	bmi.n	800482e <_vfiprintf_r+0x32>
 8004822:	89ab      	ldrh	r3, [r5, #12]
 8004824:	059a      	lsls	r2, r3, #22
 8004826:	d402      	bmi.n	800482e <_vfiprintf_r+0x32>
 8004828:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800482a:	f7ff fe75 	bl	8004518 <__retarget_lock_acquire_recursive>
 800482e:	89ab      	ldrh	r3, [r5, #12]
 8004830:	071b      	lsls	r3, r3, #28
 8004832:	d501      	bpl.n	8004838 <_vfiprintf_r+0x3c>
 8004834:	692b      	ldr	r3, [r5, #16]
 8004836:	b9eb      	cbnz	r3, 8004874 <_vfiprintf_r+0x78>
 8004838:	4629      	mov	r1, r5
 800483a:	4630      	mov	r0, r6
 800483c:	f7ff fc46 	bl	80040cc <__swsetup_r>
 8004840:	b1c0      	cbz	r0, 8004874 <_vfiprintf_r+0x78>
 8004842:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004844:	07dc      	lsls	r4, r3, #31
 8004846:	d50e      	bpl.n	8004866 <_vfiprintf_r+0x6a>
 8004848:	f04f 30ff 	mov.w	r0, #4294967295
 800484c:	b01d      	add	sp, #116	; 0x74
 800484e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004852:	4b7b      	ldr	r3, [pc, #492]	; (8004a40 <_vfiprintf_r+0x244>)
 8004854:	429d      	cmp	r5, r3
 8004856:	d101      	bne.n	800485c <_vfiprintf_r+0x60>
 8004858:	68b5      	ldr	r5, [r6, #8]
 800485a:	e7df      	b.n	800481c <_vfiprintf_r+0x20>
 800485c:	4b79      	ldr	r3, [pc, #484]	; (8004a44 <_vfiprintf_r+0x248>)
 800485e:	429d      	cmp	r5, r3
 8004860:	bf08      	it	eq
 8004862:	68f5      	ldreq	r5, [r6, #12]
 8004864:	e7da      	b.n	800481c <_vfiprintf_r+0x20>
 8004866:	89ab      	ldrh	r3, [r5, #12]
 8004868:	0598      	lsls	r0, r3, #22
 800486a:	d4ed      	bmi.n	8004848 <_vfiprintf_r+0x4c>
 800486c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800486e:	f7ff fe54 	bl	800451a <__retarget_lock_release_recursive>
 8004872:	e7e9      	b.n	8004848 <_vfiprintf_r+0x4c>
 8004874:	2300      	movs	r3, #0
 8004876:	9309      	str	r3, [sp, #36]	; 0x24
 8004878:	2320      	movs	r3, #32
 800487a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800487e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004882:	2330      	movs	r3, #48	; 0x30
 8004884:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004a48 <_vfiprintf_r+0x24c>
 8004888:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800488c:	f04f 0901 	mov.w	r9, #1
 8004890:	4623      	mov	r3, r4
 8004892:	469a      	mov	sl, r3
 8004894:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004898:	b10a      	cbz	r2, 800489e <_vfiprintf_r+0xa2>
 800489a:	2a25      	cmp	r2, #37	; 0x25
 800489c:	d1f9      	bne.n	8004892 <_vfiprintf_r+0x96>
 800489e:	ebba 0b04 	subs.w	fp, sl, r4
 80048a2:	d00b      	beq.n	80048bc <_vfiprintf_r+0xc0>
 80048a4:	465b      	mov	r3, fp
 80048a6:	4622      	mov	r2, r4
 80048a8:	4629      	mov	r1, r5
 80048aa:	4630      	mov	r0, r6
 80048ac:	f7ff ff93 	bl	80047d6 <__sfputs_r>
 80048b0:	3001      	adds	r0, #1
 80048b2:	f000 80aa 	beq.w	8004a0a <_vfiprintf_r+0x20e>
 80048b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048b8:	445a      	add	r2, fp
 80048ba:	9209      	str	r2, [sp, #36]	; 0x24
 80048bc:	f89a 3000 	ldrb.w	r3, [sl]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	f000 80a2 	beq.w	8004a0a <_vfiprintf_r+0x20e>
 80048c6:	2300      	movs	r3, #0
 80048c8:	f04f 32ff 	mov.w	r2, #4294967295
 80048cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80048d0:	f10a 0a01 	add.w	sl, sl, #1
 80048d4:	9304      	str	r3, [sp, #16]
 80048d6:	9307      	str	r3, [sp, #28]
 80048d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80048dc:	931a      	str	r3, [sp, #104]	; 0x68
 80048de:	4654      	mov	r4, sl
 80048e0:	2205      	movs	r2, #5
 80048e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80048e6:	4858      	ldr	r0, [pc, #352]	; (8004a48 <_vfiprintf_r+0x24c>)
 80048e8:	f7fb fc7a 	bl	80001e0 <memchr>
 80048ec:	9a04      	ldr	r2, [sp, #16]
 80048ee:	b9d8      	cbnz	r0, 8004928 <_vfiprintf_r+0x12c>
 80048f0:	06d1      	lsls	r1, r2, #27
 80048f2:	bf44      	itt	mi
 80048f4:	2320      	movmi	r3, #32
 80048f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80048fa:	0713      	lsls	r3, r2, #28
 80048fc:	bf44      	itt	mi
 80048fe:	232b      	movmi	r3, #43	; 0x2b
 8004900:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004904:	f89a 3000 	ldrb.w	r3, [sl]
 8004908:	2b2a      	cmp	r3, #42	; 0x2a
 800490a:	d015      	beq.n	8004938 <_vfiprintf_r+0x13c>
 800490c:	9a07      	ldr	r2, [sp, #28]
 800490e:	4654      	mov	r4, sl
 8004910:	2000      	movs	r0, #0
 8004912:	f04f 0c0a 	mov.w	ip, #10
 8004916:	4621      	mov	r1, r4
 8004918:	f811 3b01 	ldrb.w	r3, [r1], #1
 800491c:	3b30      	subs	r3, #48	; 0x30
 800491e:	2b09      	cmp	r3, #9
 8004920:	d94e      	bls.n	80049c0 <_vfiprintf_r+0x1c4>
 8004922:	b1b0      	cbz	r0, 8004952 <_vfiprintf_r+0x156>
 8004924:	9207      	str	r2, [sp, #28]
 8004926:	e014      	b.n	8004952 <_vfiprintf_r+0x156>
 8004928:	eba0 0308 	sub.w	r3, r0, r8
 800492c:	fa09 f303 	lsl.w	r3, r9, r3
 8004930:	4313      	orrs	r3, r2
 8004932:	9304      	str	r3, [sp, #16]
 8004934:	46a2      	mov	sl, r4
 8004936:	e7d2      	b.n	80048de <_vfiprintf_r+0xe2>
 8004938:	9b03      	ldr	r3, [sp, #12]
 800493a:	1d19      	adds	r1, r3, #4
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	9103      	str	r1, [sp, #12]
 8004940:	2b00      	cmp	r3, #0
 8004942:	bfbb      	ittet	lt
 8004944:	425b      	neglt	r3, r3
 8004946:	f042 0202 	orrlt.w	r2, r2, #2
 800494a:	9307      	strge	r3, [sp, #28]
 800494c:	9307      	strlt	r3, [sp, #28]
 800494e:	bfb8      	it	lt
 8004950:	9204      	strlt	r2, [sp, #16]
 8004952:	7823      	ldrb	r3, [r4, #0]
 8004954:	2b2e      	cmp	r3, #46	; 0x2e
 8004956:	d10c      	bne.n	8004972 <_vfiprintf_r+0x176>
 8004958:	7863      	ldrb	r3, [r4, #1]
 800495a:	2b2a      	cmp	r3, #42	; 0x2a
 800495c:	d135      	bne.n	80049ca <_vfiprintf_r+0x1ce>
 800495e:	9b03      	ldr	r3, [sp, #12]
 8004960:	1d1a      	adds	r2, r3, #4
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	9203      	str	r2, [sp, #12]
 8004966:	2b00      	cmp	r3, #0
 8004968:	bfb8      	it	lt
 800496a:	f04f 33ff 	movlt.w	r3, #4294967295
 800496e:	3402      	adds	r4, #2
 8004970:	9305      	str	r3, [sp, #20]
 8004972:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004a58 <_vfiprintf_r+0x25c>
 8004976:	7821      	ldrb	r1, [r4, #0]
 8004978:	2203      	movs	r2, #3
 800497a:	4650      	mov	r0, sl
 800497c:	f7fb fc30 	bl	80001e0 <memchr>
 8004980:	b140      	cbz	r0, 8004994 <_vfiprintf_r+0x198>
 8004982:	2340      	movs	r3, #64	; 0x40
 8004984:	eba0 000a 	sub.w	r0, r0, sl
 8004988:	fa03 f000 	lsl.w	r0, r3, r0
 800498c:	9b04      	ldr	r3, [sp, #16]
 800498e:	4303      	orrs	r3, r0
 8004990:	3401      	adds	r4, #1
 8004992:	9304      	str	r3, [sp, #16]
 8004994:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004998:	482c      	ldr	r0, [pc, #176]	; (8004a4c <_vfiprintf_r+0x250>)
 800499a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800499e:	2206      	movs	r2, #6
 80049a0:	f7fb fc1e 	bl	80001e0 <memchr>
 80049a4:	2800      	cmp	r0, #0
 80049a6:	d03f      	beq.n	8004a28 <_vfiprintf_r+0x22c>
 80049a8:	4b29      	ldr	r3, [pc, #164]	; (8004a50 <_vfiprintf_r+0x254>)
 80049aa:	bb1b      	cbnz	r3, 80049f4 <_vfiprintf_r+0x1f8>
 80049ac:	9b03      	ldr	r3, [sp, #12]
 80049ae:	3307      	adds	r3, #7
 80049b0:	f023 0307 	bic.w	r3, r3, #7
 80049b4:	3308      	adds	r3, #8
 80049b6:	9303      	str	r3, [sp, #12]
 80049b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049ba:	443b      	add	r3, r7
 80049bc:	9309      	str	r3, [sp, #36]	; 0x24
 80049be:	e767      	b.n	8004890 <_vfiprintf_r+0x94>
 80049c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80049c4:	460c      	mov	r4, r1
 80049c6:	2001      	movs	r0, #1
 80049c8:	e7a5      	b.n	8004916 <_vfiprintf_r+0x11a>
 80049ca:	2300      	movs	r3, #0
 80049cc:	3401      	adds	r4, #1
 80049ce:	9305      	str	r3, [sp, #20]
 80049d0:	4619      	mov	r1, r3
 80049d2:	f04f 0c0a 	mov.w	ip, #10
 80049d6:	4620      	mov	r0, r4
 80049d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80049dc:	3a30      	subs	r2, #48	; 0x30
 80049de:	2a09      	cmp	r2, #9
 80049e0:	d903      	bls.n	80049ea <_vfiprintf_r+0x1ee>
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d0c5      	beq.n	8004972 <_vfiprintf_r+0x176>
 80049e6:	9105      	str	r1, [sp, #20]
 80049e8:	e7c3      	b.n	8004972 <_vfiprintf_r+0x176>
 80049ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80049ee:	4604      	mov	r4, r0
 80049f0:	2301      	movs	r3, #1
 80049f2:	e7f0      	b.n	80049d6 <_vfiprintf_r+0x1da>
 80049f4:	ab03      	add	r3, sp, #12
 80049f6:	9300      	str	r3, [sp, #0]
 80049f8:	462a      	mov	r2, r5
 80049fa:	4b16      	ldr	r3, [pc, #88]	; (8004a54 <_vfiprintf_r+0x258>)
 80049fc:	a904      	add	r1, sp, #16
 80049fe:	4630      	mov	r0, r6
 8004a00:	f3af 8000 	nop.w
 8004a04:	4607      	mov	r7, r0
 8004a06:	1c78      	adds	r0, r7, #1
 8004a08:	d1d6      	bne.n	80049b8 <_vfiprintf_r+0x1bc>
 8004a0a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004a0c:	07d9      	lsls	r1, r3, #31
 8004a0e:	d405      	bmi.n	8004a1c <_vfiprintf_r+0x220>
 8004a10:	89ab      	ldrh	r3, [r5, #12]
 8004a12:	059a      	lsls	r2, r3, #22
 8004a14:	d402      	bmi.n	8004a1c <_vfiprintf_r+0x220>
 8004a16:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004a18:	f7ff fd7f 	bl	800451a <__retarget_lock_release_recursive>
 8004a1c:	89ab      	ldrh	r3, [r5, #12]
 8004a1e:	065b      	lsls	r3, r3, #25
 8004a20:	f53f af12 	bmi.w	8004848 <_vfiprintf_r+0x4c>
 8004a24:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a26:	e711      	b.n	800484c <_vfiprintf_r+0x50>
 8004a28:	ab03      	add	r3, sp, #12
 8004a2a:	9300      	str	r3, [sp, #0]
 8004a2c:	462a      	mov	r2, r5
 8004a2e:	4b09      	ldr	r3, [pc, #36]	; (8004a54 <_vfiprintf_r+0x258>)
 8004a30:	a904      	add	r1, sp, #16
 8004a32:	4630      	mov	r0, r6
 8004a34:	f000 f880 	bl	8004b38 <_printf_i>
 8004a38:	e7e4      	b.n	8004a04 <_vfiprintf_r+0x208>
 8004a3a:	bf00      	nop
 8004a3c:	080050d0 	.word	0x080050d0
 8004a40:	080050f0 	.word	0x080050f0
 8004a44:	080050b0 	.word	0x080050b0
 8004a48:	08005110 	.word	0x08005110
 8004a4c:	0800511a 	.word	0x0800511a
 8004a50:	00000000 	.word	0x00000000
 8004a54:	080047d7 	.word	0x080047d7
 8004a58:	08005116 	.word	0x08005116

08004a5c <_printf_common>:
 8004a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a60:	4616      	mov	r6, r2
 8004a62:	4699      	mov	r9, r3
 8004a64:	688a      	ldr	r2, [r1, #8]
 8004a66:	690b      	ldr	r3, [r1, #16]
 8004a68:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	bfb8      	it	lt
 8004a70:	4613      	movlt	r3, r2
 8004a72:	6033      	str	r3, [r6, #0]
 8004a74:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a78:	4607      	mov	r7, r0
 8004a7a:	460c      	mov	r4, r1
 8004a7c:	b10a      	cbz	r2, 8004a82 <_printf_common+0x26>
 8004a7e:	3301      	adds	r3, #1
 8004a80:	6033      	str	r3, [r6, #0]
 8004a82:	6823      	ldr	r3, [r4, #0]
 8004a84:	0699      	lsls	r1, r3, #26
 8004a86:	bf42      	ittt	mi
 8004a88:	6833      	ldrmi	r3, [r6, #0]
 8004a8a:	3302      	addmi	r3, #2
 8004a8c:	6033      	strmi	r3, [r6, #0]
 8004a8e:	6825      	ldr	r5, [r4, #0]
 8004a90:	f015 0506 	ands.w	r5, r5, #6
 8004a94:	d106      	bne.n	8004aa4 <_printf_common+0x48>
 8004a96:	f104 0a19 	add.w	sl, r4, #25
 8004a9a:	68e3      	ldr	r3, [r4, #12]
 8004a9c:	6832      	ldr	r2, [r6, #0]
 8004a9e:	1a9b      	subs	r3, r3, r2
 8004aa0:	42ab      	cmp	r3, r5
 8004aa2:	dc26      	bgt.n	8004af2 <_printf_common+0x96>
 8004aa4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004aa8:	1e13      	subs	r3, r2, #0
 8004aaa:	6822      	ldr	r2, [r4, #0]
 8004aac:	bf18      	it	ne
 8004aae:	2301      	movne	r3, #1
 8004ab0:	0692      	lsls	r2, r2, #26
 8004ab2:	d42b      	bmi.n	8004b0c <_printf_common+0xb0>
 8004ab4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ab8:	4649      	mov	r1, r9
 8004aba:	4638      	mov	r0, r7
 8004abc:	47c0      	blx	r8
 8004abe:	3001      	adds	r0, #1
 8004ac0:	d01e      	beq.n	8004b00 <_printf_common+0xa4>
 8004ac2:	6823      	ldr	r3, [r4, #0]
 8004ac4:	68e5      	ldr	r5, [r4, #12]
 8004ac6:	6832      	ldr	r2, [r6, #0]
 8004ac8:	f003 0306 	and.w	r3, r3, #6
 8004acc:	2b04      	cmp	r3, #4
 8004ace:	bf08      	it	eq
 8004ad0:	1aad      	subeq	r5, r5, r2
 8004ad2:	68a3      	ldr	r3, [r4, #8]
 8004ad4:	6922      	ldr	r2, [r4, #16]
 8004ad6:	bf0c      	ite	eq
 8004ad8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004adc:	2500      	movne	r5, #0
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	bfc4      	itt	gt
 8004ae2:	1a9b      	subgt	r3, r3, r2
 8004ae4:	18ed      	addgt	r5, r5, r3
 8004ae6:	2600      	movs	r6, #0
 8004ae8:	341a      	adds	r4, #26
 8004aea:	42b5      	cmp	r5, r6
 8004aec:	d11a      	bne.n	8004b24 <_printf_common+0xc8>
 8004aee:	2000      	movs	r0, #0
 8004af0:	e008      	b.n	8004b04 <_printf_common+0xa8>
 8004af2:	2301      	movs	r3, #1
 8004af4:	4652      	mov	r2, sl
 8004af6:	4649      	mov	r1, r9
 8004af8:	4638      	mov	r0, r7
 8004afa:	47c0      	blx	r8
 8004afc:	3001      	adds	r0, #1
 8004afe:	d103      	bne.n	8004b08 <_printf_common+0xac>
 8004b00:	f04f 30ff 	mov.w	r0, #4294967295
 8004b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b08:	3501      	adds	r5, #1
 8004b0a:	e7c6      	b.n	8004a9a <_printf_common+0x3e>
 8004b0c:	18e1      	adds	r1, r4, r3
 8004b0e:	1c5a      	adds	r2, r3, #1
 8004b10:	2030      	movs	r0, #48	; 0x30
 8004b12:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b16:	4422      	add	r2, r4
 8004b18:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b1c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b20:	3302      	adds	r3, #2
 8004b22:	e7c7      	b.n	8004ab4 <_printf_common+0x58>
 8004b24:	2301      	movs	r3, #1
 8004b26:	4622      	mov	r2, r4
 8004b28:	4649      	mov	r1, r9
 8004b2a:	4638      	mov	r0, r7
 8004b2c:	47c0      	blx	r8
 8004b2e:	3001      	adds	r0, #1
 8004b30:	d0e6      	beq.n	8004b00 <_printf_common+0xa4>
 8004b32:	3601      	adds	r6, #1
 8004b34:	e7d9      	b.n	8004aea <_printf_common+0x8e>
	...

08004b38 <_printf_i>:
 8004b38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b3c:	7e0f      	ldrb	r7, [r1, #24]
 8004b3e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b40:	2f78      	cmp	r7, #120	; 0x78
 8004b42:	4691      	mov	r9, r2
 8004b44:	4680      	mov	r8, r0
 8004b46:	460c      	mov	r4, r1
 8004b48:	469a      	mov	sl, r3
 8004b4a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b4e:	d807      	bhi.n	8004b60 <_printf_i+0x28>
 8004b50:	2f62      	cmp	r7, #98	; 0x62
 8004b52:	d80a      	bhi.n	8004b6a <_printf_i+0x32>
 8004b54:	2f00      	cmp	r7, #0
 8004b56:	f000 80d8 	beq.w	8004d0a <_printf_i+0x1d2>
 8004b5a:	2f58      	cmp	r7, #88	; 0x58
 8004b5c:	f000 80a3 	beq.w	8004ca6 <_printf_i+0x16e>
 8004b60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b64:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b68:	e03a      	b.n	8004be0 <_printf_i+0xa8>
 8004b6a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b6e:	2b15      	cmp	r3, #21
 8004b70:	d8f6      	bhi.n	8004b60 <_printf_i+0x28>
 8004b72:	a101      	add	r1, pc, #4	; (adr r1, 8004b78 <_printf_i+0x40>)
 8004b74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b78:	08004bd1 	.word	0x08004bd1
 8004b7c:	08004be5 	.word	0x08004be5
 8004b80:	08004b61 	.word	0x08004b61
 8004b84:	08004b61 	.word	0x08004b61
 8004b88:	08004b61 	.word	0x08004b61
 8004b8c:	08004b61 	.word	0x08004b61
 8004b90:	08004be5 	.word	0x08004be5
 8004b94:	08004b61 	.word	0x08004b61
 8004b98:	08004b61 	.word	0x08004b61
 8004b9c:	08004b61 	.word	0x08004b61
 8004ba0:	08004b61 	.word	0x08004b61
 8004ba4:	08004cf1 	.word	0x08004cf1
 8004ba8:	08004c15 	.word	0x08004c15
 8004bac:	08004cd3 	.word	0x08004cd3
 8004bb0:	08004b61 	.word	0x08004b61
 8004bb4:	08004b61 	.word	0x08004b61
 8004bb8:	08004d13 	.word	0x08004d13
 8004bbc:	08004b61 	.word	0x08004b61
 8004bc0:	08004c15 	.word	0x08004c15
 8004bc4:	08004b61 	.word	0x08004b61
 8004bc8:	08004b61 	.word	0x08004b61
 8004bcc:	08004cdb 	.word	0x08004cdb
 8004bd0:	682b      	ldr	r3, [r5, #0]
 8004bd2:	1d1a      	adds	r2, r3, #4
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	602a      	str	r2, [r5, #0]
 8004bd8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004bdc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004be0:	2301      	movs	r3, #1
 8004be2:	e0a3      	b.n	8004d2c <_printf_i+0x1f4>
 8004be4:	6820      	ldr	r0, [r4, #0]
 8004be6:	6829      	ldr	r1, [r5, #0]
 8004be8:	0606      	lsls	r6, r0, #24
 8004bea:	f101 0304 	add.w	r3, r1, #4
 8004bee:	d50a      	bpl.n	8004c06 <_printf_i+0xce>
 8004bf0:	680e      	ldr	r6, [r1, #0]
 8004bf2:	602b      	str	r3, [r5, #0]
 8004bf4:	2e00      	cmp	r6, #0
 8004bf6:	da03      	bge.n	8004c00 <_printf_i+0xc8>
 8004bf8:	232d      	movs	r3, #45	; 0x2d
 8004bfa:	4276      	negs	r6, r6
 8004bfc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c00:	485e      	ldr	r0, [pc, #376]	; (8004d7c <_printf_i+0x244>)
 8004c02:	230a      	movs	r3, #10
 8004c04:	e019      	b.n	8004c3a <_printf_i+0x102>
 8004c06:	680e      	ldr	r6, [r1, #0]
 8004c08:	602b      	str	r3, [r5, #0]
 8004c0a:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004c0e:	bf18      	it	ne
 8004c10:	b236      	sxthne	r6, r6
 8004c12:	e7ef      	b.n	8004bf4 <_printf_i+0xbc>
 8004c14:	682b      	ldr	r3, [r5, #0]
 8004c16:	6820      	ldr	r0, [r4, #0]
 8004c18:	1d19      	adds	r1, r3, #4
 8004c1a:	6029      	str	r1, [r5, #0]
 8004c1c:	0601      	lsls	r1, r0, #24
 8004c1e:	d501      	bpl.n	8004c24 <_printf_i+0xec>
 8004c20:	681e      	ldr	r6, [r3, #0]
 8004c22:	e002      	b.n	8004c2a <_printf_i+0xf2>
 8004c24:	0646      	lsls	r6, r0, #25
 8004c26:	d5fb      	bpl.n	8004c20 <_printf_i+0xe8>
 8004c28:	881e      	ldrh	r6, [r3, #0]
 8004c2a:	4854      	ldr	r0, [pc, #336]	; (8004d7c <_printf_i+0x244>)
 8004c2c:	2f6f      	cmp	r7, #111	; 0x6f
 8004c2e:	bf0c      	ite	eq
 8004c30:	2308      	moveq	r3, #8
 8004c32:	230a      	movne	r3, #10
 8004c34:	2100      	movs	r1, #0
 8004c36:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c3a:	6865      	ldr	r5, [r4, #4]
 8004c3c:	60a5      	str	r5, [r4, #8]
 8004c3e:	2d00      	cmp	r5, #0
 8004c40:	bfa2      	ittt	ge
 8004c42:	6821      	ldrge	r1, [r4, #0]
 8004c44:	f021 0104 	bicge.w	r1, r1, #4
 8004c48:	6021      	strge	r1, [r4, #0]
 8004c4a:	b90e      	cbnz	r6, 8004c50 <_printf_i+0x118>
 8004c4c:	2d00      	cmp	r5, #0
 8004c4e:	d04d      	beq.n	8004cec <_printf_i+0x1b4>
 8004c50:	4615      	mov	r5, r2
 8004c52:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c56:	fb03 6711 	mls	r7, r3, r1, r6
 8004c5a:	5dc7      	ldrb	r7, [r0, r7]
 8004c5c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c60:	4637      	mov	r7, r6
 8004c62:	42bb      	cmp	r3, r7
 8004c64:	460e      	mov	r6, r1
 8004c66:	d9f4      	bls.n	8004c52 <_printf_i+0x11a>
 8004c68:	2b08      	cmp	r3, #8
 8004c6a:	d10b      	bne.n	8004c84 <_printf_i+0x14c>
 8004c6c:	6823      	ldr	r3, [r4, #0]
 8004c6e:	07de      	lsls	r6, r3, #31
 8004c70:	d508      	bpl.n	8004c84 <_printf_i+0x14c>
 8004c72:	6923      	ldr	r3, [r4, #16]
 8004c74:	6861      	ldr	r1, [r4, #4]
 8004c76:	4299      	cmp	r1, r3
 8004c78:	bfde      	ittt	le
 8004c7a:	2330      	movle	r3, #48	; 0x30
 8004c7c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004c80:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004c84:	1b52      	subs	r2, r2, r5
 8004c86:	6122      	str	r2, [r4, #16]
 8004c88:	f8cd a000 	str.w	sl, [sp]
 8004c8c:	464b      	mov	r3, r9
 8004c8e:	aa03      	add	r2, sp, #12
 8004c90:	4621      	mov	r1, r4
 8004c92:	4640      	mov	r0, r8
 8004c94:	f7ff fee2 	bl	8004a5c <_printf_common>
 8004c98:	3001      	adds	r0, #1
 8004c9a:	d14c      	bne.n	8004d36 <_printf_i+0x1fe>
 8004c9c:	f04f 30ff 	mov.w	r0, #4294967295
 8004ca0:	b004      	add	sp, #16
 8004ca2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ca6:	4835      	ldr	r0, [pc, #212]	; (8004d7c <_printf_i+0x244>)
 8004ca8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004cac:	6829      	ldr	r1, [r5, #0]
 8004cae:	6823      	ldr	r3, [r4, #0]
 8004cb0:	f851 6b04 	ldr.w	r6, [r1], #4
 8004cb4:	6029      	str	r1, [r5, #0]
 8004cb6:	061d      	lsls	r5, r3, #24
 8004cb8:	d514      	bpl.n	8004ce4 <_printf_i+0x1ac>
 8004cba:	07df      	lsls	r7, r3, #31
 8004cbc:	bf44      	itt	mi
 8004cbe:	f043 0320 	orrmi.w	r3, r3, #32
 8004cc2:	6023      	strmi	r3, [r4, #0]
 8004cc4:	b91e      	cbnz	r6, 8004cce <_printf_i+0x196>
 8004cc6:	6823      	ldr	r3, [r4, #0]
 8004cc8:	f023 0320 	bic.w	r3, r3, #32
 8004ccc:	6023      	str	r3, [r4, #0]
 8004cce:	2310      	movs	r3, #16
 8004cd0:	e7b0      	b.n	8004c34 <_printf_i+0xfc>
 8004cd2:	6823      	ldr	r3, [r4, #0]
 8004cd4:	f043 0320 	orr.w	r3, r3, #32
 8004cd8:	6023      	str	r3, [r4, #0]
 8004cda:	2378      	movs	r3, #120	; 0x78
 8004cdc:	4828      	ldr	r0, [pc, #160]	; (8004d80 <_printf_i+0x248>)
 8004cde:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ce2:	e7e3      	b.n	8004cac <_printf_i+0x174>
 8004ce4:	0659      	lsls	r1, r3, #25
 8004ce6:	bf48      	it	mi
 8004ce8:	b2b6      	uxthmi	r6, r6
 8004cea:	e7e6      	b.n	8004cba <_printf_i+0x182>
 8004cec:	4615      	mov	r5, r2
 8004cee:	e7bb      	b.n	8004c68 <_printf_i+0x130>
 8004cf0:	682b      	ldr	r3, [r5, #0]
 8004cf2:	6826      	ldr	r6, [r4, #0]
 8004cf4:	6961      	ldr	r1, [r4, #20]
 8004cf6:	1d18      	adds	r0, r3, #4
 8004cf8:	6028      	str	r0, [r5, #0]
 8004cfa:	0635      	lsls	r5, r6, #24
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	d501      	bpl.n	8004d04 <_printf_i+0x1cc>
 8004d00:	6019      	str	r1, [r3, #0]
 8004d02:	e002      	b.n	8004d0a <_printf_i+0x1d2>
 8004d04:	0670      	lsls	r0, r6, #25
 8004d06:	d5fb      	bpl.n	8004d00 <_printf_i+0x1c8>
 8004d08:	8019      	strh	r1, [r3, #0]
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	6123      	str	r3, [r4, #16]
 8004d0e:	4615      	mov	r5, r2
 8004d10:	e7ba      	b.n	8004c88 <_printf_i+0x150>
 8004d12:	682b      	ldr	r3, [r5, #0]
 8004d14:	1d1a      	adds	r2, r3, #4
 8004d16:	602a      	str	r2, [r5, #0]
 8004d18:	681d      	ldr	r5, [r3, #0]
 8004d1a:	6862      	ldr	r2, [r4, #4]
 8004d1c:	2100      	movs	r1, #0
 8004d1e:	4628      	mov	r0, r5
 8004d20:	f7fb fa5e 	bl	80001e0 <memchr>
 8004d24:	b108      	cbz	r0, 8004d2a <_printf_i+0x1f2>
 8004d26:	1b40      	subs	r0, r0, r5
 8004d28:	6060      	str	r0, [r4, #4]
 8004d2a:	6863      	ldr	r3, [r4, #4]
 8004d2c:	6123      	str	r3, [r4, #16]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d34:	e7a8      	b.n	8004c88 <_printf_i+0x150>
 8004d36:	6923      	ldr	r3, [r4, #16]
 8004d38:	462a      	mov	r2, r5
 8004d3a:	4649      	mov	r1, r9
 8004d3c:	4640      	mov	r0, r8
 8004d3e:	47d0      	blx	sl
 8004d40:	3001      	adds	r0, #1
 8004d42:	d0ab      	beq.n	8004c9c <_printf_i+0x164>
 8004d44:	6823      	ldr	r3, [r4, #0]
 8004d46:	079b      	lsls	r3, r3, #30
 8004d48:	d413      	bmi.n	8004d72 <_printf_i+0x23a>
 8004d4a:	68e0      	ldr	r0, [r4, #12]
 8004d4c:	9b03      	ldr	r3, [sp, #12]
 8004d4e:	4298      	cmp	r0, r3
 8004d50:	bfb8      	it	lt
 8004d52:	4618      	movlt	r0, r3
 8004d54:	e7a4      	b.n	8004ca0 <_printf_i+0x168>
 8004d56:	2301      	movs	r3, #1
 8004d58:	4632      	mov	r2, r6
 8004d5a:	4649      	mov	r1, r9
 8004d5c:	4640      	mov	r0, r8
 8004d5e:	47d0      	blx	sl
 8004d60:	3001      	adds	r0, #1
 8004d62:	d09b      	beq.n	8004c9c <_printf_i+0x164>
 8004d64:	3501      	adds	r5, #1
 8004d66:	68e3      	ldr	r3, [r4, #12]
 8004d68:	9903      	ldr	r1, [sp, #12]
 8004d6a:	1a5b      	subs	r3, r3, r1
 8004d6c:	42ab      	cmp	r3, r5
 8004d6e:	dcf2      	bgt.n	8004d56 <_printf_i+0x21e>
 8004d70:	e7eb      	b.n	8004d4a <_printf_i+0x212>
 8004d72:	2500      	movs	r5, #0
 8004d74:	f104 0619 	add.w	r6, r4, #25
 8004d78:	e7f5      	b.n	8004d66 <_printf_i+0x22e>
 8004d7a:	bf00      	nop
 8004d7c:	08005121 	.word	0x08005121
 8004d80:	08005132 	.word	0x08005132

08004d84 <_putc_r>:
 8004d84:	b570      	push	{r4, r5, r6, lr}
 8004d86:	460d      	mov	r5, r1
 8004d88:	4614      	mov	r4, r2
 8004d8a:	4606      	mov	r6, r0
 8004d8c:	b118      	cbz	r0, 8004d96 <_putc_r+0x12>
 8004d8e:	6983      	ldr	r3, [r0, #24]
 8004d90:	b90b      	cbnz	r3, 8004d96 <_putc_r+0x12>
 8004d92:	f7ff fb23 	bl	80043dc <__sinit>
 8004d96:	4b1c      	ldr	r3, [pc, #112]	; (8004e08 <_putc_r+0x84>)
 8004d98:	429c      	cmp	r4, r3
 8004d9a:	d124      	bne.n	8004de6 <_putc_r+0x62>
 8004d9c:	6874      	ldr	r4, [r6, #4]
 8004d9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004da0:	07d8      	lsls	r0, r3, #31
 8004da2:	d405      	bmi.n	8004db0 <_putc_r+0x2c>
 8004da4:	89a3      	ldrh	r3, [r4, #12]
 8004da6:	0599      	lsls	r1, r3, #22
 8004da8:	d402      	bmi.n	8004db0 <_putc_r+0x2c>
 8004daa:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dac:	f7ff fbb4 	bl	8004518 <__retarget_lock_acquire_recursive>
 8004db0:	68a3      	ldr	r3, [r4, #8]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	60a3      	str	r3, [r4, #8]
 8004db8:	da05      	bge.n	8004dc6 <_putc_r+0x42>
 8004dba:	69a2      	ldr	r2, [r4, #24]
 8004dbc:	4293      	cmp	r3, r2
 8004dbe:	db1c      	blt.n	8004dfa <_putc_r+0x76>
 8004dc0:	b2eb      	uxtb	r3, r5
 8004dc2:	2b0a      	cmp	r3, #10
 8004dc4:	d019      	beq.n	8004dfa <_putc_r+0x76>
 8004dc6:	6823      	ldr	r3, [r4, #0]
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	6022      	str	r2, [r4, #0]
 8004dcc:	701d      	strb	r5, [r3, #0]
 8004dce:	b2ed      	uxtb	r5, r5
 8004dd0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004dd2:	07da      	lsls	r2, r3, #31
 8004dd4:	d405      	bmi.n	8004de2 <_putc_r+0x5e>
 8004dd6:	89a3      	ldrh	r3, [r4, #12]
 8004dd8:	059b      	lsls	r3, r3, #22
 8004dda:	d402      	bmi.n	8004de2 <_putc_r+0x5e>
 8004ddc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004dde:	f7ff fb9c 	bl	800451a <__retarget_lock_release_recursive>
 8004de2:	4628      	mov	r0, r5
 8004de4:	bd70      	pop	{r4, r5, r6, pc}
 8004de6:	4b09      	ldr	r3, [pc, #36]	; (8004e0c <_putc_r+0x88>)
 8004de8:	429c      	cmp	r4, r3
 8004dea:	d101      	bne.n	8004df0 <_putc_r+0x6c>
 8004dec:	68b4      	ldr	r4, [r6, #8]
 8004dee:	e7d6      	b.n	8004d9e <_putc_r+0x1a>
 8004df0:	4b07      	ldr	r3, [pc, #28]	; (8004e10 <_putc_r+0x8c>)
 8004df2:	429c      	cmp	r4, r3
 8004df4:	bf08      	it	eq
 8004df6:	68f4      	ldreq	r4, [r6, #12]
 8004df8:	e7d1      	b.n	8004d9e <_putc_r+0x1a>
 8004dfa:	4629      	mov	r1, r5
 8004dfc:	4622      	mov	r2, r4
 8004dfe:	4630      	mov	r0, r6
 8004e00:	f7ff f912 	bl	8004028 <__swbuf_r>
 8004e04:	4605      	mov	r5, r0
 8004e06:	e7e3      	b.n	8004dd0 <_putc_r+0x4c>
 8004e08:	080050d0 	.word	0x080050d0
 8004e0c:	080050f0 	.word	0x080050f0
 8004e10:	080050b0 	.word	0x080050b0

08004e14 <_sbrk_r>:
 8004e14:	b538      	push	{r3, r4, r5, lr}
 8004e16:	4d06      	ldr	r5, [pc, #24]	; (8004e30 <_sbrk_r+0x1c>)
 8004e18:	2300      	movs	r3, #0
 8004e1a:	4604      	mov	r4, r0
 8004e1c:	4608      	mov	r0, r1
 8004e1e:	602b      	str	r3, [r5, #0]
 8004e20:	f7fc f9b0 	bl	8001184 <_sbrk>
 8004e24:	1c43      	adds	r3, r0, #1
 8004e26:	d102      	bne.n	8004e2e <_sbrk_r+0x1a>
 8004e28:	682b      	ldr	r3, [r5, #0]
 8004e2a:	b103      	cbz	r3, 8004e2e <_sbrk_r+0x1a>
 8004e2c:	6023      	str	r3, [r4, #0]
 8004e2e:	bd38      	pop	{r3, r4, r5, pc}
 8004e30:	200001dc 	.word	0x200001dc

08004e34 <__sread>:
 8004e34:	b510      	push	{r4, lr}
 8004e36:	460c      	mov	r4, r1
 8004e38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e3c:	f000 f8a0 	bl	8004f80 <_read_r>
 8004e40:	2800      	cmp	r0, #0
 8004e42:	bfab      	itete	ge
 8004e44:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004e46:	89a3      	ldrhlt	r3, [r4, #12]
 8004e48:	181b      	addge	r3, r3, r0
 8004e4a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004e4e:	bfac      	ite	ge
 8004e50:	6563      	strge	r3, [r4, #84]	; 0x54
 8004e52:	81a3      	strhlt	r3, [r4, #12]
 8004e54:	bd10      	pop	{r4, pc}

08004e56 <__swrite>:
 8004e56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e5a:	461f      	mov	r7, r3
 8004e5c:	898b      	ldrh	r3, [r1, #12]
 8004e5e:	05db      	lsls	r3, r3, #23
 8004e60:	4605      	mov	r5, r0
 8004e62:	460c      	mov	r4, r1
 8004e64:	4616      	mov	r6, r2
 8004e66:	d505      	bpl.n	8004e74 <__swrite+0x1e>
 8004e68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e6c:	2302      	movs	r3, #2
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f000 f868 	bl	8004f44 <_lseek_r>
 8004e74:	89a3      	ldrh	r3, [r4, #12]
 8004e76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004e7a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e7e:	81a3      	strh	r3, [r4, #12]
 8004e80:	4632      	mov	r2, r6
 8004e82:	463b      	mov	r3, r7
 8004e84:	4628      	mov	r0, r5
 8004e86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004e8a:	f000 b817 	b.w	8004ebc <_write_r>

08004e8e <__sseek>:
 8004e8e:	b510      	push	{r4, lr}
 8004e90:	460c      	mov	r4, r1
 8004e92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e96:	f000 f855 	bl	8004f44 <_lseek_r>
 8004e9a:	1c43      	adds	r3, r0, #1
 8004e9c:	89a3      	ldrh	r3, [r4, #12]
 8004e9e:	bf15      	itete	ne
 8004ea0:	6560      	strne	r0, [r4, #84]	; 0x54
 8004ea2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004ea6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8004eaa:	81a3      	strheq	r3, [r4, #12]
 8004eac:	bf18      	it	ne
 8004eae:	81a3      	strhne	r3, [r4, #12]
 8004eb0:	bd10      	pop	{r4, pc}

08004eb2 <__sclose>:
 8004eb2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb6:	f000 b813 	b.w	8004ee0 <_close_r>
	...

08004ebc <_write_r>:
 8004ebc:	b538      	push	{r3, r4, r5, lr}
 8004ebe:	4d07      	ldr	r5, [pc, #28]	; (8004edc <_write_r+0x20>)
 8004ec0:	4604      	mov	r4, r0
 8004ec2:	4608      	mov	r0, r1
 8004ec4:	4611      	mov	r1, r2
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	602a      	str	r2, [r5, #0]
 8004eca:	461a      	mov	r2, r3
 8004ecc:	f7fb fbc1 	bl	8000652 <_write>
 8004ed0:	1c43      	adds	r3, r0, #1
 8004ed2:	d102      	bne.n	8004eda <_write_r+0x1e>
 8004ed4:	682b      	ldr	r3, [r5, #0]
 8004ed6:	b103      	cbz	r3, 8004eda <_write_r+0x1e>
 8004ed8:	6023      	str	r3, [r4, #0]
 8004eda:	bd38      	pop	{r3, r4, r5, pc}
 8004edc:	200001dc 	.word	0x200001dc

08004ee0 <_close_r>:
 8004ee0:	b538      	push	{r3, r4, r5, lr}
 8004ee2:	4d06      	ldr	r5, [pc, #24]	; (8004efc <_close_r+0x1c>)
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	4604      	mov	r4, r0
 8004ee8:	4608      	mov	r0, r1
 8004eea:	602b      	str	r3, [r5, #0]
 8004eec:	f7fc f915 	bl	800111a <_close>
 8004ef0:	1c43      	adds	r3, r0, #1
 8004ef2:	d102      	bne.n	8004efa <_close_r+0x1a>
 8004ef4:	682b      	ldr	r3, [r5, #0]
 8004ef6:	b103      	cbz	r3, 8004efa <_close_r+0x1a>
 8004ef8:	6023      	str	r3, [r4, #0]
 8004efa:	bd38      	pop	{r3, r4, r5, pc}
 8004efc:	200001dc 	.word	0x200001dc

08004f00 <_fstat_r>:
 8004f00:	b538      	push	{r3, r4, r5, lr}
 8004f02:	4d07      	ldr	r5, [pc, #28]	; (8004f20 <_fstat_r+0x20>)
 8004f04:	2300      	movs	r3, #0
 8004f06:	4604      	mov	r4, r0
 8004f08:	4608      	mov	r0, r1
 8004f0a:	4611      	mov	r1, r2
 8004f0c:	602b      	str	r3, [r5, #0]
 8004f0e:	f7fc f910 	bl	8001132 <_fstat>
 8004f12:	1c43      	adds	r3, r0, #1
 8004f14:	d102      	bne.n	8004f1c <_fstat_r+0x1c>
 8004f16:	682b      	ldr	r3, [r5, #0]
 8004f18:	b103      	cbz	r3, 8004f1c <_fstat_r+0x1c>
 8004f1a:	6023      	str	r3, [r4, #0]
 8004f1c:	bd38      	pop	{r3, r4, r5, pc}
 8004f1e:	bf00      	nop
 8004f20:	200001dc 	.word	0x200001dc

08004f24 <_isatty_r>:
 8004f24:	b538      	push	{r3, r4, r5, lr}
 8004f26:	4d06      	ldr	r5, [pc, #24]	; (8004f40 <_isatty_r+0x1c>)
 8004f28:	2300      	movs	r3, #0
 8004f2a:	4604      	mov	r4, r0
 8004f2c:	4608      	mov	r0, r1
 8004f2e:	602b      	str	r3, [r5, #0]
 8004f30:	f7fc f90f 	bl	8001152 <_isatty>
 8004f34:	1c43      	adds	r3, r0, #1
 8004f36:	d102      	bne.n	8004f3e <_isatty_r+0x1a>
 8004f38:	682b      	ldr	r3, [r5, #0]
 8004f3a:	b103      	cbz	r3, 8004f3e <_isatty_r+0x1a>
 8004f3c:	6023      	str	r3, [r4, #0]
 8004f3e:	bd38      	pop	{r3, r4, r5, pc}
 8004f40:	200001dc 	.word	0x200001dc

08004f44 <_lseek_r>:
 8004f44:	b538      	push	{r3, r4, r5, lr}
 8004f46:	4d07      	ldr	r5, [pc, #28]	; (8004f64 <_lseek_r+0x20>)
 8004f48:	4604      	mov	r4, r0
 8004f4a:	4608      	mov	r0, r1
 8004f4c:	4611      	mov	r1, r2
 8004f4e:	2200      	movs	r2, #0
 8004f50:	602a      	str	r2, [r5, #0]
 8004f52:	461a      	mov	r2, r3
 8004f54:	f7fc f908 	bl	8001168 <_lseek>
 8004f58:	1c43      	adds	r3, r0, #1
 8004f5a:	d102      	bne.n	8004f62 <_lseek_r+0x1e>
 8004f5c:	682b      	ldr	r3, [r5, #0]
 8004f5e:	b103      	cbz	r3, 8004f62 <_lseek_r+0x1e>
 8004f60:	6023      	str	r3, [r4, #0]
 8004f62:	bd38      	pop	{r3, r4, r5, pc}
 8004f64:	200001dc 	.word	0x200001dc

08004f68 <__malloc_lock>:
 8004f68:	4801      	ldr	r0, [pc, #4]	; (8004f70 <__malloc_lock+0x8>)
 8004f6a:	f7ff bad5 	b.w	8004518 <__retarget_lock_acquire_recursive>
 8004f6e:	bf00      	nop
 8004f70:	200001d0 	.word	0x200001d0

08004f74 <__malloc_unlock>:
 8004f74:	4801      	ldr	r0, [pc, #4]	; (8004f7c <__malloc_unlock+0x8>)
 8004f76:	f7ff bad0 	b.w	800451a <__retarget_lock_release_recursive>
 8004f7a:	bf00      	nop
 8004f7c:	200001d0 	.word	0x200001d0

08004f80 <_read_r>:
 8004f80:	b538      	push	{r3, r4, r5, lr}
 8004f82:	4d07      	ldr	r5, [pc, #28]	; (8004fa0 <_read_r+0x20>)
 8004f84:	4604      	mov	r4, r0
 8004f86:	4608      	mov	r0, r1
 8004f88:	4611      	mov	r1, r2
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	602a      	str	r2, [r5, #0]
 8004f8e:	461a      	mov	r2, r3
 8004f90:	f7fc f8a6 	bl	80010e0 <_read>
 8004f94:	1c43      	adds	r3, r0, #1
 8004f96:	d102      	bne.n	8004f9e <_read_r+0x1e>
 8004f98:	682b      	ldr	r3, [r5, #0]
 8004f9a:	b103      	cbz	r3, 8004f9e <_read_r+0x1e>
 8004f9c:	6023      	str	r3, [r4, #0]
 8004f9e:	bd38      	pop	{r3, r4, r5, pc}
 8004fa0:	200001dc 	.word	0x200001dc

08004fa4 <_init>:
 8004fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fa6:	bf00      	nop
 8004fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004faa:	bc08      	pop	{r3}
 8004fac:	469e      	mov	lr, r3
 8004fae:	4770      	bx	lr

08004fb0 <_fini>:
 8004fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fb2:	bf00      	nop
 8004fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fb6:	bc08      	pop	{r3}
 8004fb8:	469e      	mov	lr, r3
 8004fba:	4770      	bx	lr
