---
title: Unified Transistor and Resistor Summary (0.18Œºm CMOS)
layout: default
---

# üßæ Unified Transistor and Resistor Summary  
**Process Node: 0.18Œºm CMOS / Gate Width $W = 10\mu\mathrm{m}$**

This document summarizes:

- Transistor characteristics (NMOS / PMOS) for 1.8V, 3.3V, and 5.0V operation  
- Sheet and contact resistances for diffusions, polysilicon, and metals  
- $T_{\text{ox}}$ values per voltage domain  

---

## üìê Gate Oxide Thickness by Voltage  
**ÈÖ∏ÂåñËÜúÂéö„Å®ÈõªÂúß„ÅÆÈñ¢‰øÇ**

| Voltage | $T_{\text{ox}}$ (nm) | Notes                        |
|---------|----------------------|------------------------------|
| 1.8V    | ~3.5                 | Core logic transistors       |
| 3.3V    | ~7.0                 | I/O and ESD protection       |
| 5.0V    | ~15.0                | Analog / high-voltage blocks |

> üìé Dielectric: SiO‚ÇÇ assumed ( $\varepsilon_{\text{ox}} \approx 3.9$ )

---

## üîã Transistor Characteristics (W = 10Œºm)  
**ÂêÑÈõªÂúßÈ†òÂüü„Å´„Åä„Åë„ÇãNMOS / PMOSÁâπÊÄß**

| VDD  | $L$ (Œºm) | Device | $T_{\text{ox}}$ (nm) | $V_{\text{th}}$ (V) | $I_{\text{dlin}}$ (ŒºA/Œºm) | $I_{\text{dsat}}$ (ŒºA/Œºm) | $I_{\text{off}}$ (nA/Œºm) | $I_{\text{cutoff}}$ (pA/Œºm) | $B_{\text{vds}}$ (V) |
|------|----------|--------|----------------------|----------------------|----------------------------|----------------------------|---------------------------|------------------------------|----------------------|
| 1.8V | 0.16     | NMOS   | 3.5                  | 0.42                 | 300.0                      | 500.0                      | 100.00                    | 1000.0                       | 1.60                 |
| 1.8V | 0.16     | PMOS   | 3.5                  | 0.62                 | 150.0                      | 250.0                      | 80.00                     | 800.0                        | 1.60                 |
| 1.8V | 0.18     | NMOS   | 3.5                  | 0.42                 | 298.8                      | 498.0                      | 92.31                     | 941.8                        | 1.68                 |
| 1.8V | 0.18     | PMOS   | 3.5                  | 0.62                 | 149.4                      | 249.0                      | 73.85                     | 753.4                        | 1.68                 |
| 3.3V | 0.25     | NMOS   | 7.0                  | 0.68                 | 120.0                      | 200.0                      | 20.00                     | 50.0                         | 3.50                 |
| 3.3V | 0.25     | PMOS   | 7.0                  | 0.88                 | 60.0                       | 100.0                      | 16.00                     | 40.0                         | 3.50                 |
| 5.0V | 2.0      | NMOS   | 15.0                 | 1.00                 | 100.0                      | 150.0                      | 5.00                      | 20.0                         | 8.00                 |
| 5.0V | 2.0      | PMOS   | 15.0                 | 1.20                 | 50.0                       | 75.0                       | 4.00                      | 16.0                         | 8.00                 |

---

## üßø Estimated Mobility Table  
**„Ç≠„É£„É™„Ç¢ÁßªÂãïÂ∫¶ÔºàÂèÇËÄÉÔºâ**

| Carrier Type | $\mu$ (cm¬≤/V¬∑s) | Notes                       |
|--------------|------------------|-----------------------------|
| Electron (NMOS) | ~450             | Inversion layer, effective mobility |
| Hole (PMOS)     | ~200             | ~0.45√ó NMOS (typical)      |

---

## üß™ Sheet Resistance (Œ©/‚ñ°)  
**„Ç∑„Éº„ÉàÊäµÊäóÔºà„Éù„É™„ÉªÊã°Êï£„ÉªÈáëÂ±ûÂ±§Ôºâ**

| Structure             | $R_{\text{sheet}}$ (Œ©/‚ñ°) | Notes                                   |
|-----------------------|--------------------------|------------------------------------------|
| N+ Diffusion          | ~70                     | Shallow implant, moderate Rs             |
| P+ Diffusion          | ~100                    | Higher resistivity                       |
| N+ Poly               | ~60                     | Doped polysilicon                        |
| P+ Poly               | ~80                     | Higher than N+ poly                      |
| ALA (Metal-1)         | ~0.05‚Äì0.08              | Core routing                             |
| ALB / HLA (Metal-2)   | ~0.03‚Äì0.06              | Intermediate routing                     |
| ALC / HLB (Metal-3)   | ~0.02‚Äì0.05              | Power stripe, major signal distribution  |
| ALD / HLC (Metal-4)   | ~0.015‚Äì0.03             | Pad-level or wide global power bus       |

---

## üîß Contact Resistance  
**„Ç≥„É≥„Çø„ÇØ„ÉàÊäµÊäó**

| Contact Type      | $R_{\text{contact}}$ (ŒºŒ©¬∑cm¬≤)<br>Kelvin | $R_{\text{chain}}$ (Œ©)<br>10 elements | Notes |
|-------------------|-------------------------------------------|-----------------------------------------|---------------------------------------------------|
| CNT (N+ Poly)     | ~1.2                                      | ~90                                     | Gate contact (N+ Poly ‚Üí W plug)                  |
| CNT (P+ Poly)     | ~1.6                                      | ~130                                    | Gate contact (P+ Poly ‚Üí W plug)                  |
| CNT (N+ Diff)     | ~1.0                                      | ~80                                     | Source/Drain contact (N+ Diff ‚Üí W plug)          |
| CNT (P+ Diff)     | ~1.4                                      | ~110                                    | Source/Drain contact (P+ Diff ‚Üí W plug)          |
| HLA               | ~0.8                                      | ~80                                     | W plug to Metal-2 (ALA layer)                    |
| HLB               | ~0.7                                      | ~70                                     | W plug to Metal-3 (ALB layer)                    |
| HLC               | ~0.6                                      | ~60                                     | W plug to Metal-4 (ALC layer, global power bus)  |

> üìé  $R_{\text{contact}}$  is the intrinsic contact resistance per unit area (Kelvin measurement).  
>  $R_{\text{chain}}$  represents total resistance of 10 serial contacts in test structures.

---

## üßÆ MOS Capacitor Characteristics (Reference)  
**ÈÖ∏ÂåñËÜúÂéö„Å®ÂÆπÈáè„ÅÆÈñ¢‰øÇÔºàÂèÇËÄÉÔºâ**

| Voltage | $T_{\text{ox}}$ (nm) | $C_{\text{ox}}$ (fF/Œºm¬≤) | Total Cap (10Œºm √ó 10Œºm) | Notes             |
|---------|----------------------|---------------------------|--------------------------|--------------------|
| 1.8V    | 3.5                  | ~10.0                | ~1000 fF (1.0 pF)        | Core device level  |
| 3.3V    | 7.0                  | ~5.0                      | ~500 fF                  | I/O buffer use     |
| 5.0V    | 15.0                 | ~2.3                  | ~230 fF                  | Analog / HV block  |

> üîç **Calculation Note:**  
> The gate oxide capacitance per unit area is calculated as:
>
> $$
> C_{\text{ox}} = \frac{\varepsilon_0 \cdot \varepsilon_{\text{ox}}}{T_{\text{ox}}}
> $$
>
> where:
>
> - $\varepsilon_0 = 8.854 \times 10^{-14}~\mathrm{F/cm}$ (vacuum permittivity)  
> - $\varepsilon_{\text{ox}} \approx 3.9$ for SiO‚ÇÇ  
> - $T_{\text{ox}}$ is in **cm**
>
> Thus:
>
> $$
> C_{\text{ox}} \approx \frac{3.45 \times 10^{-13}}{T_{\text{ox}}~[\mathrm{cm}]}
> $$
>
> For $T_{\text{ox}} = 3.5~\mathrm{nm} = 3.5 \times 10^{-7}~\mathrm{cm}$:
>
> $$
> C_{\text{ox}} \approx \frac{3.45 \times 10^{-13}}{3.5 \times 10^{-7}} = 9.86 \times 10^{-7}~\mathrm{F/cm^2}
> $$
>
> Convert to fF/Œºm¬≤ (1 F/cm¬≤ = 10 fF/Œºm¬≤):
>
> $$
> C_{\text{ox}} \approx 9.86~\mathrm{fF}/\mu\mathrm{m}^2
> $$
>
> üí° **Result:**  
> When $T_{\text{ox}} = 3.5$ nm, then $C_{\text{ox}} \approx \mathbf{9.86~\mathrm{fF}/\mu\mathrm{m}^2}$.

---

## üìè Units and Symbols  
**Âçò‰Ωç„Å®Ë®òÂè∑„ÅÆÂá°‰æã**

| Symbol | Unit         | Meaning                          |
|--------|--------------|----------------------------------|
| $W$    | Œºm           | Gate width                       |
| $L$    | Œºm           | Gate length                      |
| $T_{\text{ox}}$ | nm | Gate oxide thickness             |
| $I_{\text{dlin}}$ | ŒºA/Œºm | Linear-region drain current |
| $I_{\text{dsat}}$ | ŒºA/Œºm | Saturation-region drain current |
| $I_{\text{off}}$ | nA/Œºm | Off-state leakage current       |
| $I_{\text{cutoff}}$ | pA/Œºm | Subthreshold leakage         |
| $B_{\text{vds}}$ | V     | Drain-source breakdown voltage |
| $R_{\text{sheet}}$ | Œ©/‚ñ° | Sheet resistance               |
| $R_{\text{contact}}$ | ŒºŒ©¬∑cm¬≤ | Contact resistance (Kelvin) |
| $R_{\text{chain}}$ | Œ©     | Contact chain resistance (10√ó) |
| $C_{\text{ox}}$ | fF/Œºm¬≤ | Gate oxide capacitance density |

---

## üìö Basis of Parameters and Estimation Methods  
**Âá∫ÂäõÊ†πÊã†„Å®Ë£úË∂≥ / Basis of Parameter Derivations**

Êú¨„Éâ„Ç≠„É•„É°„É≥„Éà„ÅßÁ§∫„Åï„Çå„ÅüÂêÑÁ®Æ„Éë„É©„É°„Éº„Çø„ÅØ„ÄÅ‰ª•‰∏ã„ÅÆË≥áÊñô„ÄÅÊé®ÂÆöÊâãÊ≥ï„ÄÅ„Å™„Çâ„Å≥„Å´Áâ©ÁêÜ„É¢„Éá„É´„Å´Âü∫„Å•„ÅÑ„Å¶ÊßãÊàê„Åï„Çå„Å¶„ÅÑ„Åæ„ÅôÔºö  
The parameters presented in this document are derived based on the following data sources, estimation methods, and physical models:

---

### 1. üìñ ÂÖ¨Èñã„Éó„É≠„Çª„ÇπË≥áÊñô„Éª„Éô„É≥„ÉÄ„Éº„Éá„Éº„Çø  
**Public Process References and Vendor Data**

‰ª•‰∏ã„ÅÆ„Çà„ÅÜ„Å™‰ª£Ë°®ÁöÑ„Å™„ÇΩ„Éº„Çπ„Åã„ÇâÊäΩÂá∫„ÉªÊï¥ÁêÜ„Åï„Çå„ÅüÂÆü„Éá„Éº„Çø„ÇíÂèçÊò†„Åó„Å¶„ÅÑ„Åæ„ÅôÔºö  
Representative sources used for extracting and consolidating actual data include:

- TSMC / UMC / TowerJazz / GlobalFoundries Á≠â„ÅÆ 0.18Œºm PDK„ÇÑ„Éó„É≠„Çª„ÇπÊ¶ÇË¶ÅË≥áÊñô  
  ‚Üí 0.18Œºm PDKs and process documentation from vendors such as TSMC, UMC, TowerJazz, GlobalFoundries  
- IEDM, VLSI Symposia Á≠â„ÅßÁô∫Ë°®„Åï„Çå„ÅüË´ñÊñá„Éô„Éº„Çπ„ÅÆÊ®ôÊ∫ñ„Éà„É©„É≥„Ç∏„Çπ„ÇøÁâπÊÄß  
  ‚Üí Published transistor characteristics in IEDM, VLSI Symposia, and related technical papers  
- TI / ADI / NXP„Å™„Å©„Ç¢„Éä„É≠„Ç∞ÂõûË∑ØÂêë„Åë0.18Œºm‰∏ñ‰ª£„ÅÆ„Éó„É≠„Çª„Çπ„Éá„Éº„Çø„Ç∑„Éº„Éà  
  ‚Üí Datasheets from analog IC vendors like TI, ADI, NXP based on 0.18Œºm CMOS processes

### 2. üî¨ „É¢„Éá„É´„Éô„Éº„Çπ„ÅÆÊé®ÂÆöË£úÂÆåÔºà„Ç≤„Éº„ÉàÂπÖ $W = 10\mu\mathrm{m}$ „ÅßÊ≠£Ë¶èÂåñÔºâ  
**Model-Based Estimation (Normalized for $W = 10\mu\mathrm{m}$)**

‰∏ÄÈÉ®„ÅÆ„Éë„É©„É°„Éº„Çø„ÅØ„ÄÅ‰ª•‰∏ã„ÅÆ„Çà„ÅÜ„Å™MOS„Éà„É©„É≥„Ç∏„Çπ„Çø„ÅÆÂü∫Êú¨„É¢„Éá„É´„Å´Âü∫„Å•„ÅçÊé®ÂÆö„Åó„Å¶„ÅÑ„Åæ„ÅôÔºö  
Some parameters are estimated using fundamental MOS transistor models, normalized to a gate width of $W = 10\,\mu\mathrm{m}$:

$$
I_{\text{dsat}} \approx \mu \cdot C_{\text{ox}} \cdot \frac{W}{L} \cdot (V_{\text{gs}} - V_{\text{th}})^2
$$

> üîç „Åì„ÅÆÂºè„ÅØ„ÄÅMOS„Éà„É©„É≥„Ç∏„Çπ„Çø„Åå**È£ΩÂíåÈ†òÂüüÔºà $V_{\text{ds}} > V_{\text{gs}} - V_{\text{th}}$ Ôºâ**„ÅßÂãï‰Ωú„Åô„ÇãÂ†¥Âêà„ÅÆÈõªÊµÅÂÄ§Ëøë‰ººÂºè„Åß„ÅÇ„Çä„ÄÅCMOSË®≠Ë®à„Å´„Åä„Åë„ÇãÂü∫Êú¨ÁöÑ„Å™ÈõªÊµÅ„É¢„Éá„É´„Åß„Åô„ÄÇ  
> üîç This formula approximates the drain current when the MOS transistor operates in the **saturation region** ($V_{\text{ds}} > V_{\text{gs}} - V_{\text{th}}$), and serves as a fundamental current model in CMOS design.

- $I_{\text{dlin}}$ „ÅØ $V_{\text{ds}}$ „ÅåÂ∞è„Åï„ÅÑ„Å®„Åç„ÅÆËøë‰ººÂÄ§„Å®„Åó„Å¶Ë©ï‰æ°  
  ‚Üí $I_{\text{dlin}}$ is estimated under small $V_{\text{ds}}$ (linear region)  
- PMOS ÁâπÊÄß„ÅØ„ÄÅNMOS„ÅÆ $\sim 0.5 \times$ Á®ãÂ∫¶„Åß„Çπ„Ç±„Éº„É™„É≥„Ç∞„Åó„Å¶Êé®ÂÆö  
  ‚Üí PMOS values are estimated by scaling NMOS data by approximately $\sim 0.5 \times$  
- ÈñæÂÄ§ÈõªÂúßÔºà $V_{\text{th}}$ Ôºâ„ÄÅÈÖ∏ÂåñËÜúÂéöÔºà $T_{\text{ox}}$ Ôºâ„ÄÅ„É™„Éº„ÇØÈõªÊµÅÔºà $I_{\text{off}}$ Ôºâ„Å™„Å©„ÅØ„ÄÅÁâ©ÁêÜÊï¥ÂêàÊÄß„Åä„Çà„Å≥LeakageÂØæÁ≠ñ„ÇíËÄÉÊÖÆ„Åó„Å¶Ë®≠ÂÆö  
  ‚Üí Threshold voltage ($V_{\text{th}}$), oxide thickness ($T_{\text{ox}}$), and leakage current ($I_{\text{off}}$) are chosen based on physical consistency and leakage suppression strategies

### 3. üß™ ÊäµÊäó„Åä„Çà„Å≥ÂÆπÈáè„Éë„É©„É°„Éº„Çø„ÅÆÂèÇÁÖß  
**Reference for Resistance and Capacitance Parameters**

‰∏ãË®ò„ÅØ„ÄÅ‰ª£Ë°®ÁöÑ„Å™ÊñáÁåÆ„Åä„Çà„Å≥Ê•≠ÁïåÊ®ôÊ∫ñÂÄ§„Å´Âü∫„Å•„ÅÑ„Å¶„ÅÑ„Åæ„ÅôÔºö  
The following are based on representative literature values and industry-standard references:

- Êã°Êï£„Éª„Éù„É™„ÉªÈáëÂ±û„ÅÆ $R_{\text{sheet}}$ „ÅØ„ÄÅ0.18Œºm CMOS‰∏ñ‰ª£„ÅÆÂÖ∏ÂûãÂÄ§„ÇíÂèÇÁÖß  
  ‚Üí Sheet resistance ($R_{\text{sheet}}$) of diffusion, poly, and metal layers refers to typical values for 0.18Œºm CMOS  
- KelvinÊ≥ï„Å´„Çà„Çã„Ç≥„É≥„Çø„ÇØ„ÉàÊäµÊäó„ÇÑ„ÄÅ„Éô„É≥„ÉÄ„ÉºÊèê‰æõ„ÅÆ„É¢„Éá„É´ÂÄ§„Çí„Éô„Éº„Çπ„Å´ÁÆóÂá∫  
  ‚Üí Contact resistances are based on Kelvin measurements and vendor models  
- ÈÖçÁ∑öÂ±§„ÅÆÊäµÊäó„ÅØ„ÄÅCMP„ÉªÊ∏©Â∫¶‰æùÂ≠òÊÄß„ÉªÈÖçÁ∑öÂπÖ„Å™„Å©„ÇíÂä†Âë≥„Åó„Å¶ÁØÑÂõ≤Âåñ  
  ‚Üí Metal layer resistances are range-estimated considering CMP effects, temperature dependence, and wire width

> ‚ö†Ô∏è **Ê≥®ÊÑè / Disclaimer**Ôºö  
> Êú¨„Éâ„Ç≠„É•„É°„É≥„Éà„ÅÆÊï∞ÂÄ§„ÅØ„ÄÅ„ÅÇ„Åè„Åæ„ÅßÊïôËÇ≤„ÉªË®≠Ë®àÊºîÁøí„ÇíÁõÆÁöÑ„Å®„Åó„Åü„Äå**‰ª£Ë°®ÁöÑ„Å™Êé®ÂÆöÂÄ§**„Äç„Åß„ÅÇ„Çä„ÄÅ„Éï„Ç°„Ç¶„É≥„Éâ„É™„ÇÑPDK„Å´„Çà„ÇäÁï∞„Å™„ÇãÂ†¥Âêà„Åå„ÅÇ„Çä„Åæ„Åô„ÄÇ  
> The values presented are intended as **representative estimations** for educational and design training purposes. Actual values may vary by foundry or PDK.

---

¬© 2025 Samizo Shinichi / Edusemi Project
