
C:\Users\sohae\Desktop\STM32F446RET6_HAL\Nuclro446RE_GYRO\Debug\Nuclro446RE_UART_RxTxIT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008518  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000028c  080086e8  080086e8  000186e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008974  08008974  00018974  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800897c  0800897c  0001897c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008980  08008980  00018980  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000594  20000000  08008984  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000384  20000594  08008f18  00020594  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000918  08008f18  00020918  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020594  2**0
                  CONTENTS, READONLY
 10 .debug_line   00006ddb  00000000  00000000  000205c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000e8bf  00000000  00000000  0002739f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002008  00000000  00000000  00035c5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000e50  00000000  00000000  00037c68  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d38  00000000  00000000  00038ab8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000435a  00000000  00000000  000397f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0003db4a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000042e8  00000000  00000000  0003dbc8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000594 	.word	0x20000594
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080086d0 	.word	0x080086d0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000598 	.word	0x20000598
 800020c:	080086d0 	.word	0x080086d0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b97e 	b.w	8000ef4 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	468c      	mov	ip, r1
 8000c16:	460e      	mov	r6, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	9d08      	ldr	r5, [sp, #32]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d150      	bne.n	8000cc2 <__udivmoddi4+0xb2>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4617      	mov	r7, r2
 8000c24:	d96c      	bls.n	8000d00 <__udivmoddi4+0xf0>
 8000c26:	fab2 fe82 	clz	lr, r2
 8000c2a:	f1be 0f00 	cmp.w	lr, #0
 8000c2e:	d00b      	beq.n	8000c48 <__udivmoddi4+0x38>
 8000c30:	f1ce 0420 	rsb	r4, lr, #32
 8000c34:	fa20 f404 	lsr.w	r4, r0, r4
 8000c38:	fa01 f60e 	lsl.w	r6, r1, lr
 8000c3c:	ea44 0c06 	orr.w	ip, r4, r6
 8000c40:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c48:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c4c:	0c22      	lsrs	r2, r4, #16
 8000c4e:	fbbc f0f9 	udiv	r0, ip, r9
 8000c52:	fa1f f887 	uxth.w	r8, r7
 8000c56:	fb09 c610 	mls	r6, r9, r0, ip
 8000c5a:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000c5e:	fb00 f308 	mul.w	r3, r0, r8
 8000c62:	42b3      	cmp	r3, r6
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x6a>
 8000c66:	19f6      	adds	r6, r6, r7
 8000c68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c6c:	f080 8122 	bcs.w	8000eb4 <__udivmoddi4+0x2a4>
 8000c70:	42b3      	cmp	r3, r6
 8000c72:	f240 811f 	bls.w	8000eb4 <__udivmoddi4+0x2a4>
 8000c76:	3802      	subs	r0, #2
 8000c78:	443e      	add	r6, r7
 8000c7a:	1af6      	subs	r6, r6, r3
 8000c7c:	b2a2      	uxth	r2, r4
 8000c7e:	fbb6 f3f9 	udiv	r3, r6, r9
 8000c82:	fb09 6613 	mls	r6, r9, r3, r6
 8000c86:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000c8a:	fb03 f808 	mul.w	r8, r3, r8
 8000c8e:	45a0      	cmp	r8, r4
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x96>
 8000c92:	19e4      	adds	r4, r4, r7
 8000c94:	f103 32ff 	add.w	r2, r3, #4294967295
 8000c98:	f080 810a 	bcs.w	8000eb0 <__udivmoddi4+0x2a0>
 8000c9c:	45a0      	cmp	r8, r4
 8000c9e:	f240 8107 	bls.w	8000eb0 <__udivmoddi4+0x2a0>
 8000ca2:	3b02      	subs	r3, #2
 8000ca4:	443c      	add	r4, r7
 8000ca6:	ebc8 0404 	rsb	r4, r8, r4
 8000caa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cae:	2100      	movs	r1, #0
 8000cb0:	2d00      	cmp	r5, #0
 8000cb2:	d062      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cb4:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cb8:	2300      	movs	r3, #0
 8000cba:	602c      	str	r4, [r5, #0]
 8000cbc:	606b      	str	r3, [r5, #4]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d907      	bls.n	8000cd6 <__udivmoddi4+0xc6>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d055      	beq.n	8000d76 <__udivmoddi4+0x166>
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e885 0041 	stmia.w	r5, {r0, r6}
 8000cd0:	4608      	mov	r0, r1
 8000cd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd6:	fab3 f183 	clz	r1, r3
 8000cda:	2900      	cmp	r1, #0
 8000cdc:	f040 8090 	bne.w	8000e00 <__udivmoddi4+0x1f0>
 8000ce0:	42b3      	cmp	r3, r6
 8000ce2:	d302      	bcc.n	8000cea <__udivmoddi4+0xda>
 8000ce4:	4282      	cmp	r2, r0
 8000ce6:	f200 80f8 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000cea:	1a84      	subs	r4, r0, r2
 8000cec:	eb66 0603 	sbc.w	r6, r6, r3
 8000cf0:	2001      	movs	r0, #1
 8000cf2:	46b4      	mov	ip, r6
 8000cf4:	2d00      	cmp	r5, #0
 8000cf6:	d040      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cf8:	e885 1010 	stmia.w	r5, {r4, ip}
 8000cfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d00:	b912      	cbnz	r2, 8000d08 <__udivmoddi4+0xf8>
 8000d02:	2701      	movs	r7, #1
 8000d04:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d08:	fab7 fe87 	clz	lr, r7
 8000d0c:	f1be 0f00 	cmp.w	lr, #0
 8000d10:	d135      	bne.n	8000d7e <__udivmoddi4+0x16e>
 8000d12:	1bf3      	subs	r3, r6, r7
 8000d14:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d22:	0c22      	lsrs	r2, r4, #16
 8000d24:	fb08 3610 	mls	r6, r8, r0, r3
 8000d28:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
 8000d2c:	fb0c f300 	mul.w	r3, ip, r0
 8000d30:	42b3      	cmp	r3, r6
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x134>
 8000d34:	19f6      	adds	r6, r6, r7
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x132>
 8000d3c:	42b3      	cmp	r3, r6
 8000d3e:	f200 80ce 	bhi.w	8000ede <__udivmoddi4+0x2ce>
 8000d42:	4610      	mov	r0, r2
 8000d44:	1af6      	subs	r6, r6, r3
 8000d46:	b2a2      	uxth	r2, r4
 8000d48:	fbb6 f3f8 	udiv	r3, r6, r8
 8000d4c:	fb08 6613 	mls	r6, r8, r3, r6
 8000d50:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
 8000d54:	fb0c fc03 	mul.w	ip, ip, r3
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x15c>
 8000d5c:	19e4      	adds	r4, r4, r7
 8000d5e:	f103 32ff 	add.w	r2, r3, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x15a>
 8000d64:	45a4      	cmp	ip, r4
 8000d66:	f200 80b5 	bhi.w	8000ed4 <__udivmoddi4+0x2c4>
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	ebcc 0404 	rsb	r4, ip, r4
 8000d70:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d74:	e79c      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000d76:	4629      	mov	r1, r5
 8000d78:	4628      	mov	r0, r5
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	f1ce 0120 	rsb	r1, lr, #32
 8000d82:	fa06 f30e 	lsl.w	r3, r6, lr
 8000d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8a:	fa20 f901 	lsr.w	r9, r0, r1
 8000d8e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d92:	40ce      	lsrs	r6, r1
 8000d94:	ea49 0903 	orr.w	r9, r9, r3
 8000d98:	fbb6 faf8 	udiv	sl, r6, r8
 8000d9c:	ea4f 4419 	mov.w	r4, r9, lsr #16
 8000da0:	fb08 661a 	mls	r6, r8, sl, r6
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
 8000dac:	fb0a f20c 	mul.w	r2, sl, ip
 8000db0:	429a      	cmp	r2, r3
 8000db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db6:	d90a      	bls.n	8000dce <__udivmoddi4+0x1be>
 8000db8:	19db      	adds	r3, r3, r7
 8000dba:	f10a 31ff 	add.w	r1, sl, #4294967295
 8000dbe:	f080 8087 	bcs.w	8000ed0 <__udivmoddi4+0x2c0>
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	f240 8084 	bls.w	8000ed0 <__udivmoddi4+0x2c0>
 8000dc8:	f1aa 0a02 	sub.w	sl, sl, #2
 8000dcc:	443b      	add	r3, r7
 8000dce:	1a9b      	subs	r3, r3, r2
 8000dd0:	fa1f f989 	uxth.w	r9, r9
 8000dd4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000dd8:	fb08 3311 	mls	r3, r8, r1, r3
 8000ddc:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
 8000de0:	fb01 f60c 	mul.w	r6, r1, ip
 8000de4:	429e      	cmp	r6, r3
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0x1e8>
 8000de8:	19db      	adds	r3, r3, r7
 8000dea:	f101 32ff 	add.w	r2, r1, #4294967295
 8000dee:	d26b      	bcs.n	8000ec8 <__udivmoddi4+0x2b8>
 8000df0:	429e      	cmp	r6, r3
 8000df2:	d969      	bls.n	8000ec8 <__udivmoddi4+0x2b8>
 8000df4:	3902      	subs	r1, #2
 8000df6:	443b      	add	r3, r7
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8000dfe:	e78e      	b.n	8000d1e <__udivmoddi4+0x10e>
 8000e00:	f1c1 0e20 	rsb	lr, r1, #32
 8000e04:	fa22 f40e 	lsr.w	r4, r2, lr
 8000e08:	408b      	lsls	r3, r1
 8000e0a:	4323      	orrs	r3, r4
 8000e0c:	fa20 f70e 	lsr.w	r7, r0, lr
 8000e10:	fa06 f401 	lsl.w	r4, r6, r1
 8000e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e18:	fa26 f60e 	lsr.w	r6, r6, lr
 8000e1c:	433c      	orrs	r4, r7
 8000e1e:	fbb6 f9fc 	udiv	r9, r6, ip
 8000e22:	0c27      	lsrs	r7, r4, #16
 8000e24:	fb0c 6619 	mls	r6, ip, r9, r6
 8000e28:	fa1f f883 	uxth.w	r8, r3
 8000e2c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
 8000e30:	fb09 f708 	mul.w	r7, r9, r8
 8000e34:	42b7      	cmp	r7, r6
 8000e36:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3a:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x242>
 8000e40:	18f6      	adds	r6, r6, r3
 8000e42:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e46:	d241      	bcs.n	8000ecc <__udivmoddi4+0x2bc>
 8000e48:	42b7      	cmp	r7, r6
 8000e4a:	d93f      	bls.n	8000ecc <__udivmoddi4+0x2bc>
 8000e4c:	f1a9 0902 	sub.w	r9, r9, #2
 8000e50:	441e      	add	r6, r3
 8000e52:	1bf6      	subs	r6, r6, r7
 8000e54:	b2a0      	uxth	r0, r4
 8000e56:	fbb6 f4fc 	udiv	r4, r6, ip
 8000e5a:	fb0c 6614 	mls	r6, ip, r4, r6
 8000e5e:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
 8000e62:	fb04 f808 	mul.w	r8, r4, r8
 8000e66:	45b8      	cmp	r8, r7
 8000e68:	d907      	bls.n	8000e7a <__udivmoddi4+0x26a>
 8000e6a:	18ff      	adds	r7, r7, r3
 8000e6c:	f104 30ff 	add.w	r0, r4, #4294967295
 8000e70:	d228      	bcs.n	8000ec4 <__udivmoddi4+0x2b4>
 8000e72:	45b8      	cmp	r8, r7
 8000e74:	d926      	bls.n	8000ec4 <__udivmoddi4+0x2b4>
 8000e76:	3c02      	subs	r4, #2
 8000e78:	441f      	add	r7, r3
 8000e7a:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
 8000e7e:	ebc8 0707 	rsb	r7, r8, r7
 8000e82:	fba0 8902 	umull	r8, r9, r0, r2
 8000e86:	454f      	cmp	r7, r9
 8000e88:	4644      	mov	r4, r8
 8000e8a:	464e      	mov	r6, r9
 8000e8c:	d314      	bcc.n	8000eb8 <__udivmoddi4+0x2a8>
 8000e8e:	d029      	beq.n	8000ee4 <__udivmoddi4+0x2d4>
 8000e90:	b365      	cbz	r5, 8000eec <__udivmoddi4+0x2dc>
 8000e92:	ebba 0304 	subs.w	r3, sl, r4
 8000e96:	eb67 0706 	sbc.w	r7, r7, r6
 8000e9a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000e9e:	40cb      	lsrs	r3, r1
 8000ea0:	40cf      	lsrs	r7, r1
 8000ea2:	ea4e 0303 	orr.w	r3, lr, r3
 8000ea6:	e885 0088 	stmia.w	r5, {r3, r7}
 8000eaa:	2100      	movs	r1, #0
 8000eac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	e6f8      	b.n	8000ca6 <__udivmoddi4+0x96>
 8000eb4:	4610      	mov	r0, r2
 8000eb6:	e6e0      	b.n	8000c7a <__udivmoddi4+0x6a>
 8000eb8:	ebb8 0402 	subs.w	r4, r8, r2
 8000ebc:	eb69 0603 	sbc.w	r6, r9, r3
 8000ec0:	3801      	subs	r0, #1
 8000ec2:	e7e5      	b.n	8000e90 <__udivmoddi4+0x280>
 8000ec4:	4604      	mov	r4, r0
 8000ec6:	e7d8      	b.n	8000e7a <__udivmoddi4+0x26a>
 8000ec8:	4611      	mov	r1, r2
 8000eca:	e795      	b.n	8000df8 <__udivmoddi4+0x1e8>
 8000ecc:	4681      	mov	r9, r0
 8000ece:	e7c0      	b.n	8000e52 <__udivmoddi4+0x242>
 8000ed0:	468a      	mov	sl, r1
 8000ed2:	e77c      	b.n	8000dce <__udivmoddi4+0x1be>
 8000ed4:	3b02      	subs	r3, #2
 8000ed6:	443c      	add	r4, r7
 8000ed8:	e748      	b.n	8000d6c <__udivmoddi4+0x15c>
 8000eda:	4608      	mov	r0, r1
 8000edc:	e70a      	b.n	8000cf4 <__udivmoddi4+0xe4>
 8000ede:	3802      	subs	r0, #2
 8000ee0:	443e      	add	r6, r7
 8000ee2:	e72f      	b.n	8000d44 <__udivmoddi4+0x134>
 8000ee4:	45c2      	cmp	sl, r8
 8000ee6:	d3e7      	bcc.n	8000eb8 <__udivmoddi4+0x2a8>
 8000ee8:	463e      	mov	r6, r7
 8000eea:	e7d1      	b.n	8000e90 <__udivmoddi4+0x280>
 8000eec:	4629      	mov	r1, r5
 8000eee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ef8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000f30 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000efc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000efe:	e003      	b.n	8000f08 <LoopCopyDataInit>

08000f00 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000f00:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000f02:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000f04:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000f06:	3104      	adds	r1, #4

08000f08 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f08:	480b      	ldr	r0, [pc, #44]	; (8000f38 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000f0a:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000f0c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000f0e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000f10:	d3f6      	bcc.n	8000f00 <CopyDataInit>
  ldr  r2, =_sbss
 8000f12:	4a0b      	ldr	r2, [pc, #44]	; (8000f40 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000f14:	e002      	b.n	8000f1c <LoopFillZerobss>

08000f16 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000f16:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000f18:	f842 3b04 	str.w	r3, [r2], #4

08000f1c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f1c:	4b09      	ldr	r3, [pc, #36]	; (8000f44 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000f1e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000f20:	d3f9      	bcc.n	8000f16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000f22:	f000 f813 	bl	8000f4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000f26:	f004 fcdb 	bl	80058e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000f2a:	f003 fdc9 	bl	8004ac0 <main>
  bx  lr    
 8000f2e:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000f30:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8000f34:	08008984 	.word	0x08008984
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000f38:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000f3c:	20000594 	.word	0x20000594
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8000f40:	20000594 	.word	0x20000594
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000f44:	20000918 	.word	0x20000918

08000f48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000f48:	e7fe      	b.n	8000f48 <ADC_IRQHandler>
	...

08000f4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f50:	4a16      	ldr	r2, [pc, #88]	; (8000fac <SystemInit+0x60>)
 8000f52:	4b16      	ldr	r3, [pc, #88]	; (8000fac <SystemInit+0x60>)
 8000f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000f58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000f5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000f60:	4a13      	ldr	r2, [pc, #76]	; (8000fb0 <SystemInit+0x64>)
 8000f62:	4b13      	ldr	r3, [pc, #76]	; (8000fb0 <SystemInit+0x64>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000f6c:	4b10      	ldr	r3, [pc, #64]	; (8000fb0 <SystemInit+0x64>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000f72:	4a0f      	ldr	r2, [pc, #60]	; (8000fb0 <SystemInit+0x64>)
 8000f74:	4b0e      	ldr	r3, [pc, #56]	; (8000fb0 <SystemInit+0x64>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000f7c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f80:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000f82:	4b0b      	ldr	r3, [pc, #44]	; (8000fb0 <SystemInit+0x64>)
 8000f84:	4a0b      	ldr	r2, [pc, #44]	; (8000fb4 <SystemInit+0x68>)
 8000f86:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000f88:	4a09      	ldr	r2, [pc, #36]	; (8000fb0 <SystemInit+0x64>)
 8000f8a:	4b09      	ldr	r3, [pc, #36]	; (8000fb0 <SystemInit+0x64>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f92:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000f94:	4b06      	ldr	r3, [pc, #24]	; (8000fb0 <SystemInit+0x64>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000f9a:	4b04      	ldr	r3, [pc, #16]	; (8000fac <SystemInit+0x60>)
 8000f9c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000fa0:	609a      	str	r2, [r3, #8]
#endif
}
 8000fa2:	bf00      	nop
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000ed00 	.word	0xe000ed00
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	24003010 	.word	0x24003010

08000fb8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fbc:	4a0e      	ldr	r2, [pc, #56]	; (8000ff8 <HAL_Init+0x40>)
 8000fbe:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <HAL_Init+0x40>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fc6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fc8:	4a0b      	ldr	r2, [pc, #44]	; (8000ff8 <HAL_Init+0x40>)
 8000fca:	4b0b      	ldr	r3, [pc, #44]	; (8000ff8 <HAL_Init+0x40>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fd2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fd4:	4a08      	ldr	r2, [pc, #32]	; (8000ff8 <HAL_Init+0x40>)
 8000fd6:	4b08      	ldr	r3, [pc, #32]	; (8000ff8 <HAL_Init+0x40>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fde:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fe0:	2003      	movs	r0, #3
 8000fe2:	f000 f921 	bl	8001228 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 f808 	bl	8000ffc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000fec:	f004 f8fa 	bl	80051e4 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8000ff0:	2300      	movs	r3, #0
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	40023c00 	.word	0x40023c00

08000ffc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b082      	sub	sp, #8
 8001000:	af00      	add	r7, sp, #0
 8001002:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8001004:	4b09      	ldr	r3, [pc, #36]	; (800102c <HAL_InitTick+0x30>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a09      	ldr	r2, [pc, #36]	; (8001030 <HAL_InitTick+0x34>)
 800100a:	fba2 2303 	umull	r2, r3, r2, r3
 800100e:	099b      	lsrs	r3, r3, #6
 8001010:	4618      	mov	r0, r3
 8001012:	f000 f93f 	bl	8001294 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8001016:	2200      	movs	r2, #0
 8001018:	6879      	ldr	r1, [r7, #4]
 800101a:	f04f 30ff 	mov.w	r0, #4294967295
 800101e:	f000 f90f 	bl	8001240 <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
}
 8001024:	4618      	mov	r0, r3
 8001026:	3708      	adds	r7, #8
 8001028:	46bd      	mov	sp, r7
 800102a:	bd80      	pop	{r7, pc}
 800102c:	20000000 	.word	0x20000000
 8001030:	10624dd3 	.word	0x10624dd3

08001034 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001034:	b480      	push	{r7}
 8001036:	af00      	add	r7, sp, #0
  uwTick++;
 8001038:	4b04      	ldr	r3, [pc, #16]	; (800104c <HAL_IncTick+0x18>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	3301      	adds	r3, #1
 800103e:	4a03      	ldr	r2, [pc, #12]	; (800104c <HAL_IncTick+0x18>)
 8001040:	6013      	str	r3, [r2, #0]
}
 8001042:	bf00      	nop
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	20000630 	.word	0x20000630

08001050 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001050:	b480      	push	{r7}
 8001052:	af00      	add	r7, sp, #0
  return uwTick;
 8001054:	4b03      	ldr	r3, [pc, #12]	; (8001064 <HAL_GetTick+0x14>)
 8001056:	681b      	ldr	r3, [r3, #0]
}
 8001058:	4618      	mov	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	20000630 	.word	0x20000630

08001068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001070:	2300      	movs	r3, #0
 8001072:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 8001074:	f7ff ffec 	bl	8001050 <HAL_GetTick>
 8001078:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 800107a:	bf00      	nop
 800107c:	f7ff ffe8 	bl	8001050 <HAL_GetTick>
 8001080:	4602      	mov	r2, r0
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	1ad2      	subs	r2, r2, r3
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	429a      	cmp	r2, r3
 800108a:	d3f7      	bcc.n	800107c <HAL_Delay+0x14>
  {
  }
}
 800108c:	bf00      	nop
 800108e:	3710      	adds	r7, #16
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f003 0307 	and.w	r3, r3, #7
 80010a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80010a4:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <NVIC_SetPriorityGrouping+0x44>)
 80010a6:	68db      	ldr	r3, [r3, #12]
 80010a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80010aa:	68ba      	ldr	r2, [r7, #8]
 80010ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010b0:	4013      	ands	r3, r2
 80010b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010b8:	68bb      	ldr	r3, [r7, #8]
 80010ba:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80010bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010c4:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 80010c6:	4a04      	ldr	r2, [pc, #16]	; (80010d8 <NVIC_SetPriorityGrouping+0x44>)
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	60d3      	str	r3, [r2, #12]
}
 80010cc:	bf00      	nop
 80010ce:	3714      	adds	r7, #20
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	e000ed00 	.word	0xe000ed00

080010dc <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010e0:	4b04      	ldr	r3, [pc, #16]	; (80010f4 <NVIC_GetPriorityGrouping+0x18>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80010e8:	0a1b      	lsrs	r3, r3, #8
}
 80010ea:	4618      	mov	r0, r3
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr
 80010f4:	e000ed00 	.word	0xe000ed00

080010f8 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001102:	4909      	ldr	r1, [pc, #36]	; (8001128 <NVIC_EnableIRQ+0x30>)
 8001104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001108:	095b      	lsrs	r3, r3, #5
 800110a:	79fa      	ldrb	r2, [r7, #7]
 800110c:	f002 021f 	and.w	r2, r2, #31
 8001110:	2001      	movs	r0, #1
 8001112:	fa00 f202 	lsl.w	r2, r0, r2
 8001116:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800111a:	bf00      	nop
 800111c:	370c      	adds	r7, #12
 800111e:	46bd      	mov	sp, r7
 8001120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	e000e100 	.word	0xe000e100

0800112c <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	6039      	str	r1, [r7, #0]
 8001136:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800113c:	2b00      	cmp	r3, #0
 800113e:	da0b      	bge.n	8001158 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001140:	490d      	ldr	r1, [pc, #52]	; (8001178 <NVIC_SetPriority+0x4c>)
 8001142:	79fb      	ldrb	r3, [r7, #7]
 8001144:	f003 030f 	and.w	r3, r3, #15
 8001148:	3b04      	subs	r3, #4
 800114a:	683a      	ldr	r2, [r7, #0]
 800114c:	b2d2      	uxtb	r2, r2
 800114e:	0112      	lsls	r2, r2, #4
 8001150:	b2d2      	uxtb	r2, r2
 8001152:	440b      	add	r3, r1
 8001154:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001156:	e009      	b.n	800116c <NVIC_SetPriority+0x40>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001158:	4908      	ldr	r1, [pc, #32]	; (800117c <NVIC_SetPriority+0x50>)
 800115a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115e:	683a      	ldr	r2, [r7, #0]
 8001160:	b2d2      	uxtb	r2, r2
 8001162:	0112      	lsls	r2, r2, #4
 8001164:	b2d2      	uxtb	r2, r2
 8001166:	440b      	add	r3, r1
 8001168:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
}
 800116c:	bf00      	nop
 800116e:	370c      	adds	r7, #12
 8001170:	46bd      	mov	sp, r7
 8001172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001176:	4770      	bx	lr
 8001178:	e000ed00 	.word	0xe000ed00
 800117c:	e000e100 	.word	0xe000e100

08001180 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001180:	b480      	push	{r7}
 8001182:	b089      	sub	sp, #36	; 0x24
 8001184:	af00      	add	r7, sp, #0
 8001186:	60f8      	str	r0, [r7, #12]
 8001188:	60b9      	str	r1, [r7, #8]
 800118a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	f003 0307 	and.w	r3, r3, #7
 8001192:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	f1c3 0307 	rsb	r3, r3, #7
 800119a:	2b04      	cmp	r3, #4
 800119c:	bf28      	it	cs
 800119e:	2304      	movcs	r3, #4
 80011a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3304      	adds	r3, #4
 80011a6:	2b06      	cmp	r3, #6
 80011a8:	d902      	bls.n	80011b0 <NVIC_EncodePriority+0x30>
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	3b03      	subs	r3, #3
 80011ae:	e000      	b.n	80011b2 <NVIC_EncodePriority+0x32>
 80011b0:	2300      	movs	r3, #0
 80011b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011b4:	2201      	movs	r2, #1
 80011b6:	69bb      	ldr	r3, [r7, #24]
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	1e5a      	subs	r2, r3, #1
 80011be:	68bb      	ldr	r3, [r7, #8]
 80011c0:	401a      	ands	r2, r3
 80011c2:	697b      	ldr	r3, [r7, #20]
 80011c4:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80011c6:	2101      	movs	r1, #1
 80011c8:	697b      	ldr	r3, [r7, #20]
 80011ca:	fa01 f303 	lsl.w	r3, r1, r3
 80011ce:	1e59      	subs	r1, r3, #1
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	400b      	ands	r3, r1
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80011d4:	4313      	orrs	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
         );
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3724      	adds	r7, #36	; 0x24
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop

080011e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b082      	sub	sp, #8
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3b01      	subs	r3, #1
 80011f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011f4:	d301      	bcc.n	80011fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011f6:	2301      	movs	r3, #1
 80011f8:	e00f      	b.n	800121a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011fa:	4a0a      	ldr	r2, [pc, #40]	; (8001224 <SysTick_Config+0x40>)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	3b01      	subs	r3, #1
 8001200:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001202:	210f      	movs	r1, #15
 8001204:	f04f 30ff 	mov.w	r0, #4294967295
 8001208:	f7ff ff90 	bl	800112c <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800120c:	4b05      	ldr	r3, [pc, #20]	; (8001224 <SysTick_Config+0x40>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001212:	4b04      	ldr	r3, [pc, #16]	; (8001224 <SysTick_Config+0x40>)
 8001214:	2207      	movs	r2, #7
 8001216:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001218:	2300      	movs	r3, #0
}
 800121a:	4618      	mov	r0, r3
 800121c:	3708      	adds	r7, #8
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	e000e010 	.word	0xe000e010

08001228 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b082      	sub	sp, #8
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ff2f 	bl	8001094 <NVIC_SetPriorityGrouping>
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop

08001240 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0
 8001246:	4603      	mov	r3, r0
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
 800124c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800124e:	2300      	movs	r3, #0
 8001250:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001252:	f7ff ff43 	bl	80010dc <NVIC_GetPriorityGrouping>
 8001256:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	68b9      	ldr	r1, [r7, #8]
 800125c:	6978      	ldr	r0, [r7, #20]
 800125e:	f7ff ff8f 	bl	8001180 <NVIC_EncodePriority>
 8001262:	4602      	mov	r2, r0
 8001264:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001268:	4611      	mov	r1, r2
 800126a:	4618      	mov	r0, r3
 800126c:	f7ff ff5e 	bl	800112c <NVIC_SetPriority>
}
 8001270:	bf00      	nop
 8001272:	3718      	adds	r7, #24
 8001274:	46bd      	mov	sp, r7
 8001276:	bd80      	pop	{r7, pc}

08001278 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff ff36 	bl	80010f8 <NVIC_EnableIRQ>
}
 800128c:	bf00      	nop
 800128e:	3708      	adds	r7, #8
 8001290:	46bd      	mov	sp, r7
 8001292:	bd80      	pop	{r7, pc}

08001294 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ffa1 	bl	80011e4 <SysTick_Config>
 80012a2:	4603      	mov	r3, r0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	2b04      	cmp	r3, #4
 80012b8:	d106      	bne.n	80012c8 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80012ba:	4a09      	ldr	r2, [pc, #36]	; (80012e0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80012bc:	4b08      	ldr	r3, [pc, #32]	; (80012e0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f043 0304 	orr.w	r3, r3, #4
 80012c4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80012c6:	e005      	b.n	80012d4 <HAL_SYSTICK_CLKSourceConfig+0x28>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80012c8:	4a05      	ldr	r2, [pc, #20]	; (80012e0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80012ca:	4b05      	ldr	r3, [pc, #20]	; (80012e0 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f023 0304 	bic.w	r3, r3, #4
 80012d2:	6013      	str	r3, [r2, #0]
  }
}
 80012d4:	bf00      	nop
 80012d6:	370c      	adds	r7, #12
 80012d8:	46bd      	mov	sp, r7
 80012da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012de:	4770      	bx	lr
 80012e0:	e000e010 	.word	0xe000e010

080012e4 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80012e8:	f000 f802 	bl	80012f0 <HAL_SYSTICK_Callback>
}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}

080012f0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80012f4:	bf00      	nop
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop

08001300 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001308:	2300      	movs	r3, #0
 800130a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800130c:	f7ff fea0 	bl	8001050 <HAL_GetTick>
 8001310:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e095      	b.n	8001448 <HAL_DMA_Init+0x148>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	2202      	movs	r2, #2
 8001328:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	6812      	ldr	r2, [r2, #0]
 8001334:	6812      	ldr	r2, [r2, #0]
 8001336:	f022 0201 	bic.w	r2, r2, #1
 800133a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800133c:	e00f      	b.n	800135e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800133e:	f7ff fe87 	bl	8001050 <HAL_GetTick>
 8001342:	4602      	mov	r2, r0
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	2b05      	cmp	r3, #5
 800134a:	d908      	bls.n	800135e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2220      	movs	r2, #32
 8001350:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2203      	movs	r2, #3
 8001356:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e074      	b.n	8001448 <HAL_DMA_Init+0x148>
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1e8      	bne.n	800133e <HAL_DMA_Init+0x3e>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001374:	697a      	ldr	r2, [r7, #20]
 8001376:	4b36      	ldr	r3, [pc, #216]	; (8001450 <HAL_DMA_Init+0x150>)
 8001378:	4013      	ands	r3, r2
 800137a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685a      	ldr	r2, [r3, #4]
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68db      	ldr	r3, [r3, #12]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800138a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	691b      	ldr	r3, [r3, #16]
 8001390:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	695b      	ldr	r3, [r3, #20]
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001396:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69db      	ldr	r3, [r3, #28]
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80013a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	4313      	orrs	r3, r2
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80013aa:	697a      	ldr	r2, [r7, #20]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	617b      	str	r3, [r7, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b4:	2b04      	cmp	r3, #4
 80013b6:	d107      	bne.n	80013c8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c0:	4313      	orrs	r3, r2
 80013c2:	697a      	ldr	r2, [r7, #20]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	697a      	ldr	r2, [r7, #20]
 80013ce:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	695b      	ldr	r3, [r3, #20]
 80013d6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	f023 0307 	bic.w	r3, r3, #7
 80013de:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013e4:	697a      	ldr	r2, [r7, #20]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	617b      	str	r3, [r7, #20]

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ee:	2b04      	cmp	r3, #4
 80013f0:	d113      	bne.n	800141a <HAL_DMA_Init+0x11a>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f6:	697a      	ldr	r2, [r7, #20]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	617b      	str	r3, [r7, #20]
    
    if(DMA_CheckFifoParam(hdma) != HAL_OK)
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f000 fa11 	bl	8001824 <DMA_CheckFifoParam>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d008      	beq.n	800141a <HAL_DMA_Init+0x11a>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2240      	movs	r2, #64	; 0x40
 800140c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	2201      	movs	r2, #1
 8001412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_ERROR; 
 8001416:	2301      	movs	r3, #1
 8001418:	e016      	b.n	8001448 <HAL_DMA_Init+0x148>
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	697a      	ldr	r2, [r7, #20]
 8001420:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f000 f9c8 	bl	80017b8 <DMA_CalcBaseAndBitshift>
 8001428:	4603      	mov	r3, r0
 800142a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001430:	223f      	movs	r2, #63	; 0x3f
 8001432:	409a      	lsls	r2, r3
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	2200      	movs	r2, #0
 800143c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2201      	movs	r2, #1
 8001442:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001446:	2300      	movs	r3, #0
}
 8001448:	4618      	mov	r0, r3
 800144a:	3718      	adds	r7, #24
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	f010803f 	.word	0xf010803f

08001454 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b02      	cmp	r3, #2
 8001466:	d004      	beq.n	8001472 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2280      	movs	r2, #128	; 0x80
 800146c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
 8001470:	e00c      	b.n	800148c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2205      	movs	r2, #5
 8001476:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	6812      	ldr	r2, [r2, #0]
 8001482:	6812      	ldr	r2, [r2, #0]
 8001484:	f022 0201 	bic.w	r2, r2, #1
 8001488:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800148a:	2300      	movs	r3, #0
}
 800148c:	4618      	mov	r0, r3
 800148e:	370c      	adds	r7, #12
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr

08001498 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80014a0:	2300      	movs	r3, #0
 80014a2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80014a4:	4b93      	ldr	r3, [pc, #588]	; (80016f4 <HAL_DMA_IRQHandler+0x25c>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	4a93      	ldr	r2, [pc, #588]	; (80016f8 <HAL_DMA_IRQHandler+0x260>)
 80014aa:	fba2 2303 	umull	r2, r3, r2, r3
 80014ae:	0a9b      	lsrs	r3, r3, #10
 80014b0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014c2:	2208      	movs	r2, #8
 80014c4:	409a      	lsls	r2, r3
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	4013      	ands	r3, r2
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d01a      	beq.n	8001504 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f003 0304 	and.w	r3, r3, #4
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d013      	beq.n	8001504 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	687a      	ldr	r2, [r7, #4]
 80014e2:	6812      	ldr	r2, [r2, #0]
 80014e4:	6812      	ldr	r2, [r2, #0]
 80014e6:	f022 0204 	bic.w	r2, r2, #4
 80014ea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80014f0:	2208      	movs	r2, #8
 80014f2:	409a      	lsls	r2, r3
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014fc:	f043 0201 	orr.w	r2, r3, #1
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001508:	4a7c      	ldr	r2, [pc, #496]	; (80016fc <HAL_DMA_IRQHandler+0x264>)
 800150a:	409a      	lsls	r2, r3
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	4013      	ands	r3, r2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d012      	beq.n	800153a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800151e:	2b00      	cmp	r3, #0
 8001520:	d00b      	beq.n	800153a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001526:	4a75      	ldr	r2, [pc, #468]	; (80016fc <HAL_DMA_IRQHandler+0x264>)
 8001528:	409a      	lsls	r2, r3
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001532:	f043 0202 	orr.w	r2, r3, #2
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800153e:	4a70      	ldr	r2, [pc, #448]	; (8001700 <HAL_DMA_IRQHandler+0x268>)
 8001540:	409a      	lsls	r2, r3
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	4013      	ands	r3, r2
 8001546:	2b00      	cmp	r3, #0
 8001548:	d012      	beq.n	8001570 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 0302 	and.w	r3, r3, #2
 8001554:	2b00      	cmp	r3, #0
 8001556:	d00b      	beq.n	8001570 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800155c:	4a68      	ldr	r2, [pc, #416]	; (8001700 <HAL_DMA_IRQHandler+0x268>)
 800155e:	409a      	lsls	r2, r3
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001568:	f043 0204 	orr.w	r2, r3, #4
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001574:	2210      	movs	r2, #16
 8001576:	409a      	lsls	r2, r3
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	4013      	ands	r3, r2
 800157c:	2b00      	cmp	r3, #0
 800157e:	d043      	beq.n	8001608 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f003 0308 	and.w	r3, r3, #8
 800158a:	2b00      	cmp	r3, #0
 800158c:	d03c      	beq.n	8001608 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001592:	2210      	movs	r2, #16
 8001594:	409a      	lsls	r2, r3
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d018      	beq.n	80015da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d108      	bne.n	80015c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d024      	beq.n	8001608 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	4798      	blx	r3
 80015c6:	e01f      	b.n	8001608 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d01b      	beq.n	8001608 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80015d4:	6878      	ldr	r0, [r7, #4]
 80015d6:	4798      	blx	r3
 80015d8:	e016      	b.n	8001608 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d107      	bne.n	80015f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6812      	ldr	r2, [r2, #0]
 80015f0:	6812      	ldr	r2, [r2, #0]
 80015f2:	f022 0208 	bic.w	r2, r2, #8
 80015f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d003      	beq.n	8001608 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800160c:	2220      	movs	r2, #32
 800160e:	409a      	lsls	r2, r3
 8001610:	68fb      	ldr	r3, [r7, #12]
 8001612:	4013      	ands	r3, r2
 8001614:	2b00      	cmp	r3, #0
 8001616:	f000 8094 	beq.w	8001742 <HAL_DMA_IRQHandler+0x2aa>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f003 0310 	and.w	r3, r3, #16
 8001624:	2b00      	cmp	r3, #0
 8001626:	f000 808c 	beq.w	8001742 <HAL_DMA_IRQHandler+0x2aa>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800162e:	2220      	movs	r2, #32
 8001630:	409a      	lsls	r2, r3
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800163c:	b2db      	uxtb	r3, r3
 800163e:	2b05      	cmp	r3, #5
 8001640:	d137      	bne.n	80016b2 <HAL_DMA_IRQHandler+0x21a>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	6812      	ldr	r2, [r2, #0]
 800164a:	6812      	ldr	r2, [r2, #0]
 800164c:	f022 0216 	bic.w	r2, r2, #22
 8001650:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	687a      	ldr	r2, [r7, #4]
 8001658:	6812      	ldr	r2, [r2, #0]
 800165a:	6952      	ldr	r2, [r2, #20]
 800165c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001660:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001666:	2b00      	cmp	r3, #0
 8001668:	d103      	bne.n	8001672 <HAL_DMA_IRQHandler+0x1da>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800166e:	2b00      	cmp	r3, #0
 8001670:	d007      	beq.n	8001682 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	687a      	ldr	r2, [r7, #4]
 8001678:	6812      	ldr	r2, [r2, #0]
 800167a:	6812      	ldr	r2, [r2, #0]
 800167c:	f022 0208 	bic.w	r2, r2, #8
 8001680:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001686:	223f      	movs	r2, #63	; 0x3f
 8001688:	409a      	lsls	r2, r3
 800168a:	693b      	ldr	r3, [r7, #16]
 800168c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2201      	movs	r2, #1
 800169a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	f000 8083 	beq.w	80017ae <HAL_DMA_IRQHandler+0x316>
        {
          hdma->XferAbortCallback(hdma);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	4798      	blx	r3
        }
        return;
 80016b0:	e07d      	b.n	80017ae <HAL_DMA_IRQHandler+0x316>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d021      	beq.n	8001704 <HAL_DMA_IRQHandler+0x26c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d108      	bne.n	80016e0 <HAL_DMA_IRQHandler+0x248>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d035      	beq.n	8001742 <HAL_DMA_IRQHandler+0x2aa>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016da:	6878      	ldr	r0, [r7, #4]
 80016dc:	4798      	blx	r3
 80016de:	e030      	b.n	8001742 <HAL_DMA_IRQHandler+0x2aa>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d02c      	beq.n	8001742 <HAL_DMA_IRQHandler+0x2aa>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016ec:	6878      	ldr	r0, [r7, #4]
 80016ee:	4798      	blx	r3
 80016f0:	e027      	b.n	8001742 <HAL_DMA_IRQHandler+0x2aa>
 80016f2:	bf00      	nop
 80016f4:	20000000 	.word	0x20000000
 80016f8:	1b4e81b5 	.word	0x1b4e81b5
 80016fc:	00800001 	.word	0x00800001
 8001700:	00800004 	.word	0x00800004
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10f      	bne.n	8001732 <HAL_DMA_IRQHandler+0x29a>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	6812      	ldr	r2, [r2, #0]
 800171a:	6812      	ldr	r2, [r2, #0]
 800171c:	f022 0210 	bic.w	r2, r2, #16
 8001720:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2200      	movs	r2, #0
 8001726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2201      	movs	r2, #1
 800172e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001736:	2b00      	cmp	r3, #0
 8001738:	d003      	beq.n	8001742 <HAL_DMA_IRQHandler+0x2aa>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800173e:	6878      	ldr	r0, [r7, #4]
 8001740:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001746:	2b00      	cmp	r3, #0
 8001748:	d032      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x318>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800174e:	f003 0301 	and.w	r3, r3, #1
 8001752:	2b00      	cmp	r3, #0
 8001754:	d022      	beq.n	800179c <HAL_DMA_IRQHandler+0x304>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2205      	movs	r2, #5
 800175a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	6812      	ldr	r2, [r2, #0]
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	f022 0201 	bic.w	r2, r2, #1
 800176c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	3301      	adds	r3, #1
 8001772:	60bb      	str	r3, [r7, #8]
 8001774:	697a      	ldr	r2, [r7, #20]
 8001776:	4293      	cmp	r3, r2
 8001778:	d807      	bhi.n	800178a <HAL_DMA_IRQHandler+0x2f2>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f003 0301 	and.w	r3, r3, #1
 8001784:	2b00      	cmp	r3, #0
 8001786:	d1f2      	bne.n	800176e <HAL_DMA_IRQHandler+0x2d6>
 8001788:	e000      	b.n	800178c <HAL_DMA_IRQHandler+0x2f4>

      do
      {
        if (++count > timeout)
        {
          break;
 800178a:	bf00      	nop
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2200      	movs	r2, #0
 8001790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2201      	movs	r2, #1
 8001798:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d005      	beq.n	80017b0 <HAL_DMA_IRQHandler+0x318>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a8:	6878      	ldr	r0, [r7, #4]
 80017aa:	4798      	blx	r3
 80017ac:	e000      	b.n	80017b0 <HAL_DMA_IRQHandler+0x318>

        if(hdma->XferAbortCallback != NULL)
        {
          hdma->XferAbortCallback(hdma);
        }
        return;
 80017ae:	bf00      	nop
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
    }
  }
}
 80017b0:	3718      	adds	r7, #24
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop

080017b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80017b8:	b480      	push	{r7}
 80017ba:	b085      	sub	sp, #20
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	3b10      	subs	r3, #16
 80017c8:	4a14      	ldr	r2, [pc, #80]	; (800181c <DMA_CalcBaseAndBitshift+0x64>)
 80017ca:	fba2 2303 	umull	r2, r3, r2, r3
 80017ce:	091b      	lsrs	r3, r3, #4
 80017d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80017d2:	4a13      	ldr	r2, [pc, #76]	; (8001820 <DMA_CalcBaseAndBitshift+0x68>)
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	4413      	add	r3, r2
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	461a      	mov	r2, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	2b03      	cmp	r3, #3
 80017e4:	d909      	bls.n	80017fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80017ee:	f023 0303 	bic.w	r3, r3, #3
 80017f2:	1d1a      	adds	r2, r3, #4
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	659a      	str	r2, [r3, #88]	; 0x58
 80017f8:	e007      	b.n	800180a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001802:	f023 0303 	bic.w	r3, r3, #3
 8001806:	687a      	ldr	r2, [r7, #4]
 8001808:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800180e:	4618      	mov	r0, r3
 8001810:	3714      	adds	r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	aaaaaaab 	.word	0xaaaaaaab
 8001820:	080087f0 	.word	0x080087f0

08001824 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800182c:	2300      	movs	r3, #0
 800182e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001834:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	699b      	ldr	r3, [r3, #24]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d128      	bne.n	8001890 <DMA_CheckFifoParam+0x6c>
  {
    switch (tmp)
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	2b03      	cmp	r3, #3
 8001842:	d862      	bhi.n	800190a <DMA_CheckFifoParam+0xe6>
 8001844:	a201      	add	r2, pc, #4	; (adr r2, 800184c <DMA_CheckFifoParam+0x28>)
 8001846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800184a:	bf00      	nop
 800184c:	0800185d 	.word	0x0800185d
 8001850:	0800186f 	.word	0x0800186f
 8001854:	0800187f 	.word	0x0800187f
 8001858:	0800190b 	.word	0x0800190b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
        if((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001860:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d052      	beq.n	800190e <DMA_CheckFifoParam+0xea>
        {
          status = HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800186c:	e04f      	b.n	800190e <DMA_CheckFifoParam+0xea>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if(hdma->Init.MemBurst == DMA_MBURST_INC16)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001872:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001876:	d14c      	bne.n	8001912 <DMA_CheckFifoParam+0xee>
        {
          status = HAL_ERROR;
 8001878:	2301      	movs	r3, #1
 800187a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800187c:	e049      	b.n	8001912 <DMA_CheckFifoParam+0xee>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        if((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001882:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001886:	2b00      	cmp	r3, #0
 8001888:	d045      	beq.n	8001916 <DMA_CheckFifoParam+0xf2>
        {
          status = HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800188e:	e042      	b.n	8001916 <DMA_CheckFifoParam+0xf2>
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001898:	d125      	bne.n	80018e6 <DMA_CheckFifoParam+0xc2>
  {
    switch (tmp)
 800189a:	68bb      	ldr	r3, [r7, #8]
 800189c:	2b03      	cmp	r3, #3
 800189e:	d83c      	bhi.n	800191a <DMA_CheckFifoParam+0xf6>
 80018a0:	a201      	add	r2, pc, #4	; (adr r2, 80018a8 <DMA_CheckFifoParam+0x84>)
 80018a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018a6:	bf00      	nop
 80018a8:	080018b9 	.word	0x080018b9
 80018ac:	080018bf 	.word	0x080018bf
 80018b0:	080018d1 	.word	0x080018d1
 80018b4:	080018d7 	.word	0x080018d7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
        status = HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	73fb      	strb	r3, [r7, #15]
        break;
 80018bc:	e034      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d029      	beq.n	800191e <DMA_CheckFifoParam+0xfa>
        {
          status = HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80018ce:	e026      	b.n	800191e <DMA_CheckFifoParam+0xfa>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80018d0:	2301      	movs	r3, #1
 80018d2:	73fb      	strb	r3, [r7, #15]
        break;
 80018d4:	e028      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018da:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80018de:	d120      	bne.n	8001922 <DMA_CheckFifoParam+0xfe>
        {
          status = HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	73fb      	strb	r3, [r7, #15]
        }
        break;   
 80018e4:	e01d      	b.n	8001922 <DMA_CheckFifoParam+0xfe>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	2b02      	cmp	r3, #2
 80018ea:	d902      	bls.n	80018f2 <DMA_CheckFifoParam+0xce>
 80018ec:	2b03      	cmp	r3, #3
 80018ee:	d003      	beq.n	80018f8 <DMA_CheckFifoParam+0xd4>
        {
          status = HAL_ERROR;
        }
		break;
      default:
        break;
 80018f0:	e01a      	b.n	8001928 <DMA_CheckFifoParam+0x104>
    switch (tmp)
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	73fb      	strb	r3, [r7, #15]
        break;
 80018f6:	e017      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d010      	beq.n	8001926 <DMA_CheckFifoParam+0x102>
        {
          status = HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	73fb      	strb	r3, [r7, #15]
        }
		break;
 8001908:	e00d      	b.n	8001926 <DMA_CheckFifoParam+0x102>
        }
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        break;
      default:
        break;
 800190a:	bf00      	nop
 800190c:	e00c      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
        if((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
        {
          status = HAL_ERROR;
        }
        break;
 800190e:	bf00      	nop
 8001910:	e00a      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if(hdma->Init.MemBurst == DMA_MBURST_INC16)
        {
          status = HAL_ERROR;
        }
        break;
 8001912:	bf00      	nop
 8001914:	e008      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        if((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
        {
          status = HAL_ERROR;
        }
        break;
 8001916:	bf00      	nop
 8001918:	e006      	b.n	8001928 <DMA_CheckFifoParam+0x104>
        {
          status = HAL_ERROR;
        }
        break;   
      default:
        break;
 800191a:	bf00      	nop
 800191c:	e004      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
        {
          status = HAL_ERROR;
        }
        break;
 800191e:	bf00      	nop
 8001920:	e002      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
        {
          status = HAL_ERROR;
        }
        break;   
 8001922:	bf00      	nop
 8001924:	e000      	b.n	8001928 <DMA_CheckFifoParam+0x104>
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
        {
          status = HAL_ERROR;
        }
		break;
 8001926:	bf00      	nop
      default:
        break;
    }
  } 
  
  return status; 
 8001928:	7bfb      	ldrb	r3, [r7, #15]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3714      	adds	r7, #20
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop

08001938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001938:	b480      	push	{r7}
 800193a:	b089      	sub	sp, #36	; 0x24
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
 8001940:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001942:	2300      	movs	r3, #0
 8001944:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001946:	2300      	movs	r3, #0
 8001948:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800194a:	2300      	movs	r3, #0
 800194c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	e165      	b.n	8001c20 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001954:	2201      	movs	r2, #1
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	fa02 f303 	lsl.w	r3, r2, r3
 800195c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	4013      	ands	r3, r2
 8001966:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001968:	693a      	ldr	r2, [r7, #16]
 800196a:	697b      	ldr	r3, [r7, #20]
 800196c:	429a      	cmp	r2, r3
 800196e:	f040 8154 	bne.w	8001c1a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	2b02      	cmp	r3, #2
 8001978:	d003      	beq.n	8001982 <HAL_GPIO_Init+0x4a>
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	2b12      	cmp	r3, #18
 8001980:	d123      	bne.n	80019ca <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	08da      	lsrs	r2, r3, #3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	3208      	adds	r2, #8
 800198a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800198e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	220f      	movs	r2, #15
 800199a:	fa02 f303 	lsl.w	r3, r2, r3
 800199e:	43db      	mvns	r3, r3
 80019a0:	69ba      	ldr	r2, [r7, #24]
 80019a2:	4013      	ands	r3, r2
 80019a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	691a      	ldr	r2, [r3, #16]
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	fa02 f303 	lsl.w	r3, r2, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4313      	orrs	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019bc:	69fb      	ldr	r3, [r7, #28]
 80019be:	08da      	lsrs	r2, r3, #3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	3208      	adds	r2, #8
 80019c4:	69b9      	ldr	r1, [r7, #24]
 80019c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	2203      	movs	r2, #3
 80019d6:	fa02 f303 	lsl.w	r3, r2, r3
 80019da:	43db      	mvns	r3, r3
 80019dc:	69ba      	ldr	r2, [r7, #24]
 80019de:	4013      	ands	r3, r2
 80019e0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e2:	683b      	ldr	r3, [r7, #0]
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	f003 0203 	and.w	r2, r3, #3
 80019ea:	69fb      	ldr	r3, [r7, #28]
 80019ec:	005b      	lsls	r3, r3, #1
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	69ba      	ldr	r2, [r7, #24]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	2b01      	cmp	r3, #1
 8001a04:	d00b      	beq.n	8001a1e <HAL_GPIO_Init+0xe6>
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d007      	beq.n	8001a1e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	685b      	ldr	r3, [r3, #4]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a12:	2b11      	cmp	r3, #17
 8001a14:	d003      	beq.n	8001a1e <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b12      	cmp	r3, #18
 8001a1c:	d130      	bne.n	8001a80 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	2203      	movs	r2, #3
 8001a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2e:	43db      	mvns	r3, r3
 8001a30:	69ba      	ldr	r2, [r7, #24]
 8001a32:	4013      	ands	r3, r2
 8001a34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	68da      	ldr	r2, [r3, #12]
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	005b      	lsls	r3, r3, #1
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	4313      	orrs	r3, r2
 8001a46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a54:	2201      	movs	r2, #1
 8001a56:	69fb      	ldr	r3, [r7, #28]
 8001a58:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5c:	43db      	mvns	r3, r3
 8001a5e:	69ba      	ldr	r2, [r7, #24]
 8001a60:	4013      	ands	r3, r2
 8001a62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	091b      	lsrs	r3, r3, #4
 8001a6a:	f003 0201 	and.w	r2, r3, #1
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	fa02 f303 	lsl.w	r3, r2, r3
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	4313      	orrs	r3, r2
 8001a78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	68db      	ldr	r3, [r3, #12]
 8001a84:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	005b      	lsls	r3, r3, #1
 8001a8a:	2203      	movs	r2, #3
 8001a8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a90:	43db      	mvns	r3, r3
 8001a92:	69ba      	ldr	r2, [r7, #24]
 8001a94:	4013      	ands	r3, r2
 8001a96:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a98:	683b      	ldr	r3, [r7, #0]
 8001a9a:	689a      	ldr	r2, [r3, #8]
 8001a9c:	69fb      	ldr	r3, [r7, #28]
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa4:	69ba      	ldr	r2, [r7, #24]
 8001aa6:	4313      	orrs	r3, r2
 8001aa8:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69ba      	ldr	r2, [r7, #24]
 8001aae:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ab0:	683b      	ldr	r3, [r7, #0]
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	f000 80ae 	beq.w	8001c1a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	60fb      	str	r3, [r7, #12]
 8001ac2:	4a5c      	ldr	r2, [pc, #368]	; (8001c34 <HAL_GPIO_Init+0x2fc>)
 8001ac4:	4b5b      	ldr	r3, [pc, #364]	; (8001c34 <HAL_GPIO_Init+0x2fc>)
 8001ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ac8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001acc:	6453      	str	r3, [r2, #68]	; 0x44
 8001ace:	4b59      	ldr	r3, [pc, #356]	; (8001c34 <HAL_GPIO_Init+0x2fc>)
 8001ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ad2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ad6:	60fb      	str	r3, [r7, #12]
 8001ad8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ada:	4a57      	ldr	r2, [pc, #348]	; (8001c38 <HAL_GPIO_Init+0x300>)
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	089b      	lsrs	r3, r3, #2
 8001ae0:	3302      	adds	r3, #2
 8001ae2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f003 0303 	and.w	r3, r3, #3
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	220f      	movs	r2, #15
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	69ba      	ldr	r2, [r7, #24]
 8001afa:	4013      	ands	r3, r2
 8001afc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	4a4e      	ldr	r2, [pc, #312]	; (8001c3c <HAL_GPIO_Init+0x304>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d025      	beq.n	8001b52 <HAL_GPIO_Init+0x21a>
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	4a4d      	ldr	r2, [pc, #308]	; (8001c40 <HAL_GPIO_Init+0x308>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d01f      	beq.n	8001b4e <HAL_GPIO_Init+0x216>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	4a4c      	ldr	r2, [pc, #304]	; (8001c44 <HAL_GPIO_Init+0x30c>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d019      	beq.n	8001b4a <HAL_GPIO_Init+0x212>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	4a4b      	ldr	r2, [pc, #300]	; (8001c48 <HAL_GPIO_Init+0x310>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d013      	beq.n	8001b46 <HAL_GPIO_Init+0x20e>
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4a4a      	ldr	r2, [pc, #296]	; (8001c4c <HAL_GPIO_Init+0x314>)
 8001b22:	4293      	cmp	r3, r2
 8001b24:	d00d      	beq.n	8001b42 <HAL_GPIO_Init+0x20a>
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	4a49      	ldr	r2, [pc, #292]	; (8001c50 <HAL_GPIO_Init+0x318>)
 8001b2a:	4293      	cmp	r3, r2
 8001b2c:	d007      	beq.n	8001b3e <HAL_GPIO_Init+0x206>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	4a48      	ldr	r2, [pc, #288]	; (8001c54 <HAL_GPIO_Init+0x31c>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d101      	bne.n	8001b3a <HAL_GPIO_Init+0x202>
 8001b36:	2306      	movs	r3, #6
 8001b38:	e00c      	b.n	8001b54 <HAL_GPIO_Init+0x21c>
 8001b3a:	2307      	movs	r3, #7
 8001b3c:	e00a      	b.n	8001b54 <HAL_GPIO_Init+0x21c>
 8001b3e:	2305      	movs	r3, #5
 8001b40:	e008      	b.n	8001b54 <HAL_GPIO_Init+0x21c>
 8001b42:	2304      	movs	r3, #4
 8001b44:	e006      	b.n	8001b54 <HAL_GPIO_Init+0x21c>
 8001b46:	2303      	movs	r3, #3
 8001b48:	e004      	b.n	8001b54 <HAL_GPIO_Init+0x21c>
 8001b4a:	2302      	movs	r3, #2
 8001b4c:	e002      	b.n	8001b54 <HAL_GPIO_Init+0x21c>
 8001b4e:	2301      	movs	r3, #1
 8001b50:	e000      	b.n	8001b54 <HAL_GPIO_Init+0x21c>
 8001b52:	2300      	movs	r3, #0
 8001b54:	69fa      	ldr	r2, [r7, #28]
 8001b56:	f002 0203 	and.w	r2, r2, #3
 8001b5a:	0092      	lsls	r2, r2, #2
 8001b5c:	4093      	lsls	r3, r2
 8001b5e:	69ba      	ldr	r2, [r7, #24]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b64:	4934      	ldr	r1, [pc, #208]	; (8001c38 <HAL_GPIO_Init+0x300>)
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	089b      	lsrs	r3, r3, #2
 8001b6a:	3302      	adds	r3, #2
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b72:	4b39      	ldr	r3, [pc, #228]	; (8001c58 <HAL_GPIO_Init+0x320>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	69ba      	ldr	r2, [r7, #24]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	4313      	orrs	r3, r2
 8001b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b96:	4a30      	ldr	r2, [pc, #192]	; (8001c58 <HAL_GPIO_Init+0x320>)
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001b9c:	4b2e      	ldr	r3, [pc, #184]	; (8001c58 <HAL_GPIO_Init+0x320>)
 8001b9e:	685b      	ldr	r3, [r3, #4]
 8001ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ba2:	693b      	ldr	r3, [r7, #16]
 8001ba4:	43db      	mvns	r3, r3
 8001ba6:	69ba      	ldr	r2, [r7, #24]
 8001ba8:	4013      	ands	r3, r2
 8001baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d003      	beq.n	8001bc0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	4313      	orrs	r3, r2
 8001bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001bc0:	4a25      	ldr	r2, [pc, #148]	; (8001c58 <HAL_GPIO_Init+0x320>)
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001bc6:	4b24      	ldr	r3, [pc, #144]	; (8001c58 <HAL_GPIO_Init+0x320>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bcc:	693b      	ldr	r3, [r7, #16]
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	69ba      	ldr	r2, [r7, #24]
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d003      	beq.n	8001bea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001be2:	69ba      	ldr	r2, [r7, #24]
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	4313      	orrs	r3, r2
 8001be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001bea:	4a1b      	ldr	r2, [pc, #108]	; (8001c58 <HAL_GPIO_Init+0x320>)
 8001bec:	69bb      	ldr	r3, [r7, #24]
 8001bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001bf0:	4b19      	ldr	r3, [pc, #100]	; (8001c58 <HAL_GPIO_Init+0x320>)
 8001bf2:	68db      	ldr	r3, [r3, #12]
 8001bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001bf6:	693b      	ldr	r3, [r7, #16]
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	69ba      	ldr	r2, [r7, #24]
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d003      	beq.n	8001c14 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001c0c:	69ba      	ldr	r2, [r7, #24]
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c14:	4a10      	ldr	r2, [pc, #64]	; (8001c58 <HAL_GPIO_Init+0x320>)
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	60d3      	str	r3, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	61fb      	str	r3, [r7, #28]
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	2b0f      	cmp	r3, #15
 8001c24:	f67f ae96 	bls.w	8001954 <HAL_GPIO_Init+0x1c>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8001c28:	bf00      	nop
 8001c2a:	3724      	adds	r7, #36	; 0x24
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40013800 	.word	0x40013800
 8001c3c:	40020000 	.word	0x40020000
 8001c40:	40020400 	.word	0x40020400
 8001c44:	40020800 	.word	0x40020800
 8001c48:	40020c00 	.word	0x40020c00
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40021400 	.word	0x40021400
 8001c54:	40021800 	.word	0x40021800
 8001c58:	40013c00 	.word	0x40013c00

08001c5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	460b      	mov	r3, r1
 8001c66:	807b      	strh	r3, [r7, #2]
 8001c68:	4613      	mov	r3, r2
 8001c6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c6c:	787b      	ldrb	r3, [r7, #1]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d003      	beq.n	8001c7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c72:	887a      	ldrh	r2, [r7, #2]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001c78:	e003      	b.n	8001c82 <HAL_GPIO_WritePin+0x26>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001c7a:	887b      	ldrh	r3, [r7, #2]
 8001c7c:	041a      	lsls	r2, r3, #16
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	619a      	str	r2, [r3, #24]
  }
}
 8001c82:	bf00      	nop
 8001c84:	370c      	adds	r7, #12
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop

08001c90 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	460b      	mov	r3, r1
 8001c9a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	695a      	ldr	r2, [r3, #20]
 8001ca0:	887b      	ldrh	r3, [r7, #2]
 8001ca2:	405a      	eors	r2, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	615a      	str	r2, [r3, #20]
}
 8001ca8:	bf00      	nop
 8001caa:	370c      	adds	r7, #12
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b084      	sub	sp, #16
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d101      	bne.n	8001cce <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e0c8      	b.n	8001e60 <HAL_I2C_Init+0x1ac>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cd4:	b2db      	uxtb	r3, r3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d106      	bne.n	8001ce8 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2200      	movs	r2, #0
 8001cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f003 fab8 	bl	8005258 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2224      	movs	r2, #36	; 0x24
 8001cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	6812      	ldr	r2, [r2, #0]
 8001cf8:	6812      	ldr	r2, [r2, #0]
 8001cfa:	f022 0201 	bic.w	r2, r2, #1
 8001cfe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001d00:	f000 ffc6 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8001d04:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	4a57      	ldr	r2, [pc, #348]	; (8001e68 <HAL_I2C_Init+0x1b4>)
 8001d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0e:	0c9b      	lsrs	r3, r3, #18
 8001d10:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	68fa      	ldr	r2, [r7, #12]
 8001d18:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	4952      	ldr	r1, [pc, #328]	; (8001e6c <HAL_I2C_Init+0x1b8>)
 8001d24:	428b      	cmp	r3, r1
 8001d26:	d802      	bhi.n	8001d2e <HAL_I2C_Init+0x7a>
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	e009      	b.n	8001d42 <HAL_I2C_Init+0x8e>
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001d34:	fb01 f303 	mul.w	r3, r1, r3
 8001d38:	494d      	ldr	r1, [pc, #308]	; (8001e70 <HAL_I2C_Init+0x1bc>)
 8001d3a:	fba1 1303 	umull	r1, r3, r1, r3
 8001d3e:	099b      	lsrs	r3, r3, #6
 8001d40:	3301      	adds	r3, #1
 8001d42:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6819      	ldr	r1, [r3, #0]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	4a47      	ldr	r2, [pc, #284]	; (8001e6c <HAL_I2C_Init+0x1b8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d812      	bhi.n	8001d78 <HAL_I2C_Init+0xc4>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	68ba      	ldr	r2, [r7, #8]
 8001d5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d62:	2b03      	cmp	r3, #3
 8001d64:	d906      	bls.n	8001d74 <HAL_I2C_Init+0xc0>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	68ba      	ldr	r2, [r7, #8]
 8001d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d72:	e045      	b.n	8001e00 <HAL_I2C_Init+0x14c>
 8001d74:	2304      	movs	r3, #4
 8001d76:	e043      	b.n	8001e00 <HAL_I2C_Init+0x14c>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d10f      	bne.n	8001da0 <HAL_I2C_Init+0xec>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685a      	ldr	r2, [r3, #4]
 8001d84:	4613      	mov	r3, r2
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	4413      	add	r3, r2
 8001d8a:	68ba      	ldr	r2, [r7, #8]
 8001d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	bf0c      	ite	eq
 8001d98:	2301      	moveq	r3, #1
 8001d9a:	2300      	movne	r3, #0
 8001d9c:	b2db      	uxtb	r3, r3
 8001d9e:	e010      	b.n	8001dc2 <HAL_I2C_Init+0x10e>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	685a      	ldr	r2, [r3, #4]
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	009a      	lsls	r2, r3, #2
 8001dac:	4413      	add	r3, r2
 8001dae:	68ba      	ldr	r2, [r7, #8]
 8001db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001db4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	bf0c      	ite	eq
 8001dbc:	2301      	moveq	r3, #1
 8001dbe:	2300      	movne	r3, #0
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <HAL_I2C_Init+0x116>
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e01a      	b.n	8001e00 <HAL_I2C_Init+0x14c>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d10a      	bne.n	8001de8 <HAL_I2C_Init+0x134>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	4413      	add	r3, r2
 8001ddc:	68ba      	ldr	r2, [r7, #8]
 8001dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001de6:	e00b      	b.n	8001e00 <HAL_I2C_Init+0x14c>
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	4613      	mov	r3, r2
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	4413      	add	r3, r2
 8001df2:	009a      	lsls	r2, r3, #2
 8001df4:	4413      	add	r3, r2
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dfc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001e00:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	687a      	ldr	r2, [r7, #4]
 8001e08:	69d1      	ldr	r1, [r2, #28]
 8001e0a:	687a      	ldr	r2, [r7, #4]
 8001e0c:	6a12      	ldr	r2, [r2, #32]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	6911      	ldr	r1, [r2, #16]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	68d2      	ldr	r2, [r2, #12]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	6951      	ldr	r1, [r2, #20]
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	6992      	ldr	r2, [r2, #24]
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	687a      	ldr	r2, [r7, #4]
 8001e38:	6812      	ldr	r2, [r2, #0]
 8001e3a:	6812      	ldr	r2, [r2, #0]
 8001e3c:	f042 0201 	orr.w	r2, r2, #1
 8001e40:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3710      	adds	r7, #16
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	431bde83 	.word	0x431bde83
 8001e6c:	000186a0 	.word	0x000186a0
 8001e70:	10624dd3 	.word	0x10624dd3

08001e74 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b088      	sub	sp, #32
 8001e78:	af02      	add	r7, sp, #8
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	607a      	str	r2, [r7, #4]
 8001e7e:	461a      	mov	r2, r3
 8001e80:	460b      	mov	r3, r1
 8001e82:	817b      	strh	r3, [r7, #10]
 8001e84:	4613      	mov	r3, r2
 8001e86:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001e8c:	f7ff f8e0 	bl	8001050 <HAL_GetTick>
 8001e90:	6178      	str	r0, [r7, #20]
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	2b20      	cmp	r3, #32
 8001e9c:	f040 80ba 	bne.w	8002014 <HAL_I2C_Master_Transmit+0x1a0>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	9300      	str	r3, [sp, #0]
 8001ea4:	2319      	movs	r3, #25
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	495d      	ldr	r1, [pc, #372]	; (8002020 <HAL_I2C_Master_Transmit+0x1ac>)
 8001eaa:	68f8      	ldr	r0, [r7, #12]
 8001eac:	f000 fbc0 	bl	8002630 <I2C_WaitOnFlagUntilTimeout>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d001      	beq.n	8001eba <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	e0ad      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d101      	bne.n	8001ec8 <HAL_I2C_Master_Transmit+0x54>
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	e0a6      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	2201      	movs	r2, #1
 8001ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68fa      	ldr	r2, [r7, #12]
 8001ed6:	6812      	ldr	r2, [r2, #0]
 8001ed8:	6812      	ldr	r2, [r2, #0]
 8001eda:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001ede:	601a      	str	r2, [r3, #0]
	
    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2221      	movs	r2, #33	; 0x21
 8001ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2210      	movs	r2, #16
 8001eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	4a4a      	ldr	r2, [pc, #296]	; (8002024 <HAL_I2C_Master_Transmit+0x1b0>)
 8001efa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001efc:	8979      	ldrh	r1, [r7, #10]
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	6a3a      	ldr	r2, [r7, #32]
 8001f02:	68f8      	ldr	r0, [r7, #12]
 8001f04:	f000 fa40 	bl	8002388 <I2C_MasterRequestWrite>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d00f      	beq.n	8001f2e <HAL_I2C_Master_Transmit+0xba>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f12:	2b04      	cmp	r3, #4
 8001f14:	d105      	bne.n	8001f22 <HAL_I2C_Master_Transmit+0xae>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	e079      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2200      	movs	r2, #0
 8001f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001f2a:	2303      	movs	r3, #3
 8001f2c:	e073      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	695b      	ldr	r3, [r3, #20]
 8001f38:	613b      	str	r3, [r7, #16]
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	699b      	ldr	r3, [r3, #24]
 8001f40:	613b      	str	r3, [r7, #16]
 8001f42:	693b      	ldr	r3, [r7, #16]

    while(Size > 0U)
 8001f44:	e04d      	b.n	8001fe2 <HAL_I2C_Master_Transmit+0x16e>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	6a39      	ldr	r1, [r7, #32]
 8001f4a:	68f8      	ldr	r0, [r7, #12]
 8001f4c:	f000 fc2c 	bl	80027a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d00f      	beq.n	8001f76 <HAL_I2C_Master_Transmit+0x102>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	d109      	bne.n	8001f72 <HAL_I2C_Master_Transmit+0xfe>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	68fa      	ldr	r2, [r7, #12]
 8001f64:	6812      	ldr	r2, [r2, #0]
 8001f66:	6812      	ldr	r2, [r2, #0]
 8001f68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f6c:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e051      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
        }
        else
        {
          return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e04f      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	1c59      	adds	r1, r3, #1
 8001f7e:	6079      	str	r1, [r7, #4]
 8001f80:	781b      	ldrb	r3, [r3, #0]
 8001f82:	6113      	str	r3, [r2, #16]
      Size--;
 8001f84:	893b      	ldrh	r3, [r7, #8]
 8001f86:	3b01      	subs	r3, #1
 8001f88:	813b      	strh	r3, [r7, #8]

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0U))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	695b      	ldr	r3, [r3, #20]
 8001f90:	f003 0304 	and.w	r3, r3, #4
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d00c      	beq.n	8001fb2 <HAL_I2C_Master_Transmit+0x13e>
 8001f98:	893b      	ldrh	r3, [r7, #8]
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d009      	beq.n	8001fb2 <HAL_I2C_Master_Transmit+0x13e>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	1c59      	adds	r1, r3, #1
 8001fa6:	6079      	str	r1, [r7, #4]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	6113      	str	r3, [r2, #16]
        Size--;
 8001fac:	893b      	ldrh	r3, [r7, #8]
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	813b      	strh	r3, [r7, #8]
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fb2:	697a      	ldr	r2, [r7, #20]
 8001fb4:	6a39      	ldr	r1, [r7, #32]
 8001fb6:	68f8      	ldr	r0, [r7, #12]
 8001fb8:	f000 fc34 	bl	8002824 <I2C_WaitOnBTFFlagUntilTimeout>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d00f      	beq.n	8001fe2 <HAL_I2C_Master_Transmit+0x16e>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fc6:	2b04      	cmp	r3, #4
 8001fc8:	d109      	bne.n	8001fde <HAL_I2C_Master_Transmit+0x16a>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	68fa      	ldr	r2, [r7, #12]
 8001fd0:	6812      	ldr	r2, [r2, #0]
 8001fd2:	6812      	ldr	r2, [r2, #0]
 8001fd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fd8:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e01b      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
        }
        else
        {
          return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e019      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(Size > 0U)
 8001fe2:	893b      	ldrh	r3, [r7, #8]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d1ae      	bne.n	8001f46 <HAL_I2C_Master_Transmit+0xd2>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68fa      	ldr	r2, [r7, #12]
 8001fee:	6812      	ldr	r2, [r2, #0]
 8001ff0:	6812      	ldr	r2, [r2, #0]
 8001ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	2220      	movs	r2, #32
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002010:	2300      	movs	r3, #0
 8002012:	e000      	b.n	8002016 <HAL_I2C_Master_Transmit+0x1a2>
  }
  else
  {
    return HAL_BUSY;
 8002014:	2302      	movs	r3, #2
  }
}
 8002016:	4618      	mov	r0, r3
 8002018:	3718      	adds	r7, #24
 800201a:	46bd      	mov	sp, r7
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	00100002 	.word	0x00100002
 8002024:	ffff0000 	.word	0xffff0000

08002028 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08c      	sub	sp, #48	; 0x30
 800202c:	af02      	add	r7, sp, #8
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	607a      	str	r2, [r7, #4]
 8002032:	461a      	mov	r2, r3
 8002034:	460b      	mov	r3, r1
 8002036:	817b      	strh	r3, [r7, #10]
 8002038:	4613      	mov	r3, r2
 800203a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 800203c:	2300      	movs	r3, #0
 800203e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002040:	f7ff f806 	bl	8001050 <HAL_GetTick>
 8002044:	6278      	str	r0, [r7, #36]	; 0x24
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b20      	cmp	r3, #32
 8002050:	f040 8194 	bne.w	800237c <HAL_I2C_Master_Receive+0x354>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002056:	9300      	str	r3, [sp, #0]
 8002058:	2319      	movs	r3, #25
 800205a:	2201      	movs	r2, #1
 800205c:	4995      	ldr	r1, [pc, #596]	; (80022b4 <HAL_I2C_Master_Receive+0x28c>)
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f000 fae6 	bl	8002630 <I2C_WaitOnFlagUntilTimeout>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800206a:	2302      	movs	r3, #2
 800206c:	e187      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
    }
    
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002074:	2b01      	cmp	r3, #1
 8002076:	d101      	bne.n	800207c <HAL_I2C_Master_Receive+0x54>
 8002078:	2302      	movs	r3, #2
 800207a:	e180      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2201      	movs	r2, #1
 8002080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	6812      	ldr	r2, [r2, #0]
 800208c:	6812      	ldr	r2, [r2, #0]
 800208e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002092:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2222      	movs	r2, #34	; 0x22
 8002098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2210      	movs	r2, #16
 80020a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	4a82      	ldr	r2, [pc, #520]	; (80022b8 <HAL_I2C_Master_Receive+0x290>)
 80020ae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80020b0:	8979      	ldrh	r1, [r7, #10]
 80020b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020b4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80020b6:	68f8      	ldr	r0, [r7, #12]
 80020b8:	f000 f9e8 	bl	800248c <I2C_MasterRequestRead>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00f      	beq.n	80020e2 <HAL_I2C_Master_Receive+0xba>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	d105      	bne.n	80020d6 <HAL_I2C_Master_Receive+0xae>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e153      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	2200      	movs	r2, #0
 80020da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80020de:	2303      	movs	r3, #3
 80020e0:	e14d      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
      }
    }

    if(Size == 0U)
 80020e2:	893b      	ldrh	r3, [r7, #8]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d113      	bne.n	8002110 <HAL_I2C_Master_Receive+0xe8>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020e8:	2300      	movs	r3, #0
 80020ea:	623b      	str	r3, [r7, #32]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	695b      	ldr	r3, [r3, #20]
 80020f2:	623b      	str	r3, [r7, #32]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	699b      	ldr	r3, [r3, #24]
 80020fa:	623b      	str	r3, [r7, #32]
 80020fc:	6a3b      	ldr	r3, [r7, #32]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	6812      	ldr	r2, [r2, #0]
 8002108:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	e123      	b.n	8002358 <HAL_I2C_Master_Receive+0x330>
    }
    else if(Size == 1U)
 8002110:	893b      	ldrh	r3, [r7, #8]
 8002112:	2b01      	cmp	r3, #1
 8002114:	d11b      	bne.n	800214e <HAL_I2C_Master_Receive+0x126>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	6812      	ldr	r2, [r2, #0]
 800211e:	6812      	ldr	r2, [r2, #0]
 8002120:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002124:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002126:	2300      	movs	r3, #0
 8002128:	61fb      	str	r3, [r7, #28]
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	695b      	ldr	r3, [r3, #20]
 8002130:	61fb      	str	r3, [r7, #28]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	61fb      	str	r3, [r7, #28]
 800213a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	68fa      	ldr	r2, [r7, #12]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	6812      	ldr	r2, [r2, #0]
 8002146:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800214a:	601a      	str	r2, [r3, #0]
 800214c:	e104      	b.n	8002358 <HAL_I2C_Master_Receive+0x330>
    }
    else if(Size == 2U)
 800214e:	893b      	ldrh	r3, [r7, #8]
 8002150:	2b02      	cmp	r3, #2
 8002152:	d11b      	bne.n	800218c <HAL_I2C_Master_Receive+0x164>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68fa      	ldr	r2, [r7, #12]
 800215a:	6812      	ldr	r2, [r2, #0]
 800215c:	6812      	ldr	r2, [r2, #0]
 800215e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002162:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68fa      	ldr	r2, [r7, #12]
 800216a:	6812      	ldr	r2, [r2, #0]
 800216c:	6812      	ldr	r2, [r2, #0]
 800216e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002172:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002174:	2300      	movs	r3, #0
 8002176:	61bb      	str	r3, [r7, #24]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	61bb      	str	r3, [r7, #24]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	699b      	ldr	r3, [r3, #24]
 8002186:	61bb      	str	r3, [r7, #24]
 8002188:	69bb      	ldr	r3, [r7, #24]
 800218a:	e0e5      	b.n	8002358 <HAL_I2C_Master_Receive+0x330>
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	68fa      	ldr	r2, [r7, #12]
 8002192:	6812      	ldr	r2, [r2, #0]
 8002194:	6812      	ldr	r2, [r2, #0]
 8002196:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800219a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800219c:	2300      	movs	r3, #0
 800219e:	617b      	str	r3, [r7, #20]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	695b      	ldr	r3, [r3, #20]
 80021a6:	617b      	str	r3, [r7, #20]
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	699b      	ldr	r3, [r3, #24]
 80021ae:	617b      	str	r3, [r7, #20]
 80021b0:	697b      	ldr	r3, [r7, #20]
    }

    while(Size > 0U)
 80021b2:	e0d1      	b.n	8002358 <HAL_I2C_Master_Receive+0x330>
    {
      if(Size <= 3U)
 80021b4:	893b      	ldrh	r3, [r7, #8]
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	f200 80a1 	bhi.w	80022fe <HAL_I2C_Master_Receive+0x2d6>
      {
        /* One byte */
        if(Size == 1U)
 80021bc:	893b      	ldrh	r3, [r7, #8]
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d11b      	bne.n	80021fa <HAL_I2C_Master_Receive+0x1d2>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80021c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f000 fb6a 	bl	80028a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d007      	beq.n	80021e2 <HAL_I2C_Master_Receive+0x1ba>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d6:	2b20      	cmp	r3, #32
 80021d8:	d101      	bne.n	80021de <HAL_I2C_Master_Receive+0x1b6>
            {
              return HAL_TIMEOUT;
 80021da:	2303      	movs	r3, #3
 80021dc:	e0cf      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
            }
            else
            {
              return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e0cd      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
            }
          }

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	607a      	str	r2, [r7, #4]
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	6812      	ldr	r2, [r2, #0]
 80021ec:	6912      	ldr	r2, [r2, #16]
 80021ee:	b2d2      	uxtb	r2, r2
 80021f0:	701a      	strb	r2, [r3, #0]
          Size--;
 80021f2:	893b      	ldrh	r3, [r7, #8]
 80021f4:	3b01      	subs	r3, #1
 80021f6:	813b      	strh	r3, [r7, #8]
 80021f8:	e0ae      	b.n	8002358 <HAL_I2C_Master_Receive+0x330>
        }
        /* Two bytes */
        else if(Size == 2U)
 80021fa:	893b      	ldrh	r3, [r7, #8]
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d12b      	bne.n	8002258 <HAL_I2C_Master_Receive+0x230>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002206:	2200      	movs	r2, #0
 8002208:	492c      	ldr	r1, [pc, #176]	; (80022bc <HAL_I2C_Master_Receive+0x294>)
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 fa10 	bl	8002630 <I2C_WaitOnFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <HAL_I2C_Master_Receive+0x1f2>
          {
            return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e0b1      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	6812      	ldr	r2, [r2, #0]
 8002222:	6812      	ldr	r2, [r2, #0]
 8002224:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002228:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	1c5a      	adds	r2, r3, #1
 800222e:	607a      	str	r2, [r7, #4]
 8002230:	68fa      	ldr	r2, [r7, #12]
 8002232:	6812      	ldr	r2, [r2, #0]
 8002234:	6912      	ldr	r2, [r2, #16]
 8002236:	b2d2      	uxtb	r2, r2
 8002238:	701a      	strb	r2, [r3, #0]
          Size--;
 800223a:	893b      	ldrh	r3, [r7, #8]
 800223c:	3b01      	subs	r3, #1
 800223e:	813b      	strh	r3, [r7, #8]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	1c5a      	adds	r2, r3, #1
 8002244:	607a      	str	r2, [r7, #4]
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	6812      	ldr	r2, [r2, #0]
 800224a:	6912      	ldr	r2, [r2, #16]
 800224c:	b2d2      	uxtb	r2, r2
 800224e:	701a      	strb	r2, [r3, #0]
          Size--;
 8002250:	893b      	ldrh	r3, [r7, #8]
 8002252:	3b01      	subs	r3, #1
 8002254:	813b      	strh	r3, [r7, #8]
 8002256:	e07f      	b.n	8002358 <HAL_I2C_Master_Receive+0x330>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225a:	9300      	str	r3, [sp, #0]
 800225c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800225e:	2200      	movs	r2, #0
 8002260:	4916      	ldr	r1, [pc, #88]	; (80022bc <HAL_I2C_Master_Receive+0x294>)
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f000 f9e4 	bl	8002630 <I2C_WaitOnFlagUntilTimeout>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <HAL_I2C_Master_Receive+0x24a>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	e085      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	6812      	ldr	r2, [r2, #0]
 800227a:	6812      	ldr	r2, [r2, #0]
 800227c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002280:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	1c5a      	adds	r2, r3, #1
 8002286:	607a      	str	r2, [r7, #4]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	6812      	ldr	r2, [r2, #0]
 800228c:	6912      	ldr	r2, [r2, #16]
 800228e:	b2d2      	uxtb	r2, r2
 8002290:	701a      	strb	r2, [r3, #0]
          Size--;
 8002292:	893b      	ldrh	r3, [r7, #8]
 8002294:	3b01      	subs	r3, #1
 8002296:	813b      	strh	r3, [r7, #8]

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800229e:	2200      	movs	r2, #0
 80022a0:	4906      	ldr	r1, [pc, #24]	; (80022bc <HAL_I2C_Master_Receive+0x294>)
 80022a2:	68f8      	ldr	r0, [r7, #12]
 80022a4:	f000 f9c4 	bl	8002630 <I2C_WaitOnFlagUntilTimeout>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d008      	beq.n	80022c0 <HAL_I2C_Master_Receive+0x298>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e065      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
 80022b2:	bf00      	nop
 80022b4:	00100002 	.word	0x00100002
 80022b8:	ffff0000 	.word	0xffff0000
 80022bc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	6812      	ldr	r2, [r2, #0]
 80022c8:	6812      	ldr	r2, [r2, #0]
 80022ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022ce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	1c5a      	adds	r2, r3, #1
 80022d4:	607a      	str	r2, [r7, #4]
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	6812      	ldr	r2, [r2, #0]
 80022da:	6912      	ldr	r2, [r2, #16]
 80022dc:	b2d2      	uxtb	r2, r2
 80022de:	701a      	strb	r2, [r3, #0]
          Size--;
 80022e0:	893b      	ldrh	r3, [r7, #8]
 80022e2:	3b01      	subs	r3, #1
 80022e4:	813b      	strh	r3, [r7, #8]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	1c5a      	adds	r2, r3, #1
 80022ea:	607a      	str	r2, [r7, #4]
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	6812      	ldr	r2, [r2, #0]
 80022f0:	6912      	ldr	r2, [r2, #16]
 80022f2:	b2d2      	uxtb	r2, r2
 80022f4:	701a      	strb	r2, [r3, #0]
          Size--;
 80022f6:	893b      	ldrh	r3, [r7, #8]
 80022f8:	3b01      	subs	r3, #1
 80022fa:	813b      	strh	r3, [r7, #8]
 80022fc:	e02c      	b.n	8002358 <HAL_I2C_Master_Receive+0x330>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80022fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002300:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002302:	68f8      	ldr	r0, [r7, #12]
 8002304:	f000 facc 	bl	80028a0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d007      	beq.n	800231e <HAL_I2C_Master_Receive+0x2f6>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002312:	2b20      	cmp	r3, #32
 8002314:	d101      	bne.n	800231a <HAL_I2C_Master_Receive+0x2f2>
          {
            return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e031      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
          }
          else
          {
            return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e02f      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	1c5a      	adds	r2, r3, #1
 8002322:	607a      	str	r2, [r7, #4]
 8002324:	68fa      	ldr	r2, [r7, #12]
 8002326:	6812      	ldr	r2, [r2, #0]
 8002328:	6912      	ldr	r2, [r2, #16]
 800232a:	b2d2      	uxtb	r2, r2
 800232c:	701a      	strb	r2, [r3, #0]
        Size--;
 800232e:	893b      	ldrh	r3, [r7, #8]
 8002330:	3b01      	subs	r3, #1
 8002332:	813b      	strh	r3, [r7, #8]

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	695b      	ldr	r3, [r3, #20]
 800233a:	f003 0304 	and.w	r3, r3, #4
 800233e:	2b00      	cmp	r3, #0
 8002340:	d00a      	beq.n	8002358 <HAL_I2C_Master_Receive+0x330>
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	1c5a      	adds	r2, r3, #1
 8002346:	607a      	str	r2, [r7, #4]
 8002348:	68fa      	ldr	r2, [r7, #12]
 800234a:	6812      	ldr	r2, [r2, #0]
 800234c:	6912      	ldr	r2, [r2, #16]
 800234e:	b2d2      	uxtb	r2, r2
 8002350:	701a      	strb	r2, [r3, #0]
          Size--;
 8002352:	893b      	ldrh	r3, [r7, #8]
 8002354:	3b01      	subs	r3, #1
 8002356:	813b      	strh	r3, [r7, #8]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
    }

    while(Size > 0U)
 8002358:	893b      	ldrh	r3, [r7, #8]
 800235a:	2b00      	cmp	r3, #0
 800235c:	f47f af2a 	bne.w	80021b4 <HAL_I2C_Master_Receive+0x18c>
          Size--;
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	2220      	movs	r2, #32
 8002364:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	e000      	b.n	800237e <HAL_I2C_Master_Receive+0x356>
  }
  else
  {
    return HAL_BUSY;
 800237c:	2302      	movs	r3, #2
  }
}
 800237e:	4618      	mov	r0, r3
 8002380:	3728      	adds	r7, #40	; 0x28
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop

08002388 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af02      	add	r7, sp, #8
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	607a      	str	r2, [r7, #4]
 8002392:	603b      	str	r3, [r7, #0]
 8002394:	460b      	mov	r3, r1
 8002396:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	2b04      	cmp	r3, #4
 80023a2:	d006      	beq.n	80023b2 <I2C_MasterRequestWrite+0x2a>
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d003      	beq.n	80023b2 <I2C_MasterRequestWrite+0x2a>
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80023b0:	d108      	bne.n	80023c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	6812      	ldr	r2, [r2, #0]
 80023ba:	6812      	ldr	r2, [r2, #0]
 80023bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023c0:	601a      	str	r2, [r3, #0]
 80023c2:	e00b      	b.n	80023dc <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c8:	2b12      	cmp	r3, #18
 80023ca:	d107      	bne.n	80023dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	68fa      	ldr	r2, [r7, #12]
 80023d2:	6812      	ldr	r2, [r2, #0]
 80023d4:	6812      	ldr	r2, [r2, #0]
 80023d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80023da:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	9300      	str	r3, [sp, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80023e8:	68f8      	ldr	r0, [r7, #12]
 80023ea:	f000 f921 	bl	8002630 <I2C_WaitOnFlagUntilTimeout>
 80023ee:	4603      	mov	r3, r0
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d001      	beq.n	80023f8 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e041      	b.n	800247c <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	691b      	ldr	r3, [r3, #16]
 80023fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002400:	d107      	bne.n	8002412 <I2C_MasterRequestWrite+0x8a>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	897a      	ldrh	r2, [r7, #10]
 8002408:	b2d2      	uxtb	r2, r2
 800240a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800240e:	611a      	str	r2, [r3, #16]
 8002410:	e022      	b.n	8002458 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	897a      	ldrh	r2, [r7, #10]
 8002418:	11d2      	asrs	r2, r2, #7
 800241a:	b252      	sxtb	r2, r2
 800241c:	f002 0206 	and.w	r2, r2, #6
 8002420:	b252      	sxtb	r2, r2
 8002422:	f062 020f 	orn	r2, r2, #15
 8002426:	b252      	sxtb	r2, r2
 8002428:	b2d2      	uxtb	r2, r2
 800242a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	4914      	ldr	r1, [pc, #80]	; (8002484 <I2C_MasterRequestWrite+0xfc>)
 8002432:	68f8      	ldr	r0, [r7, #12]
 8002434:	f000 f94a 	bl	80026cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d007      	beq.n	800244e <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002442:	2b04      	cmp	r3, #4
 8002444:	d101      	bne.n	800244a <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e018      	b.n	800247c <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e016      	b.n	800247c <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	897a      	ldrh	r2, [r7, #10]
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	490a      	ldr	r1, [pc, #40]	; (8002488 <I2C_MasterRequestWrite+0x100>)
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f934 	bl	80026cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d007      	beq.n	800247a <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246e:	2b04      	cmp	r3, #4
 8002470:	d101      	bne.n	8002476 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e002      	b.n	800247c <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e000      	b.n	800247c <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 800247a:	2300      	movs	r3, #0
}
 800247c:	4618      	mov	r0, r3
 800247e:	3718      	adds	r7, #24
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	00010008 	.word	0x00010008
 8002488:	00010002 	.word	0x00010002

0800248c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b088      	sub	sp, #32
 8002490:	af02      	add	r7, sp, #8
 8002492:	60f8      	str	r0, [r7, #12]
 8002494:	607a      	str	r2, [r7, #4]
 8002496:	603b      	str	r3, [r7, #0]
 8002498:	460b      	mov	r3, r1
 800249a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	2b04      	cmp	r3, #4
 80024a6:	d006      	beq.n	80024b6 <I2C_MasterRequestRead+0x2a>
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	2b01      	cmp	r3, #1
 80024ac:	d003      	beq.n	80024b6 <I2C_MasterRequestRead+0x2a>
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80024b4:	d110      	bne.n	80024d8 <I2C_MasterRequestRead+0x4c>
  {
    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	68fa      	ldr	r2, [r7, #12]
 80024bc:	6812      	ldr	r2, [r2, #0]
 80024be:	6812      	ldr	r2, [r2, #0]
 80024c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024c4:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	68fa      	ldr	r2, [r7, #12]
 80024cc:	6812      	ldr	r2, [r2, #0]
 80024ce:	6812      	ldr	r2, [r2, #0]
 80024d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	e013      	b.n	8002500 <I2C_MasterRequestRead+0x74>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024dc:	2b11      	cmp	r3, #17
 80024de:	d10f      	bne.n	8002500 <I2C_MasterRequestRead+0x74>
  {
    /* Enable Acknowledge */
    hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68fa      	ldr	r2, [r7, #12]
 80024e6:	6812      	ldr	r2, [r2, #0]
 80024e8:	6812      	ldr	r2, [r2, #0]
 80024ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024ee:	601a      	str	r2, [r3, #0]

    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68fa      	ldr	r2, [r7, #12]
 80024f6:	6812      	ldr	r2, [r2, #0]
 80024f8:	6812      	ldr	r2, [r2, #0]
 80024fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80024fe:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	9300      	str	r3, [sp, #0]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2200      	movs	r2, #0
 8002508:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	f000 f88f 	bl	8002630 <I2C_WaitOnFlagUntilTimeout>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <I2C_MasterRequestRead+0x90>
  {
    return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e081      	b.n	8002620 <I2C_MasterRequestRead+0x194>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002524:	d108      	bne.n	8002538 <I2C_MasterRequestRead+0xac>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	897a      	ldrh	r2, [r7, #10]
 800252c:	b2d2      	uxtb	r2, r2
 800252e:	f042 0201 	orr.w	r2, r2, #1
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	611a      	str	r2, [r3, #16]
 8002536:	e061      	b.n	80025fc <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	897a      	ldrh	r2, [r7, #10]
 800253e:	11d2      	asrs	r2, r2, #7
 8002540:	b252      	sxtb	r2, r2
 8002542:	f002 0206 	and.w	r2, r2, #6
 8002546:	b252      	sxtb	r2, r2
 8002548:	f062 020f 	orn	r2, r2, #15
 800254c:	b252      	sxtb	r2, r2
 800254e:	b2d2      	uxtb	r2, r2
 8002550:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	687a      	ldr	r2, [r7, #4]
 8002556:	4934      	ldr	r1, [pc, #208]	; (8002628 <I2C_MasterRequestRead+0x19c>)
 8002558:	68f8      	ldr	r0, [r7, #12]
 800255a:	f000 f8b7 	bl	80026cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800255e:	4603      	mov	r3, r0
 8002560:	2b00      	cmp	r3, #0
 8002562:	d007      	beq.n	8002574 <I2C_MasterRequestRead+0xe8>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	2b04      	cmp	r3, #4
 800256a:	d101      	bne.n	8002570 <I2C_MasterRequestRead+0xe4>
      {
        return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e057      	b.n	8002620 <I2C_MasterRequestRead+0x194>
      }
      else
      {
        return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	e055      	b.n	8002620 <I2C_MasterRequestRead+0x194>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	897a      	ldrh	r2, [r7, #10]
 800257a:	b2d2      	uxtb	r2, r2
 800257c:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	492a      	ldr	r1, [pc, #168]	; (800262c <I2C_MasterRequestRead+0x1a0>)
 8002584:	68f8      	ldr	r0, [r7, #12]
 8002586:	f000 f8a1 	bl	80026cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800258a:	4603      	mov	r3, r0
 800258c:	2b00      	cmp	r3, #0
 800258e:	d007      	beq.n	80025a0 <I2C_MasterRequestRead+0x114>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002594:	2b04      	cmp	r3, #4
 8002596:	d101      	bne.n	800259c <I2C_MasterRequestRead+0x110>
      {
        return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e041      	b.n	8002620 <I2C_MasterRequestRead+0x194>
      }
      else
      {
        return HAL_TIMEOUT;
 800259c:	2303      	movs	r3, #3
 800259e:	e03f      	b.n	8002620 <I2C_MasterRequestRead+0x194>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025a0:	2300      	movs	r3, #0
 80025a2:	613b      	str	r3, [r7, #16]
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	695b      	ldr	r3, [r3, #20]
 80025aa:	613b      	str	r3, [r7, #16]
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	699b      	ldr	r3, [r3, #24]
 80025b2:	613b      	str	r3, [r7, #16]
 80025b4:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025c4:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80025c6:	683b      	ldr	r3, [r7, #0]
 80025c8:	9300      	str	r3, [sp, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2200      	movs	r2, #0
 80025ce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025d2:	68f8      	ldr	r0, [r7, #12]
 80025d4:	f000 f82c 	bl	8002630 <I2C_WaitOnFlagUntilTimeout>
 80025d8:	4603      	mov	r3, r0
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <I2C_MasterRequestRead+0x156>
    {
      return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e01e      	b.n	8002620 <I2C_MasterRequestRead+0x194>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	897a      	ldrh	r2, [r7, #10]
 80025e8:	11d2      	asrs	r2, r2, #7
 80025ea:	b252      	sxtb	r2, r2
 80025ec:	f002 0206 	and.w	r2, r2, #6
 80025f0:	b252      	sxtb	r2, r2
 80025f2:	f062 020e 	orn	r2, r2, #14
 80025f6:	b252      	sxtb	r2, r2
 80025f8:	b2d2      	uxtb	r2, r2
 80025fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025fc:	683b      	ldr	r3, [r7, #0]
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	490a      	ldr	r1, [pc, #40]	; (800262c <I2C_MasterRequestRead+0x1a0>)
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 f862 	bl	80026cc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d007      	beq.n	800261e <I2C_MasterRequestRead+0x192>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	2b04      	cmp	r3, #4
 8002614:	d101      	bne.n	800261a <I2C_MasterRequestRead+0x18e>
    {
      return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e002      	b.n	8002620 <I2C_MasterRequestRead+0x194>
    }
    else
    {
      return HAL_TIMEOUT;
 800261a:	2303      	movs	r3, #3
 800261c:	e000      	b.n	8002620 <I2C_MasterRequestRead+0x194>
    }
  }

  return HAL_OK;
 800261e:	2300      	movs	r3, #0
}
 8002620:	4618      	mov	r0, r3
 8002622:	3718      	adds	r7, #24
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}
 8002628:	00010008 	.word	0x00010008
 800262c:	00010002 	.word	0x00010002

08002630 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	60f8      	str	r0, [r7, #12]
 8002638:	60b9      	str	r1, [r7, #8]
 800263a:	603b      	str	r3, [r7, #0]
 800263c:	4613      	mov	r3, r2
 800263e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8002640:	e01b      	b.n	800267a <I2C_WaitOnFlagUntilTimeout+0x4a>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002648:	d017      	beq.n	800267a <I2C_WaitOnFlagUntilTimeout+0x4a>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d007      	beq.n	8002660 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002650:	f7fe fcfe 	bl	8001050 <HAL_GetTick>
 8002654:	4602      	mov	r2, r0
 8002656:	69bb      	ldr	r3, [r7, #24]
 8002658:	1ad2      	subs	r2, r2, r3
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	429a      	cmp	r2, r3
 800265e:	d90c      	bls.n	800267a <I2C_WaitOnFlagUntilTimeout+0x4a>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	2200      	movs	r2, #0
 8002664:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2220      	movs	r2, #32
 800266a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8002676:	2303      	movs	r3, #3
 8002678:	e023      	b.n	80026c2 <I2C_WaitOnFlagUntilTimeout+0x92>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	0c1b      	lsrs	r3, r3, #16
 800267e:	b2db      	uxtb	r3, r3
 8002680:	2b01      	cmp	r3, #1
 8002682:	d10d      	bne.n	80026a0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	695b      	ldr	r3, [r3, #20]
 800268a:	43da      	mvns	r2, r3
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	4013      	ands	r3, r2
 8002690:	b29b      	uxth	r3, r3
 8002692:	2b00      	cmp	r3, #0
 8002694:	bf0c      	ite	eq
 8002696:	2301      	moveq	r3, #1
 8002698:	2300      	movne	r3, #0
 800269a:	b2db      	uxtb	r3, r3
 800269c:	461a      	mov	r2, r3
 800269e:	e00c      	b.n	80026ba <I2C_WaitOnFlagUntilTimeout+0x8a>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	699b      	ldr	r3, [r3, #24]
 80026a6:	43da      	mvns	r2, r3
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	4013      	ands	r3, r2
 80026ac:	b29b      	uxth	r3, r3
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	bf0c      	ite	eq
 80026b2:	2301      	moveq	r3, #1
 80026b4:	2300      	movne	r3, #0
 80026b6:	b2db      	uxtb	r3, r3
 80026b8:	461a      	mov	r2, r3
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d0c0      	beq.n	8002642 <I2C_WaitOnFlagUntilTimeout+0x12>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop

080026cc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b084      	sub	sp, #16
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
 80026d8:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026da:	e03f      	b.n	800275c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x90>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d01c      	beq.n	8002724 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	68fa      	ldr	r2, [r7, #12]
 80026f0:	6812      	ldr	r2, [r2, #0]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026f8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002702:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2204      	movs	r2, #4
 8002708:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2200      	movs	r2, #0
 800270e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2220      	movs	r2, #32
 8002714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002720:	2301      	movs	r3, #1
 8002722:	e03c      	b.n	800279e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	f1b3 3fff 	cmp.w	r3, #4294967295
 800272a:	d017      	beq.n	800275c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x90>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d007      	beq.n	8002742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x76>
 8002732:	f7fe fc8d 	bl	8001050 <HAL_GetTick>
 8002736:	4602      	mov	r2, r0
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	1ad2      	subs	r2, r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	429a      	cmp	r2, r3
 8002740:	d90c      	bls.n	800275c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x90>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2220      	movs	r2, #32
 800274c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	2200      	movs	r2, #0
 8002754:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002758:	2303      	movs	r3, #3
 800275a:	e020      	b.n	800279e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd2>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	0c1b      	lsrs	r3, r3, #16
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b01      	cmp	r3, #1
 8002764:	d10c      	bne.n	8002780 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	695b      	ldr	r3, [r3, #20]
 800276c:	43da      	mvns	r2, r3
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	4013      	ands	r3, r2
 8002772:	b29b      	uxth	r3, r3
 8002774:	2b00      	cmp	r3, #0
 8002776:	bf14      	ite	ne
 8002778:	2301      	movne	r3, #1
 800277a:	2300      	moveq	r3, #0
 800277c:	b2db      	uxtb	r3, r3
 800277e:	e00b      	b.n	8002798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xcc>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	43da      	mvns	r2, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	4013      	ands	r3, r2
 800278c:	b29b      	uxth	r3, r3
 800278e:	2b00      	cmp	r3, #0
 8002790:	bf14      	ite	ne
 8002792:	2301      	movne	r3, #1
 8002794:	2300      	moveq	r3, #0
 8002796:	b2db      	uxtb	r3, r3
 8002798:	2b00      	cmp	r3, #0
 800279a:	d19f      	bne.n	80026dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 800279c:	2300      	movs	r3, #0
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop

080027a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	60b9      	str	r1, [r7, #8]
 80027b2:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027b4:	e029      	b.n	800280a <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027b6:	68f8      	ldr	r0, [r7, #12]
 80027b8:	f000 f8bc 	bl	8002934 <I2C_IsAcknowledgeFailed>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e029      	b.n	800281a <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027cc:	d01d      	beq.n	800280a <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80027ce:	68bb      	ldr	r3, [r7, #8]
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d007      	beq.n	80027e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027d4:	f7fe fc3c 	bl	8001050 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	1ad2      	subs	r2, r2, r3
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	429a      	cmp	r2, r3
 80027e2:	d912      	bls.n	800280a <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e8:	f043 0220 	orr.w	r2, r3, #32
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	2200      	movs	r2, #0
 80027f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2220      	movs	r2, #32
 80027fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002806:	2303      	movs	r3, #3
 8002808:	e007      	b.n	800281a <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	695b      	ldr	r3, [r3, #20]
 8002810:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002814:	2b00      	cmp	r3, #0
 8002816:	d0ce      	beq.n	80027b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3710      	adds	r7, #16
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop

08002824 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002830:	e029      	b.n	8002886 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f000 f87e 	bl	8002934 <I2C_IsAcknowledgeFailed>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e029      	b.n	8002896 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002842:	68bb      	ldr	r3, [r7, #8]
 8002844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002848:	d01d      	beq.n	8002886 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d007      	beq.n	8002860 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002850:	f7fe fbfe 	bl	8001050 <HAL_GetTick>
 8002854:	4602      	mov	r2, r0
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	1ad2      	subs	r2, r2, r3
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	429a      	cmp	r2, r3
 800285e:	d912      	bls.n	8002886 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002864:	f043 0220 	orr.w	r2, r3, #32
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2200      	movs	r2, #0
 8002870:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2220      	movs	r2, #32
 8002876:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002882:	2303      	movs	r3, #3
 8002884:	e007      	b.n	8002896 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	695b      	ldr	r3, [r3, #20]
 800288c:	f003 0304 	and.w	r3, r3, #4
 8002890:	2b00      	cmp	r3, #0
 8002892:	d0ce      	beq.n	8002832 <I2C_WaitOnBTFFlagUntilTimeout+0xe>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop

080028a0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80028ac:	e036      	b.n	800291c <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	695b      	ldr	r3, [r3, #20]
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d014      	beq.n	80028e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f06f 0210 	mvn.w	r2, #16
 80028c4:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2220      	movs	r2, #32
 80028d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	2200      	movs	r2, #0
 80028de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80028e2:	2301      	movs	r3, #1
 80028e4:	e022      	b.n	800292c <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d007      	beq.n	80028fc <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 80028ec:	f7fe fbb0 	bl	8001050 <HAL_GetTick>
 80028f0:	4602      	mov	r2, r0
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	1ad2      	subs	r2, r2, r3
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	d90f      	bls.n	800291c <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002900:	f043 0220 	orr.w	r2, r3, #32
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2220      	movs	r2, #32
 800290c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8002918:	2303      	movs	r3, #3
 800291a:	e007      	b.n	800292c <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0c1      	beq.n	80028ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002946:	2b00      	cmp	r3, #0
 8002948:	d014      	beq.n	8002974 <I2C_IsAcknowledgeFailed+0x40>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002952:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2204      	movs	r2, #4
 8002958:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2200      	movs	r2, #0
 800295e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2220      	movs	r2, #32
 8002964:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e000      	b.n	8002976 <I2C_IsAcknowledgeFailed+0x42>
  }
  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	370c      	adds	r7, #12
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop

08002984 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800298a:	2300      	movs	r3, #0
 800298c:	617b      	str	r3, [r7, #20]

  __HAL_RCC_PWR_CLK_ENABLE();
 800298e:	2300      	movs	r3, #0
 8002990:	603b      	str	r3, [r7, #0]
 8002992:	4a2e      	ldr	r2, [pc, #184]	; (8002a4c <HAL_PWREx_EnableOverDrive+0xc8>)
 8002994:	4b2d      	ldr	r3, [pc, #180]	; (8002a4c <HAL_PWREx_EnableOverDrive+0xc8>)
 8002996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800299c:	6413      	str	r3, [r2, #64]	; 0x40
 800299e:	4b2b      	ldr	r3, [pc, #172]	; (8002a4c <HAL_PWREx_EnableOverDrive+0xc8>)
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029a6:	603b      	str	r3, [r7, #0]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029ae:	60fb      	str	r3, [r7, #12]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	fa93 f3a3 	rbit	r3, r3
 80029b6:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80029b8:	68bb      	ldr	r3, [r7, #8]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80029ba:	fab3 f383 	clz	r3, r3
 80029be:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029c2:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 80029c6:	009b      	lsls	r3, r3, #2
 80029c8:	461a      	mov	r2, r3
 80029ca:	2301      	movs	r3, #1
 80029cc:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029ce:	f7fe fb3f 	bl	8001050 <HAL_GetTick>
 80029d2:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029d4:	e009      	b.n	80029ea <HAL_PWREx_EnableOverDrive+0x66>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80029d6:	f7fe fb3b 	bl	8001050 <HAL_GetTick>
 80029da:	4602      	mov	r2, r0
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	1ad3      	subs	r3, r2, r3
 80029e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029e4:	d901      	bls.n	80029ea <HAL_PWREx_EnableOverDrive+0x66>
    {
      return HAL_TIMEOUT;
 80029e6:	2303      	movs	r3, #3
 80029e8:	e02c      	b.n	8002a44 <HAL_PWREx_EnableOverDrive+0xc0>
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80029ea:	4b19      	ldr	r3, [pc, #100]	; (8002a50 <HAL_PWREx_EnableOverDrive+0xcc>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d0ef      	beq.n	80029d6 <HAL_PWREx_EnableOverDrive+0x52>
 80029f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029fa:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	fa93 f3a3 	rbit	r3, r3
 8002a02:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002a04:	687b      	ldr	r3, [r7, #4]
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002a06:	fab3 f383 	clz	r3, r3
 8002a0a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002a0e:	f503 3360 	add.w	r3, r3, #229376	; 0x38000
 8002a12:	009b      	lsls	r3, r3, #2
 8002a14:	461a      	mov	r2, r3
 8002a16:	2301      	movs	r3, #1
 8002a18:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a1a:	f7fe fb19 	bl	8001050 <HAL_GetTick>
 8002a1e:	6178      	str	r0, [r7, #20]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a20:	e009      	b.n	8002a36 <HAL_PWREx_EnableOverDrive+0xb2>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002a22:	f7fe fb15 	bl	8001050 <HAL_GetTick>
 8002a26:	4602      	mov	r2, r0
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a30:	d901      	bls.n	8002a36 <HAL_PWREx_EnableOverDrive+0xb2>
    {
      return HAL_TIMEOUT;
 8002a32:	2303      	movs	r3, #3
 8002a34:	e006      	b.n	8002a44 <HAL_PWREx_EnableOverDrive+0xc0>
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002a36:	4b06      	ldr	r3, [pc, #24]	; (8002a50 <HAL_PWREx_EnableOverDrive+0xcc>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d0ef      	beq.n	8002a22 <HAL_PWREx_EnableOverDrive+0x9e>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3718      	adds	r7, #24
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40007000 	.word	0x40007000

08002a54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b086      	sub	sp, #24
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
 8002a5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;   
 8002a5e:	2300      	movs	r3, #0
 8002a60:	617b      	str	r3, [r7, #20]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002a62:	4b81      	ldr	r3, [pc, #516]	; (8002c68 <HAL_RCC_ClockConfig+0x214>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 020f 	and.w	r2, r3, #15
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	429a      	cmp	r2, r3
 8002a6e:	d20c      	bcs.n	8002a8a <HAL_RCC_ClockConfig+0x36>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a70:	4b7d      	ldr	r3, [pc, #500]	; (8002c68 <HAL_RCC_ClockConfig+0x214>)
 8002a72:	683a      	ldr	r2, [r7, #0]
 8002a74:	b2d2      	uxtb	r2, r2
 8002a76:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a78:	4b7b      	ldr	r3, [pc, #492]	; (8002c68 <HAL_RCC_ClockConfig+0x214>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 020f 	and.w	r2, r3, #15
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d001      	beq.n	8002a8a <HAL_RCC_ClockConfig+0x36>
    {
      return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e0ea      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d008      	beq.n	8002aa8 <HAL_RCC_ClockConfig+0x54>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a96:	4975      	ldr	r1, [pc, #468]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002a98:	4b74      	ldr	r3, [pc, #464]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	608b      	str	r3, [r1, #8]
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0301 	and.w	r3, r3, #1
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	f000 8086 	beq.w	8002bc2 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0x7a>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	4b6b      	ldr	r3, [pc, #428]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d119      	bne.n	8002afe <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e0c8      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d003      	beq.n	8002ade <HAL_RCC_ClockConfig+0x8a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8002ada:	2b03      	cmp	r3, #3
 8002adc:	d107      	bne.n	8002aee <HAL_RCC_ClockConfig+0x9a>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ade:	4b63      	ldr	r3, [pc, #396]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d109      	bne.n	8002afe <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e0b8      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aee:	4b5f      	ldr	r3, [pc, #380]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0302 	and.w	r3, r3, #2
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_RCC_ClockConfig+0xaa>
      {
        return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e0b0      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002afe:	495b      	ldr	r1, [pc, #364]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002b00:	4b5a      	ldr	r3, [pc, #360]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f023 0203 	bic.w	r2, r3, #3
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	608b      	str	r3, [r1, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b10:	f7fe fa9e 	bl	8001050 <HAL_GetTick>
 8002b14:	6178      	str	r0, [r7, #20]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d112      	bne.n	8002b44 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b1e:	e00a      	b.n	8002b36 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b20:	f7fe fa96 	bl	8001050 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	1ad3      	subs	r3, r2, r3
 8002b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d901      	bls.n	8002b36 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e094      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002b36:	4b4d      	ldr	r3, [pc, #308]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002b38:	689b      	ldr	r3, [r3, #8]
 8002b3a:	f003 030c 	and.w	r3, r3, #12
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d1ee      	bne.n	8002b20 <HAL_RCC_ClockConfig+0xcc>
 8002b42:	e03e      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d112      	bne.n	8002b72 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b4c:	e00a      	b.n	8002b64 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b4e:	f7fe fa7f 	bl	8001050 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e07d      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b64:	4b41      	ldr	r3, [pc, #260]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f003 030c 	and.w	r3, r3, #12
 8002b6c:	2b08      	cmp	r3, #8
 8002b6e:	d1ee      	bne.n	8002b4e <HAL_RCC_ClockConfig+0xfa>
 8002b70:	e027      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b03      	cmp	r3, #3
 8002b78:	d11d      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8002b7a:	e00a      	b.n	8002b92 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b7c:	f7fe fa68 	bl	8001050 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d901      	bls.n	8002b92 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8002b8e:	2303      	movs	r3, #3
 8002b90:	e066      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8002b92:	4b36      	ldr	r3, [pc, #216]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	2b0c      	cmp	r3, #12
 8002b9c:	d1ee      	bne.n	8002b7c <HAL_RCC_ClockConfig+0x128>
 8002b9e:	e010      	b.n	8002bc2 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ba0:	f7fe fa56 	bl	8001050 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	697b      	ldr	r3, [r7, #20]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d901      	bls.n	8002bb6 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e054      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bb6:	4b2d      	ldr	r3, [pc, #180]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f003 030c 	and.w	r3, r3, #12
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d1ee      	bne.n	8002ba0 <HAL_RCC_ClockConfig+0x14c>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002bc2:	4b29      	ldr	r3, [pc, #164]	; (8002c68 <HAL_RCC_ClockConfig+0x214>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f003 020f 	and.w	r2, r3, #15
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d90c      	bls.n	8002bea <HAL_RCC_ClockConfig+0x196>
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bd0:	4b25      	ldr	r3, [pc, #148]	; (8002c68 <HAL_RCC_ClockConfig+0x214>)
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	b2d2      	uxtb	r2, r2
 8002bd6:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002bd8:	4b23      	ldr	r3, [pc, #140]	; (8002c68 <HAL_RCC_ClockConfig+0x214>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 020f 	and.w	r2, r3, #15
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d001      	beq.n	8002bea <HAL_RCC_ClockConfig+0x196>
    {
      return HAL_ERROR;
 8002be6:	2301      	movs	r3, #1
 8002be8:	e03a      	b.n	8002c60 <HAL_RCC_ClockConfig+0x20c>
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0304 	and.w	r3, r3, #4
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d008      	beq.n	8002c08 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bf6:	491d      	ldr	r1, [pc, #116]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002bf8:	4b1c      	ldr	r3, [pc, #112]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	608b      	str	r3, [r1, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0308 	and.w	r3, r3, #8
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d009      	beq.n	8002c28 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c14:	4915      	ldr	r1, [pc, #84]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002c16:	4b15      	ldr	r3, [pc, #84]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	691b      	ldr	r3, [r3, #16]
 8002c22:	00db      	lsls	r3, r3, #3
 8002c24:	4313      	orrs	r3, r2
 8002c26:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8002c28:	f000 fab4 	bl	8003194 <HAL_RCC_GetSysClockFreq>
 8002c2c:	4601      	mov	r1, r0
 8002c2e:	4b0f      	ldr	r3, [pc, #60]	; (8002c6c <HAL_RCC_ClockConfig+0x218>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002c36:	23f0      	movs	r3, #240	; 0xf0
 8002c38:	613b      	str	r3, [r7, #16]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	fa93 f3a3 	rbit	r3, r3
 8002c40:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	fab3 f383 	clz	r3, r3
 8002c48:	fa22 f303 	lsr.w	r3, r2, r3
 8002c4c:	4a08      	ldr	r2, [pc, #32]	; (8002c70 <HAL_RCC_ClockConfig+0x21c>)
 8002c4e:	5cd3      	ldrb	r3, [r2, r3]
 8002c50:	fa21 f303 	lsr.w	r3, r1, r3
 8002c54:	4a07      	ldr	r2, [pc, #28]	; (8002c74 <HAL_RCC_ClockConfig+0x220>)
 8002c56:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c58:	2000      	movs	r0, #0
 8002c5a:	f7fe f9cf 	bl	8000ffc <HAL_InitTick>
  
  return HAL_OK;
 8002c5e:	2300      	movs	r3, #0
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3718      	adds	r7, #24
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	40023c00 	.word	0x40023c00
 8002c6c:	40023800 	.word	0x40023800
 8002c70:	080087f8 	.word	0x080087f8
 8002c74:	20000000 	.word	0x20000000

08002c78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c7c:	4b03      	ldr	r3, [pc, #12]	; (8002c8c <HAL_RCC_GetHCLKFreq+0x14>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
}
 8002c80:	4618      	mov	r0, r3
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	20000000 	.word	0x20000000

08002c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8002c96:	f7ff ffef 	bl	8002c78 <HAL_RCC_GetHCLKFreq>
 8002c9a:	4601      	mov	r1, r0
 8002c9c:	4b0b      	ldr	r3, [pc, #44]	; (8002ccc <HAL_RCC_GetPCLK1Freq+0x3c>)
 8002c9e:	689b      	ldr	r3, [r3, #8]
 8002ca0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002ca4:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002ca8:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	fa93 f3a3 	rbit	r3, r3
 8002cb0:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	fab3 f383 	clz	r3, r3
 8002cb8:	fa22 f303 	lsr.w	r3, r2, r3
 8002cbc:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <HAL_RCC_GetPCLK1Freq+0x40>)
 8002cbe:	5cd3      	ldrb	r3, [r2, r3]
 8002cc0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	3708      	adds	r7, #8
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	080087f8 	.word	0x080087f8

08002cd4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8002cda:	f7ff ffcd 	bl	8002c78 <HAL_RCC_GetHCLKFreq>
 8002cde:	4601      	mov	r1, r0
 8002ce0:	4b0b      	ldr	r3, [pc, #44]	; (8002d10 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	f403 4260 	and.w	r2, r3, #57344	; 0xe000
 8002ce8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002cec:	607b      	str	r3, [r7, #4]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	fa93 f3a3 	rbit	r3, r3
 8002cf4:	603b      	str	r3, [r7, #0]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	fab3 f383 	clz	r3, r3
 8002cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8002d00:	4a04      	ldr	r2, [pc, #16]	; (8002d14 <HAL_RCC_GetPCLK2Freq+0x40>)
 8002d02:	5cd3      	ldrb	r3, [r2, r3]
 8002d04:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8002d08:	4618      	mov	r0, r3
 8002d0a:	3708      	adds	r7, #8
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40023800 	.word	0x40023800
 8002d14:	080087f8 	.word	0x080087f8

08002d18 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature 
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b090      	sub	sp, #64	; 0x40
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;  
 8002d20:	2300      	movs	r3, #0
 8002d22:	63fb      	str	r3, [r7, #60]	; 0x3c
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d05b      	beq.n	8002de8 <HAL_RCC_OscConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002d30:	4ba2      	ldr	r3, [pc, #648]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 030c 	and.w	r3, r3, #12
 8002d38:	2b04      	cmp	r3, #4
 8002d3a:	d017      	beq.n	8002d6c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d3c:	4b9f      	ldr	r3, [pc, #636]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 030c 	and.w	r3, r3, #12
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002d44:	2b08      	cmp	r3, #8
 8002d46:	d105      	bne.n	8002d54 <HAL_RCC_OscConfig+0x3c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d48:	4b9c      	ldr	r3, [pc, #624]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d10b      	bne.n	8002d6c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d54:	4b99      	ldr	r3, [pc, #612]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	f003 030c 	and.w	r3, r3, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d5c:	2b0c      	cmp	r3, #12
 8002d5e:	d111      	bne.n	8002d84 <HAL_RCC_OscConfig+0x6c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d60:	4b96      	ldr	r3, [pc, #600]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00b      	beq.n	8002d84 <HAL_RCC_OscConfig+0x6c>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d6c:	4b93      	ldr	r3, [pc, #588]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d036      	beq.n	8002de6 <HAL_RCC_OscConfig+0xce>
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d132      	bne.n	8002de6 <HAL_RCC_OscConfig+0xce>
      {
        return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e1fb      	b.n	800317c <HAL_RCC_OscConfig+0x464>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d84:	4a8e      	ldr	r2, [pc, #568]	; (8002fc0 <HAL_RCC_OscConfig+0x2a8>)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	b2db      	uxtb	r3, r3
 8002d8c:	7013      	strb	r3, [r2, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d013      	beq.n	8002dbe <HAL_RCC_OscConfig+0xa6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d96:	f7fe f95b 	bl	8001050 <HAL_GetTick>
 8002d9a:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d9c:	e008      	b.n	8002db0 <HAL_RCC_OscConfig+0x98>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d9e:	f7fe f957 	bl	8001050 <HAL_GetTick>
 8002da2:	4602      	mov	r2, r0
 8002da4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002da6:	1ad3      	subs	r3, r2, r3
 8002da8:	2b64      	cmp	r3, #100	; 0x64
 8002daa:	d901      	bls.n	8002db0 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8002dac:	2303      	movs	r3, #3
 8002dae:	e1e5      	b.n	800317c <HAL_RCC_OscConfig+0x464>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002db0:	4b82      	ldr	r3, [pc, #520]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0f0      	beq.n	8002d9e <HAL_RCC_OscConfig+0x86>
 8002dbc:	e014      	b.n	8002de8 <HAL_RCC_OscConfig+0xd0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dbe:	f7fe f947 	bl	8001050 <HAL_GetTick>
 8002dc2:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dc4:	e008      	b.n	8002dd8 <HAL_RCC_OscConfig+0xc0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dc6:	f7fe f943 	bl	8001050 <HAL_GetTick>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	2b64      	cmp	r3, #100	; 0x64
 8002dd2:	d901      	bls.n	8002dd8 <HAL_RCC_OscConfig+0xc0>
          {
            return HAL_TIMEOUT;
 8002dd4:	2303      	movs	r3, #3
 8002dd6:	e1d1      	b.n	800317c <HAL_RCC_OscConfig+0x464>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dd8:	4b78      	ldr	r3, [pc, #480]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1f0      	bne.n	8002dc6 <HAL_RCC_OscConfig+0xae>
 8002de4:	e000      	b.n	8002de8 <HAL_RCC_OscConfig+0xd0>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002de6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 0302 	and.w	r3, r3, #2
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 8084 	beq.w	8002efe <HAL_RCC_OscConfig+0x1e6>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002df6:	4b71      	ldr	r3, [pc, #452]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002df8:	689b      	ldr	r3, [r3, #8]
 8002dfa:	f003 030c 	and.w	r3, r3, #12
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d017      	beq.n	8002e32 <HAL_RCC_OscConfig+0x11a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e02:	4b6e      	ldr	r3, [pc, #440]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f003 030c 	and.w	r3, r3, #12
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002e0a:	2b08      	cmp	r3, #8
 8002e0c:	d105      	bne.n	8002e1a <HAL_RCC_OscConfig+0x102>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e0e:	4b6b      	ldr	r3, [pc, #428]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00b      	beq.n	8002e32 <HAL_RCC_OscConfig+0x11a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e1a:	4b68      	ldr	r3, [pc, #416]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f003 030c 	and.w	r3, r3, #12
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e22:	2b0c      	cmp	r3, #12
 8002e24:	d126      	bne.n	8002e74 <HAL_RCC_OscConfig+0x15c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e26:	4b65      	ldr	r3, [pc, #404]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d120      	bne.n	8002e74 <HAL_RCC_OscConfig+0x15c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e32:	4b62      	ldr	r3, [pc, #392]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f003 0302 	and.w	r3, r3, #2
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d005      	beq.n	8002e4a <HAL_RCC_OscConfig+0x132>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	68db      	ldr	r3, [r3, #12]
 8002e42:	2b01      	cmp	r3, #1
 8002e44:	d001      	beq.n	8002e4a <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e198      	b.n	800317c <HAL_RCC_OscConfig+0x464>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e4a:	485c      	ldr	r0, [pc, #368]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002e4c:	4b5b      	ldr	r3, [pc, #364]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6919      	ldr	r1, [r3, #16]
 8002e58:	23f8      	movs	r3, #248	; 0xf8
 8002e5a:	627b      	str	r3, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5e:	fa93 f3a3 	rbit	r3, r3
 8002e62:	623b      	str	r3, [r7, #32]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002e64:	6a3b      	ldr	r3, [r7, #32]
 8002e66:	fab3 f383 	clz	r3, r3
 8002e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	6003      	str	r3, [r0, #0]
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e72:	e044      	b.n	8002efe <HAL_RCC_OscConfig+0x1e6>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d02a      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x1ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e7c:	4b51      	ldr	r3, [pc, #324]	; (8002fc4 <HAL_RCC_OscConfig+0x2ac>)
 8002e7e:	2201      	movs	r2, #1
 8002e80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e82:	f7fe f8e5 	bl	8001050 <HAL_GetTick>
 8002e86:	63f8      	str	r0, [r7, #60]	; 0x3c

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e88:	e008      	b.n	8002e9c <HAL_RCC_OscConfig+0x184>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e8a:	f7fe f8e1 	bl	8001050 <HAL_GetTick>
 8002e8e:	4602      	mov	r2, r0
 8002e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e92:	1ad3      	subs	r3, r2, r3
 8002e94:	2b02      	cmp	r3, #2
 8002e96:	d901      	bls.n	8002e9c <HAL_RCC_OscConfig+0x184>
          {
            return HAL_TIMEOUT;
 8002e98:	2303      	movs	r3, #3
 8002e9a:	e16f      	b.n	800317c <HAL_RCC_OscConfig+0x464>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e9c:	4b47      	ldr	r3, [pc, #284]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d0f0      	beq.n	8002e8a <HAL_RCC_OscConfig+0x172>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ea8:	4844      	ldr	r0, [pc, #272]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002eaa:	4b44      	ldr	r3, [pc, #272]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6919      	ldr	r1, [r3, #16]
 8002eb6:	23f8      	movs	r3, #248	; 0xf8
 8002eb8:	637b      	str	r3, [r7, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	fab3 f383 	clz	r3, r3
 8002ec8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	6003      	str	r3, [r0, #0]
 8002ed0:	e015      	b.n	8002efe <HAL_RCC_OscConfig+0x1e6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ed2:	4b3c      	ldr	r3, [pc, #240]	; (8002fc4 <HAL_RCC_OscConfig+0x2ac>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed8:	f7fe f8ba 	bl	8001050 <HAL_GetTick>
 8002edc:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ede:	e008      	b.n	8002ef2 <HAL_RCC_OscConfig+0x1da>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ee0:	f7fe f8b6 	bl	8001050 <HAL_GetTick>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ee8:	1ad3      	subs	r3, r2, r3
 8002eea:	2b02      	cmp	r3, #2
 8002eec:	d901      	bls.n	8002ef2 <HAL_RCC_OscConfig+0x1da>
          {
            return HAL_TIMEOUT;
 8002eee:	2303      	movs	r3, #3
 8002ef0:	e144      	b.n	800317c <HAL_RCC_OscConfig+0x464>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ef2:	4b32      	ldr	r3, [pc, #200]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0302 	and.w	r3, r3, #2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1f0      	bne.n	8002ee0 <HAL_RCC_OscConfig+0x1c8>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0308 	and.w	r3, r3, #8
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d030      	beq.n	8002f6c <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d016      	beq.n	8002f40 <HAL_RCC_OscConfig+0x228>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f12:	4b2d      	ldr	r3, [pc, #180]	; (8002fc8 <HAL_RCC_OscConfig+0x2b0>)
 8002f14:	2201      	movs	r2, #1
 8002f16:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f18:	f7fe f89a 	bl	8001050 <HAL_GetTick>
 8002f1c:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f1e:	e008      	b.n	8002f32 <HAL_RCC_OscConfig+0x21a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f20:	f7fe f896 	bl	8001050 <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d901      	bls.n	8002f32 <HAL_RCC_OscConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8002f2e:	2303      	movs	r3, #3
 8002f30:	e124      	b.n	800317c <HAL_RCC_OscConfig+0x464>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f32:	4b22      	ldr	r3, [pc, #136]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002f34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d0f0      	beq.n	8002f20 <HAL_RCC_OscConfig+0x208>
 8002f3e:	e015      	b.n	8002f6c <HAL_RCC_OscConfig+0x254>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f40:	4b21      	ldr	r3, [pc, #132]	; (8002fc8 <HAL_RCC_OscConfig+0x2b0>)
 8002f42:	2200      	movs	r2, #0
 8002f44:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f46:	f7fe f883 	bl	8001050 <HAL_GetTick>
 8002f4a:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f4c:	e008      	b.n	8002f60 <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f4e:	f7fe f87f 	bl	8001050 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x248>
        {
          return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e10d      	b.n	800317c <HAL_RCC_OscConfig+0x464>
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f60:	4b16      	ldr	r3, [pc, #88]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002f62:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f64:	f003 0302 	and.w	r3, r3, #2
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d1f0      	bne.n	8002f4e <HAL_RCC_OscConfig+0x236>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0304 	and.w	r3, r3, #4
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d065      	beq.n	8003044 <HAL_RCC_OscConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60bb      	str	r3, [r7, #8]
 8002f7c:	4a0f      	ldr	r2, [pc, #60]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002f7e:	4b0f      	ldr	r3, [pc, #60]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f86:	6413      	str	r3, [r2, #64]	; 0x40
 8002f88:	4b0c      	ldr	r3, [pc, #48]	; (8002fbc <HAL_RCC_OscConfig+0x2a4>)
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f90:	60bb      	str	r3, [r7, #8]
 8002f92:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8002f94:	4a0d      	ldr	r2, [pc, #52]	; (8002fcc <HAL_RCC_OscConfig+0x2b4>)
 8002f96:	4b0d      	ldr	r3, [pc, #52]	; (8002fcc <HAL_RCC_OscConfig+0x2b4>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f9e:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002fa0:	f7fe f856 	bl	8001050 <HAL_GetTick>
 8002fa4:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002fa6:	e013      	b.n	8002fd0 <HAL_RCC_OscConfig+0x2b8>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002fa8:	f7fe f852 	bl	8001050 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	2b02      	cmp	r3, #2
 8002fb4:	d90c      	bls.n	8002fd0 <HAL_RCC_OscConfig+0x2b8>
      {
        return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e0e0      	b.n	800317c <HAL_RCC_OscConfig+0x464>
 8002fba:	bf00      	nop
 8002fbc:	40023800 	.word	0x40023800
 8002fc0:	40023802 	.word	0x40023802
 8002fc4:	42470000 	.word	0x42470000
 8002fc8:	42470e80 	.word	0x42470e80
 8002fcc:	40007000 	.word	0x40007000
    PWR->CR |= PWR_CR_DBP;
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002fd0:	4b6c      	ldr	r3, [pc, #432]	; (8003184 <HAL_RCC_OscConfig+0x46c>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0e5      	beq.n	8002fa8 <HAL_RCC_OscConfig+0x290>
        return HAL_TIMEOUT;
      }
    }
    
    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fdc:	4a6a      	ldr	r2, [pc, #424]	; (8003188 <HAL_RCC_OscConfig+0x470>)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	7013      	strb	r3, [r2, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d015      	beq.n	800301a <HAL_RCC_OscConfig+0x302>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fee:	f7fe f82f 	bl	8001050 <HAL_GetTick>
 8002ff2:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff4:	e00a      	b.n	800300c <HAL_RCC_OscConfig+0x2f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff6:	f7fe f82b 	bl	8001050 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	f241 3288 	movw	r2, #5000	; 0x1388
 8003004:	4293      	cmp	r3, r2
 8003006:	d901      	bls.n	800300c <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 8003008:	2303      	movs	r3, #3
 800300a:	e0b7      	b.n	800317c <HAL_RCC_OscConfig+0x464>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800300c:	4b5f      	ldr	r3, [pc, #380]	; (800318c <HAL_RCC_OscConfig+0x474>)
 800300e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d0ee      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x2de>
 8003018:	e014      	b.n	8003044 <HAL_RCC_OscConfig+0x32c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800301a:	f7fe f819 	bl	8001050 <HAL_GetTick>
 800301e:	63f8      	str	r0, [r7, #60]	; 0x3c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003020:	e00a      	b.n	8003038 <HAL_RCC_OscConfig+0x320>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003022:	f7fe f815 	bl	8001050 <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003030:	4293      	cmp	r3, r2
 8003032:	d901      	bls.n	8003038 <HAL_RCC_OscConfig+0x320>
        {
          return HAL_TIMEOUT;
 8003034:	2303      	movs	r3, #3
 8003036:	e0a1      	b.n	800317c <HAL_RCC_OscConfig+0x464>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003038:	4b54      	ldr	r3, [pc, #336]	; (800318c <HAL_RCC_OscConfig+0x474>)
 800303a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303c:	f003 0302 	and.w	r3, r3, #2
 8003040:	2b00      	cmp	r3, #0
 8003042:	d1ee      	bne.n	8003022 <HAL_RCC_OscConfig+0x30a>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	699b      	ldr	r3, [r3, #24]
 8003048:	2b00      	cmp	r3, #0
 800304a:	f000 8096 	beq.w	800317a <HAL_RCC_OscConfig+0x462>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800304e:	4b4f      	ldr	r3, [pc, #316]	; (800318c <HAL_RCC_OscConfig+0x474>)
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 030c 	and.w	r3, r3, #12
 8003056:	2b08      	cmp	r3, #8
 8003058:	f000 808d 	beq.w	8003176 <HAL_RCC_OscConfig+0x45e>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	699b      	ldr	r3, [r3, #24]
 8003060:	2b02      	cmp	r3, #2
 8003062:	d171      	bne.n	8003148 <HAL_RCC_OscConfig+0x430>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003064:	4b4a      	ldr	r3, [pc, #296]	; (8003190 <HAL_RCC_OscConfig+0x478>)
 8003066:	2200      	movs	r2, #0
 8003068:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800306a:	f7fd fff1 	bl	8001050 <HAL_GetTick>
 800306e:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003072:	f7fd ffed 	bl	8001050 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e07b      	b.n	800317c <HAL_RCC_OscConfig+0x464>
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003084:	4b41      	ldr	r3, [pc, #260]	; (800318c <HAL_RCC_OscConfig+0x474>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800308c:	2b00      	cmp	r3, #0
 800308e:	d1f0      	bne.n	8003072 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003090:	483e      	ldr	r0, [pc, #248]	; (800318c <HAL_RCC_OscConfig+0x474>)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	69da      	ldr	r2, [r3, #28]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	431a      	orrs	r2, r3
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80030a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80030a4:	633b      	str	r3, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030a8:	fa93 f3a3 	rbit	r3, r3
 80030ac:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	fab3 f383 	clz	r3, r3
 80030b4:	fa01 f303 	lsl.w	r3, r1, r3
 80030b8:	431a      	orrs	r2, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030be:	085b      	lsrs	r3, r3, #1
 80030c0:	1e59      	subs	r1, r3, #1
 80030c2:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80030c6:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030ca:	fa93 f3a3 	rbit	r3, r3
 80030ce:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	fab3 f383 	clz	r3, r3
 80030d6:	fa01 f303 	lsl.w	r3, r1, r3
 80030da:	431a      	orrs	r2, r3
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80030e0:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 80030e4:	62bb      	str	r3, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030e8:	fa93 f3a3 	rbit	r3, r3
 80030ec:	617b      	str	r3, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	fab3 f383 	clz	r3, r3
 80030f4:	fa01 f303 	lsl.w	r3, r1, r3
 80030f8:	431a      	orrs	r2, r3
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030fe:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8003102:	63bb      	str	r3, [r7, #56]	; 0x38
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003106:	fa93 f3a3 	rbit	r3, r3
 800310a:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	fab3 f383 	clz	r3, r3
 8003112:	fa01 f303 	lsl.w	r3, r1, r3
 8003116:	4313      	orrs	r3, r2
 8003118:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800311a:	4b1d      	ldr	r3, [pc, #116]	; (8003190 <HAL_RCC_OscConfig+0x478>)
 800311c:	2201      	movs	r2, #1
 800311e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003120:	f7fd ff96 	bl	8001050 <HAL_GetTick>
 8003124:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003126:	e008      	b.n	800313a <HAL_RCC_OscConfig+0x422>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003128:	f7fd ff92 	bl	8001050 <HAL_GetTick>
 800312c:	4602      	mov	r2, r0
 800312e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003130:	1ad3      	subs	r3, r2, r3
 8003132:	2b02      	cmp	r3, #2
 8003134:	d901      	bls.n	800313a <HAL_RCC_OscConfig+0x422>
          {
            return HAL_TIMEOUT;
 8003136:	2303      	movs	r3, #3
 8003138:	e020      	b.n	800317c <HAL_RCC_OscConfig+0x464>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800313a:	4b14      	ldr	r3, [pc, #80]	; (800318c <HAL_RCC_OscConfig+0x474>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003142:	2b00      	cmp	r3, #0
 8003144:	d0f0      	beq.n	8003128 <HAL_RCC_OscConfig+0x410>
 8003146:	e018      	b.n	800317a <HAL_RCC_OscConfig+0x462>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003148:	4b11      	ldr	r3, [pc, #68]	; (8003190 <HAL_RCC_OscConfig+0x478>)
 800314a:	2200      	movs	r2, #0
 800314c:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800314e:	f7fd ff7f 	bl	8001050 <HAL_GetTick>
 8003152:	63f8      	str	r0, [r7, #60]	; 0x3c
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003154:	e008      	b.n	8003168 <HAL_RCC_OscConfig+0x450>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003156:	f7fd ff7b 	bl	8001050 <HAL_GetTick>
 800315a:	4602      	mov	r2, r0
 800315c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800315e:	1ad3      	subs	r3, r2, r3
 8003160:	2b02      	cmp	r3, #2
 8003162:	d901      	bls.n	8003168 <HAL_RCC_OscConfig+0x450>
          {
            return HAL_TIMEOUT;
 8003164:	2303      	movs	r3, #3
 8003166:	e009      	b.n	800317c <HAL_RCC_OscConfig+0x464>
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003168:	4b08      	ldr	r3, [pc, #32]	; (800318c <HAL_RCC_OscConfig+0x474>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1f0      	bne.n	8003156 <HAL_RCC_OscConfig+0x43e>
 8003174:	e001      	b.n	800317a <HAL_RCC_OscConfig+0x462>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003176:	2301      	movs	r3, #1
 8003178:	e000      	b.n	800317c <HAL_RCC_OscConfig+0x464>
    }
  }
  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3740      	adds	r7, #64	; 0x40
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}
 8003184:	40007000 	.word	0x40007000
 8003188:	40023870 	.word	0x40023870
 800318c:	40023800 	.word	0x40023800
 8003190:	42470060 	.word	0x42470060

08003194 <HAL_RCC_GetSysClockFreq>:
  *         
  *               
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003194:	b480      	push	{r7}
 8003196:	b093      	sub	sp, #76	; 0x4c
 8003198:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800319a:	2300      	movs	r3, #0
 800319c:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t pllvco = 0U;
 800319e:	2300      	movs	r3, #0
 80031a0:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t pllp = 0U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pllr = 0U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t sysclockfreq = 0U;
 80031aa:	2300      	movs	r3, #0
 80031ac:	643b      	str	r3, [r7, #64]	; 0x40

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031ae:	4b6c      	ldr	r3, [pc, #432]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
 80031b6:	2b0c      	cmp	r3, #12
 80031b8:	f200 80c8 	bhi.w	800334c <HAL_RCC_GetSysClockFreq+0x1b8>
 80031bc:	a201      	add	r2, pc, #4	; (adr r2, 80031c4 <HAL_RCC_GetSysClockFreq+0x30>)
 80031be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031c2:	bf00      	nop
 80031c4:	080031f9 	.word	0x080031f9
 80031c8:	0800334d 	.word	0x0800334d
 80031cc:	0800334d 	.word	0x0800334d
 80031d0:	0800334d 	.word	0x0800334d
 80031d4:	080031ff 	.word	0x080031ff
 80031d8:	0800334d 	.word	0x0800334d
 80031dc:	0800334d 	.word	0x0800334d
 80031e0:	0800334d 	.word	0x0800334d
 80031e4:	08003205 	.word	0x08003205
 80031e8:	0800334d 	.word	0x0800334d
 80031ec:	0800334d 	.word	0x0800334d
 80031f0:	0800334d 	.word	0x0800334d
 80031f4:	080032ab 	.word	0x080032ab
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031f8:	4b5a      	ldr	r3, [pc, #360]	; (8003364 <HAL_RCC_GetSysClockFreq+0x1d0>)
 80031fa:	643b      	str	r3, [r7, #64]	; 0x40
       break;
 80031fc:	e0a9      	b.n	8003352 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031fe:	4b5a      	ldr	r3, [pc, #360]	; (8003368 <HAL_RCC_GetSysClockFreq+0x1d4>)
 8003200:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003202:	e0a6      	b.n	8003352 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003204:	4b56      	ldr	r3, [pc, #344]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800320c:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800320e:	4b54      	ldr	r3, [pc, #336]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d017      	beq.n	800324a <HAL_RCC_GetSysClockFreq+0xb6>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800321a:	4a53      	ldr	r2, [pc, #332]	; (8003368 <HAL_RCC_GetSysClockFreq+0x1d4>)
 800321c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800321e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003222:	4b4f      	ldr	r3, [pc, #316]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003224:	6859      	ldr	r1, [r3, #4]
 8003226:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800322a:	400b      	ands	r3, r1
 800322c:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8003230:	61f9      	str	r1, [r7, #28]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003232:	69f9      	ldr	r1, [r7, #28]
 8003234:	fa91 f1a1 	rbit	r1, r1
 8003238:	61b9      	str	r1, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800323a:	69b9      	ldr	r1, [r7, #24]
 800323c:	fab1 f181 	clz	r1, r1
 8003240:	40cb      	lsrs	r3, r1
 8003242:	fb03 f302 	mul.w	r3, r3, r2
 8003246:	647b      	str	r3, [r7, #68]	; 0x44
 8003248:	e016      	b.n	8003278 <HAL_RCC_GetSysClockFreq+0xe4>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 800324a:	4a46      	ldr	r2, [pc, #280]	; (8003364 <HAL_RCC_GetSysClockFreq+0x1d0>)
 800324c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800324e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003252:	4b43      	ldr	r3, [pc, #268]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003254:	6859      	ldr	r1, [r3, #4]
 8003256:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800325a:	400b      	ands	r3, r1
 800325c:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8003260:	6339      	str	r1, [r7, #48]	; 0x30
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003262:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003264:	fa91 f1a1 	rbit	r1, r1
 8003268:	6179      	str	r1, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800326a:	6979      	ldr	r1, [r7, #20]
 800326c:	fab1 f181 	clz	r1, r1
 8003270:	40cb      	lsrs	r3, r1
 8003272:	fb03 f302 	mul.w	r3, r3, r2
 8003276:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8003278:	4b39      	ldr	r3, [pc, #228]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003280:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003284:	62fb      	str	r3, [r7, #44]	; 0x2c
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003288:	fa93 f3a3 	rbit	r3, r3
 800328c:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 800328e:	693b      	ldr	r3, [r7, #16]
 8003290:	fab3 f383 	clz	r3, r3
 8003294:	fa22 f303 	lsr.w	r3, r2, r3
 8003298:	3301      	adds	r3, #1
 800329a:	005b      	lsls	r3, r3, #1
 800329c:	63bb      	str	r3, [r7, #56]	; 0x38
      
      sysclockfreq = pllvco/pllp;
 800329e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80032a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a6:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 80032a8:	e053      	b.n	8003352 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80032aa:	4b2d      	ldr	r3, [pc, #180]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80032b2:	63fb      	str	r3, [r7, #60]	; 0x3c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80032b4:	4b2a      	ldr	r3, [pc, #168]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80032b6:	685b      	ldr	r3, [r3, #4]
 80032b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d017      	beq.n	80032f0 <HAL_RCC_GetSysClockFreq+0x15c>
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80032c0:	4a29      	ldr	r2, [pc, #164]	; (8003368 <HAL_RCC_GetSysClockFreq+0x1d4>)
 80032c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80032c8:	4b25      	ldr	r3, [pc, #148]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80032ca:	6859      	ldr	r1, [r3, #4]
 80032cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80032d0:	400b      	ands	r3, r1
 80032d2:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 80032d6:	62b9      	str	r1, [r7, #40]	; 0x28
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032da:	fa91 f1a1 	rbit	r1, r1
 80032de:	60f9      	str	r1, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80032e0:	68f9      	ldr	r1, [r7, #12]
 80032e2:	fab1 f181 	clz	r1, r1
 80032e6:	40cb      	lsrs	r3, r1
 80032e8:	fb03 f302 	mul.w	r3, r3, r2
 80032ec:	647b      	str	r3, [r7, #68]	; 0x44
 80032ee:	e016      	b.n	800331e <HAL_RCC_GetSysClockFreq+0x18a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 80032f0:	4a1c      	ldr	r2, [pc, #112]	; (8003364 <HAL_RCC_GetSysClockFreq+0x1d0>)
 80032f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80032f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80032f8:	4b19      	ldr	r3, [pc, #100]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 80032fa:	6859      	ldr	r1, [r3, #4]
 80032fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003300:	400b      	ands	r3, r1
 8003302:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8003306:	6279      	str	r1, [r7, #36]	; 0x24
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003308:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800330a:	fa91 f1a1 	rbit	r1, r1
 800330e:	60b9      	str	r1, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003310:	68b9      	ldr	r1, [r7, #8]
 8003312:	fab1 f181 	clz	r1, r1
 8003316:	40cb      	lsrs	r3, r1
 8003318:	fb03 f302 	mul.w	r3, r3, r2
 800331c:	647b      	str	r3, [r7, #68]	; 0x44
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> POSITION_VAL(RCC_PLLCFGR_PLLR));
 800331e:	4b10      	ldr	r3, [pc, #64]	; (8003360 <HAL_RCC_GetSysClockFreq+0x1cc>)
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003326:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800332a:	623b      	str	r3, [r7, #32]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800332c:	6a3b      	ldr	r3, [r7, #32]
 800332e:	fa93 f3a3 	rbit	r3, r3
 8003332:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	fab3 f383 	clz	r3, r3
 800333a:	fa22 f303 	lsr.w	r3, r2, r3
 800333e:	637b      	str	r3, [r7, #52]	; 0x34
      
      sysclockfreq = pllvco/pllr;
 8003340:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003342:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003344:	fbb2 f3f3 	udiv	r3, r2, r3
 8003348:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 800334a:	e002      	b.n	8003352 <HAL_RCC_GetSysClockFreq+0x1be>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800334c:	4b05      	ldr	r3, [pc, #20]	; (8003364 <HAL_RCC_GetSysClockFreq+0x1d0>)
 800334e:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8003350:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003352:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8003354:	4618      	mov	r0, r3
 8003356:	374c      	adds	r7, #76	; 0x4c
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr
 8003360:	40023800 	.word	0x40023800
 8003364:	00f42400 	.word	0x00f42400
 8003368:	007a1200 	.word	0x007a1200

0800336c <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d101      	bne.n	800337e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	e01d      	b.n	80033ba <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b00      	cmp	r3, #0
 8003388:	d106      	bne.n	8003398 <HAL_TIM_Base_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f001 fff8 	bl	8005388 <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2202      	movs	r2, #2
 800339c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	3304      	adds	r3, #4
 80033a8:	4619      	mov	r1, r3
 80033aa:	4610      	mov	r0, r2
 80033ac:	f000 fa32 	bl	8003814 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2201      	movs	r2, #1
 80033b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  return HAL_OK;
 80033b8:	2300      	movs	r3, #0
}
 80033ba:	4618      	mov	r0, r3
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop

080033c4 <HAL_TIM_Base_Start_IT>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	687a      	ldr	r2, [r7, #4]
 80033d2:	6812      	ldr	r2, [r2, #0]
 80033d4:	68d2      	ldr	r2, [r2, #12]
 80033d6:	f042 0201 	orr.w	r2, r2, #1
 80033da:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	6812      	ldr	r2, [r2, #0]
 80033e4:	6812      	ldr	r2, [r2, #0]
 80033e6:	f042 0201 	orr.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop

080033fc <HAL_TIM_IRQHandler>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d022      	beq.n	8003458 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d01b      	beq.n	8003458 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f06f 0202 	mvn.w	r2, #2
 8003428:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2201      	movs	r2, #1
 800342e:	761a      	strb	r2, [r3, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	699b      	ldr	r3, [r3, #24]
 8003436:	f003 0303 	and.w	r3, r3, #3
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f9ca 	bl	80037d8 <HAL_TIM_IC_CaptureCallback>
 8003444:	e005      	b.n	8003452 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f9bc 	bl	80037c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f9cd 	bl	80037ec <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	f003 0304 	and.w	r3, r3, #4
 8003462:	2b00      	cmp	r3, #0
 8003464:	d022      	beq.n	80034ac <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d01b      	beq.n	80034ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f06f 0204 	mvn.w	r2, #4
 800347c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <HAL_TIM_IRQHandler+0x9e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f9a0 	bl	80037d8 <HAL_TIM_IC_CaptureCallback>
 8003498:	e005      	b.n	80034a6 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f992 	bl	80037c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f000 f9a3 	bl	80037ec <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d022      	beq.n	8003500 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	68db      	ldr	r3, [r3, #12]
 80034c0:	f003 0308 	and.w	r3, r3, #8
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d01b      	beq.n	8003500 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f06f 0208 	mvn.w	r2, #8
 80034d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2204      	movs	r2, #4
 80034d6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	69db      	ldr	r3, [r3, #28]
 80034de:	f003 0303 	and.w	r3, r3, #3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d003      	beq.n	80034ee <HAL_TIM_IRQHandler+0xf2>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 f976 	bl	80037d8 <HAL_TIM_IC_CaptureCallback>
 80034ec:	e005      	b.n	80034fa <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f000 f968 	bl	80037c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f000 f979 	bl	80037ec <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	f003 0310 	and.w	r3, r3, #16
 800350a:	2b00      	cmp	r3, #0
 800350c:	d022      	beq.n	8003554 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	f003 0310 	and.w	r3, r3, #16
 8003518:	2b00      	cmp	r3, #0
 800351a:	d01b      	beq.n	8003554 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f06f 0210 	mvn.w	r2, #16
 8003524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2208      	movs	r2, #8
 800352a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	69db      	ldr	r3, [r3, #28]
 8003532:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003536:	2b00      	cmp	r3, #0
 8003538:	d003      	beq.n	8003542 <HAL_TIM_IRQHandler+0x146>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f94c 	bl	80037d8 <HAL_TIM_IC_CaptureCallback>
 8003540:	e005      	b.n	800354e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f93e 	bl	80037c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 f94f 	bl	80037ec <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2200      	movs	r2, #0
 8003552:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	691b      	ldr	r3, [r3, #16]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00e      	beq.n	8003580 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	f003 0301 	and.w	r3, r3, #1
 800356c:	2b00      	cmp	r3, #0
 800356e:	d007      	beq.n	8003580 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f06f 0201 	mvn.w	r2, #1
 8003578:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f001 f8e0 	bl	8004740 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00e      	beq.n	80035ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003598:	2b00      	cmp	r3, #0
 800359a:	d007      	beq.n	80035ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80035a4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f000 fad8 	bl	8003b5c <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	691b      	ldr	r3, [r3, #16]
 80035b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00e      	beq.n	80035d8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d007      	beq.n	80035d8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80035d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80035d2:	6878      	ldr	r0, [r7, #4]
 80035d4:	f000 f914 	bl	8003800 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	f003 0320 	and.w	r3, r3, #32
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00e      	beq.n	8003604 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d007      	beq.n	8003604 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f06f 0220 	mvn.w	r2, #32
 80035fc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f000 faa2 	bl	8003b48 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8003604:	bf00      	nop
 8003606:	3708      	adds	r7, #8
 8003608:	46bd      	mov	sp, r7
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig: pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral. 
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)    
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003616:	2300      	movs	r3, #0
 8003618:	60fb      	str	r3, [r7, #12]
    
  /* Process Locked */
  __HAL_LOCK(htim);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003620:	2b01      	cmp	r3, #1
 8003622:	d101      	bne.n	8003628 <HAL_TIM_ConfigClockSource+0x1c>
 8003624:	2302      	movs	r3, #2
 8003626:	e0c8      	b.n	80037ba <HAL_TIM_ConfigClockSource+0x1ae>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
  
  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003646:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800364e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	609a      	str	r2, [r3, #8]
  
  switch (sClockSourceConfig->ClockSource)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	2b40      	cmp	r3, #64	; 0x40
 800365e:	d077      	beq.n	8003750 <HAL_TIM_ConfigClockSource+0x144>
 8003660:	2b40      	cmp	r3, #64	; 0x40
 8003662:	d80e      	bhi.n	8003682 <HAL_TIM_ConfigClockSource+0x76>
 8003664:	2b10      	cmp	r3, #16
 8003666:	f000 808a 	beq.w	800377e <HAL_TIM_ConfigClockSource+0x172>
 800366a:	2b10      	cmp	r3, #16
 800366c:	d802      	bhi.n	8003674 <HAL_TIM_ConfigClockSource+0x68>
 800366e:	2b00      	cmp	r3, #0
 8003670:	d07e      	beq.n	8003770 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003672:	e099      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8003674:	2b20      	cmp	r3, #32
 8003676:	f000 8089 	beq.w	800378c <HAL_TIM_ConfigClockSource+0x180>
 800367a:	2b30      	cmp	r3, #48	; 0x30
 800367c:	f000 808d 	beq.w	800379a <HAL_TIM_ConfigClockSource+0x18e>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003680:	e092      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8003682:	2b70      	cmp	r3, #112	; 0x70
 8003684:	d016      	beq.n	80036b4 <HAL_TIM_ConfigClockSource+0xa8>
 8003686:	2b70      	cmp	r3, #112	; 0x70
 8003688:	d804      	bhi.n	8003694 <HAL_TIM_ConfigClockSource+0x88>
 800368a:	2b50      	cmp	r3, #80	; 0x50
 800368c:	d040      	beq.n	8003710 <HAL_TIM_ConfigClockSource+0x104>
 800368e:	2b60      	cmp	r3, #96	; 0x60
 8003690:	d04e      	beq.n	8003730 <HAL_TIM_ConfigClockSource+0x124>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 8003692:	e089      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;
  
  switch (sClockSourceConfig->ClockSource)
 8003694:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003698:	d003      	beq.n	80036a2 <HAL_TIM_ConfigClockSource+0x96>
 800369a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800369e:	d024      	beq.n	80036ea <HAL_TIM_ConfigClockSource+0xde>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;
    
    default:
    break;    
 80036a0:	e082      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_INTERNAL:
    { 
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	6812      	ldr	r2, [r2, #0]
 80036aa:	6892      	ldr	r2, [r2, #8]
 80036ac:	f022 0207 	bic.w	r2, r2, #7
 80036b0:	609a      	str	r2, [r3, #8]
    }
    break;
 80036b2:	e079      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6818      	ldr	r0, [r3, #0]
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	6899      	ldr	r1, [r3, #8]
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685a      	ldr	r2, [r3, #4]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	f000 f9d8 	bl	8003a78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	689b      	ldr	r3, [r3, #8]
 80036ce:	60fb      	str	r3, [r7, #12]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80036d6:	60fb      	str	r3, [r7, #12]
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80036de:	60fb      	str	r3, [r7, #12]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68fa      	ldr	r2, [r7, #12]
 80036e6:	609a      	str	r2, [r3, #8]
    }
    break;
 80036e8:	e05e      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance, 
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6818      	ldr	r0, [r3, #0]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	6899      	ldr	r1, [r3, #8]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	68db      	ldr	r3, [r3, #12]
 80036fa:	f000 f9bd 	bl	8003a78 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler, 
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6812      	ldr	r2, [r2, #0]
 8003706:	6892      	ldr	r2, [r2, #8]
 8003708:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800370c:	609a      	str	r2, [r3, #8]
    }
    break;
 800370e:	e04b      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6818      	ldr	r0, [r3, #0]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	6859      	ldr	r1, [r3, #4]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	461a      	mov	r2, r3
 800371e:	f000 f923 	bl	8003968 <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	2150      	movs	r1, #80	; 0x50
 8003728:	4618      	mov	r0, r3
 800372a:	f000 f985 	bl	8003a38 <TIM_ITRx_SetConfig>
    }
    break;
 800372e:	e03b      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance, 
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6818      	ldr	r0, [r3, #0]
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	6859      	ldr	r1, [r3, #4]
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	68db      	ldr	r3, [r3, #12]
 800373c:	461a      	mov	r2, r3
 800373e:	f000 f947 	bl	80039d0 <TIM_TI2_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity, 
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	2160      	movs	r1, #96	; 0x60
 8003748:	4618      	mov	r0, r3
 800374a:	f000 f975 	bl	8003a38 <TIM_ITRx_SetConfig>
    }
    break;
 800374e:	e02b      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6818      	ldr	r0, [r3, #0]
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	6859      	ldr	r1, [r3, #4]
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	68db      	ldr	r3, [r3, #12]
 800375c:	461a      	mov	r2, r3
 800375e:	f000 f903 	bl	8003968 <TIM_TI1_ConfigInputStage>
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	2140      	movs	r1, #64	; 0x40
 8003768:	4618      	mov	r0, r3
 800376a:	f000 f965 	bl	8003a38 <TIM_ITRx_SetConfig>
    }
    break;
 800376e:	e01b      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR0:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	2100      	movs	r1, #0
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f95e 	bl	8003a38 <TIM_ITRx_SetConfig>
    }
    break;
 800377c:	e014      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR1:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	2110      	movs	r1, #16
 8003784:	4618      	mov	r0, r3
 8003786:	f000 f957 	bl	8003a38 <TIM_ITRx_SetConfig>
    }
    break;
 800378a:	e00d      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	2120      	movs	r1, #32
 8003792:	4618      	mov	r0, r3
 8003794:	f000 f950 	bl	8003a38 <TIM_ITRx_SetConfig>
    }
    break;
 8003798:	e006      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x19c>
    case TIM_CLOCKSOURCE_ITR3:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2130      	movs	r1, #48	; 0x30
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 f949 	bl	8003a38 <TIM_ITRx_SetConfig>
    }
    break;
 80037a6:	bf00      	nop
    
    default:
    break;    
  }
  htim->State = HAL_TIM_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 80037b8:	2300      	movs	r3, #0
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	3710      	adds	r7, #16
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop

080037c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037cc:	bf00      	nop
 80037ce:	370c      	adds	r7, #12
 80037d0:	46bd      	mov	sp, r7
 80037d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d6:	4770      	bx	lr

080037d8 <HAL_TIM_IC_CaptureCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037d8:	b480      	push	{r7}
 80037da:	b083      	sub	sp, #12
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037e0:	bf00      	nop
 80037e2:	370c      	adds	r7, #12
 80037e4:	46bd      	mov	sp, r7
 80037e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ea:	4770      	bx	lr

080037ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <HAL_TIM_TriggerCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003808:	bf00      	nop
 800380a:	370c      	adds	r7, #12
 800380c:	46bd      	mov	sp, r7
 800380e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003812:	4770      	bx	lr

08003814 <TIM_Base_SetConfig>:
  * @param  TIMx: TIM peripheral
  * @param  Structure: pointer on TIM Time Base required parameters  
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
 800381c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 800381e:	2300      	movs	r3, #0
 8003820:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	60fb      	str	r3, [r7, #12]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	4a44      	ldr	r2, [pc, #272]	; (800393c <TIM_Base_SetConfig+0x128>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d013      	beq.n	8003858 <TIM_Base_SetConfig+0x44>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003836:	d00f      	beq.n	8003858 <TIM_Base_SetConfig+0x44>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a41      	ldr	r2, [pc, #260]	; (8003940 <TIM_Base_SetConfig+0x12c>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d00b      	beq.n	8003858 <TIM_Base_SetConfig+0x44>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a40      	ldr	r2, [pc, #256]	; (8003944 <TIM_Base_SetConfig+0x130>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d007      	beq.n	8003858 <TIM_Base_SetConfig+0x44>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a3f      	ldr	r2, [pc, #252]	; (8003948 <TIM_Base_SetConfig+0x134>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d003      	beq.n	8003858 <TIM_Base_SetConfig+0x44>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a3e      	ldr	r2, [pc, #248]	; (800394c <TIM_Base_SetConfig+0x138>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d101      	bne.n	800385c <TIM_Base_SetConfig+0x48>
 8003858:	2301      	movs	r3, #1
 800385a:	e000      	b.n	800385e <TIM_Base_SetConfig+0x4a>
 800385c:	2300      	movs	r3, #0
 800385e:	2b00      	cmp	r3, #0
 8003860:	d008      	beq.n	8003874 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003868:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	68fa      	ldr	r2, [r7, #12]
 8003870:	4313      	orrs	r3, r2
 8003872:	60fb      	str	r3, [r7, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a31      	ldr	r2, [pc, #196]	; (800393c <TIM_Base_SetConfig+0x128>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d02b      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003882:	d027      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	4a2e      	ldr	r2, [pc, #184]	; (8003940 <TIM_Base_SetConfig+0x12c>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d023      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	4a2d      	ldr	r2, [pc, #180]	; (8003944 <TIM_Base_SetConfig+0x130>)
 8003890:	4293      	cmp	r3, r2
 8003892:	d01f      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	4a2c      	ldr	r2, [pc, #176]	; (8003948 <TIM_Base_SetConfig+0x134>)
 8003898:	4293      	cmp	r3, r2
 800389a:	d01b      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a2b      	ldr	r2, [pc, #172]	; (800394c <TIM_Base_SetConfig+0x138>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d017      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a2a      	ldr	r2, [pc, #168]	; (8003950 <TIM_Base_SetConfig+0x13c>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d013      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	4a29      	ldr	r2, [pc, #164]	; (8003954 <TIM_Base_SetConfig+0x140>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d00f      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	4a28      	ldr	r2, [pc, #160]	; (8003958 <TIM_Base_SetConfig+0x144>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d00b      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a27      	ldr	r2, [pc, #156]	; (800395c <TIM_Base_SetConfig+0x148>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d007      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4a26      	ldr	r2, [pc, #152]	; (8003960 <TIM_Base_SetConfig+0x14c>)
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d003      	beq.n	80038d4 <TIM_Base_SetConfig+0xc0>
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	4a25      	ldr	r2, [pc, #148]	; (8003964 <TIM_Base_SetConfig+0x150>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d101      	bne.n	80038d8 <TIM_Base_SetConfig+0xc4>
 80038d4:	2301      	movs	r3, #1
 80038d6:	e000      	b.n	80038da <TIM_Base_SetConfig+0xc6>
 80038d8:	2300      	movs	r3, #0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d008      	beq.n	80038f0 <TIM_Base_SetConfig+0xdc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038e4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	68db      	ldr	r3, [r3, #12]
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4313      	orrs	r3, r2
 80038ee:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	601a      	str	r2, [r3, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	689a      	ldr	r2, [r3, #8]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	629a      	str	r2, [r3, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a0c      	ldr	r2, [pc, #48]	; (800393c <TIM_Base_SetConfig+0x128>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d003      	beq.n	8003916 <TIM_Base_SetConfig+0x102>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4a0e      	ldr	r2, [pc, #56]	; (800394c <TIM_Base_SetConfig+0x138>)
 8003912:	4293      	cmp	r3, r2
 8003914:	d101      	bne.n	800391a <TIM_Base_SetConfig+0x106>
 8003916:	2301      	movs	r3, #1
 8003918:	e000      	b.n	800391c <TIM_Base_SetConfig+0x108>
 800391a:	2300      	movs	r3, #0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <TIM_Base_SetConfig+0x114>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	691a      	ldr	r2, [r3, #16]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	615a      	str	r2, [r3, #20]
}
 800392e:	bf00      	nop
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	40010000 	.word	0x40010000
 8003940:	40000400 	.word	0x40000400
 8003944:	40000800 	.word	0x40000800
 8003948:	40000c00 	.word	0x40000c00
 800394c:	40010400 	.word	0x40010400
 8003950:	40014000 	.word	0x40014000
 8003954:	40014400 	.word	0x40014400
 8003958:	40014800 	.word	0x40014800
 800395c:	40001800 	.word	0x40001800
 8003960:	40001c00 	.word	0x40001c00
 8003964:	40002000 	.word	0x40002000

08003968 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003968:	b480      	push	{r7}
 800396a:	b087      	sub	sp, #28
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8003974:	2300      	movs	r3, #0
 8003976:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8003978:	2300      	movs	r3, #0
 800397a:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6a1b      	ldr	r3, [r3, #32]
 8003980:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	f023 0201 	bic.w	r2, r3, #1
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	617b      	str	r3, [r7, #20]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800399a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	011b      	lsls	r3, r3, #4
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	617b      	str	r3, [r7, #20]
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	f023 030a 	bic.w	r3, r3, #10
 80039ac:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	4313      	orrs	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	697a      	ldr	r2, [r7, #20]
 80039ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	693a      	ldr	r2, [r7, #16]
 80039c0:	621a      	str	r2, [r3, #32]
}
 80039c2:	bf00      	nop
 80039c4:	371c      	adds	r7, #28
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop

080039d0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039d0:	b480      	push	{r7}
 80039d2:	b087      	sub	sp, #28
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 80039dc:	2300      	movs	r3, #0
 80039de:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80039e0:	2300      	movs	r3, #0
 80039e2:	613b      	str	r3, [r7, #16]
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6a1b      	ldr	r3, [r3, #32]
 80039e8:	f023 0210 	bic.w	r2, r3, #16
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	613b      	str	r3, [r7, #16]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a02:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	031b      	lsls	r3, r3, #12
 8003a08:	697a      	ldr	r2, [r7, #20]
 8003a0a:	4313      	orrs	r3, r2
 8003a0c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a0e:	693b      	ldr	r3, [r7, #16]
 8003a10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a14:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	011b      	lsls	r3, r3, #4
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	693a      	ldr	r2, [r7, #16]
 8003a2a:	621a      	str	r2, [r3, #32]
}
 8003a2c:	bf00      	nop
 8003a2e:	371c      	adds	r7, #28
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t TIM_ITRx)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b085      	sub	sp, #20
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
 8003a40:	460b      	mov	r3, r1
 8003a42:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60fb      	str	r3, [r7, #12]
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a54:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= TIM_ITRx | TIM_SLAVEMODE_EXTERNAL1;
 8003a56:	887b      	ldrh	r3, [r7, #2]
 8003a58:	f043 0307 	orr.w	r3, r3, #7
 8003a5c:	b29b      	uxth	r3, r3
 8003a5e:	461a      	mov	r2, r3
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	609a      	str	r2, [r3, #8]
}
 8003a6c:	bf00      	nop
 8003a6e:	3714      	adds	r7, #20
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b087      	sub	sp, #28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
 8003a84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8003a86:	2300      	movs	r3, #0
 8003a88:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a90:	697b      	ldr	r3, [r7, #20]
 8003a92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	021a      	lsls	r2, r3, #8
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	697a      	ldr	r2, [r7, #20]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	609a      	str	r2, [r3, #8]
} 
 8003ab0:	bf00      	nop
 8003ab2:	371c      	adds	r7, #28
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
 8003ac4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d101      	bne.n	8003ad4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ad0:	2302      	movs	r3, #2
 8003ad2:	e032      	b.n	8003b3a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  htim->State = HAL_TIM_STATE_BUSY;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	6812      	ldr	r2, [r2, #0]
 8003aec:	6852      	ldr	r2, [r2, #4]
 8003aee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003af2:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	687a      	ldr	r2, [r7, #4]
 8003afa:	6812      	ldr	r2, [r2, #0]
 8003afc:	6851      	ldr	r1, [r2, #4]
 8003afe:	683a      	ldr	r2, [r7, #0]
 8003b00:	6812      	ldr	r2, [r2, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	6812      	ldr	r2, [r2, #0]
 8003b0e:	6892      	ldr	r2, [r2, #8]
 8003b10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b14:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6812      	ldr	r2, [r2, #0]
 8003b1e:	6891      	ldr	r1, [r2, #8]
 8003b20:	683a      	ldr	r2, [r7, #0]
 8003b22:	6852      	ldr	r2, [r2, #4]
 8003b24:	430a      	orrs	r2, r1
 8003b26:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  
  return HAL_OK;
 8003b38:	2300      	movs	r3, #0
} 
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	370c      	adds	r7, #12
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop

08003b48 <HAL_TIMEx_CommutationCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b082      	sub	sp, #8
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d101      	bne.n	8003b82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e03f      	b.n	8003c02 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d106      	bne.n	8003b9c <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f001 fc3a 	bl	8005410 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2224      	movs	r2, #36	; 0x24
 8003ba0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	68d2      	ldr	r2, [r2, #12]
 8003bae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003bb2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 fb81 	bl	80042bc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	687a      	ldr	r2, [r7, #4]
 8003bc0:	6812      	ldr	r2, [r2, #0]
 8003bc2:	6912      	ldr	r2, [r2, #16]
 8003bc4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bc8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	6812      	ldr	r2, [r2, #0]
 8003bd2:	6952      	ldr	r2, [r2, #20]
 8003bd4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bd8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	687a      	ldr	r2, [r7, #4]
 8003be0:	6812      	ldr	r2, [r2, #0]
 8003be2:	68d2      	ldr	r2, [r2, #12]
 8003be4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003be8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2220      	movs	r2, #32
 8003bfc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8003c00:	2300      	movs	r3, #0
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop

08003c0c <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b088      	sub	sp, #32
 8003c10:	af02      	add	r7, sp, #8
 8003c12:	60f8      	str	r0, [r7, #12]
 8003c14:	60b9      	str	r1, [r7, #8]
 8003c16:	603b      	str	r3, [r7, #0]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY) 
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	2b20      	cmp	r3, #32
 8003c2a:	d17f      	bne.n	8003d2c <HAL_UART_Transmit+0x120>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d002      	beq.n	8003c38 <HAL_UART_Transmit+0x2c>
 8003c32:	88fb      	ldrh	r3, [r7, #6]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d101      	bne.n	8003c3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e078      	b.n	8003d2e <HAL_UART_Transmit+0x122>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d101      	bne.n	8003c4a <HAL_UART_Transmit+0x3e>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e071      	b.n	8003d2e <HAL_UART_Transmit+0x122>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	2200      	movs	r2, #0
 8003c56:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2221      	movs	r2, #33	; 0x21
 8003c5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8003c60:	f7fd f9f6 	bl	8001050 <HAL_GetTick>
 8003c64:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	88fa      	ldrh	r2, [r7, #6]
 8003c6a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	88fa      	ldrh	r2, [r7, #6]
 8003c70:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8003c72:	e040      	b.n	8003cf6 <HAL_UART_Transmit+0xea>
    {
      huart->TxXferCount--;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c78:	3b01      	subs	r3, #1
 8003c7a:	b29a      	uxth	r2, r3
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	689b      	ldr	r3, [r3, #8]
 8003c84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c88:	d121      	bne.n	8003cce <HAL_UART_Transmit+0xc2>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	2200      	movs	r2, #0
 8003c92:	2180      	movs	r1, #128	; 0x80
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 f9ad 	bl	8003ff4 <UART_WaitOnFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <HAL_UART_Transmit+0x98>
        { 
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e044      	b.n	8003d2e <HAL_UART_Transmit+0x122>
        }
        tmp = (uint16_t*) pData;
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FFU);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	8812      	ldrh	r2, [r2, #0]
 8003cb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cb4:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	691b      	ldr	r3, [r3, #16]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d103      	bne.n	8003cc6 <HAL_UART_Transmit+0xba>
        {
          pData +=2U;
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	3302      	adds	r3, #2
 8003cc2:	60bb      	str	r3, [r7, #8]
 8003cc4:	e017      	b.n	8003cf6 <HAL_UART_Transmit+0xea>
        }
        else
        { 
          pData +=1U;
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	3301      	adds	r3, #1
 8003cca:	60bb      	str	r3, [r7, #8]
 8003ccc:	e013      	b.n	8003cf6 <HAL_UART_Transmit+0xea>
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cce:	683b      	ldr	r3, [r7, #0]
 8003cd0:	9300      	str	r3, [sp, #0]
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	2180      	movs	r1, #128	; 0x80
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f000 f98b 	bl	8003ff4 <UART_WaitOnFlagUntilTimeout>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d001      	beq.n	8003ce8 <HAL_UART_Transmit+0xdc>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e022      	b.n	8003d2e <HAL_UART_Transmit+0x122>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	1c59      	adds	r1, r3, #1
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	781b      	ldrb	r3, [r3, #0]
 8003cf4:	6053      	str	r3, [r2, #4]
    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0U)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1ba      	bne.n	8003c74 <HAL_UART_Transmit+0x68>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFFU);
      } 
    }
    
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	9300      	str	r3, [sp, #0]
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	2200      	movs	r2, #0
 8003d06:	2140      	movs	r1, #64	; 0x40
 8003d08:	68f8      	ldr	r0, [r7, #12]
 8003d0a:	f000 f973 	bl	8003ff4 <UART_WaitOnFlagUntilTimeout>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d001      	beq.n	8003d18 <HAL_UART_Transmit+0x10c>
    { 
      return HAL_TIMEOUT;
 8003d14:	2303      	movs	r3, #3
 8003d16:	e00a      	b.n	8003d2e <HAL_UART_Transmit+0x122>
    }
    
    /* At end of Tx process, restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    return HAL_OK;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	e000      	b.n	8003d2e <HAL_UART_Transmit+0x122>
  }
  else
  {
    return HAL_BUSY;
 8003d2c:	2302      	movs	r3, #2
  }
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3718      	adds	r7, #24
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop

08003d38 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	60f8      	str	r0, [r7, #12]
 8003d40:	60b9      	str	r1, [r7, #8]
 8003d42:	4613      	mov	r3, r2
 8003d44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */ 
  if(huart->RxState == HAL_UART_STATE_READY)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8003d4c:	b2db      	uxtb	r3, r3
 8003d4e:	2b20      	cmp	r3, #32
 8003d50:	d138      	bne.n	8003dc4 <HAL_UART_Receive_IT+0x8c>
  {
    if((pData == NULL ) || (Size == 0U)) 
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d002      	beq.n	8003d5e <HAL_UART_Receive_IT+0x26>
 8003d58:	88fb      	ldrh	r3, [r7, #6]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e031      	b.n	8003dc6 <HAL_UART_Receive_IT+0x8e>
    }
    
    /* Process Locked */
    __HAL_LOCK(huart);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d68:	2b01      	cmp	r3, #1
 8003d6a:	d101      	bne.n	8003d70 <HAL_UART_Receive_IT+0x38>
 8003d6c:	2302      	movs	r3, #2
 8003d6e:	e02a      	b.n	8003dc6 <HAL_UART_Receive_IT+0x8e>
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2201      	movs	r2, #1
 8003d74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    huart->pRxBuffPtr = pData;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	68ba      	ldr	r2, [r7, #8]
 8003d7c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	88fa      	ldrh	r2, [r7, #6]
 8003d82:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	88fa      	ldrh	r2, [r7, #6]
 8003d88:	85da      	strh	r2, [r3, #46]	; 0x2e
    
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2222      	movs	r2, #34	; 0x22
 8003d94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	6812      	ldr	r2, [r2, #0]
 8003da8:	6952      	ldr	r2, [r2, #20]
 8003daa:	f042 0201 	orr.w	r2, r2, #1
 8003dae:	615a      	str	r2, [r3, #20]

    /* Enable the UART Parity Error and Data Register not empty Interrupts */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	6812      	ldr	r2, [r2, #0]
 8003db8:	68d2      	ldr	r2, [r2, #12]
 8003dba:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8003dbe:	60da      	str	r2, [r3, #12]
    
    return HAL_OK;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	e000      	b.n	8003dc6 <HAL_UART_Receive_IT+0x8e>
  }
  else
  {
    return HAL_BUSY; 
 8003dc4:	2302      	movs	r3, #2
  }
}
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	3714      	adds	r7, #20
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr
 8003dd2:	bf00      	nop

08003dd4 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b088      	sub	sp, #32
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	695b      	ldr	r3, [r3, #20]
 8003df2:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8003df4:	2300      	movs	r3, #0
 8003df6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f003 030f 	and.w	r3, r3, #15
 8003e02:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d10d      	bne.n	8003e26 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	f003 0320 	and.w	r3, r3, #32
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d008      	beq.n	8003e26 <HAL_UART_IRQHandler+0x52>
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	f003 0320 	and.w	r3, r3, #32
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d003      	beq.n	8003e26 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f9d2 	bl	80041c8 <UART_Receive_IT>
      return;
 8003e24:	e0cc      	b.n	8003fc0 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f000 80ab 	beq.w	8003f84 <HAL_UART_IRQHandler+0x1b0>
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d105      	bne.n	8003e44 <HAL_UART_IRQHandler+0x70>
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	f000 80a0 	beq.w	8003f84 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e44:	69fb      	ldr	r3, [r7, #28]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d00a      	beq.n	8003e64 <HAL_UART_IRQHandler+0x90>
 8003e4e:	69bb      	ldr	r3, [r7, #24]
 8003e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e5c:	f043 0201 	orr.w	r2, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f003 0304 	and.w	r3, r3, #4
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00a      	beq.n	8003e84 <HAL_UART_IRQHandler+0xb0>
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f003 0301 	and.w	r3, r3, #1
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d005      	beq.n	8003e84 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e7c:	f043 0202 	orr.w	r2, r3, #2
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	f003 0302 	and.w	r3, r3, #2
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d00a      	beq.n	8003ea4 <HAL_UART_IRQHandler+0xd0>
 8003e8e:	697b      	ldr	r3, [r7, #20]
 8003e90:	f003 0301 	and.w	r3, r3, #1
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d005      	beq.n	8003ea4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e9c:	f043 0204 	orr.w	r2, r3, #4
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	63da      	str	r2, [r3, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	f003 0308 	and.w	r3, r3, #8
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d00a      	beq.n	8003ec4 <HAL_UART_IRQHandler+0xf0>
 8003eae:	697b      	ldr	r3, [r7, #20]
 8003eb0:	f003 0301 	and.w	r3, r3, #1
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d005      	beq.n	8003ec4 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ebc:	f043 0208 	orr.w	r2, r3, #8
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d078      	beq.n	8003fbe <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	f003 0320 	and.w	r3, r3, #32
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d007      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x112>
 8003ed6:	69bb      	ldr	r3, [r7, #24]
 8003ed8:	f003 0320 	and.w	r3, r3, #32
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d002      	beq.n	8003ee6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	f000 f971 	bl	80041c8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	695b      	ldr	r3, [r3, #20]
 8003eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	bf14      	ite	ne
 8003ef4:	2301      	movne	r3, #1
 8003ef6:	2300      	moveq	r3, #0
 8003ef8:	b2db      	uxtb	r3, r3
 8003efa:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f00:	f003 0308 	and.w	r3, r3, #8
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d102      	bne.n	8003f0e <HAL_UART_IRQHandler+0x13a>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d031      	beq.n	8003f72 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 f8ba 	bl	8004088 <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	695b      	ldr	r3, [r3, #20]
 8003f1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d023      	beq.n	8003f6a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6812      	ldr	r2, [r2, #0]
 8003f2a:	6952      	ldr	r2, [r2, #20]
 8003f2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003f30:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d013      	beq.n	8003f62 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f3e:	4a22      	ldr	r2, [pc, #136]	; (8003fc8 <HAL_UART_IRQHandler+0x1f4>)
 8003f40:	651a      	str	r2, [r3, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fd fa84 	bl	8001454 <HAL_DMA_Abort_IT>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d016      	beq.n	8003f80 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f56:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	4798      	blx	r3
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f60:	e00e      	b.n	8003f80 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 f83c 	bl	8003fe0 <HAL_UART_ErrorCallback>
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f68:	e00a      	b.n	8003f80 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f838 	bl	8003fe0 <HAL_UART_ErrorCallback>
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f70:	e006      	b.n	8003f80 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 f834 	bl	8003fe0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8003f7e:	e01e      	b.n	8003fbe <HAL_UART_IRQHandler+0x1ea>
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f80:	bf00      	nop
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
        huart->ErrorCode = HAL_UART_ERROR_NONE;
      }
    }
    return;
 8003f82:	e01c      	b.n	8003fbe <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f84:	69fb      	ldr	r3, [r7, #28]
 8003f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d008      	beq.n	8003fa0 <HAL_UART_IRQHandler+0x1cc>
 8003f8e:	69bb      	ldr	r3, [r7, #24]
 8003f90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d003      	beq.n	8003fa0 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f000 f8a7 	bl	80040ec <UART_Transmit_IT>
    return;
 8003f9e:	e00f      	b.n	8003fc0 <HAL_UART_IRQHandler+0x1ec>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d00a      	beq.n	8003fc0 <HAL_UART_IRQHandler+0x1ec>
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d005      	beq.n	8003fc0 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8003fb4:	6878      	ldr	r0, [r7, #4]
 8003fb6:	f000 f8ef 	bl	8004198 <UART_EndTransmit_IT>
    return;
 8003fba:	bf00      	nop
 8003fbc:	e000      	b.n	8003fc0 <HAL_UART_IRQHandler+0x1ec>
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
        huart->ErrorCode = HAL_UART_ERROR_NONE;
      }
    }
    return;
 8003fbe:	bf00      	nop
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8003fc0:	3720      	adds	r7, #32
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	080040c5 	.word	0x080040c5

08003fcc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 8003fd4:	bf00      	nop
 8003fd6:	370c      	adds	r7, #12
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fde:	4770      	bx	lr

08003fe0 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	b083      	sub	sp, #12
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 8003fe8:	bf00      	nop
 8003fea:	370c      	adds	r7, #12
 8003fec:	46bd      	mov	sp, r7
 8003fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff2:	4770      	bx	lr

08003ff4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	60f8      	str	r0, [r7, #12]
 8003ffc:	60b9      	str	r1, [r7, #8]
 8003ffe:	603b      	str	r3, [r7, #0]
 8004000:	4613      	mov	r3, r2
 8004002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004004:	e02c      	b.n	8004060 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800400c:	d028      	beq.n	8004060 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	2b00      	cmp	r3, #0
 8004012:	d007      	beq.n	8004024 <UART_WaitOnFlagUntilTimeout+0x30>
 8004014:	f7fd f81c 	bl	8001050 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	1ad2      	subs	r2, r2, r3
 800401e:	69bb      	ldr	r3, [r7, #24]
 8004020:	429a      	cmp	r2, r3
 8004022:	d91d      	bls.n	8004060 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	68fa      	ldr	r2, [r7, #12]
 800402a:	6812      	ldr	r2, [r2, #0]
 800402c:	68d2      	ldr	r2, [r2, #12]
 800402e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004032:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	68fa      	ldr	r2, [r7, #12]
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	6952      	ldr	r2, [r2, #20]
 800403e:	f022 0201 	bic.w	r2, r2, #1
 8004042:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2220      	movs	r2, #32
 8004048:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 800405c:	2303      	movs	r3, #3
 800405e:	e00f      	b.n	8004080 <UART_WaitOnFlagUntilTimeout+0x8c>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	681a      	ldr	r2, [r3, #0]
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	401a      	ands	r2, r3
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	429a      	cmp	r2, r3
 800406e:	bf0c      	ite	eq
 8004070:	2301      	moveq	r3, #1
 8004072:	2300      	movne	r3, #0
 8004074:	b2db      	uxtb	r3, r3
 8004076:	461a      	mov	r2, r3
 8004078:	79fb      	ldrb	r3, [r7, #7]
 800407a:	429a      	cmp	r2, r3
 800407c:	d0c3      	beq.n	8004006 <UART_WaitOnFlagUntilTimeout+0x12>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;
 800407e:	2300      	movs	r3, #0
}
 8004080:	4618      	mov	r0, r3
 8004082:	3710      	adds	r7, #16
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	6812      	ldr	r2, [r2, #0]
 8004098:	68d2      	ldr	r2, [r2, #12]
 800409a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800409e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	687a      	ldr	r2, [r7, #4]
 80040a6:	6812      	ldr	r2, [r2, #0]
 80040a8:	6952      	ldr	r2, [r2, #20]
 80040aa:	f022 0201 	bic.w	r2, r2, #1
 80040ae:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2220      	movs	r2, #32
 80040b4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80040b8:	bf00      	nop
 80040ba:	370c      	adds	r7, #12
 80040bc:	46bd      	mov	sp, r7
 80040be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c2:	4770      	bx	lr

080040c4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b084      	sub	sp, #16
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2200      	movs	r2, #0
 80040dc:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80040de:	68f8      	ldr	r0, [r7, #12]
 80040e0:	f7ff ff7e 	bl	8003fe0 <HAL_UART_ErrorCallback>
}
 80040e4:	bf00      	nop
 80040e6:	3710      	adds	r7, #16
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b21      	cmp	r3, #33	; 0x21
 80040fe:	d143      	bne.n	8004188 <UART_Transmit_IT+0x9c>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004108:	d119      	bne.n	800413e <UART_Transmit_IT+0x52>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a1b      	ldr	r3, [r3, #32]
 800410e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	8812      	ldrh	r2, [r2, #0]
 8004118:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800411c:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d105      	bne.n	8004132 <UART_Transmit_IT+0x46>
      {
        huart->pTxBuffPtr += 2U;
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6a1b      	ldr	r3, [r3, #32]
 800412a:	1c9a      	adds	r2, r3, #2
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	621a      	str	r2, [r3, #32]
 8004130:	e00e      	b.n	8004150 <UART_Transmit_IT+0x64>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6a1b      	ldr	r3, [r3, #32]
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	621a      	str	r2, [r3, #32]
 800413c:	e008      	b.n	8004150 <UART_Transmit_IT+0x64>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a1b      	ldr	r3, [r3, #32]
 8004146:	1c58      	adds	r0, r3, #1
 8004148:	6879      	ldr	r1, [r7, #4]
 800414a:	6208      	str	r0, [r1, #32]
 800414c:	781b      	ldrb	r3, [r3, #0]
 800414e:	6053      	str	r3, [r2, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004154:	3b01      	subs	r3, #1
 8004156:	b29a      	uxth	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	84da      	strh	r2, [r3, #38]	; 0x26
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10f      	bne.n	8004184 <UART_Transmit_IT+0x98>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	6812      	ldr	r2, [r2, #0]
 800416c:	68d2      	ldr	r2, [r2, #12]
 800416e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004172:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	687a      	ldr	r2, [r7, #4]
 800417a:	6812      	ldr	r2, [r2, #0]
 800417c:	68d2      	ldr	r2, [r2, #12]
 800417e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004182:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004184:	2300      	movs	r3, #0
 8004186:	e000      	b.n	800418a <UART_Transmit_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004188:	2302      	movs	r3, #2
  }
}
 800418a:	4618      	mov	r0, r3
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop

08004198 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	6812      	ldr	r2, [r2, #0]
 80041a8:	68d2      	ldr	r2, [r2, #12]
 80041aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ae:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2220      	movs	r2, #32
 80041b4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f7ff ff07 	bl	8003fcc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80041be:	2300      	movs	r3, #0
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	3708      	adds	r7, #8
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	2b22      	cmp	r3, #34	; 0x22
 80041da:	d169      	bne.n	80042b0 <UART_Receive_IT+0xe8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041e4:	d123      	bne.n	800422e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041ea:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d10e      	bne.n	8004212 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	b29b      	uxth	r3, r3
 80041fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004200:	b29a      	uxth	r2, r3
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420a:	1c9a      	adds	r2, r3, #2
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	629a      	str	r2, [r3, #40]	; 0x28
 8004210:	e029      	b.n	8004266 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	b29b      	uxth	r3, r3
 800421a:	b2db      	uxtb	r3, r3
 800421c:	b29a      	uxth	r2, r3
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004226:	1c5a      	adds	r2, r3, #1
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	629a      	str	r2, [r3, #40]	; 0x28
 800422c:	e01b      	b.n	8004266 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	691b      	ldr	r3, [r3, #16]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10a      	bne.n	800424c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800423a:	1c59      	adds	r1, r3, #1
 800423c:	687a      	ldr	r2, [r7, #4]
 800423e:	6291      	str	r1, [r2, #40]	; 0x28
 8004240:	687a      	ldr	r2, [r7, #4]
 8004242:	6812      	ldr	r2, [r2, #0]
 8004244:	6852      	ldr	r2, [r2, #4]
 8004246:	b2d2      	uxtb	r2, r2
 8004248:	701a      	strb	r2, [r3, #0]
 800424a:	e00c      	b.n	8004266 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004250:	1c59      	adds	r1, r3, #1
 8004252:	687a      	ldr	r2, [r7, #4]
 8004254:	6291      	str	r1, [r2, #40]	; 0x28
 8004256:	687a      	ldr	r2, [r7, #4]
 8004258:	6812      	ldr	r2, [r2, #0]
 800425a:	6852      	ldr	r2, [r2, #4]
 800425c:	b2d2      	uxtb	r2, r2
 800425e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004262:	b2d2      	uxtb	r2, r2
 8004264:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800426a:	3b01      	subs	r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	85da      	strh	r2, [r3, #46]	; 0x2e
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004276:	2b00      	cmp	r3, #0
 8004278:	d118      	bne.n	80042ac <UART_Receive_IT+0xe4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	6812      	ldr	r2, [r2, #0]
 8004282:	68d2      	ldr	r2, [r2, #12]
 8004284:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004288:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6812      	ldr	r2, [r2, #0]
 8004292:	6952      	ldr	r2, [r2, #20]
 8004294:	f022 0201 	bic.w	r2, r2, #1
 8004298:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2220      	movs	r2, #32
 800429e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 fa26 	bl	80046f4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80042a8:	2300      	movs	r3, #0
 80042aa:	e002      	b.n	80042b2 <UART_Receive_IT+0xea>
    }
    return HAL_OK;
 80042ac:	2300      	movs	r3, #0
 80042ae:	e000      	b.n	80042b2 <UART_Receive_IT+0xea>
  }
  else
  {
    return HAL_BUSY;
 80042b0:	2302      	movs	r3, #2
  }
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}
 80042ba:	bf00      	nop

080042bc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042be:	b085      	sub	sp, #20
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	691b      	ldr	r3, [r3, #16]
 80042ce:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042d6:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	68db      	ldr	r3, [r3, #12]
 80042dc:	68fa      	ldr	r2, [r7, #12]
 80042de:	4313      	orrs	r3, r2
 80042e0:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80042f8:	f023 030c 	bic.w	r3, r3, #12
 80042fc:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	689a      	ldr	r2, [r3, #8]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	691b      	ldr	r3, [r3, #16]
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	431a      	orrs	r2, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69db      	ldr	r3, [r3, #28]
 8004312:	4313      	orrs	r3, r2
 8004314:	68fa      	ldr	r2, [r7, #12]
 8004316:	4313      	orrs	r3, r2
 8004318:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68fa      	ldr	r2, [r7, #12]
 8004320:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	695b      	ldr	r3, [r3, #20]
 8004328:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004330:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	68fa      	ldr	r2, [r7, #12]
 8004338:	4313      	orrs	r3, r2
 800433a:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	69db      	ldr	r3, [r3, #28]
 8004348:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800434c:	f040 80e4 	bne.w	8004518 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	4aab      	ldr	r2, [pc, #684]	; (8004604 <UART_SetConfig+0x348>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d004      	beq.n	8004364 <UART_SetConfig+0xa8>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4aaa      	ldr	r2, [pc, #680]	; (8004608 <UART_SetConfig+0x34c>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d16c      	bne.n	800443e <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681c      	ldr	r4, [r3, #0]
 8004368:	f7fe fcb4 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 800436c:	4602      	mov	r2, r0
 800436e:	4613      	mov	r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	4413      	add	r3, r2
 8004374:	009a      	lsls	r2, r3, #2
 8004376:	441a      	add	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	005b      	lsls	r3, r3, #1
 800437e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004382:	4aa2      	ldr	r2, [pc, #648]	; (800460c <UART_SetConfig+0x350>)
 8004384:	fba2 2303 	umull	r2, r3, r2, r3
 8004388:	095b      	lsrs	r3, r3, #5
 800438a:	011d      	lsls	r5, r3, #4
 800438c:	f7fe fca2 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 8004390:	4602      	mov	r2, r0
 8004392:	4613      	mov	r3, r2
 8004394:	009b      	lsls	r3, r3, #2
 8004396:	4413      	add	r3, r2
 8004398:	009a      	lsls	r2, r3, #2
 800439a:	441a      	add	r2, r3
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	fbb2 f6f3 	udiv	r6, r2, r3
 80043a6:	f7fe fc95 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 80043aa:	4602      	mov	r2, r0
 80043ac:	4613      	mov	r3, r2
 80043ae:	009b      	lsls	r3, r3, #2
 80043b0:	4413      	add	r3, r2
 80043b2:	009a      	lsls	r2, r3, #2
 80043b4:	441a      	add	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c0:	4a92      	ldr	r2, [pc, #584]	; (800460c <UART_SetConfig+0x350>)
 80043c2:	fba2 2303 	umull	r2, r3, r2, r3
 80043c6:	095b      	lsrs	r3, r3, #5
 80043c8:	2264      	movs	r2, #100	; 0x64
 80043ca:	fb02 f303 	mul.w	r3, r2, r3
 80043ce:	1af3      	subs	r3, r6, r3
 80043d0:	00db      	lsls	r3, r3, #3
 80043d2:	3332      	adds	r3, #50	; 0x32
 80043d4:	4a8d      	ldr	r2, [pc, #564]	; (800460c <UART_SetConfig+0x350>)
 80043d6:	fba2 2303 	umull	r2, r3, r2, r3
 80043da:	095b      	lsrs	r3, r3, #5
 80043dc:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	441d      	add	r5, r3
 80043e4:	f7fe fc76 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 80043e8:	4602      	mov	r2, r0
 80043ea:	4613      	mov	r3, r2
 80043ec:	009b      	lsls	r3, r3, #2
 80043ee:	4413      	add	r3, r2
 80043f0:	009a      	lsls	r2, r3, #2
 80043f2:	441a      	add	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	005b      	lsls	r3, r3, #1
 80043fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80043fe:	f7fe fc69 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 8004402:	4602      	mov	r2, r0
 8004404:	4613      	mov	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	009a      	lsls	r2, r3, #2
 800440c:	441a      	add	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	005b      	lsls	r3, r3, #1
 8004414:	fbb2 f3f3 	udiv	r3, r2, r3
 8004418:	4a7c      	ldr	r2, [pc, #496]	; (800460c <UART_SetConfig+0x350>)
 800441a:	fba2 2303 	umull	r2, r3, r2, r3
 800441e:	095b      	lsrs	r3, r3, #5
 8004420:	2264      	movs	r2, #100	; 0x64
 8004422:	fb02 f303 	mul.w	r3, r2, r3
 8004426:	1af3      	subs	r3, r6, r3
 8004428:	00db      	lsls	r3, r3, #3
 800442a:	3332      	adds	r3, #50	; 0x32
 800442c:	4a77      	ldr	r2, [pc, #476]	; (800460c <UART_SetConfig+0x350>)
 800442e:	fba2 2303 	umull	r2, r3, r2, r3
 8004432:	095b      	lsrs	r3, r3, #5
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	442b      	add	r3, r5
 800443a:	60a3      	str	r3, [r4, #8]
 800443c:	e154      	b.n	80046e8 <UART_SetConfig+0x42c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681c      	ldr	r4, [r3, #0]
 8004442:	f7fe fc25 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8004446:	4602      	mov	r2, r0
 8004448:	4613      	mov	r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	4413      	add	r3, r2
 800444e:	009a      	lsls	r2, r3, #2
 8004450:	441a      	add	r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	005b      	lsls	r3, r3, #1
 8004458:	fbb2 f3f3 	udiv	r3, r2, r3
 800445c:	4a6b      	ldr	r2, [pc, #428]	; (800460c <UART_SetConfig+0x350>)
 800445e:	fba2 2303 	umull	r2, r3, r2, r3
 8004462:	095b      	lsrs	r3, r3, #5
 8004464:	011d      	lsls	r5, r3, #4
 8004466:	f7fe fc13 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 800446a:	4602      	mov	r2, r0
 800446c:	4613      	mov	r3, r2
 800446e:	009b      	lsls	r3, r3, #2
 8004470:	4413      	add	r3, r2
 8004472:	009a      	lsls	r2, r3, #2
 8004474:	441a      	add	r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	005b      	lsls	r3, r3, #1
 800447c:	fbb2 f6f3 	udiv	r6, r2, r3
 8004480:	f7fe fc06 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8004484:	4602      	mov	r2, r0
 8004486:	4613      	mov	r3, r2
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	4413      	add	r3, r2
 800448c:	009a      	lsls	r2, r3, #2
 800448e:	441a      	add	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	005b      	lsls	r3, r3, #1
 8004496:	fbb2 f3f3 	udiv	r3, r2, r3
 800449a:	4a5c      	ldr	r2, [pc, #368]	; (800460c <UART_SetConfig+0x350>)
 800449c:	fba2 2303 	umull	r2, r3, r2, r3
 80044a0:	095b      	lsrs	r3, r3, #5
 80044a2:	2264      	movs	r2, #100	; 0x64
 80044a4:	fb02 f303 	mul.w	r3, r2, r3
 80044a8:	1af3      	subs	r3, r6, r3
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	3332      	adds	r3, #50	; 0x32
 80044ae:	4a57      	ldr	r2, [pc, #348]	; (800460c <UART_SetConfig+0x350>)
 80044b0:	fba2 2303 	umull	r2, r3, r2, r3
 80044b4:	095b      	lsrs	r3, r3, #5
 80044b6:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80044ba:	005b      	lsls	r3, r3, #1
 80044bc:	441d      	add	r5, r3
 80044be:	f7fe fbe7 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 80044c2:	4602      	mov	r2, r0
 80044c4:	4613      	mov	r3, r2
 80044c6:	009b      	lsls	r3, r3, #2
 80044c8:	4413      	add	r3, r2
 80044ca:	009a      	lsls	r2, r3, #2
 80044cc:	441a      	add	r2, r3
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	005b      	lsls	r3, r3, #1
 80044d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80044d8:	f7fe fbda 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 80044dc:	4602      	mov	r2, r0
 80044de:	4613      	mov	r3, r2
 80044e0:	009b      	lsls	r3, r3, #2
 80044e2:	4413      	add	r3, r2
 80044e4:	009a      	lsls	r2, r3, #2
 80044e6:	441a      	add	r2, r3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	005b      	lsls	r3, r3, #1
 80044ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80044f2:	4a46      	ldr	r2, [pc, #280]	; (800460c <UART_SetConfig+0x350>)
 80044f4:	fba2 2303 	umull	r2, r3, r2, r3
 80044f8:	095b      	lsrs	r3, r3, #5
 80044fa:	2264      	movs	r2, #100	; 0x64
 80044fc:	fb02 f303 	mul.w	r3, r2, r3
 8004500:	1af3      	subs	r3, r6, r3
 8004502:	00db      	lsls	r3, r3, #3
 8004504:	3332      	adds	r3, #50	; 0x32
 8004506:	4a41      	ldr	r2, [pc, #260]	; (800460c <UART_SetConfig+0x350>)
 8004508:	fba2 2303 	umull	r2, r3, r2, r3
 800450c:	095b      	lsrs	r3, r3, #5
 800450e:	f003 0307 	and.w	r3, r3, #7
 8004512:	442b      	add	r3, r5
 8004514:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8004516:	e0e7      	b.n	80046e8 <UART_SetConfig+0x42c>
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	4a39      	ldr	r2, [pc, #228]	; (8004604 <UART_SetConfig+0x348>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d004      	beq.n	800452c <UART_SetConfig+0x270>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a38      	ldr	r2, [pc, #224]	; (8004608 <UART_SetConfig+0x34c>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d171      	bne.n	8004610 <UART_SetConfig+0x354>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681c      	ldr	r4, [r3, #0]
 8004530:	f7fe fbd0 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 8004534:	4602      	mov	r2, r0
 8004536:	4613      	mov	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	4413      	add	r3, r2
 800453c:	009a      	lsls	r2, r3, #2
 800453e:	441a      	add	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	fbb2 f3f3 	udiv	r3, r2, r3
 800454a:	4a30      	ldr	r2, [pc, #192]	; (800460c <UART_SetConfig+0x350>)
 800454c:	fba2 2303 	umull	r2, r3, r2, r3
 8004550:	095b      	lsrs	r3, r3, #5
 8004552:	011d      	lsls	r5, r3, #4
 8004554:	f7fe fbbe 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 8004558:	4602      	mov	r2, r0
 800455a:	4613      	mov	r3, r2
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	009a      	lsls	r2, r3, #2
 8004562:	441a      	add	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	685b      	ldr	r3, [r3, #4]
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	fbb2 f6f3 	udiv	r6, r2, r3
 800456e:	f7fe fbb1 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 8004572:	4602      	mov	r2, r0
 8004574:	4613      	mov	r3, r2
 8004576:	009b      	lsls	r3, r3, #2
 8004578:	4413      	add	r3, r2
 800457a:	009a      	lsls	r2, r3, #2
 800457c:	441a      	add	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	fbb2 f3f3 	udiv	r3, r2, r3
 8004588:	4a20      	ldr	r2, [pc, #128]	; (800460c <UART_SetConfig+0x350>)
 800458a:	fba2 2303 	umull	r2, r3, r2, r3
 800458e:	095b      	lsrs	r3, r3, #5
 8004590:	2264      	movs	r2, #100	; 0x64
 8004592:	fb02 f303 	mul.w	r3, r2, r3
 8004596:	1af3      	subs	r3, r6, r3
 8004598:	011b      	lsls	r3, r3, #4
 800459a:	3332      	adds	r3, #50	; 0x32
 800459c:	4a1b      	ldr	r2, [pc, #108]	; (800460c <UART_SetConfig+0x350>)
 800459e:	fba2 2303 	umull	r2, r3, r2, r3
 80045a2:	095b      	lsrs	r3, r3, #5
 80045a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045a8:	441d      	add	r5, r3
 80045aa:	f7fe fb93 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 80045ae:	4602      	mov	r2, r0
 80045b0:	4613      	mov	r3, r2
 80045b2:	009b      	lsls	r3, r3, #2
 80045b4:	4413      	add	r3, r2
 80045b6:	009a      	lsls	r2, r3, #2
 80045b8:	441a      	add	r2, r3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80045c4:	f7fe fb86 	bl	8002cd4 <HAL_RCC_GetPCLK2Freq>
 80045c8:	4602      	mov	r2, r0
 80045ca:	4613      	mov	r3, r2
 80045cc:	009b      	lsls	r3, r3, #2
 80045ce:	4413      	add	r3, r2
 80045d0:	009a      	lsls	r2, r3, #2
 80045d2:	441a      	add	r2, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	009b      	lsls	r3, r3, #2
 80045da:	fbb2 f3f3 	udiv	r3, r2, r3
 80045de:	4a0b      	ldr	r2, [pc, #44]	; (800460c <UART_SetConfig+0x350>)
 80045e0:	fba2 2303 	umull	r2, r3, r2, r3
 80045e4:	095b      	lsrs	r3, r3, #5
 80045e6:	2264      	movs	r2, #100	; 0x64
 80045e8:	fb02 f303 	mul.w	r3, r2, r3
 80045ec:	1af3      	subs	r3, r6, r3
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	3332      	adds	r3, #50	; 0x32
 80045f2:	4a06      	ldr	r2, [pc, #24]	; (800460c <UART_SetConfig+0x350>)
 80045f4:	fba2 2303 	umull	r2, r3, r2, r3
 80045f8:	095b      	lsrs	r3, r3, #5
 80045fa:	f003 030f 	and.w	r3, r3, #15
 80045fe:	442b      	add	r3, r5
 8004600:	60a3      	str	r3, [r4, #8]
 8004602:	e071      	b.n	80046e8 <UART_SetConfig+0x42c>
 8004604:	40011000 	.word	0x40011000
 8004608:	40011400 	.word	0x40011400
 800460c:	51eb851f 	.word	0x51eb851f
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681c      	ldr	r4, [r3, #0]
 8004614:	f7fe fb3c 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8004618:	4602      	mov	r2, r0
 800461a:	4613      	mov	r3, r2
 800461c:	009b      	lsls	r3, r3, #2
 800461e:	4413      	add	r3, r2
 8004620:	009a      	lsls	r2, r3, #2
 8004622:	441a      	add	r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	009b      	lsls	r3, r3, #2
 800462a:	fbb2 f3f3 	udiv	r3, r2, r3
 800462e:	4a30      	ldr	r2, [pc, #192]	; (80046f0 <UART_SetConfig+0x434>)
 8004630:	fba2 2303 	umull	r2, r3, r2, r3
 8004634:	095b      	lsrs	r3, r3, #5
 8004636:	011d      	lsls	r5, r3, #4
 8004638:	f7fe fb2a 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 800463c:	4602      	mov	r2, r0
 800463e:	4613      	mov	r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	4413      	add	r3, r2
 8004644:	009a      	lsls	r2, r3, #2
 8004646:	441a      	add	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	009b      	lsls	r3, r3, #2
 800464e:	fbb2 f6f3 	udiv	r6, r2, r3
 8004652:	f7fe fb1d 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8004656:	4602      	mov	r2, r0
 8004658:	4613      	mov	r3, r2
 800465a:	009b      	lsls	r3, r3, #2
 800465c:	4413      	add	r3, r2
 800465e:	009a      	lsls	r2, r3, #2
 8004660:	441a      	add	r2, r3
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	009b      	lsls	r3, r3, #2
 8004668:	fbb2 f3f3 	udiv	r3, r2, r3
 800466c:	4a20      	ldr	r2, [pc, #128]	; (80046f0 <UART_SetConfig+0x434>)
 800466e:	fba2 2303 	umull	r2, r3, r2, r3
 8004672:	095b      	lsrs	r3, r3, #5
 8004674:	2264      	movs	r2, #100	; 0x64
 8004676:	fb02 f303 	mul.w	r3, r2, r3
 800467a:	1af3      	subs	r3, r6, r3
 800467c:	011b      	lsls	r3, r3, #4
 800467e:	3332      	adds	r3, #50	; 0x32
 8004680:	4a1b      	ldr	r2, [pc, #108]	; (80046f0 <UART_SetConfig+0x434>)
 8004682:	fba2 2303 	umull	r2, r3, r2, r3
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800468c:	441d      	add	r5, r3
 800468e:	f7fe faff 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 8004692:	4602      	mov	r2, r0
 8004694:	4613      	mov	r3, r2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	4413      	add	r3, r2
 800469a:	009a      	lsls	r2, r3, #2
 800469c:	441a      	add	r2, r3
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	fbb2 f6f3 	udiv	r6, r2, r3
 80046a8:	f7fe faf2 	bl	8002c90 <HAL_RCC_GetPCLK1Freq>
 80046ac:	4602      	mov	r2, r0
 80046ae:	4613      	mov	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	4413      	add	r3, r2
 80046b4:	009a      	lsls	r2, r3, #2
 80046b6:	441a      	add	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	fbb2 f3f3 	udiv	r3, r2, r3
 80046c2:	4a0b      	ldr	r2, [pc, #44]	; (80046f0 <UART_SetConfig+0x434>)
 80046c4:	fba2 2303 	umull	r2, r3, r2, r3
 80046c8:	095b      	lsrs	r3, r3, #5
 80046ca:	2264      	movs	r2, #100	; 0x64
 80046cc:	fb02 f303 	mul.w	r3, r2, r3
 80046d0:	1af3      	subs	r3, r6, r3
 80046d2:	011b      	lsls	r3, r3, #4
 80046d4:	3332      	adds	r3, #50	; 0x32
 80046d6:	4a06      	ldr	r2, [pc, #24]	; (80046f0 <UART_SetConfig+0x434>)
 80046d8:	fba2 2303 	umull	r2, r3, r2, r3
 80046dc:	095b      	lsrs	r3, r3, #5
 80046de:	f003 030f 	and.w	r3, r3, #15
 80046e2:	442b      	add	r3, r5
 80046e4:	60a3      	str	r3, [r4, #8]
    }
  }
}
 80046e6:	e7ff      	b.n	80046e8 <UART_SetConfig+0x42c>
 80046e8:	bf00      	nop
 80046ea:	3714      	adds	r7, #20
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80046f0:	51eb851f 	.word	0x51eb851f

080046f4 <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80046f4:	b580      	push	{r7, lr}
 80046f6:	b082      	sub	sp, #8
 80046f8:	af00      	add	r7, sp, #0
 80046fa:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART2){
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	4a0b      	ldr	r2, [pc, #44]	; (8004730 <HAL_UART_RxCpltCallback+0x3c>)
 8004702:	4293      	cmp	r3, r2
 8004704:	d10f      	bne.n	8004726 <HAL_UART_RxCpltCallback+0x32>
		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data2, 1,1000);
 8004706:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800470a:	2201      	movs	r2, #1
 800470c:	4909      	ldr	r1, [pc, #36]	; (8004734 <HAL_UART_RxCpltCallback+0x40>)
 800470e:	480a      	ldr	r0, [pc, #40]	; (8004738 <HAL_UART_RxCpltCallback+0x44>)
 8004710:	f7ff fa7c 	bl	8003c0c <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2,(uint8_t *)&Rx_Data2, 1);
 8004714:	2201      	movs	r2, #1
 8004716:	4907      	ldr	r1, [pc, #28]	; (8004734 <HAL_UART_RxCpltCallback+0x40>)
 8004718:	4807      	ldr	r0, [pc, #28]	; (8004738 <HAL_UART_RxCpltCallback+0x44>)
 800471a:	f7ff fb0d 	bl	8003d38 <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800471e:	2120      	movs	r1, #32
 8004720:	4806      	ldr	r0, [pc, #24]	; (800473c <HAL_UART_RxCpltCallback+0x48>)
 8004722:	f7fd fab5 	bl	8001c90 <HAL_GPIO_TogglePin>
	}
/*	if(huart->Instance==UART5){
		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data5, 1,1000);
		HAL_UART_Receive_IT(&huart5,(uint8_t *)&Rx_Data5, 1);
	} */
}
 8004726:	bf00      	nop
 8004728:	3708      	adds	r7, #8
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	40004400 	.word	0x40004400
 8004734:	200006d4 	.word	0x200006d4
 8004738:	20000860 	.word	0x20000860
 800473c:	40020000 	.word	0x40020000

08004740 <HAL_TIM_PeriodElapsedCallback>:

uint8_t test = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004740:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004742:	b08b      	sub	sp, #44	; 0x2c
 8004744:	af02      	add	r7, sp, #8
 8004746:	6078      	str	r0, [r7, #4]
	int n;
	char tstr[20];

	if(htim->Instance==TIM2) {       // 1 sec interrupt
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004750:	d104      	bne.n	800475c <HAL_TIM_PeriodElapsedCallback+0x1c>
		//sprintf(sprt,"DT : %02d\r\n",count++);
		//if(count==100) count = 0;
		//HAL_UART_Transmit(&huart2,(uint8_t *)"0123456789\r\n", 12,1000);
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8004752:	2120      	movs	r1, #32
 8004754:	4844      	ldr	r0, [pc, #272]	; (8004868 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8004756:	f7fd fa9b 	bl	8001c90 <HAL_GPIO_TogglePin>
 800475a:	e082      	b.n	8004862 <HAL_TIM_PeriodElapsedCallback+0x122>
	}
	else if(htim->Instance==TIM3) {  // 1/100 sec interrupt
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a42      	ldr	r2, [pc, #264]	; (800486c <HAL_TIM_PeriodElapsedCallback+0x12c>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d17d      	bne.n	8004862 <HAL_TIM_PeriodElapsedCallback+0x122>
		if(!i2cStart) return;
 8004766:	4b42      	ldr	r3, [pc, #264]	; (8004870 <HAL_TIM_PeriodElapsedCallback+0x130>)
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d078      	beq.n	8004860 <HAL_TIM_PeriodElapsedCallback+0x120>
		i2cTxData[0] = (uint8_t)0x3B;      // 0x3B - GYRO data register start address
 800476e:	4b41      	ldr	r3, [pc, #260]	; (8004874 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004770:	223b      	movs	r2, #59	; 0x3b
 8004772:	701a      	strb	r2, [r3, #0]
		i2cTxData[1] = (uint8_t)0;         // 0
 8004774:	4b3f      	ldr	r3, [pc, #252]	; (8004874 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004776:	2200      	movs	r2, #0
 8004778:	705a      	strb	r2, [r3, #1]
		while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);  // 0x3B
 800477a:	bf00      	nop
 800477c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004780:	9300      	str	r3, [sp, #0]
 8004782:	2301      	movs	r3, #1
 8004784:	4a3b      	ldr	r2, [pc, #236]	; (8004874 <HAL_TIM_PeriodElapsedCallback+0x134>)
 8004786:	21d0      	movs	r1, #208	; 0xd0
 8004788:	483b      	ldr	r0, [pc, #236]	; (8004878 <HAL_TIM_PeriodElapsedCallback+0x138>)
 800478a:	f7fd fb73 	bl	8001e74 <HAL_I2C_Master_Transmit>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d1f3      	bne.n	800477c <HAL_TIM_PeriodElapsedCallback+0x3c>
		while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)bufdata,14,1000)!=HAL_OK);
 8004794:	bf00      	nop
 8004796:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800479a:	9300      	str	r3, [sp, #0]
 800479c:	230e      	movs	r3, #14
 800479e:	4a37      	ldr	r2, [pc, #220]	; (800487c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80047a0:	21d0      	movs	r1, #208	; 0xd0
 80047a2:	4835      	ldr	r0, [pc, #212]	; (8004878 <HAL_TIM_PeriodElapsedCallback+0x138>)
 80047a4:	f7fd fc40 	bl	8002028 <HAL_I2C_Master_Receive>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f3      	bne.n	8004796 <HAL_TIM_PeriodElapsedCallback+0x56>

		for(n=0;n<7;n++)	nn[n] += ((int16_t)(bufdata[n*2]<<8)| bufdata[n*2+1]);
 80047ae:	2300      	movs	r3, #0
 80047b0:	61fb      	str	r3, [r7, #28]
 80047b2:	e021      	b.n	80047f8 <HAL_TIM_PeriodElapsedCallback+0xb8>
 80047b4:	4a32      	ldr	r2, [pc, #200]	; (8004880 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80047b6:	69fb      	ldr	r3, [r7, #28]
 80047b8:	009b      	lsls	r3, r3, #2
 80047ba:	4413      	add	r3, r2
 80047bc:	ed93 7a00 	vldr	s14, [r3]
 80047c0:	69fb      	ldr	r3, [r7, #28]
 80047c2:	005b      	lsls	r3, r3, #1
 80047c4:	4a2d      	ldr	r2, [pc, #180]	; (800487c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80047c6:	5cd3      	ldrb	r3, [r2, r3]
 80047c8:	021b      	lsls	r3, r3, #8
 80047ca:	b21b      	sxth	r3, r3
 80047cc:	4619      	mov	r1, r3
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	3301      	adds	r3, #1
 80047d4:	4a29      	ldr	r2, [pc, #164]	; (800487c <HAL_TIM_PeriodElapsedCallback+0x13c>)
 80047d6:	5cd3      	ldrb	r3, [r2, r3]
 80047d8:	430b      	orrs	r3, r1
 80047da:	ee07 3a90 	vmov	s15, r3
 80047de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80047e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047e6:	4a26      	ldr	r2, [pc, #152]	; (8004880 <HAL_TIM_PeriodElapsedCallback+0x140>)
 80047e8:	69fb      	ldr	r3, [r7, #28]
 80047ea:	009b      	lsls	r3, r3, #2
 80047ec:	4413      	add	r3, r2
 80047ee:	edc3 7a00 	vstr	s15, [r3]
 80047f2:	69fb      	ldr	r3, [r7, #28]
 80047f4:	3301      	adds	r3, #1
 80047f6:	61fb      	str	r3, [r7, #28]
 80047f8:	69fb      	ldr	r3, [r7, #28]
 80047fa:	2b06      	cmp	r3, #6
 80047fc:	ddda      	ble.n	80047b4 <HAL_TIM_PeriodElapsedCallback+0x74>
		nn[3] -= Caliave[3];
		nn[3] -= Caliave[4];			// gyro x
		nn[3] -= Caliave[5];			// gyro y
		nn[3] -= Caliave[6];			// gyro z
		*/
		kalman_filter();
 80047fe:	f000 f843 	bl	8004888 <kalman_filter>
		sprintf(tstr,"%8.2f%8.2f",nn[0],nn[1]);
 8004802:	4b1f      	ldr	r3, [pc, #124]	; (8004880 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4618      	mov	r0, r3
 8004808:	f7fb febe 	bl	8000588 <__aeabi_f2d>
 800480c:	4605      	mov	r5, r0
 800480e:	460e      	mov	r6, r1
 8004810:	4b1b      	ldr	r3, [pc, #108]	; (8004880 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8004812:	685b      	ldr	r3, [r3, #4]
 8004814:	4618      	mov	r0, r3
 8004816:	f7fb feb7 	bl	8000588 <__aeabi_f2d>
 800481a:	4603      	mov	r3, r0
 800481c:	460c      	mov	r4, r1
 800481e:	f107 0008 	add.w	r0, r7, #8
 8004822:	e88d 0018 	stmia.w	sp, {r3, r4}
 8004826:	462a      	mov	r2, r5
 8004828:	4633      	mov	r3, r6
 800482a:	4916      	ldr	r1, [pc, #88]	; (8004884 <HAL_TIM_PeriodElapsedCallback+0x144>)
 800482c:	f001 fac0 	bl	8005db0 <sprintf>
		TLCD_Puts(1,0,tstr);
 8004830:	f107 0308 	add.w	r3, r7, #8
 8004834:	461a      	mov	r2, r3
 8004836:	2100      	movs	r1, #0
 8004838:	2001      	movs	r0, #1
 800483a:	f000 fff7 	bl	800582c <TLCD_Puts>
		for(n=0;n<7;n++)	nn[n] = 0; // clear ....
 800483e:	2300      	movs	r3, #0
 8004840:	61fb      	str	r3, [r7, #28]
 8004842:	e009      	b.n	8004858 <HAL_TIM_PeriodElapsedCallback+0x118>
 8004844:	4a0e      	ldr	r2, [pc, #56]	; (8004880 <HAL_TIM_PeriodElapsedCallback+0x140>)
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	4413      	add	r3, r2
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	601a      	str	r2, [r3, #0]
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	3301      	adds	r3, #1
 8004856:	61fb      	str	r3, [r7, #28]
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	2b06      	cmp	r3, #6
 800485c:	ddf2      	ble.n	8004844 <HAL_TIM_PeriodElapsedCallback+0x104>
 800485e:	e000      	b.n	8004862 <HAL_TIM_PeriodElapsedCallback+0x122>
		//if(count==100) count = 0;
		//HAL_UART_Transmit(&huart2,(uint8_t *)"0123456789\r\n", 12,1000);
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
	}
	else if(htim->Instance==TIM3) {  // 1/100 sec interrupt
		if(!i2cStart) return;
 8004860:	bf00      	nop
		kalman_filter();
		sprintf(tstr,"%8.2f%8.2f",nn[0],nn[1]);
		TLCD_Puts(1,0,tstr);
		for(n=0;n<7;n++)	nn[n] = 0; // clear ....
	}
}
 8004862:	3724      	adds	r7, #36	; 0x24
 8004864:	46bd      	mov	sp, r7
 8004866:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004868:	40020000 	.word	0x40020000
 800486c:	40000400 	.word	0x40000400
 8004870:	200005bf 	.word	0x200005bf
 8004874:	20000748 	.word	0x20000748
 8004878:	200006d8 	.word	0x200006d8
 800487c:	200005b0 	.word	0x200005b0
 8004880:	200005c0 	.word	0x200005c0
 8004884:	080086e8 	.word	0x080086e8

08004888 <kalman_filter>:

// 7   
void kalman_filter()
{
 8004888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800488c:	b0a8      	sub	sp, #160	; 0xa0
 800488e:	af0a      	add	r7, sp, #40	; 0x28
	int ifilter;
	char fstr[100];

    // Iteration loop
    for(ifilter=0;ifilter<7;ifilter++) {
 8004890:	2300      	movs	r3, #0
 8004892:	677b      	str	r3, [r7, #116]	; 0x74
 8004894:	e082      	b.n	800499c <kalman_filter+0x114>
    	x_next[ifilter]=xfilter_value[ifilter];
 8004896:	4a7d      	ldr	r2, [pc, #500]	; (8004a8c <kalman_filter+0x204>)
 8004898:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4413      	add	r3, r2
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	497b      	ldr	r1, [pc, #492]	; (8004a90 <kalman_filter+0x208>)
 80048a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048a4:	009b      	lsls	r3, r3, #2
 80048a6:	440b      	add	r3, r1
 80048a8:	601a      	str	r2, [r3, #0]
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 80048aa:	4a7a      	ldr	r2, [pc, #488]	; (8004a94 <kalman_filter+0x20c>)
 80048ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	4413      	add	r3, r2
 80048b2:	ed93 7a00 	vldr	s14, [r3]
 80048b6:	4a78      	ldr	r2, [pc, #480]	; (8004a98 <kalman_filter+0x210>)
 80048b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	edd3 7a00 	vldr	s15, [r3]
 80048c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048c6:	4a75      	ldr	r2, [pc, #468]	; (8004a9c <kalman_filter+0x214>)
 80048c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	4413      	add	r3, r2
 80048ce:	edc3 7a00 	vstr	s15, [r3]
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 80048d2:	4a72      	ldr	r2, [pc, #456]	; (8004a9c <kalman_filter+0x214>)
 80048d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	4413      	add	r3, r2
 80048da:	edd3 6a00 	vldr	s13, [r3]
 80048de:	4a6f      	ldr	r2, [pc, #444]	; (8004a9c <kalman_filter+0x214>)
 80048e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	4413      	add	r3, r2
 80048e6:	ed93 7a00 	vldr	s14, [r3]
 80048ea:	4a6d      	ldr	r2, [pc, #436]	; (8004aa0 <kalman_filter+0x218>)
 80048ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	edd3 7a00 	vldr	s15, [r3]
 80048f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80048fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048fe:	4a69      	ldr	r2, [pc, #420]	; (8004aa4 <kalman_filter+0x21c>)
 8004900:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	4413      	add	r3, r2
 8004906:	edc3 7a00 	vstr	s15, [r3]

    	// Original Data
    	z[ifilter]=(float)nn[ifilter];
 800490a:	4a67      	ldr	r2, [pc, #412]	; (8004aa8 <kalman_filter+0x220>)
 800490c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	4413      	add	r3, r2
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	4965      	ldr	r1, [pc, #404]	; (8004aac <kalman_filter+0x224>)
 8004916:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	440b      	add	r3, r1
 800491c:	601a      	str	r2, [r3, #0]
    	// Kalman Data
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
 800491e:	4a5c      	ldr	r2, [pc, #368]	; (8004a90 <kalman_filter+0x208>)
 8004920:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	ed93 7a00 	vldr	s14, [r3]
 800492a:	4a5e      	ldr	r2, [pc, #376]	; (8004aa4 <kalman_filter+0x21c>)
 800492c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	4413      	add	r3, r2
 8004932:	edd3 6a00 	vldr	s13, [r3]
 8004936:	4a5d      	ldr	r2, [pc, #372]	; (8004aac <kalman_filter+0x224>)
 8004938:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	ed93 6a00 	vldr	s12, [r3]
 8004942:	4a53      	ldr	r2, [pc, #332]	; (8004a90 <kalman_filter+0x208>)
 8004944:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004946:	009b      	lsls	r3, r3, #2
 8004948:	4413      	add	r3, r2
 800494a:	edd3 7a00 	vldr	s15, [r3]
 800494e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8004952:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004956:	ee77 7a27 	vadd.f32	s15, s14, s15
 800495a:	4a4c      	ldr	r2, [pc, #304]	; (8004a8c <kalman_filter+0x204>)
 800495c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	edc3 7a00 	vstr	s15, [r3]

    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
 8004966:	4a4f      	ldr	r2, [pc, #316]	; (8004aa4 <kalman_filter+0x21c>)
 8004968:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	edd3 7a00 	vldr	s15, [r3]
 8004972:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004976:	ee37 7a67 	vsub.f32	s14, s14, s15
 800497a:	4a48      	ldr	r2, [pc, #288]	; (8004a9c <kalman_filter+0x214>)
 800497c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	4413      	add	r3, r2
 8004982:	edd3 7a00 	vldr	s15, [r3]
 8004986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800498a:	4a42      	ldr	r2, [pc, #264]	; (8004a94 <kalman_filter+0x20c>)
 800498c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	edc3 7a00 	vstr	s15, [r3]
{
	int ifilter;
	char fstr[100];

    // Iteration loop
    for(ifilter=0;ifilter<7;ifilter++) {
 8004996:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004998:	3301      	adds	r3, #1
 800499a:	677b      	str	r3, [r7, #116]	; 0x74
 800499c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800499e:	2b06      	cmp	r3, #6
 80049a0:	f77f af79 	ble.w	8004896 <kalman_filter+0xe>
			Conv_value[4],Conv_value[5],Conv_value[6],    // GYRO
			Caliave[6],Caliave[6]-Conv_value[6]
    );
	*/
    sprintf(fstr,"%10.2f%10.2f%10.2f%10.2f%10.2f%10.2f\r\n",
    		xfilter_value[4]/131,z[4]/131,
 80049a4:	4b39      	ldr	r3, [pc, #228]	; (8004a8c <kalman_filter+0x204>)
 80049a6:	edd3 7a04 	vldr	s15, [r3, #16]
 80049aa:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8004ab0 <kalman_filter+0x228>
 80049ae:	eec7 6a87 	vdiv.f32	s13, s15, s14
			Conv_value[3],                                // TEMP
			Conv_value[4],Conv_value[5],Conv_value[6],    // GYRO
			Caliave[6],Caliave[6]-Conv_value[6]
    );
	*/
    sprintf(fstr,"%10.2f%10.2f%10.2f%10.2f%10.2f%10.2f\r\n",
 80049b2:	ee16 0a90 	vmov	r0, s13
 80049b6:	f7fb fde7 	bl	8000588 <__aeabi_f2d>
 80049ba:	e9c7 0102 	strd	r0, r1, [r7, #8]
    		xfilter_value[4]/131,z[4]/131,
 80049be:	4b3b      	ldr	r3, [pc, #236]	; (8004aac <kalman_filter+0x224>)
 80049c0:	edd3 7a04 	vldr	s15, [r3, #16]
 80049c4:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8004ab0 <kalman_filter+0x228>
 80049c8:	eec7 6a87 	vdiv.f32	s13, s15, s14
			Conv_value[3],                                // TEMP
			Conv_value[4],Conv_value[5],Conv_value[6],    // GYRO
			Caliave[6],Caliave[6]-Conv_value[6]
    );
	*/
    sprintf(fstr,"%10.2f%10.2f%10.2f%10.2f%10.2f%10.2f\r\n",
 80049cc:	ee16 0a90 	vmov	r0, s13
 80049d0:	f7fb fdda 	bl	8000588 <__aeabi_f2d>
 80049d4:	4604      	mov	r4, r0
 80049d6:	460d      	mov	r5, r1
    		xfilter_value[4]/131,z[4]/131,
    		xfilter_value[5]/131,z[5]/131,
 80049d8:	4b2c      	ldr	r3, [pc, #176]	; (8004a8c <kalman_filter+0x204>)
 80049da:	edd3 7a05 	vldr	s15, [r3, #20]
 80049de:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8004ab0 <kalman_filter+0x228>
 80049e2:	eec7 6a87 	vdiv.f32	s13, s15, s14
			Conv_value[3],                                // TEMP
			Conv_value[4],Conv_value[5],Conv_value[6],    // GYRO
			Caliave[6],Caliave[6]-Conv_value[6]
    );
	*/
    sprintf(fstr,"%10.2f%10.2f%10.2f%10.2f%10.2f%10.2f\r\n",
 80049e6:	ee16 0a90 	vmov	r0, s13
 80049ea:	f7fb fdcd 	bl	8000588 <__aeabi_f2d>
 80049ee:	4680      	mov	r8, r0
 80049f0:	4689      	mov	r9, r1
    		xfilter_value[4]/131,z[4]/131,
    		xfilter_value[5]/131,z[5]/131,
 80049f2:	4b2e      	ldr	r3, [pc, #184]	; (8004aac <kalman_filter+0x224>)
 80049f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80049f8:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8004ab0 <kalman_filter+0x228>
 80049fc:	eec7 6a87 	vdiv.f32	s13, s15, s14
			Conv_value[3],                                // TEMP
			Conv_value[4],Conv_value[5],Conv_value[6],    // GYRO
			Caliave[6],Caliave[6]-Conv_value[6]
    );
	*/
    sprintf(fstr,"%10.2f%10.2f%10.2f%10.2f%10.2f%10.2f\r\n",
 8004a00:	ee16 0a90 	vmov	r0, s13
 8004a04:	f7fb fdc0 	bl	8000588 <__aeabi_f2d>
 8004a08:	4682      	mov	sl, r0
 8004a0a:	468b      	mov	fp, r1
    		xfilter_value[4]/131,z[4]/131,
    		xfilter_value[5]/131,z[5]/131,
    		xfilter_value[6]/131,z[6]/131
 8004a0c:	4b1f      	ldr	r3, [pc, #124]	; (8004a8c <kalman_filter+0x204>)
 8004a0e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004a12:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8004ab0 <kalman_filter+0x228>
 8004a16:	eec7 6a87 	vdiv.f32	s13, s15, s14
			Conv_value[3],                                // TEMP
			Conv_value[4],Conv_value[5],Conv_value[6],    // GYRO
			Caliave[6],Caliave[6]-Conv_value[6]
    );
	*/
    sprintf(fstr,"%10.2f%10.2f%10.2f%10.2f%10.2f%10.2f\r\n",
 8004a1a:	ee16 0a90 	vmov	r0, s13
 8004a1e:	f7fb fdb3 	bl	8000588 <__aeabi_f2d>
 8004a22:	e9c7 0100 	strd	r0, r1, [r7]
    		xfilter_value[4]/131,z[4]/131,
    		xfilter_value[5]/131,z[5]/131,
    		xfilter_value[6]/131,z[6]/131
 8004a26:	4b21      	ldr	r3, [pc, #132]	; (8004aac <kalman_filter+0x224>)
 8004a28:	edd3 7a06 	vldr	s15, [r3, #24]
 8004a2c:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8004ab0 <kalman_filter+0x228>
 8004a30:	eec7 6a87 	vdiv.f32	s13, s15, s14
			Conv_value[3],                                // TEMP
			Conv_value[4],Conv_value[5],Conv_value[6],    // GYRO
			Caliave[6],Caliave[6]-Conv_value[6]
    );
	*/
    sprintf(fstr,"%10.2f%10.2f%10.2f%10.2f%10.2f%10.2f\r\n",
 8004a34:	ee16 0a90 	vmov	r0, s13
 8004a38:	f7fb fda6 	bl	8000588 <__aeabi_f2d>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	460b      	mov	r3, r1
 8004a40:	f107 0010 	add.w	r0, r7, #16
 8004a44:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004a48:	ed97 7b00 	vldr	d7, [r7]
 8004a4c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004a50:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8004a54:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8004a58:	e9cd 4500 	strd	r4, r5, [sp]
 8004a5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a60:	4914      	ldr	r1, [pc, #80]	; (8004ab4 <kalman_filter+0x22c>)
 8004a62:	f001 f9a5 	bl	8005db0 <sprintf>
    		xfilter_value[4]/131,z[4]/131,
    		xfilter_value[5]/131,z[5]/131,
    		xfilter_value[6]/131,z[6]/131
    );

    HAL_UART_Transmit(&huart2,(uint8_t *)fstr, 62,1000);
 8004a66:	f107 0110 	add.w	r1, r7, #16
 8004a6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a6e:	223e      	movs	r2, #62	; 0x3e
 8004a70:	4811      	ldr	r0, [pc, #68]	; (8004ab8 <kalman_filter+0x230>)
 8004a72:	f7ff f8cb 	bl	8003c0c <HAL_UART_Transmit>
    memset(bufdata,0x00,14);
 8004a76:	220e      	movs	r2, #14
 8004a78:	2100      	movs	r1, #0
 8004a7a:	4810      	ldr	r0, [pc, #64]	; (8004abc <kalman_filter+0x234>)
 8004a7c:	f001 f97e 	bl	8005d7c <memset>
}
 8004a80:	bf00      	nop
 8004a82:	3778      	adds	r7, #120	; 0x78
 8004a84:	46bd      	mov	sp, r7
 8004a86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a8a:	bf00      	nop
 8004a8c:	200005dc 	.word	0x200005dc
 8004a90:	200008a0 	.word	0x200008a0
 8004a94:	20000004 	.word	0x20000004
 8004a98:	20000020 	.word	0x20000020
 8004a9c:	20000808 	.word	0x20000808
 8004aa0:	2000003c 	.word	0x2000003c
 8004aa4:	2000072c 	.word	0x2000072c
 8004aa8:	200005c0 	.word	0x200005c0
 8004aac:	2000078c 	.word	0x2000078c
 8004ab0:	43030000 	.word	0x43030000
 8004ab4:	080086f4 	.word	0x080086f4
 8004ab8:	20000860 	.word	0x20000860
 8004abc:	200005b0 	.word	0x200005b0

08004ac0 <main>:

/* USER CODE END 0 */

int main(void)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004ac6:	f7fc fa77 	bl	8000fb8 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8004aca:	f000 f981 	bl	8004dd0 <SystemClock_Config>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004ace:	f000 faf9 	bl	80050c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8004ad2:	f000 facf 	bl	8005074 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8004ad6:	f000 faa3 	bl	8005020 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8004ada:	f000 f9f1 	bl	8004ec0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8004ade:	f000 fa1f 	bl	8004f20 <MX_TIM2_Init>
  MX_TIM3_Init();
 8004ae2:	f000 fa5d 	bl	8004fa0 <MX_TIM3_Init>

  /* USER CODE BEGIN 2 */
	TLCD_Init(GPIOC,GPIO_PIN_10,GPIO_PIN_11,GPIO_PIN_0,GPIO_PIN_1,GPIO_PIN_2,GPIO_PIN_3);
 8004ae6:	2308      	movs	r3, #8
 8004ae8:	9302      	str	r3, [sp, #8]
 8004aea:	2304      	movs	r3, #4
 8004aec:	9301      	str	r3, [sp, #4]
 8004aee:	2302      	movs	r3, #2
 8004af0:	9300      	str	r3, [sp, #0]
 8004af2:	2301      	movs	r3, #1
 8004af4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004af8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004afc:	4898      	ldr	r0, [pc, #608]	; (8004d60 <main+0x2a0>)
 8004afe:	f000 fd03 	bl	8005508 <TLCD_Init>
	TLCD_Puts(1,0,"Wait a moment...");
 8004b02:	4a98      	ldr	r2, [pc, #608]	; (8004d64 <main+0x2a4>)
 8004b04:	2100      	movs	r1, #0
 8004b06:	2001      	movs	r0, #1
 8004b08:	f000 fe90 	bl	800582c <TLCD_Puts>
	TLCD_Puts(2,0,"GYRO Sensor init");
 8004b0c:	4a96      	ldr	r2, [pc, #600]	; (8004d68 <main+0x2a8>)
 8004b0e:	2100      	movs	r1, #0
 8004b10:	2002      	movs	r0, #2
 8004b12:	f000 fe8b 	bl	800582c <TLCD_Puts>

    // START MPU6050 --------------------------------------------------------------------
    //  mpu6050     .

    HAL_Delay(1000000);
 8004b16:	4895      	ldr	r0, [pc, #596]	; (8004d6c <main+0x2ac>)
 8004b18:	f7fc faa6 	bl	8001068 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, MPU6050_PWR_Pin, GPIO_PIN_SET);    // PA15 pin On...
 8004b1c:	2201      	movs	r2, #1
 8004b1e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004b22:	4893      	ldr	r0, [pc, #588]	; (8004d70 <main+0x2b0>)
 8004b24:	f7fd f89a 	bl	8001c5c <HAL_GPIO_WritePin>
    HAL_Delay(2000000);
 8004b28:	4892      	ldr	r0, [pc, #584]	; (8004d74 <main+0x2b4>)
 8004b2a:	f7fc fa9d 	bl	8001068 <HAL_Delay>
	TLCD_Puts(2,0,"MPU6050_PWR_Pin");
 8004b2e:	4a92      	ldr	r2, [pc, #584]	; (8004d78 <main+0x2b8>)
 8004b30:	2100      	movs	r1, #0
 8004b32:	2002      	movs	r0, #2
 8004b34:	f000 fe7a 	bl	800582c <TLCD_Puts>

  	i2cTxData[0] = (uint8_t)RA_PWR_ADDR;      // 0x6B ; power on
 8004b38:	4b90      	ldr	r3, [pc, #576]	; (8004d7c <main+0x2bc>)
 8004b3a:	226b      	movs	r2, #107	; 0x6b
 8004b3c:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)RA_PWR_MGMT_1;    // 0
 8004b3e:	4b8f      	ldr	r3, [pc, #572]	; (8004d7c <main+0x2bc>)
 8004b40:	2200      	movs	r2, #0
 8004b42:	705a      	strb	r2, [r3, #1]
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004b44:	bf00      	nop
 8004b46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b4a:	9300      	str	r3, [sp, #0]
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	4a8b      	ldr	r2, [pc, #556]	; (8004d7c <main+0x2bc>)
 8004b50:	21d0      	movs	r1, #208	; 0xd0
 8004b52:	488b      	ldr	r0, [pc, #556]	; (8004d80 <main+0x2c0>)
 8004b54:	f7fd f98e 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1f3      	bne.n	8004b46 <main+0x86>
  	HAL_Delay(100000);
 8004b5e:	4889      	ldr	r0, [pc, #548]	; (8004d84 <main+0x2c4>)
 8004b60:	f7fc fa82 	bl	8001068 <HAL_Delay>
	TLCD_Puts(2,0,"RA_PWR_ADDR init");
 8004b64:	4a88      	ldr	r2, [pc, #544]	; (8004d88 <main+0x2c8>)
 8004b66:	2100      	movs	r1, #0
 8004b68:	2002      	movs	r0, #2
 8004b6a:	f000 fe5f 	bl	800582c <TLCD_Puts>

  	i2cTxData[0] = (uint8_t)RA_USER_CTRL;     // 0x6A ;
 8004b6e:	4b83      	ldr	r3, [pc, #524]	; (8004d7c <main+0x2bc>)
 8004b70:	226a      	movs	r2, #106	; 0x6a
 8004b72:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 8004b74:	4b81      	ldr	r3, [pc, #516]	; (8004d7c <main+0x2bc>)
 8004b76:	2200      	movs	r2, #0
 8004b78:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004b7a:	bf00      	nop
 8004b7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004b80:	9300      	str	r3, [sp, #0]
 8004b82:	2302      	movs	r3, #2
 8004b84:	4a7d      	ldr	r2, [pc, #500]	; (8004d7c <main+0x2bc>)
 8004b86:	21d0      	movs	r1, #208	; 0xd0
 8004b88:	487d      	ldr	r0, [pc, #500]	; (8004d80 <main+0x2c0>)
 8004b8a:	f7fd f973 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8004b8e:	4603      	mov	r3, r0
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1f3      	bne.n	8004b7c <main+0xbc>
  	HAL_Delay(100000);    // wait 0.001 sec for MPU6050 START
 8004b94:	487b      	ldr	r0, [pc, #492]	; (8004d84 <main+0x2c4>)
 8004b96:	f7fc fa67 	bl	8001068 <HAL_Delay>
	TLCD_Puts(2,0,"RA_USER_CTRL init");
 8004b9a:	4a7c      	ldr	r2, [pc, #496]	; (8004d8c <main+0x2cc>)
 8004b9c:	2100      	movs	r1, #0
 8004b9e:	2002      	movs	r0, #2
 8004ba0:	f000 fe44 	bl	800582c <TLCD_Puts>

  	i2cTxData[0] = (uint8_t)RA_INT_PIN_CFG;   // 0x37 ;
 8004ba4:	4b75      	ldr	r3, [pc, #468]	; (8004d7c <main+0x2bc>)
 8004ba6:	2237      	movs	r2, #55	; 0x37
 8004ba8:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)PIN_CFG;          // 0
 8004baa:	4b74      	ldr	r3, [pc, #464]	; (8004d7c <main+0x2bc>)
 8004bac:	2202      	movs	r2, #2
 8004bae:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004bb0:	bf00      	nop
 8004bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004bb6:	9300      	str	r3, [sp, #0]
 8004bb8:	2302      	movs	r3, #2
 8004bba:	4a70      	ldr	r2, [pc, #448]	; (8004d7c <main+0x2bc>)
 8004bbc:	21d0      	movs	r1, #208	; 0xd0
 8004bbe:	4870      	ldr	r0, [pc, #448]	; (8004d80 <main+0x2c0>)
 8004bc0:	f7fd f958 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1f3      	bne.n	8004bb2 <main+0xf2>
  	HAL_Delay(100000);    // wait 0.001 sec for MPU6050 START
 8004bca:	486e      	ldr	r0, [pc, #440]	; (8004d84 <main+0x2c4>)
 8004bcc:	f7fc fa4c 	bl	8001068 <HAL_Delay>
	TLCD_Puts(2,0,"RA_INT_PIN_CFG");
 8004bd0:	4a6f      	ldr	r2, [pc, #444]	; (8004d90 <main+0x2d0>)
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	2002      	movs	r0, #2
 8004bd6:	f000 fe29 	bl	800582c <TLCD_Puts>

  	i2cTxData[0] = (uint8_t)RA_SMPLRT_DIV;    // 0x19 ;
 8004bda:	4b68      	ldr	r3, [pc, #416]	; (8004d7c <main+0x2bc>)
 8004bdc:	2219      	movs	r2, #25
 8004bde:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)SMPLRT_DIV;       // 19
 8004be0:	4b66      	ldr	r3, [pc, #408]	; (8004d7c <main+0x2bc>)
 8004be2:	2213      	movs	r2, #19
 8004be4:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004be6:	bf00      	nop
 8004be8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004bec:	9300      	str	r3, [sp, #0]
 8004bee:	2302      	movs	r3, #2
 8004bf0:	4a62      	ldr	r2, [pc, #392]	; (8004d7c <main+0x2bc>)
 8004bf2:	21d0      	movs	r1, #208	; 0xd0
 8004bf4:	4862      	ldr	r0, [pc, #392]	; (8004d80 <main+0x2c0>)
 8004bf6:	f7fd f93d 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d1f3      	bne.n	8004be8 <main+0x128>
  	HAL_Delay(100000);    // wait 0.001 sec for MPU6050 START
 8004c00:	4860      	ldr	r0, [pc, #384]	; (8004d84 <main+0x2c4>)
 8004c02:	f7fc fa31 	bl	8001068 <HAL_Delay>
	TLCD_Puts(2,0,"RA_SMPLRT_DIV");
 8004c06:	4a63      	ldr	r2, [pc, #396]	; (8004d94 <main+0x2d4>)
 8004c08:	2100      	movs	r1, #0
 8004c0a:	2002      	movs	r0, #2
 8004c0c:	f000 fe0e 	bl	800582c <TLCD_Puts>

  	i2cTxData[0] = (uint8_t)RA_GYRO_CONFIG;   // 0x1B ;
 8004c10:	4b5a      	ldr	r3, [pc, #360]	; (8004d7c <main+0x2bc>)
 8004c12:	221b      	movs	r2, #27
 8004c14:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 8004c16:	4b59      	ldr	r3, [pc, #356]	; (8004d7c <main+0x2bc>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004c1c:	bf00      	nop
 8004c1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c22:	9300      	str	r3, [sp, #0]
 8004c24:	2302      	movs	r3, #2
 8004c26:	4a55      	ldr	r2, [pc, #340]	; (8004d7c <main+0x2bc>)
 8004c28:	21d0      	movs	r1, #208	; 0xd0
 8004c2a:	4855      	ldr	r0, [pc, #340]	; (8004d80 <main+0x2c0>)
 8004c2c:	f7fd f922 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d1f3      	bne.n	8004c1e <main+0x15e>
  	HAL_Delay(100000);    // wait 0.001 sec for MPU6050 START
 8004c36:	4853      	ldr	r0, [pc, #332]	; (8004d84 <main+0x2c4>)
 8004c38:	f7fc fa16 	bl	8001068 <HAL_Delay>
	TLCD_Puts(2,0,"RA_GYRO_CONFIG");
 8004c3c:	4a56      	ldr	r2, [pc, #344]	; (8004d98 <main+0x2d8>)
 8004c3e:	2100      	movs	r1, #0
 8004c40:	2002      	movs	r0, #2
 8004c42:	f000 fdf3 	bl	800582c <TLCD_Puts>

  	i2cTxData[0] = (uint8_t)RA_ACCEL_CONFIG;  // 0x1C ;
 8004c46:	4b4d      	ldr	r3, [pc, #308]	; (8004d7c <main+0x2bc>)
 8004c48:	221c      	movs	r2, #28
 8004c4a:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 8004c4c:	4b4b      	ldr	r3, [pc, #300]	; (8004d7c <main+0x2bc>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004c52:	bf00      	nop
 8004c54:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c58:	9300      	str	r3, [sp, #0]
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	4a47      	ldr	r2, [pc, #284]	; (8004d7c <main+0x2bc>)
 8004c5e:	21d0      	movs	r1, #208	; 0xd0
 8004c60:	4847      	ldr	r0, [pc, #284]	; (8004d80 <main+0x2c0>)
 8004c62:	f7fd f907 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d1f3      	bne.n	8004c54 <main+0x194>
  	HAL_Delay(100000);    // wait 0.001 sec for MPU6050 START
 8004c6c:	4845      	ldr	r0, [pc, #276]	; (8004d84 <main+0x2c4>)
 8004c6e:	f7fc f9fb 	bl	8001068 <HAL_Delay>
	TLCD_Puts(2,0,"RA_ACCEL_CONFIG");
 8004c72:	4a4a      	ldr	r2, [pc, #296]	; (8004d9c <main+0x2dc>)
 8004c74:	2100      	movs	r1, #0
 8004c76:	2002      	movs	r0, #2
 8004c78:	f000 fdd8 	bl	800582c <TLCD_Puts>

  	i2cTxData[0] = (uint8_t)RA_CONFIG;        // 0x1A ;
 8004c7c:	4b3f      	ldr	r3, [pc, #252]	; (8004d7c <main+0x2bc>)
 8004c7e:	221a      	movs	r2, #26
 8004c80:	701a      	strb	r2, [r3, #0]
  	i2cTxData[1] = (uint8_t)0;                // 0
 8004c82:	4b3e      	ldr	r3, [pc, #248]	; (8004d7c <main+0x2bc>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	705a      	strb	r2, [r3, #1]
  	while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004c88:	bf00      	nop
 8004c8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004c8e:	9300      	str	r3, [sp, #0]
 8004c90:	2302      	movs	r3, #2
 8004c92:	4a3a      	ldr	r2, [pc, #232]	; (8004d7c <main+0x2bc>)
 8004c94:	21d0      	movs	r1, #208	; 0xd0
 8004c96:	483a      	ldr	r0, [pc, #232]	; (8004d80 <main+0x2c0>)
 8004c98:	f7fd f8ec 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d1f3      	bne.n	8004c8a <main+0x1ca>

  	// END   MPU6050 --------------------------------------------------------------------
    HAL_Delay(500000);   //    0.5 .
 8004ca2:	483f      	ldr	r0, [pc, #252]	; (8004da0 <main+0x2e0>)
 8004ca4:	f7fc f9e0 	bl	8001068 <HAL_Delay>
	TLCD_Puts(2,0,"RA_CONFIG init");
 8004ca8:	4a3e      	ldr	r2, [pc, #248]	; (8004da4 <main+0x2e4>)
 8004caa:	2100      	movs	r1, #0
 8004cac:	2002      	movs	r0, #2
 8004cae:	f000 fdbd 	bl	800582c <TLCD_Puts>

  	i2cTxData[0] = (uint8_t)RA_WHO_AM_I;      // 0x75 ; who am i
 8004cb2:	4b32      	ldr	r3, [pc, #200]	; (8004d7c <main+0x2bc>)
 8004cb4:	2275      	movs	r2, #117	; 0x75
 8004cb6:	701a      	strb	r2, [r3, #0]
    i2cTxData[1] = (uint8_t)1;                // 0
 8004cb8:	4b30      	ldr	r3, [pc, #192]	; (8004d7c <main+0x2bc>)
 8004cba:	2201      	movs	r2, #1
 8004cbc:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);
 8004cbe:	bf00      	nop
 8004cc0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004cc4:	9300      	str	r3, [sp, #0]
 8004cc6:	2301      	movs	r3, #1
 8004cc8:	4a2c      	ldr	r2, [pc, #176]	; (8004d7c <main+0x2bc>)
 8004cca:	21d0      	movs	r1, #208	; 0xd0
 8004ccc:	482c      	ldr	r0, [pc, #176]	; (8004d80 <main+0x2c0>)
 8004cce:	f7fd f8d1 	bl	8001e74 <HAL_I2C_Master_Transmit>
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1f3      	bne.n	8004cc0 <main+0x200>
    while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)whoAmI,2,1000)!=HAL_OK);
 8004cd8:	bf00      	nop
 8004cda:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004cde:	9300      	str	r3, [sp, #0]
 8004ce0:	2302      	movs	r3, #2
 8004ce2:	4a31      	ldr	r2, [pc, #196]	; (8004da8 <main+0x2e8>)
 8004ce4:	21d0      	movs	r1, #208	; 0xd0
 8004ce6:	4826      	ldr	r0, [pc, #152]	; (8004d80 <main+0x2c0>)
 8004ce8:	f7fd f99e 	bl	8002028 <HAL_I2C_Master_Receive>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d1f3      	bne.n	8004cda <main+0x21a>

  	while(HAL_UART_Receive_IT(&huart2, (uint8_t *)&Rx_Data2, 1)!=HAL_OK);
 8004cf2:	bf00      	nop
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	492d      	ldr	r1, [pc, #180]	; (8004dac <main+0x2ec>)
 8004cf8:	482d      	ldr	r0, [pc, #180]	; (8004db0 <main+0x2f0>)
 8004cfa:	f7ff f81d 	bl	8003d38 <HAL_UART_Receive_IT>
 8004cfe:	4603      	mov	r3, r0
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1f7      	bne.n	8004cf4 <main+0x234>
	while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 8004d04:	bf00      	nop
 8004d06:	482b      	ldr	r0, [pc, #172]	; (8004db4 <main+0x2f4>)
 8004d08:	f7fe fb5c 	bl	80033c4 <HAL_TIM_Base_Start_IT>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d1f9      	bne.n	8004d06 <main+0x246>
	while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 8004d12:	bf00      	nop
 8004d14:	4828      	ldr	r0, [pc, #160]	; (8004db8 <main+0x2f8>)
 8004d16:	f7fe fb55 	bl	80033c4 <HAL_TIM_Base_Start_IT>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1f9      	bne.n	8004d14 <main+0x254>

	// LCD  GPIOC . RS,E, D4,D5,D6,D7
//	TLCD_Init(GPIOC,GPIO_PIN_10,GPIO_PIN_11,GPIO_PIN_0,GPIO_PIN_1,GPIO_PIN_2,GPIO_PIN_3);
    HAL_Delay(500000);  // 0.5 sec
 8004d20:	481f      	ldr	r0, [pc, #124]	; (8004da0 <main+0x2e0>)
 8004d22:	f7fc f9a1 	bl	8001068 <HAL_Delay>
	TLCD_Puts(1,0,"                ");
 8004d26:	4a25      	ldr	r2, [pc, #148]	; (8004dbc <main+0x2fc>)
 8004d28:	2100      	movs	r1, #0
 8004d2a:	2001      	movs	r0, #1
 8004d2c:	f000 fd7e 	bl	800582c <TLCD_Puts>
	TLCD_Puts(2,0,"                ");
 8004d30:	4a22      	ldr	r2, [pc, #136]	; (8004dbc <main+0x2fc>)
 8004d32:	2100      	movs	r1, #0
 8004d34:	2002      	movs	r0, #2
 8004d36:	f000 fd79 	bl	800582c <TLCD_Puts>
    sprintf(sprt," I2C IDn : %3x ",whoAmI[0]);
 8004d3a:	4b1b      	ldr	r3, [pc, #108]	; (8004da8 <main+0x2e8>)
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	461a      	mov	r2, r3
 8004d40:	491f      	ldr	r1, [pc, #124]	; (8004dc0 <main+0x300>)
 8004d42:	4820      	ldr	r0, [pc, #128]	; (8004dc4 <main+0x304>)
 8004d44:	f001 f834 	bl	8005db0 <sprintf>
    TLCD_Puts(2,1,sprt);
 8004d48:	4a1e      	ldr	r2, [pc, #120]	; (8004dc4 <main+0x304>)
 8004d4a:	2101      	movs	r1, #1
 8004d4c:	2002      	movs	r0, #2
 8004d4e:	f000 fd6d 	bl	800582c <TLCD_Puts>
    MpuSetReady = 1;
 8004d52:	4b1d      	ldr	r3, [pc, #116]	; (8004dc8 <main+0x308>)
 8004d54:	2201      	movs	r2, #1
 8004d56:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	i2cStart = 1;
 8004d58:	4b1c      	ldr	r3, [pc, #112]	; (8004dcc <main+0x30c>)
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END WHILE */

  /* USER CODE BEGIN 3 */


	}
 8004d5e:	e7fe      	b.n	8004d5e <main+0x29e>
 8004d60:	40020800 	.word	0x40020800
 8004d64:	0800871c 	.word	0x0800871c
 8004d68:	08008730 	.word	0x08008730
 8004d6c:	000f4240 	.word	0x000f4240
 8004d70:	40020000 	.word	0x40020000
 8004d74:	001e8480 	.word	0x001e8480
 8004d78:	08008744 	.word	0x08008744
 8004d7c:	20000748 	.word	0x20000748
 8004d80:	200006d8 	.word	0x200006d8
 8004d84:	000186a0 	.word	0x000186a0
 8004d88:	08008754 	.word	0x08008754
 8004d8c:	08008768 	.word	0x08008768
 8004d90:	0800877c 	.word	0x0800877c
 8004d94:	0800878c 	.word	0x0800878c
 8004d98:	0800879c 	.word	0x0800879c
 8004d9c:	080087ac 	.word	0x080087ac
 8004da0:	0007a120 	.word	0x0007a120
 8004da4:	080087bc 	.word	0x080087bc
 8004da8:	2000074c 	.word	0x2000074c
 8004dac:	200006d4 	.word	0x200006d4
 8004db0:	20000860 	.word	0x20000860
 8004db4:	20000824 	.word	0x20000824
 8004db8:	20000750 	.word	0x20000750
 8004dbc:	080087cc 	.word	0x080087cc
 8004dc0:	080087e0 	.word	0x080087e0
 8004dc4:	200008c4 	.word	0x200008c4
 8004dc8:	200005be 	.word	0x200005be
 8004dcc:	200005bf 	.word	0x200005bf

08004dd0 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b094      	sub	sp, #80	; 0x50
 8004dd4:	af00      	add	r7, sp, #0

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	607b      	str	r3, [r7, #4]
 8004dda:	4a36      	ldr	r2, [pc, #216]	; (8004eb4 <SystemClock_Config+0xe4>)
 8004ddc:	4b35      	ldr	r3, [pc, #212]	; (8004eb4 <SystemClock_Config+0xe4>)
 8004dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004de0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004de4:	6413      	str	r3, [r2, #64]	; 0x40
 8004de6:	4b33      	ldr	r3, [pc, #204]	; (8004eb4 <SystemClock_Config+0xe4>)
 8004de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dee:	607b      	str	r3, [r7, #4]
 8004df0:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004df2:	2300      	movs	r3, #0
 8004df4:	603b      	str	r3, [r7, #0]
 8004df6:	4a30      	ldr	r2, [pc, #192]	; (8004eb8 <SystemClock_Config+0xe8>)
 8004df8:	4b2f      	ldr	r3, [pc, #188]	; (8004eb8 <SystemClock_Config+0xe8>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e00:	6013      	str	r3, [r2, #0]
 8004e02:	4b2d      	ldr	r3, [pc, #180]	; (8004eb8 <SystemClock_Config+0xe8>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004e0a:	603b      	str	r3, [r7, #0]
 8004e0c:	683b      	ldr	r3, [r7, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004e12:	2301      	movs	r3, #1
 8004e14:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004e16:	2302      	movs	r3, #2
 8004e18:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004e1a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004e1e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004e20:	2304      	movs	r3, #4
 8004e22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8004e24:	23b4      	movs	r3, #180	; 0xb4
 8004e26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004e28:	2302      	movs	r3, #2
 8004e2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004e2c:	2302      	movs	r3, #2
 8004e2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004e30:	2302      	movs	r3, #2
 8004e32:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004e34:	f107 031c 	add.w	r3, r7, #28
 8004e38:	4618      	mov	r0, r3
 8004e3a:	f7fd ff6d 	bl	8002d18 <HAL_RCC_OscConfig>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d001      	beq.n	8004e48 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8004e44:	f000 f9ca 	bl	80051dc <Error_Handler>
  }

  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8004e48:	f7fd fd9c 	bl	8002984 <HAL_PWREx_EnableOverDrive>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d001      	beq.n	8004e56 <SystemClock_Config+0x86>
  {
    Error_Handler();
 8004e52:	f000 f9c3 	bl	80051dc <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004e56:	230f      	movs	r3, #15
 8004e58:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004e62:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004e66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004e68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004e6c:	61bb      	str	r3, [r7, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004e6e:	f107 0308 	add.w	r3, r7, #8
 8004e72:	2105      	movs	r1, #5
 8004e74:	4618      	mov	r0, r3
 8004e76:	f7fd fded 	bl	8002a54 <HAL_RCC_ClockConfig>
 8004e7a:	4603      	mov	r3, r0
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d001      	beq.n	8004e84 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8004e80:	f000 f9ac 	bl	80051dc <Error_Handler>
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000000);
 8004e84:	f7fd fef8 	bl	8002c78 <HAL_RCC_GetHCLKFreq>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	4b0c      	ldr	r3, [pc, #48]	; (8004ebc <SystemClock_Config+0xec>)
 8004e8c:	fba3 2302 	umull	r2, r3, r3, r2
 8004e90:	0c9b      	lsrs	r3, r3, #18
 8004e92:	4618      	mov	r0, r3
 8004e94:	f7fc f9fe 	bl	8001294 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004e98:	2004      	movs	r0, #4
 8004e9a:	f7fc fa07 	bl	80012ac <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	2100      	movs	r1, #0
 8004ea2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ea6:	f7fc f9cb 	bl	8001240 <HAL_NVIC_SetPriority>
}
 8004eaa:	bf00      	nop
 8004eac:	3750      	adds	r7, #80	; 0x50
 8004eae:	46bd      	mov	sp, r7
 8004eb0:	bd80      	pop	{r7, pc}
 8004eb2:	bf00      	nop
 8004eb4:	40023800 	.word	0x40023800
 8004eb8:	40007000 	.word	0x40007000
 8004ebc:	431bde83 	.word	0x431bde83

08004ec0 <MX_I2C1_Init>:

/* I2C1 init function */
static void MX_I2C1_Init(void)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8004ec4:	4b13      	ldr	r3, [pc, #76]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004ec6:	4a14      	ldr	r2, [pc, #80]	; (8004f18 <MX_I2C1_Init+0x58>)
 8004ec8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8004eca:	4b12      	ldr	r3, [pc, #72]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004ecc:	4a13      	ldr	r2, [pc, #76]	; (8004f1c <MX_I2C1_Init+0x5c>)
 8004ece:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8004ed0:	4b10      	ldr	r3, [pc, #64]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004ed2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004ed6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004ed8:	4b0e      	ldr	r3, [pc, #56]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004eda:	2200      	movs	r2, #0
 8004edc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004ede:	4b0d      	ldr	r3, [pc, #52]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004ee0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004ee4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004ee6:	4b0b      	ldr	r3, [pc, #44]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8004eec:	4b09      	ldr	r3, [pc, #36]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004ef2:	4b08      	ldr	r3, [pc, #32]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004ef8:	4b06      	ldr	r3, [pc, #24]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004efe:	4805      	ldr	r0, [pc, #20]	; (8004f14 <MX_I2C1_Init+0x54>)
 8004f00:	f7fc fed8 	bl	8001cb4 <HAL_I2C_Init>
 8004f04:	4603      	mov	r3, r0
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d001      	beq.n	8004f0e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 8004f0a:	f000 f967 	bl	80051dc <Error_Handler>
  }

}
 8004f0e:	bf00      	nop
 8004f10:	bd80      	pop	{r7, pc}
 8004f12:	bf00      	nop
 8004f14:	200006d8 	.word	0x200006d8
 8004f18:	40005400 	.word	0x40005400
 8004f1c:	00061a80 	.word	0x00061a80

08004f20 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b086      	sub	sp, #24
 8004f24:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8004f26:	4b1d      	ldr	r3, [pc, #116]	; (8004f9c <MX_TIM2_Init+0x7c>)
 8004f28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004f2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8999;
 8004f2e:	4b1b      	ldr	r3, [pc, #108]	; (8004f9c <MX_TIM2_Init+0x7c>)
 8004f30:	f242 3227 	movw	r2, #8999	; 0x2327
 8004f34:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f36:	4b19      	ldr	r3, [pc, #100]	; (8004f9c <MX_TIM2_Init+0x7c>)
 8004f38:	2200      	movs	r2, #0
 8004f3a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 8004f3c:	4b17      	ldr	r3, [pc, #92]	; (8004f9c <MX_TIM2_Init+0x7c>)
 8004f3e:	f242 720f 	movw	r2, #9999	; 0x270f
 8004f42:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f44:	4b15      	ldr	r3, [pc, #84]	; (8004f9c <MX_TIM2_Init+0x7c>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004f4a:	4814      	ldr	r0, [pc, #80]	; (8004f9c <MX_TIM2_Init+0x7c>)
 8004f4c:	f7fe fa0e 	bl	800336c <HAL_TIM_Base_Init>
 8004f50:	4603      	mov	r3, r0
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d001      	beq.n	8004f5a <MX_TIM2_Init+0x3a>
  {
    Error_Handler();
 8004f56:	f000 f941 	bl	80051dc <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004f5a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004f5e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004f60:	f107 0308 	add.w	r3, r7, #8
 8004f64:	4619      	mov	r1, r3
 8004f66:	480d      	ldr	r0, [pc, #52]	; (8004f9c <MX_TIM2_Init+0x7c>)
 8004f68:	f7fe fb50 	bl	800360c <HAL_TIM_ConfigClockSource>
 8004f6c:	4603      	mov	r3, r0
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d001      	beq.n	8004f76 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8004f72:	f000 f933 	bl	80051dc <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f76:	2300      	movs	r3, #0
 8004f78:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004f7e:	463b      	mov	r3, r7
 8004f80:	4619      	mov	r1, r3
 8004f82:	4806      	ldr	r0, [pc, #24]	; (8004f9c <MX_TIM2_Init+0x7c>)
 8004f84:	f7fe fd9a 	bl	8003abc <HAL_TIMEx_MasterConfigSynchronization>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8004f8e:	f000 f925 	bl	80051dc <Error_Handler>
  }

}
 8004f92:	bf00      	nop
 8004f94:	3718      	adds	r7, #24
 8004f96:	46bd      	mov	sp, r7
 8004f98:	bd80      	pop	{r7, pc}
 8004f9a:	bf00      	nop
 8004f9c:	20000824 	.word	0x20000824

08004fa0 <MX_TIM3_Init>:

/* TIM3 init function */
static void MX_TIM3_Init(void)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b086      	sub	sp, #24
 8004fa4:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8004fa6:	4b1c      	ldr	r3, [pc, #112]	; (8005018 <MX_TIM3_Init+0x78>)
 8004fa8:	4a1c      	ldr	r2, [pc, #112]	; (800501c <MX_TIM3_Init+0x7c>)
 8004faa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8999;
 8004fac:	4b1a      	ldr	r3, [pc, #104]	; (8005018 <MX_TIM3_Init+0x78>)
 8004fae:	f242 3227 	movw	r2, #8999	; 0x2327
 8004fb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004fb4:	4b18      	ldr	r3, [pc, #96]	; (8005018 <MX_TIM3_Init+0x78>)
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8004fba:	4b17      	ldr	r3, [pc, #92]	; (8005018 <MX_TIM3_Init+0x78>)
 8004fbc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004fc0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004fc2:	4b15      	ldr	r3, [pc, #84]	; (8005018 <MX_TIM3_Init+0x78>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004fc8:	4813      	ldr	r0, [pc, #76]	; (8005018 <MX_TIM3_Init+0x78>)
 8004fca:	f7fe f9cf 	bl	800336c <HAL_TIM_Base_Init>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d001      	beq.n	8004fd8 <MX_TIM3_Init+0x38>
  {
    Error_Handler();
 8004fd4:	f000 f902 	bl	80051dc <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004fd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004fdc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004fde:	f107 0308 	add.w	r3, r7, #8
 8004fe2:	4619      	mov	r1, r3
 8004fe4:	480c      	ldr	r0, [pc, #48]	; (8005018 <MX_TIM3_Init+0x78>)
 8004fe6:	f7fe fb11 	bl	800360c <HAL_TIM_ConfigClockSource>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d001      	beq.n	8004ff4 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004ff0:	f000 f8f4 	bl	80051dc <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004ffc:	463b      	mov	r3, r7
 8004ffe:	4619      	mov	r1, r3
 8005000:	4805      	ldr	r0, [pc, #20]	; (8005018 <MX_TIM3_Init+0x78>)
 8005002:	f7fe fd5b 	bl	8003abc <HAL_TIMEx_MasterConfigSynchronization>
 8005006:	4603      	mov	r3, r0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d001      	beq.n	8005010 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 800500c:	f000 f8e6 	bl	80051dc <Error_Handler>
  }

}
 8005010:	bf00      	nop
 8005012:	3718      	adds	r7, #24
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}
 8005018:	20000750 	.word	0x20000750
 800501c:	40000400 	.word	0x40000400

08005020 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8005024:	4b11      	ldr	r3, [pc, #68]	; (800506c <MX_USART2_UART_Init+0x4c>)
 8005026:	4a12      	ldr	r2, [pc, #72]	; (8005070 <MX_USART2_UART_Init+0x50>)
 8005028:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800502a:	4b10      	ldr	r3, [pc, #64]	; (800506c <MX_USART2_UART_Init+0x4c>)
 800502c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005030:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005032:	4b0e      	ldr	r3, [pc, #56]	; (800506c <MX_USART2_UART_Init+0x4c>)
 8005034:	2200      	movs	r2, #0
 8005036:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005038:	4b0c      	ldr	r3, [pc, #48]	; (800506c <MX_USART2_UART_Init+0x4c>)
 800503a:	2200      	movs	r2, #0
 800503c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800503e:	4b0b      	ldr	r3, [pc, #44]	; (800506c <MX_USART2_UART_Init+0x4c>)
 8005040:	2200      	movs	r2, #0
 8005042:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005044:	4b09      	ldr	r3, [pc, #36]	; (800506c <MX_USART2_UART_Init+0x4c>)
 8005046:	220c      	movs	r2, #12
 8005048:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800504a:	4b08      	ldr	r3, [pc, #32]	; (800506c <MX_USART2_UART_Init+0x4c>)
 800504c:	2200      	movs	r2, #0
 800504e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005050:	4b06      	ldr	r3, [pc, #24]	; (800506c <MX_USART2_UART_Init+0x4c>)
 8005052:	2200      	movs	r2, #0
 8005054:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005056:	4805      	ldr	r0, [pc, #20]	; (800506c <MX_USART2_UART_Init+0x4c>)
 8005058:	f7fe fd8a 	bl	8003b70 <HAL_UART_Init>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8005062:	f000 f8bb 	bl	80051dc <Error_Handler>
  }

}
 8005066:	bf00      	nop
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	20000860 	.word	0x20000860
 8005070:	40004400 	.word	0x40004400

08005074 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800507a:	2300      	movs	r3, #0
 800507c:	607b      	str	r3, [r7, #4]
 800507e:	4a10      	ldr	r2, [pc, #64]	; (80050c0 <MX_DMA_Init+0x4c>)
 8005080:	4b0f      	ldr	r3, [pc, #60]	; (80050c0 <MX_DMA_Init+0x4c>)
 8005082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005084:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005088:	6313      	str	r3, [r2, #48]	; 0x30
 800508a:	4b0d      	ldr	r3, [pc, #52]	; (80050c0 <MX_DMA_Init+0x4c>)
 800508c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800508e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005092:	607b      	str	r3, [r7, #4]
 8005094:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8005096:	2200      	movs	r2, #0
 8005098:	2100      	movs	r1, #0
 800509a:	200b      	movs	r0, #11
 800509c:	f7fc f8d0 	bl	8001240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80050a0:	200b      	movs	r0, #11
 80050a2:	f7fc f8e9 	bl	8001278 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80050a6:	2200      	movs	r2, #0
 80050a8:	2100      	movs	r1, #0
 80050aa:	2011      	movs	r0, #17
 80050ac:	f7fc f8c8 	bl	8001240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80050b0:	2011      	movs	r0, #17
 80050b2:	f7fc f8e1 	bl	8001278 <HAL_NVIC_EnableIRQ>

}
 80050b6:	bf00      	nop
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}
 80050be:	bf00      	nop
 80050c0:	40023800 	.word	0x40023800

080050c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b08a      	sub	sp, #40	; 0x28
 80050c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80050ca:	2300      	movs	r3, #0
 80050cc:	613b      	str	r3, [r7, #16]
 80050ce:	4a3f      	ldr	r2, [pc, #252]	; (80051cc <MX_GPIO_Init+0x108>)
 80050d0:	4b3e      	ldr	r3, [pc, #248]	; (80051cc <MX_GPIO_Init+0x108>)
 80050d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d4:	f043 0304 	orr.w	r3, r3, #4
 80050d8:	6313      	str	r3, [r2, #48]	; 0x30
 80050da:	4b3c      	ldr	r3, [pc, #240]	; (80051cc <MX_GPIO_Init+0x108>)
 80050dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050de:	f003 0304 	and.w	r3, r3, #4
 80050e2:	613b      	str	r3, [r7, #16]
 80050e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80050e6:	2300      	movs	r3, #0
 80050e8:	60fb      	str	r3, [r7, #12]
 80050ea:	4a38      	ldr	r2, [pc, #224]	; (80051cc <MX_GPIO_Init+0x108>)
 80050ec:	4b37      	ldr	r3, [pc, #220]	; (80051cc <MX_GPIO_Init+0x108>)
 80050ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050f4:	6313      	str	r3, [r2, #48]	; 0x30
 80050f6:	4b35      	ldr	r3, [pc, #212]	; (80051cc <MX_GPIO_Init+0x108>)
 80050f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050fe:	60fb      	str	r3, [r7, #12]
 8005100:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005102:	2300      	movs	r3, #0
 8005104:	60bb      	str	r3, [r7, #8]
 8005106:	4a31      	ldr	r2, [pc, #196]	; (80051cc <MX_GPIO_Init+0x108>)
 8005108:	4b30      	ldr	r3, [pc, #192]	; (80051cc <MX_GPIO_Init+0x108>)
 800510a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510c:	f043 0301 	orr.w	r3, r3, #1
 8005110:	6313      	str	r3, [r2, #48]	; 0x30
 8005112:	4b2e      	ldr	r3, [pc, #184]	; (80051cc <MX_GPIO_Init+0x108>)
 8005114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005116:	f003 0301 	and.w	r3, r3, #1
 800511a:	60bb      	str	r3, [r7, #8]
 800511c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800511e:	2300      	movs	r3, #0
 8005120:	607b      	str	r3, [r7, #4]
 8005122:	4a2a      	ldr	r2, [pc, #168]	; (80051cc <MX_GPIO_Init+0x108>)
 8005124:	4b29      	ldr	r3, [pc, #164]	; (80051cc <MX_GPIO_Init+0x108>)
 8005126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005128:	f043 0302 	orr.w	r3, r3, #2
 800512c:	6313      	str	r3, [r2, #48]	; 0x30
 800512e:	4b27      	ldr	r3, [pc, #156]	; (80051cc <MX_GPIO_Init+0x108>)
 8005130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005132:	f003 0302 	and.w	r3, r3, #2
 8005136:	607b      	str	r3, [r7, #4]
 8005138:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800513a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800513e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8005140:	4b23      	ldr	r3, [pc, #140]	; (80051d0 <MX_GPIO_Init+0x10c>)
 8005142:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005144:	2300      	movs	r3, #0
 8005146:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005148:	f107 0314 	add.w	r3, r7, #20
 800514c:	4619      	mov	r1, r3
 800514e:	4821      	ldr	r0, [pc, #132]	; (80051d4 <MX_GPIO_Init+0x110>)
 8005150:	f7fc fbf2 	bl	8001938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8005154:	f640 430f 	movw	r3, #3087	; 0xc0f
 8005158:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800515a:	2301      	movs	r3, #1
 800515c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800515e:	2300      	movs	r3, #0
 8005160:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005162:	2300      	movs	r3, #0
 8005164:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005166:	f107 0314 	add.w	r3, r7, #20
 800516a:	4619      	mov	r1, r3
 800516c:	4819      	ldr	r0, [pc, #100]	; (80051d4 <MX_GPIO_Init+0x110>)
 800516e:	f7fc fbe3 	bl	8001938 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6;
 8005172:	2360      	movs	r3, #96	; 0x60
 8005174:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005176:	2301      	movs	r3, #1
 8005178:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800517a:	2300      	movs	r3, #0
 800517c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800517e:	2300      	movs	r3, #0
 8005180:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005182:	f107 0314 	add.w	r3, r7, #20
 8005186:	4619      	mov	r1, r3
 8005188:	4813      	ldr	r0, [pc, #76]	; (80051d8 <MX_GPIO_Init+0x114>)
 800518a:	f7fc fbd5 	bl	8001938 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU6050_PWR_Pin */
  GPIO_InitStruct.Pin = MPU6050_PWR_Pin;
 800518e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005192:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005194:	2301      	movs	r3, #1
 8005196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005198:	2300      	movs	r3, #0
 800519a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800519c:	2302      	movs	r3, #2
 800519e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MPU6050_PWR_GPIO_Port, &GPIO_InitStruct);
 80051a0:	f107 0314 	add.w	r3, r7, #20
 80051a4:	4619      	mov	r1, r3
 80051a6:	480c      	ldr	r0, [pc, #48]	; (80051d8 <MX_GPIO_Init+0x114>)
 80051a8:	f7fc fbc6 	bl	8001938 <HAL_GPIO_Init>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80051ac:	2200      	movs	r2, #0
 80051ae:	f640 410f 	movw	r1, #3087	; 0xc0f
 80051b2:	4808      	ldr	r0, [pc, #32]	; (80051d4 <MX_GPIO_Init+0x110>)
 80051b4:	f7fc fd52 	bl	8001c5c <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|MPU6050_PWR_Pin, GPIO_PIN_RESET);
 80051b8:	2200      	movs	r2, #0
 80051ba:	f248 0160 	movw	r1, #32864	; 0x8060
 80051be:	4806      	ldr	r0, [pc, #24]	; (80051d8 <MX_GPIO_Init+0x114>)
 80051c0:	f7fc fd4c 	bl	8001c5c <HAL_GPIO_WritePin>

}
 80051c4:	bf00      	nop
 80051c6:	3728      	adds	r7, #40	; 0x28
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	40023800 	.word	0x40023800
 80051d0:	10120000 	.word	0x10120000
 80051d4:	40020800 	.word	0x40020800
 80051d8:	40020000 	.word	0x40020000

080051dc <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80051dc:	b480      	push	{r7}
 80051de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
  }
 80051e0:	e7fe      	b.n	80051e0 <Error_Handler+0x4>
 80051e2:	bf00      	nop

080051e4 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80051e8:	2007      	movs	r0, #7
 80051ea:	f7fc f81d 	bl	8001228 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80051ee:	2200      	movs	r2, #0
 80051f0:	2100      	movs	r1, #0
 80051f2:	f06f 000b 	mvn.w	r0, #11
 80051f6:	f7fc f823 	bl	8001240 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80051fa:	2200      	movs	r2, #0
 80051fc:	2100      	movs	r1, #0
 80051fe:	f06f 000a 	mvn.w	r0, #10
 8005202:	f7fc f81d 	bl	8001240 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005206:	2200      	movs	r2, #0
 8005208:	2100      	movs	r1, #0
 800520a:	f06f 0009 	mvn.w	r0, #9
 800520e:	f7fc f817 	bl	8001240 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005212:	2200      	movs	r2, #0
 8005214:	2100      	movs	r1, #0
 8005216:	f06f 0004 	mvn.w	r0, #4
 800521a:	f7fc f811 	bl	8001240 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800521e:	2200      	movs	r2, #0
 8005220:	2100      	movs	r1, #0
 8005222:	f06f 0003 	mvn.w	r0, #3
 8005226:	f7fc f80b 	bl	8001240 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800522a:	2200      	movs	r2, #0
 800522c:	2100      	movs	r1, #0
 800522e:	f06f 0001 	mvn.w	r0, #1
 8005232:	f7fc f805 	bl	8001240 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005236:	2200      	movs	r2, #0
 8005238:	2100      	movs	r1, #0
 800523a:	f04f 30ff 	mov.w	r0, #4294967295
 800523e:	f7fb ffff 	bl	8001240 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8005242:	2200      	movs	r2, #0
 8005244:	2100      	movs	r1, #0
 8005246:	2005      	movs	r0, #5
 8005248:	f7fb fffa 	bl	8001240 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800524c:	2005      	movs	r0, #5
 800524e:	f7fc f813 	bl	8001278 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005252:	bf00      	nop
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop

08005258 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b088      	sub	sp, #32
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a41      	ldr	r2, [pc, #260]	; (800536c <HAL_I2C_MspInit+0x114>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d17b      	bne.n	8005362 <HAL_I2C_MspInit+0x10a>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = MPU6050_SCL_Pin|MPU6050_SDA_Pin;
 800526a:	23c0      	movs	r3, #192	; 0xc0
 800526c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800526e:	2312      	movs	r3, #18
 8005270:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005272:	2301      	movs	r3, #1
 8005274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005276:	2302      	movs	r3, #2
 8005278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800527a:	2304      	movs	r3, #4
 800527c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800527e:	f107 030c 	add.w	r3, r7, #12
 8005282:	4619      	mov	r1, r3
 8005284:	483a      	ldr	r0, [pc, #232]	; (8005370 <HAL_I2C_MspInit+0x118>)
 8005286:	f7fc fb57 	bl	8001938 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800528a:	2300      	movs	r3, #0
 800528c:	60bb      	str	r3, [r7, #8]
 800528e:	4a39      	ldr	r2, [pc, #228]	; (8005374 <HAL_I2C_MspInit+0x11c>)
 8005290:	4b38      	ldr	r3, [pc, #224]	; (8005374 <HAL_I2C_MspInit+0x11c>)
 8005292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005294:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005298:	6413      	str	r3, [r2, #64]	; 0x40
 800529a:	4b36      	ldr	r3, [pc, #216]	; (8005374 <HAL_I2C_MspInit+0x11c>)
 800529c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052a2:	60bb      	str	r3, [r7, #8]
 80052a4:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral DMA init*/
  
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 80052a6:	4b34      	ldr	r3, [pc, #208]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052a8:	4a34      	ldr	r2, [pc, #208]	; (800537c <HAL_I2C_MspInit+0x124>)
 80052aa:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 80052ac:	4b32      	ldr	r3, [pc, #200]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052b2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80052b4:	4b30      	ldr	r3, [pc, #192]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052b6:	2200      	movs	r2, #0
 80052b8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80052ba:	4b2f      	ldr	r3, [pc, #188]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052bc:	2200      	movs	r2, #0
 80052be:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80052c0:	4b2d      	ldr	r3, [pc, #180]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80052c6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80052c8:	4b2b      	ldr	r3, [pc, #172]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052ca:	2200      	movs	r2, #0
 80052cc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80052ce:	4b2a      	ldr	r3, [pc, #168]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052d0:	2200      	movs	r2, #0
 80052d2:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80052d4:	4b28      	ldr	r3, [pc, #160]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80052da:	4b27      	ldr	r3, [pc, #156]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052dc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80052e0:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80052e2:	4b25      	ldr	r3, [pc, #148]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80052e8:	4823      	ldr	r0, [pc, #140]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052ea:	f7fc f809 	bl	8001300 <HAL_DMA_Init>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <HAL_I2C_MspInit+0xa0>
    {
      Error_Handler();
 80052f4:	f7ff ff72 	bl	80051dc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	4a1f      	ldr	r2, [pc, #124]	; (8005378 <HAL_I2C_MspInit+0x120>)
 80052fc:	639a      	str	r2, [r3, #56]	; 0x38
 80052fe:	4a1e      	ldr	r2, [pc, #120]	; (8005378 <HAL_I2C_MspInit+0x120>)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6393      	str	r3, [r2, #56]	; 0x38

    hdma_i2c1_tx.Instance = DMA1_Stream6;
 8005304:	4b1e      	ldr	r3, [pc, #120]	; (8005380 <HAL_I2C_MspInit+0x128>)
 8005306:	4a1f      	ldr	r2, [pc, #124]	; (8005384 <HAL_I2C_MspInit+0x12c>)
 8005308:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 800530a:	4b1d      	ldr	r3, [pc, #116]	; (8005380 <HAL_I2C_MspInit+0x128>)
 800530c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005310:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005312:	4b1b      	ldr	r3, [pc, #108]	; (8005380 <HAL_I2C_MspInit+0x128>)
 8005314:	2240      	movs	r2, #64	; 0x40
 8005316:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005318:	4b19      	ldr	r3, [pc, #100]	; (8005380 <HAL_I2C_MspInit+0x128>)
 800531a:	2200      	movs	r2, #0
 800531c:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800531e:	4b18      	ldr	r3, [pc, #96]	; (8005380 <HAL_I2C_MspInit+0x128>)
 8005320:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005324:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005326:	4b16      	ldr	r3, [pc, #88]	; (8005380 <HAL_I2C_MspInit+0x128>)
 8005328:	2200      	movs	r2, #0
 800532a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800532c:	4b14      	ldr	r3, [pc, #80]	; (8005380 <HAL_I2C_MspInit+0x128>)
 800532e:	2200      	movs	r2, #0
 8005330:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8005332:	4b13      	ldr	r3, [pc, #76]	; (8005380 <HAL_I2C_MspInit+0x128>)
 8005334:	2200      	movs	r2, #0
 8005336:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8005338:	4b11      	ldr	r3, [pc, #68]	; (8005380 <HAL_I2C_MspInit+0x128>)
 800533a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800533e:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005340:	4b0f      	ldr	r3, [pc, #60]	; (8005380 <HAL_I2C_MspInit+0x128>)
 8005342:	2200      	movs	r2, #0
 8005344:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8005346:	480e      	ldr	r0, [pc, #56]	; (8005380 <HAL_I2C_MspInit+0x128>)
 8005348:	f7fb ffda 	bl	8001300 <HAL_DMA_Init>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <HAL_I2C_MspInit+0xfe>
    {
      Error_Handler();
 8005352:	f7ff ff43 	bl	80051dc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	4a09      	ldr	r2, [pc, #36]	; (8005380 <HAL_I2C_MspInit+0x128>)
 800535a:	635a      	str	r2, [r3, #52]	; 0x34
 800535c:	4a08      	ldr	r2, [pc, #32]	; (8005380 <HAL_I2C_MspInit+0x128>)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8005362:	bf00      	nop
 8005364:	3720      	adds	r7, #32
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	40005400 	.word	0x40005400
 8005370:	40020400 	.word	0x40020400
 8005374:	40023800 	.word	0x40023800
 8005378:	200007a8 	.word	0x200007a8
 800537c:	40026010 	.word	0x40026010
 8005380:	20000674 	.word	0x20000674
 8005384:	400260a0 	.word	0x400260a0

08005388 <HAL_TIM_Base_MspInit>:
  /* USER CODE END I2C1_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM2)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005398:	d116      	bne.n	80053c8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800539a:	2300      	movs	r3, #0
 800539c:	60fb      	str	r3, [r7, #12]
 800539e:	4a1a      	ldr	r2, [pc, #104]	; (8005408 <HAL_TIM_Base_MspInit+0x80>)
 80053a0:	4b19      	ldr	r3, [pc, #100]	; (8005408 <HAL_TIM_Base_MspInit+0x80>)
 80053a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a4:	f043 0301 	orr.w	r3, r3, #1
 80053a8:	6413      	str	r3, [r2, #64]	; 0x40
 80053aa:	4b17      	ldr	r3, [pc, #92]	; (8005408 <HAL_TIM_Base_MspInit+0x80>)
 80053ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ae:	f003 0301 	and.w	r3, r3, #1
 80053b2:	60fb      	str	r3, [r7, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80053b6:	2200      	movs	r2, #0
 80053b8:	2100      	movs	r1, #0
 80053ba:	201c      	movs	r0, #28
 80053bc:	f7fb ff40 	bl	8001240 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80053c0:	201c      	movs	r0, #28
 80053c2:	f7fb ff59 	bl	8001278 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80053c6:	e01a      	b.n	80053fe <HAL_TIM_Base_MspInit+0x76>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4a0f      	ldr	r2, [pc, #60]	; (800540c <HAL_TIM_Base_MspInit+0x84>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d115      	bne.n	80053fe <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80053d2:	2300      	movs	r3, #0
 80053d4:	60bb      	str	r3, [r7, #8]
 80053d6:	4a0c      	ldr	r2, [pc, #48]	; (8005408 <HAL_TIM_Base_MspInit+0x80>)
 80053d8:	4b0b      	ldr	r3, [pc, #44]	; (8005408 <HAL_TIM_Base_MspInit+0x80>)
 80053da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053dc:	f043 0302 	orr.w	r3, r3, #2
 80053e0:	6413      	str	r3, [r2, #64]	; 0x40
 80053e2:	4b09      	ldr	r3, [pc, #36]	; (8005408 <HAL_TIM_Base_MspInit+0x80>)
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	f003 0302 	and.w	r3, r3, #2
 80053ea:	60bb      	str	r3, [r7, #8]
 80053ec:	68bb      	ldr	r3, [r7, #8]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80053ee:	2200      	movs	r2, #0
 80053f0:	2100      	movs	r1, #0
 80053f2:	201d      	movs	r0, #29
 80053f4:	f7fb ff24 	bl	8001240 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80053f8:	201d      	movs	r0, #29
 80053fa:	f7fb ff3d 	bl	8001278 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80053fe:	bf00      	nop
 8005400:	3710      	adds	r7, #16
 8005402:	46bd      	mov	sp, r7
 8005404:	bd80      	pop	{r7, pc}
 8005406:	bf00      	nop
 8005408:	40023800 	.word	0x40023800
 800540c:	40000400 	.word	0x40000400

08005410 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b088      	sub	sp, #32
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a16      	ldr	r2, [pc, #88]	; (8005478 <HAL_UART_MspInit+0x68>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d125      	bne.n	800546e <HAL_UART_MspInit+0x5e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005422:	2300      	movs	r3, #0
 8005424:	60bb      	str	r3, [r7, #8]
 8005426:	4a15      	ldr	r2, [pc, #84]	; (800547c <HAL_UART_MspInit+0x6c>)
 8005428:	4b14      	ldr	r3, [pc, #80]	; (800547c <HAL_UART_MspInit+0x6c>)
 800542a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005430:	6413      	str	r3, [r2, #64]	; 0x40
 8005432:	4b12      	ldr	r3, [pc, #72]	; (800547c <HAL_UART_MspInit+0x6c>)
 8005434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800543a:	60bb      	str	r3, [r7, #8]
 800543c:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800543e:	230c      	movs	r3, #12
 8005440:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005442:	2302      	movs	r3, #2
 8005444:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005446:	2301      	movs	r3, #1
 8005448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800544a:	2303      	movs	r3, #3
 800544c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800544e:	2307      	movs	r3, #7
 8005450:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005452:	f107 030c 	add.w	r3, r7, #12
 8005456:	4619      	mov	r1, r3
 8005458:	4809      	ldr	r0, [pc, #36]	; (8005480 <HAL_UART_MspInit+0x70>)
 800545a:	f7fc fa6d 	bl	8001938 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800545e:	2200      	movs	r2, #0
 8005460:	2100      	movs	r1, #0
 8005462:	2026      	movs	r0, #38	; 0x26
 8005464:	f7fb feec 	bl	8001240 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005468:	2026      	movs	r0, #38	; 0x26
 800546a:	f7fb ff05 	bl	8001278 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800546e:	bf00      	nop
 8005470:	3720      	adds	r7, #32
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	40004400 	.word	0x40004400
 800547c:	40023800 	.word	0x40023800
 8005480:	40020000 	.word	0x40020000

08005484 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005488:	f7fb fdd4 	bl	8001034 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 800548c:	f7fb ff2a 	bl	80012e4 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005490:	bf00      	nop
 8005492:	bd80      	pop	{r7, pc}

08005494 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 8005494:	b480      	push	{r7}
 8005496:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8005498:	bf00      	nop
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop

080054a4 <DMA1_Stream0_IRQHandler>:

/**
* @brief This function handles DMA1 stream0 global interrupt.
*/
void DMA1_Stream0_IRQHandler(void)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80054a8:	4802      	ldr	r0, [pc, #8]	; (80054b4 <DMA1_Stream0_IRQHandler+0x10>)
 80054aa:	f7fb fff5 	bl	8001498 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80054ae:	bf00      	nop
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	200007a8 	.word	0x200007a8

080054b8 <DMA1_Stream6_IRQHandler>:

/**
* @brief This function handles DMA1 stream6 global interrupt.
*/
void DMA1_Stream6_IRQHandler(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80054bc:	4802      	ldr	r0, [pc, #8]	; (80054c8 <DMA1_Stream6_IRQHandler+0x10>)
 80054be:	f7fb ffeb 	bl	8001498 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80054c2:	bf00      	nop
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	20000674 	.word	0x20000674

080054cc <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80054d0:	4802      	ldr	r0, [pc, #8]	; (80054dc <TIM2_IRQHandler+0x10>)
 80054d2:	f7fd ff93 	bl	80033fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80054d6:	bf00      	nop
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	20000824 	.word	0x20000824

080054e0 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80054e4:	4802      	ldr	r0, [pc, #8]	; (80054f0 <TIM3_IRQHandler+0x10>)
 80054e6:	f7fd ff89 	bl	80033fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80054ea:	bf00      	nop
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	20000750 	.word	0x20000750

080054f4 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt.
*/
void USART2_IRQHandler(void)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80054f8:	4802      	ldr	r0, [pc, #8]	; (8005504 <USART2_IRQHandler+0x10>)
 80054fa:	f7fe fc6b 	bl	8003dd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80054fe:	bf00      	nop
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	20000860 	.word	0x20000860

08005508 <TLCD_Init>:
GPIO_TypeDef *GPIOx;
// TLCD   GPIOx 10,11.........0,1,2,3
// 0->RS, 1->E
// SYSTICK_Config  1000000 ~!!!!!
void	TLCD_Init(GPIO_TypeDef *GPIOn, uint32_t RS,uint32_t EN, uint32_t Data4,uint32_t Data5,uint32_t Data6,uint32_t Data7)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b08a      	sub	sp, #40	; 0x28
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	607a      	str	r2, [r7, #4]
 8005514:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef	GPIO_InitStruct;

	GPIOx = GPIOn;
 8005516:	4a3f      	ldr	r2, [pc, #252]	; (8005614 <TLCD_Init+0x10c>)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	6013      	str	r3, [r2, #0]
	TRS = RS;
 800551c:	4a3e      	ldr	r2, [pc, #248]	; (8005618 <TLCD_Init+0x110>)
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	6013      	str	r3, [r2, #0]
	TEN = EN;
 8005522:	4a3e      	ldr	r2, [pc, #248]	; (800561c <TLCD_Init+0x114>)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	6013      	str	r3, [r2, #0]
	TData4 = Data4;
 8005528:	4a3d      	ldr	r2, [pc, #244]	; (8005620 <TLCD_Init+0x118>)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	6013      	str	r3, [r2, #0]
	TData5 = Data5;
 800552e:	4a3d      	ldr	r2, [pc, #244]	; (8005624 <TLCD_Init+0x11c>)
 8005530:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005532:	6013      	str	r3, [r2, #0]
	TData6 = Data6;
 8005534:	4a3c      	ldr	r2, [pc, #240]	; (8005628 <TLCD_Init+0x120>)
 8005536:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005538:	6013      	str	r3, [r2, #0]
	TData7 = Data7;
 800553a:	4a3c      	ldr	r2, [pc, #240]	; (800562c <TLCD_Init+0x124>)
 800553c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800553e:	6013      	str	r3, [r2, #0]

	GPIO_InitStruct.Pin = RS | EN | Data4 | Data5 | Data6 | Data7;
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	431a      	orrs	r2, r3
 8005546:	683b      	ldr	r3, [r7, #0]
 8005548:	431a      	orrs	r2, r3
 800554a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800554c:	431a      	orrs	r2, r3
 800554e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005550:	431a      	orrs	r2, r3
 8005552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005554:	4313      	orrs	r3, r2
 8005556:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005558:	2301      	movs	r3, #1
 800555a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800555c:	2300      	movs	r3, #0
 800555e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8005560:	2303      	movs	r3, #3
 8005562:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOn, &GPIO_InitStruct);
 8005564:	f107 0314 	add.w	r3, r7, #20
 8005568:	4619      	mov	r1, r3
 800556a:	68f8      	ldr	r0, [r7, #12]
 800556c:	f7fc f9e4 	bl	8001938 <HAL_GPIO_Init>

	// GPIOA 0,1 --> Control pin
	// GPIOA 2,3,4,5 --> Data pin
	HAL_GPIO_WritePin(GPIOn , RS | EN | Data4 | Data5 | Data6 | Data7 , GPIO_PIN_RESET);
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	b29a      	uxth	r2, r3
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	b29b      	uxth	r3, r3
 8005578:	4313      	orrs	r3, r2
 800557a:	b29a      	uxth	r2, r3
 800557c:	683b      	ldr	r3, [r7, #0]
 800557e:	b29b      	uxth	r3, r3
 8005580:	4313      	orrs	r3, r2
 8005582:	b29a      	uxth	r2, r3
 8005584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005586:	b29b      	uxth	r3, r3
 8005588:	4313      	orrs	r3, r2
 800558a:	b29a      	uxth	r2, r3
 800558c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800558e:	b29b      	uxth	r3, r3
 8005590:	4313      	orrs	r3, r2
 8005592:	b29a      	uxth	r2, r3
 8005594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005596:	b29b      	uxth	r3, r3
 8005598:	4313      	orrs	r3, r2
 800559a:	b29b      	uxth	r3, r3
 800559c:	2200      	movs	r2, #0
 800559e:	4619      	mov	r1, r3
 80055a0:	68f8      	ldr	r0, [r7, #12]
 80055a2:	f7fc fb5b 	bl	8001c5c <HAL_GPIO_WritePin>
	delay_ms(10);  // 10ms
 80055a6:	200a      	movs	r0, #10
 80055a8:	f000 f986 	bl	80058b8 <delay_ms>

	TLCD_4BitWrite(0x03);
 80055ac:	2003      	movs	r0, #3
 80055ae:	f000 f83f 	bl	8005630 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 80055b2:	2005      	movs	r0, #5
 80055b4:	f000 f980 	bl	80058b8 <delay_ms>
	TLCD_4BitWrite(0x03);
 80055b8:	2003      	movs	r0, #3
 80055ba:	f000 f839 	bl	8005630 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 80055be:	2005      	movs	r0, #5
 80055c0:	f000 f97a 	bl	80058b8 <delay_ms>
	TLCD_4BitWrite(0x03);
 80055c4:	2003      	movs	r0, #3
 80055c6:	f000 f833 	bl	8005630 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 80055ca:	2005      	movs	r0, #5
 80055cc:	f000 f974 	bl	80058b8 <delay_ms>
	TLCD_4BitWrite(0x02);
 80055d0:	2002      	movs	r0, #2
 80055d2:	f000 f82d 	bl	8005630 <TLCD_4BitWrite>
	delay_ms(5);   // 5ms
 80055d6:	2005      	movs	r0, #5
 80055d8:	f000 f96e 	bl	80058b8 <delay_ms>
	// Function Set
	// DL : 0->4bit, 1->8bit
	// N : 0->1 line, 1->2 line
	// F : 0-> 5*7, 1->5*10
	// I selected 4bit, 2 line, 5*7
	TLCD_Cmd( 0x28 );
 80055dc:	2028      	movs	r0, #40	; 0x28
 80055de:	f000 f8c9 	bl	8005774 <TLCD_Cmd>
	delay_us(40);  // 40us
 80055e2:	2028      	movs	r0, #40	; 0x28
 80055e4:	f000 f94c 	bl	8005880 <delay_us>

	// Display Set
	// D : 0->disp off, 1->disp on
	// C : 0->Cur off, 1->Cur on
	// B : 0->Cur blink off, 1->Cur blink on
	TLCD_Cmd( 0x0C );
 80055e8:	200c      	movs	r0, #12
 80055ea:	f000 f8c3 	bl	8005774 <TLCD_Cmd>
	delay_us(40);  // 40us
 80055ee:	2028      	movs	r0, #40	; 0x28
 80055f0:	f000 f946 	bl	8005880 <delay_us>

	// Display Mode
	// I/D : 0->Dec Cursor pos, 1->Inc Cursor pos
	// S : 0-> No disp shift, 1-> Disp shift
	TLCD_Cmd( 0x06 );
 80055f4:	2006      	movs	r0, #6
 80055f6:	f000 f8bd 	bl	8005774 <TLCD_Cmd>
	delay_us(40);  // 40us
 80055fa:	2028      	movs	r0, #40	; 0x28
 80055fc:	f000 f940 	bl	8005880 <delay_us>

	// LCD Clear display
	TLCD_Cmd( 0x01 );
 8005600:	2001      	movs	r0, #1
 8005602:	f000 f8b7 	bl	8005774 <TLCD_Cmd>
	delay_ms(2);   // 2ms
 8005606:	2002      	movs	r0, #2
 8005608:	f000 f956 	bl	80058b8 <delay_ms>
}
 800560c:	bf00      	nop
 800560e:	3728      	adds	r7, #40	; 0x28
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	200008f8 	.word	0x200008f8
 8005618:	2000090c 	.word	0x2000090c
 800561c:	20000908 	.word	0x20000908
 8005620:	20000910 	.word	0x20000910
 8005624:	20000900 	.word	0x20000900
 8005628:	200008fc 	.word	0x200008fc
 800562c:	20000904 	.word	0x20000904

08005630 <TLCD_4BitWrite>:

void	TLCD_4BitWrite(BYTE c)
{
 8005630:	b580      	push	{r7, lr}
 8005632:	b082      	sub	sp, #8
 8005634:	af00      	add	r7, sp, #0
 8005636:	4603      	mov	r3, r0
 8005638:	71fb      	strb	r3, [r7, #7]
	if( c & 0x01 ) 	HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_SET);
 800563a:	79fb      	ldrb	r3, [r7, #7]
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b00      	cmp	r3, #0
 8005642:	d009      	beq.n	8005658 <TLCD_4BitWrite+0x28>
 8005644:	4b30      	ldr	r3, [pc, #192]	; (8005708 <TLCD_4BitWrite+0xd8>)
 8005646:	6818      	ldr	r0, [r3, #0]
 8005648:	4b30      	ldr	r3, [pc, #192]	; (800570c <TLCD_4BitWrite+0xdc>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	b29b      	uxth	r3, r3
 800564e:	2201      	movs	r2, #1
 8005650:	4619      	mov	r1, r3
 8005652:	f7fc fb03 	bl	8001c5c <HAL_GPIO_WritePin>
 8005656:	e008      	b.n	800566a <TLCD_4BitWrite+0x3a>
	else			HAL_GPIO_WritePin(GPIOx, TData4 , GPIO_PIN_RESET);
 8005658:	4b2b      	ldr	r3, [pc, #172]	; (8005708 <TLCD_4BitWrite+0xd8>)
 800565a:	6818      	ldr	r0, [r3, #0]
 800565c:	4b2b      	ldr	r3, [pc, #172]	; (800570c <TLCD_4BitWrite+0xdc>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	b29b      	uxth	r3, r3
 8005662:	2200      	movs	r2, #0
 8005664:	4619      	mov	r1, r3
 8005666:	f7fc faf9 	bl	8001c5c <HAL_GPIO_WritePin>

	if( c & 0x02 ) 	HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_SET);
 800566a:	79fb      	ldrb	r3, [r7, #7]
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b00      	cmp	r3, #0
 8005672:	d009      	beq.n	8005688 <TLCD_4BitWrite+0x58>
 8005674:	4b24      	ldr	r3, [pc, #144]	; (8005708 <TLCD_4BitWrite+0xd8>)
 8005676:	6818      	ldr	r0, [r3, #0]
 8005678:	4b25      	ldr	r3, [pc, #148]	; (8005710 <TLCD_4BitWrite+0xe0>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	b29b      	uxth	r3, r3
 800567e:	2201      	movs	r2, #1
 8005680:	4619      	mov	r1, r3
 8005682:	f7fc faeb 	bl	8001c5c <HAL_GPIO_WritePin>
 8005686:	e008      	b.n	800569a <TLCD_4BitWrite+0x6a>
	else			HAL_GPIO_WritePin(GPIOx, TData5 , GPIO_PIN_RESET);
 8005688:	4b1f      	ldr	r3, [pc, #124]	; (8005708 <TLCD_4BitWrite+0xd8>)
 800568a:	6818      	ldr	r0, [r3, #0]
 800568c:	4b20      	ldr	r3, [pc, #128]	; (8005710 <TLCD_4BitWrite+0xe0>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	b29b      	uxth	r3, r3
 8005692:	2200      	movs	r2, #0
 8005694:	4619      	mov	r1, r3
 8005696:	f7fc fae1 	bl	8001c5c <HAL_GPIO_WritePin>

	if( c & 0x04 ) 	HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_SET);
 800569a:	79fb      	ldrb	r3, [r7, #7]
 800569c:	f003 0304 	and.w	r3, r3, #4
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d009      	beq.n	80056b8 <TLCD_4BitWrite+0x88>
 80056a4:	4b18      	ldr	r3, [pc, #96]	; (8005708 <TLCD_4BitWrite+0xd8>)
 80056a6:	6818      	ldr	r0, [r3, #0]
 80056a8:	4b1a      	ldr	r3, [pc, #104]	; (8005714 <TLCD_4BitWrite+0xe4>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	2201      	movs	r2, #1
 80056b0:	4619      	mov	r1, r3
 80056b2:	f7fc fad3 	bl	8001c5c <HAL_GPIO_WritePin>
 80056b6:	e008      	b.n	80056ca <TLCD_4BitWrite+0x9a>
	else			HAL_GPIO_WritePin(GPIOx, TData6 , GPIO_PIN_RESET);
 80056b8:	4b13      	ldr	r3, [pc, #76]	; (8005708 <TLCD_4BitWrite+0xd8>)
 80056ba:	6818      	ldr	r0, [r3, #0]
 80056bc:	4b15      	ldr	r3, [pc, #84]	; (8005714 <TLCD_4BitWrite+0xe4>)
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	2200      	movs	r2, #0
 80056c4:	4619      	mov	r1, r3
 80056c6:	f7fc fac9 	bl	8001c5c <HAL_GPIO_WritePin>

	if( c & 0x08 ) 	HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_SET);
 80056ca:	79fb      	ldrb	r3, [r7, #7]
 80056cc:	f003 0308 	and.w	r3, r3, #8
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d009      	beq.n	80056e8 <TLCD_4BitWrite+0xb8>
 80056d4:	4b0c      	ldr	r3, [pc, #48]	; (8005708 <TLCD_4BitWrite+0xd8>)
 80056d6:	6818      	ldr	r0, [r3, #0]
 80056d8:	4b0f      	ldr	r3, [pc, #60]	; (8005718 <TLCD_4BitWrite+0xe8>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	b29b      	uxth	r3, r3
 80056de:	2201      	movs	r2, #1
 80056e0:	4619      	mov	r1, r3
 80056e2:	f7fc fabb 	bl	8001c5c <HAL_GPIO_WritePin>
 80056e6:	e008      	b.n	80056fa <TLCD_4BitWrite+0xca>
	else			HAL_GPIO_WritePin(GPIOx, TData7 , GPIO_PIN_RESET);
 80056e8:	4b07      	ldr	r3, [pc, #28]	; (8005708 <TLCD_4BitWrite+0xd8>)
 80056ea:	6818      	ldr	r0, [r3, #0]
 80056ec:	4b0a      	ldr	r3, [pc, #40]	; (8005718 <TLCD_4BitWrite+0xe8>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	2200      	movs	r2, #0
 80056f4:	4619      	mov	r1, r3
 80056f6:	f7fc fab1 	bl	8001c5c <HAL_GPIO_WritePin>
	TLCD_Enable();
 80056fa:	f000 f80f 	bl	800571c <TLCD_Enable>
}
 80056fe:	bf00      	nop
 8005700:	3708      	adds	r7, #8
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	200008f8 	.word	0x200008f8
 800570c:	20000910 	.word	0x20000910
 8005710:	20000900 	.word	0x20000900
 8005714:	200008fc 	.word	0x200008fc
 8005718:	20000904 	.word	0x20000904

0800571c <TLCD_Enable>:

void	TLCD_Enable()
{
 800571c:	b580      	push	{r7, lr}
 800571e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8005720:	4b12      	ldr	r3, [pc, #72]	; (800576c <TLCD_Enable+0x50>)
 8005722:	6818      	ldr	r0, [r3, #0]
 8005724:	4b12      	ldr	r3, [pc, #72]	; (8005770 <TLCD_Enable+0x54>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	b29b      	uxth	r3, r3
 800572a:	2201      	movs	r2, #1
 800572c:	4619      	mov	r1, r3
 800572e:	f7fc fa95 	bl	8001c5c <HAL_GPIO_WritePin>
	delay_us(2);
 8005732:	2002      	movs	r0, #2
 8005734:	f000 f8a4 	bl	8005880 <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_SET);
 8005738:	4b0c      	ldr	r3, [pc, #48]	; (800576c <TLCD_Enable+0x50>)
 800573a:	6818      	ldr	r0, [r3, #0]
 800573c:	4b0c      	ldr	r3, [pc, #48]	; (8005770 <TLCD_Enable+0x54>)
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	b29b      	uxth	r3, r3
 8005742:	2201      	movs	r2, #1
 8005744:	4619      	mov	r1, r3
 8005746:	f7fc fa89 	bl	8001c5c <HAL_GPIO_WritePin>
	delay_us(2);
 800574a:	2002      	movs	r0, #2
 800574c:	f000 f898 	bl	8005880 <delay_us>
	HAL_GPIO_WritePin(GPIOx, TEN , GPIO_PIN_RESET);
 8005750:	4b06      	ldr	r3, [pc, #24]	; (800576c <TLCD_Enable+0x50>)
 8005752:	6818      	ldr	r0, [r3, #0]
 8005754:	4b06      	ldr	r3, [pc, #24]	; (8005770 <TLCD_Enable+0x54>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	b29b      	uxth	r3, r3
 800575a:	2200      	movs	r2, #0
 800575c:	4619      	mov	r1, r3
 800575e:	f7fc fa7d 	bl	8001c5c <HAL_GPIO_WritePin>
	delay_us(40);
 8005762:	2028      	movs	r0, #40	; 0x28
 8005764:	f000 f88c 	bl	8005880 <delay_us>
}
 8005768:	bf00      	nop
 800576a:	bd80      	pop	{r7, pc}
 800576c:	200008f8 	.word	0x200008f8
 8005770:	20000908 	.word	0x20000908

08005774 <TLCD_Cmd>:

void 	TLCD_Cmd(BYTE cmd)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	4603      	mov	r3, r0
 800577c:	71fb      	strb	r3, [r7, #7]
	TNLD_Send(cmd,LOW);
 800577e:	79fb      	ldrb	r3, [r7, #7]
 8005780:	2100      	movs	r1, #0
 8005782:	4618      	mov	r0, r3
 8005784:	f000 f812 	bl	80057ac <TNLD_Send>
}
 8005788:	bf00      	nop
 800578a:	3708      	adds	r7, #8
 800578c:	46bd      	mov	sp, r7
 800578e:	bd80      	pop	{r7, pc}

08005790 <TLCD_Write>:

void	TLCD_Write(BYTE v)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	4603      	mov	r3, r0
 8005798:	71fb      	strb	r3, [r7, #7]
	TNLD_Send(v,HIGH);
 800579a:	79fb      	ldrb	r3, [r7, #7]
 800579c:	2101      	movs	r1, #1
 800579e:	4618      	mov	r0, r3
 80057a0:	f000 f804 	bl	80057ac <TNLD_Send>
}
 80057a4:	bf00      	nop
 80057a6:	3708      	adds	r7, #8
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}

080057ac <TNLD_Send>:

void	TNLD_Send(uint8_t v,uint8_t m)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b082      	sub	sp, #8
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	4603      	mov	r3, r0
 80057b4:	460a      	mov	r2, r1
 80057b6:	71fb      	strb	r3, [r7, #7]
 80057b8:	4613      	mov	r3, r2
 80057ba:	71bb      	strb	r3, [r7, #6]
	if( m ) 	HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_SET);
 80057bc:	79bb      	ldrb	r3, [r7, #6]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d009      	beq.n	80057d6 <TNLD_Send+0x2a>
 80057c2:	4b10      	ldr	r3, [pc, #64]	; (8005804 <TNLD_Send+0x58>)
 80057c4:	6818      	ldr	r0, [r3, #0]
 80057c6:	4b10      	ldr	r3, [pc, #64]	; (8005808 <TNLD_Send+0x5c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	b29b      	uxth	r3, r3
 80057cc:	2201      	movs	r2, #1
 80057ce:	4619      	mov	r1, r3
 80057d0:	f7fc fa44 	bl	8001c5c <HAL_GPIO_WritePin>
 80057d4:	e008      	b.n	80057e8 <TNLD_Send+0x3c>
	else		HAL_GPIO_WritePin(GPIOx, TRS , GPIO_PIN_RESET);
 80057d6:	4b0b      	ldr	r3, [pc, #44]	; (8005804 <TNLD_Send+0x58>)
 80057d8:	6818      	ldr	r0, [r3, #0]
 80057da:	4b0b      	ldr	r3, [pc, #44]	; (8005808 <TNLD_Send+0x5c>)
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	b29b      	uxth	r3, r3
 80057e0:	2200      	movs	r2, #0
 80057e2:	4619      	mov	r1, r3
 80057e4:	f7fc fa3a 	bl	8001c5c <HAL_GPIO_WritePin>

	TLCD_4BitWrite(v>>4);
 80057e8:	79fb      	ldrb	r3, [r7, #7]
 80057ea:	091b      	lsrs	r3, r3, #4
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	4618      	mov	r0, r3
 80057f0:	f7ff ff1e 	bl	8005630 <TLCD_4BitWrite>
	TLCD_4BitWrite(v);
 80057f4:	79fb      	ldrb	r3, [r7, #7]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f7ff ff1a 	bl	8005630 <TLCD_4BitWrite>
}
 80057fc:	bf00      	nop
 80057fe:	3708      	adds	r7, #8
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}
 8005804:	200008f8 	.word	0x200008f8
 8005808:	2000090c 	.word	0x2000090c

0800580c <TLCD_Putc>:

void	TLCD_Putc(char c)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	4603      	mov	r3, r0
 8005814:	71fb      	strb	r3, [r7, #7]
	TLCD_Write((BYTE)c);
 8005816:	79fb      	ldrb	r3, [r7, #7]
 8005818:	4618      	mov	r0, r3
 800581a:	f7ff ffb9 	bl	8005790 <TLCD_Write>
	delay_us(1);
 800581e:	2001      	movs	r0, #1
 8005820:	f000 f82e 	bl	8005880 <delay_us>
}
 8005824:	bf00      	nop
 8005826:	3708      	adds	r7, #8
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <TLCD_Puts>:

void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b082      	sub	sp, #8
 8005830:	af00      	add	r7, sp, #0
 8005832:	4603      	mov	r3, r0
 8005834:	603a      	str	r2, [r7, #0]
 8005836:	71fb      	strb	r3, [r7, #7]
 8005838:	460b      	mov	r3, r1
 800583a:	71bb      	strb	r3, [r7, #6]
	if(line==1)		TLCD_Cmd(0x80+n);
 800583c:	79fb      	ldrb	r3, [r7, #7]
 800583e:	2b01      	cmp	r3, #1
 8005840:	d106      	bne.n	8005850 <TLCD_Puts+0x24>
 8005842:	79bb      	ldrb	r3, [r7, #6]
 8005844:	3b80      	subs	r3, #128	; 0x80
 8005846:	b2db      	uxtb	r3, r3
 8005848:	4618      	mov	r0, r3
 800584a:	f7ff ff93 	bl	8005774 <TLCD_Cmd>
 800584e:	e00e      	b.n	800586e <TLCD_Puts+0x42>
	else 			TLCD_Cmd(0xC0+n);
 8005850:	79bb      	ldrb	r3, [r7, #6]
 8005852:	3b40      	subs	r3, #64	; 0x40
 8005854:	b2db      	uxtb	r3, r3
 8005856:	4618      	mov	r0, r3
 8005858:	f7ff ff8c 	bl	8005774 <TLCD_Cmd>

	while(*s) {
 800585c:	e007      	b.n	800586e <TLCD_Puts+0x42>
		TLCD_Putc(*s);
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	781b      	ldrb	r3, [r3, #0]
 8005862:	4618      	mov	r0, r3
 8005864:	f7ff ffd2 	bl	800580c <TLCD_Putc>
		s++;
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	3301      	adds	r3, #1
 800586c:	603b      	str	r3, [r7, #0]
void	TLCD_Puts(uint8_t line, uint8_t n,char *s)
{
	if(line==1)		TLCD_Cmd(0x80+n);
	else 			TLCD_Cmd(0xC0+n);

	while(*s) {
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d1f3      	bne.n	800585e <TLCD_Puts+0x32>
		TLCD_Putc(*s);
		s++;
	}
}
 8005876:	bf00      	nop
 8005878:	3708      	adds	r7, #8
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}
 800587e:	bf00      	nop

08005880 <delay_us>:
 *      446RE NOP 44 .
 */
#include "userDelay.h"

void delay_us(uint16_t count)
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	4603      	mov	r3, r0
 8005888:	80fb      	strh	r3, [r7, #6]
	int n;
    // 446re n=44
	for(;count!=0;count--)
 800588a:	e00c      	b.n	80058a6 <delay_us+0x26>
	for(n=0;n<44;n++) asm volatile("NOP");
 800588c:	2300      	movs	r3, #0
 800588e:	60fb      	str	r3, [r7, #12]
 8005890:	e003      	b.n	800589a <delay_us+0x1a>
 8005892:	bf00      	nop
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	3301      	adds	r3, #1
 8005898:	60fb      	str	r3, [r7, #12]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2b2b      	cmp	r3, #43	; 0x2b
 800589e:	ddf8      	ble.n	8005892 <delay_us+0x12>

void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	for(;count!=0;count--)
 80058a0:	88fb      	ldrh	r3, [r7, #6]
 80058a2:	3b01      	subs	r3, #1
 80058a4:	80fb      	strh	r3, [r7, #6]
 80058a6:	88fb      	ldrh	r3, [r7, #6]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d1ef      	bne.n	800588c <delay_us+0xc>
	for(n=0;n<44;n++) asm volatile("NOP");
}
 80058ac:	bf00      	nop
 80058ae:	3714      	adds	r7, #20
 80058b0:	46bd      	mov	sp, r7
 80058b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b6:	4770      	bx	lr

080058b8 <delay_ms>:

void delay_ms(uint16_t count)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	af00      	add	r7, sp, #0
 80058be:	4603      	mov	r3, r0
 80058c0:	80fb      	strh	r3, [r7, #6]
	for(;count!=0;count--) delay_us(1000);
 80058c2:	e006      	b.n	80058d2 <delay_ms+0x1a>
 80058c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80058c8:	f7ff ffda 	bl	8005880 <delay_us>
 80058cc:	88fb      	ldrh	r3, [r7, #6]
 80058ce:	3b01      	subs	r3, #1
 80058d0:	80fb      	strh	r3, [r7, #6]
 80058d2:	88fb      	ldrh	r3, [r7, #6]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d1f5      	bne.n	80058c4 <delay_ms+0xc>
}
 80058d8:	bf00      	nop
 80058da:	3708      	adds	r7, #8
 80058dc:	46bd      	mov	sp, r7
 80058de:	bd80      	pop	{r7, pc}

080058e0 <__libc_init_array>:
 80058e0:	b570      	push	{r4, r5, r6, lr}
 80058e2:	4b0e      	ldr	r3, [pc, #56]	; (800591c <__libc_init_array+0x3c>)
 80058e4:	4c0e      	ldr	r4, [pc, #56]	; (8005920 <__libc_init_array+0x40>)
 80058e6:	1ae4      	subs	r4, r4, r3
 80058e8:	10a4      	asrs	r4, r4, #2
 80058ea:	2500      	movs	r5, #0
 80058ec:	461e      	mov	r6, r3
 80058ee:	42a5      	cmp	r5, r4
 80058f0:	d004      	beq.n	80058fc <__libc_init_array+0x1c>
 80058f2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80058f6:	4798      	blx	r3
 80058f8:	3501      	adds	r5, #1
 80058fa:	e7f8      	b.n	80058ee <__libc_init_array+0xe>
 80058fc:	f002 fee8 	bl	80086d0 <_init>
 8005900:	4c08      	ldr	r4, [pc, #32]	; (8005924 <__libc_init_array+0x44>)
 8005902:	4b09      	ldr	r3, [pc, #36]	; (8005928 <__libc_init_array+0x48>)
 8005904:	1ae4      	subs	r4, r4, r3
 8005906:	10a4      	asrs	r4, r4, #2
 8005908:	2500      	movs	r5, #0
 800590a:	461e      	mov	r6, r3
 800590c:	42a5      	cmp	r5, r4
 800590e:	d004      	beq.n	800591a <__libc_init_array+0x3a>
 8005910:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005914:	4798      	blx	r3
 8005916:	3501      	adds	r5, #1
 8005918:	e7f8      	b.n	800590c <__libc_init_array+0x2c>
 800591a:	bd70      	pop	{r4, r5, r6, pc}
 800591c:	0800897c 	.word	0x0800897c
 8005920:	0800897c 	.word	0x0800897c
 8005924:	08008980 	.word	0x08008980
 8005928:	0800897c 	.word	0x0800897c

0800592c <malloc>:
 800592c:	4b02      	ldr	r3, [pc, #8]	; (8005938 <malloc+0xc>)
 800592e:	4601      	mov	r1, r0
 8005930:	6818      	ldr	r0, [r3, #0]
 8005932:	f000 b803 	b.w	800593c <_malloc_r>
 8005936:	bf00      	nop
 8005938:	20000558 	.word	0x20000558

0800593c <_malloc_r>:
 800593c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005940:	f101 040b 	add.w	r4, r1, #11
 8005944:	2c16      	cmp	r4, #22
 8005946:	b085      	sub	sp, #20
 8005948:	4681      	mov	r9, r0
 800594a:	d903      	bls.n	8005954 <_malloc_r+0x18>
 800594c:	f034 0407 	bics.w	r4, r4, #7
 8005950:	d501      	bpl.n	8005956 <_malloc_r+0x1a>
 8005952:	e002      	b.n	800595a <_malloc_r+0x1e>
 8005954:	2410      	movs	r4, #16
 8005956:	428c      	cmp	r4, r1
 8005958:	d203      	bcs.n	8005962 <_malloc_r+0x26>
 800595a:	230c      	movs	r3, #12
 800595c:	f8c9 3000 	str.w	r3, [r9]
 8005960:	e1ea      	b.n	8005d38 <_malloc_r+0x3fc>
 8005962:	4648      	mov	r0, r9
 8005964:	f000 fa12 	bl	8005d8c <__malloc_lock>
 8005968:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 800596c:	4d9e      	ldr	r5, [pc, #632]	; (8005be8 <_malloc_r+0x2ac>)
 800596e:	d217      	bcs.n	80059a0 <_malloc_r+0x64>
 8005970:	f104 0208 	add.w	r2, r4, #8
 8005974:	442a      	add	r2, r5
 8005976:	f1a2 0108 	sub.w	r1, r2, #8
 800597a:	6856      	ldr	r6, [r2, #4]
 800597c:	428e      	cmp	r6, r1
 800597e:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005982:	d102      	bne.n	800598a <_malloc_r+0x4e>
 8005984:	68d6      	ldr	r6, [r2, #12]
 8005986:	42b2      	cmp	r2, r6
 8005988:	d008      	beq.n	800599c <_malloc_r+0x60>
 800598a:	6873      	ldr	r3, [r6, #4]
 800598c:	68f2      	ldr	r2, [r6, #12]
 800598e:	68b1      	ldr	r1, [r6, #8]
 8005990:	f023 0303 	bic.w	r3, r3, #3
 8005994:	60ca      	str	r2, [r1, #12]
 8005996:	4433      	add	r3, r6
 8005998:	6091      	str	r1, [r2, #8]
 800599a:	e02f      	b.n	80059fc <_malloc_r+0xc0>
 800599c:	3302      	adds	r3, #2
 800599e:	e03d      	b.n	8005a1c <_malloc_r+0xe0>
 80059a0:	0a63      	lsrs	r3, r4, #9
 80059a2:	d01a      	beq.n	80059da <_malloc_r+0x9e>
 80059a4:	2b04      	cmp	r3, #4
 80059a6:	d802      	bhi.n	80059ae <_malloc_r+0x72>
 80059a8:	09a3      	lsrs	r3, r4, #6
 80059aa:	3338      	adds	r3, #56	; 0x38
 80059ac:	e018      	b.n	80059e0 <_malloc_r+0xa4>
 80059ae:	2b14      	cmp	r3, #20
 80059b0:	d801      	bhi.n	80059b6 <_malloc_r+0x7a>
 80059b2:	335b      	adds	r3, #91	; 0x5b
 80059b4:	e014      	b.n	80059e0 <_malloc_r+0xa4>
 80059b6:	2b54      	cmp	r3, #84	; 0x54
 80059b8:	d802      	bhi.n	80059c0 <_malloc_r+0x84>
 80059ba:	0b23      	lsrs	r3, r4, #12
 80059bc:	336e      	adds	r3, #110	; 0x6e
 80059be:	e00f      	b.n	80059e0 <_malloc_r+0xa4>
 80059c0:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80059c4:	d802      	bhi.n	80059cc <_malloc_r+0x90>
 80059c6:	0be3      	lsrs	r3, r4, #15
 80059c8:	3377      	adds	r3, #119	; 0x77
 80059ca:	e009      	b.n	80059e0 <_malloc_r+0xa4>
 80059cc:	f240 5254 	movw	r2, #1364	; 0x554
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d804      	bhi.n	80059de <_malloc_r+0xa2>
 80059d4:	0ca3      	lsrs	r3, r4, #18
 80059d6:	337c      	adds	r3, #124	; 0x7c
 80059d8:	e002      	b.n	80059e0 <_malloc_r+0xa4>
 80059da:	233f      	movs	r3, #63	; 0x3f
 80059dc:	e000      	b.n	80059e0 <_malloc_r+0xa4>
 80059de:	237e      	movs	r3, #126	; 0x7e
 80059e0:	1c5a      	adds	r2, r3, #1
 80059e2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80059e6:	f1a2 0008 	sub.w	r0, r2, #8
 80059ea:	6856      	ldr	r6, [r2, #4]
 80059ec:	e00c      	b.n	8005a08 <_malloc_r+0xcc>
 80059ee:	2900      	cmp	r1, #0
 80059f0:	68f1      	ldr	r1, [r6, #12]
 80059f2:	db08      	blt.n	8005a06 <_malloc_r+0xca>
 80059f4:	68b3      	ldr	r3, [r6, #8]
 80059f6:	60d9      	str	r1, [r3, #12]
 80059f8:	608b      	str	r3, [r1, #8]
 80059fa:	18b3      	adds	r3, r6, r2
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	f042 0201 	orr.w	r2, r2, #1
 8005a02:	605a      	str	r2, [r3, #4]
 8005a04:	e1a3      	b.n	8005d4e <_malloc_r+0x412>
 8005a06:	460e      	mov	r6, r1
 8005a08:	4286      	cmp	r6, r0
 8005a0a:	d006      	beq.n	8005a1a <_malloc_r+0xde>
 8005a0c:	6872      	ldr	r2, [r6, #4]
 8005a0e:	f022 0203 	bic.w	r2, r2, #3
 8005a12:	1b11      	subs	r1, r2, r4
 8005a14:	290f      	cmp	r1, #15
 8005a16:	ddea      	ble.n	80059ee <_malloc_r+0xb2>
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	4a72      	ldr	r2, [pc, #456]	; (8005be8 <_malloc_r+0x2ac>)
 8005a1e:	692e      	ldr	r6, [r5, #16]
 8005a20:	f102 0708 	add.w	r7, r2, #8
 8005a24:	42be      	cmp	r6, r7
 8005a26:	4639      	mov	r1, r7
 8005a28:	d079      	beq.n	8005b1e <_malloc_r+0x1e2>
 8005a2a:	6870      	ldr	r0, [r6, #4]
 8005a2c:	f020 0003 	bic.w	r0, r0, #3
 8005a30:	ebc4 0e00 	rsb	lr, r4, r0
 8005a34:	f1be 0f0f 	cmp.w	lr, #15
 8005a38:	dd0d      	ble.n	8005a56 <_malloc_r+0x11a>
 8005a3a:	1933      	adds	r3, r6, r4
 8005a3c:	f044 0401 	orr.w	r4, r4, #1
 8005a40:	6074      	str	r4, [r6, #4]
 8005a42:	6153      	str	r3, [r2, #20]
 8005a44:	6113      	str	r3, [r2, #16]
 8005a46:	f04e 0201 	orr.w	r2, lr, #1
 8005a4a:	60df      	str	r7, [r3, #12]
 8005a4c:	609f      	str	r7, [r3, #8]
 8005a4e:	605a      	str	r2, [r3, #4]
 8005a50:	f843 e00e 	str.w	lr, [r3, lr]
 8005a54:	e17b      	b.n	8005d4e <_malloc_r+0x412>
 8005a56:	f1be 0f00 	cmp.w	lr, #0
 8005a5a:	6157      	str	r7, [r2, #20]
 8005a5c:	6117      	str	r7, [r2, #16]
 8005a5e:	db05      	blt.n	8005a6c <_malloc_r+0x130>
 8005a60:	4430      	add	r0, r6
 8005a62:	6843      	ldr	r3, [r0, #4]
 8005a64:	f043 0301 	orr.w	r3, r3, #1
 8005a68:	6043      	str	r3, [r0, #4]
 8005a6a:	e170      	b.n	8005d4e <_malloc_r+0x412>
 8005a6c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8005a70:	d215      	bcs.n	8005a9e <_malloc_r+0x162>
 8005a72:	08c0      	lsrs	r0, r0, #3
 8005a74:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8005a78:	2701      	movs	r7, #1
 8005a7a:	fa07 fe0e 	lsl.w	lr, r7, lr
 8005a7e:	6857      	ldr	r7, [r2, #4]
 8005a80:	3001      	adds	r0, #1
 8005a82:	ea4e 0707 	orr.w	r7, lr, r7
 8005a86:	6057      	str	r7, [r2, #4]
 8005a88:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8005a8c:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8005a90:	f8c6 e008 	str.w	lr, [r6, #8]
 8005a94:	3f08      	subs	r7, #8
 8005a96:	60f7      	str	r7, [r6, #12]
 8005a98:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8005a9c:	e03d      	b.n	8005b1a <_malloc_r+0x1de>
 8005a9e:	0a42      	lsrs	r2, r0, #9
 8005aa0:	2a04      	cmp	r2, #4
 8005aa2:	d802      	bhi.n	8005aaa <_malloc_r+0x16e>
 8005aa4:	0982      	lsrs	r2, r0, #6
 8005aa6:	3238      	adds	r2, #56	; 0x38
 8005aa8:	e015      	b.n	8005ad6 <_malloc_r+0x19a>
 8005aaa:	2a14      	cmp	r2, #20
 8005aac:	d801      	bhi.n	8005ab2 <_malloc_r+0x176>
 8005aae:	325b      	adds	r2, #91	; 0x5b
 8005ab0:	e011      	b.n	8005ad6 <_malloc_r+0x19a>
 8005ab2:	2a54      	cmp	r2, #84	; 0x54
 8005ab4:	d802      	bhi.n	8005abc <_malloc_r+0x180>
 8005ab6:	0b02      	lsrs	r2, r0, #12
 8005ab8:	326e      	adds	r2, #110	; 0x6e
 8005aba:	e00c      	b.n	8005ad6 <_malloc_r+0x19a>
 8005abc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005ac0:	d802      	bhi.n	8005ac8 <_malloc_r+0x18c>
 8005ac2:	0bc2      	lsrs	r2, r0, #15
 8005ac4:	3277      	adds	r2, #119	; 0x77
 8005ac6:	e006      	b.n	8005ad6 <_malloc_r+0x19a>
 8005ac8:	f240 5754 	movw	r7, #1364	; 0x554
 8005acc:	42ba      	cmp	r2, r7
 8005ace:	bf9a      	itte	ls
 8005ad0:	0c82      	lsrls	r2, r0, #18
 8005ad2:	327c      	addls	r2, #124	; 0x7c
 8005ad4:	227e      	movhi	r2, #126	; 0x7e
 8005ad6:	1c57      	adds	r7, r2, #1
 8005ad8:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8005adc:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8005ae0:	f8df c104 	ldr.w	ip, [pc, #260]	; 8005be8 <_malloc_r+0x2ac>
 8005ae4:	45be      	cmp	lr, r7
 8005ae6:	d10d      	bne.n	8005b04 <_malloc_r+0x1c8>
 8005ae8:	2001      	movs	r0, #1
 8005aea:	1092      	asrs	r2, r2, #2
 8005aec:	fa00 f202 	lsl.w	r2, r0, r2
 8005af0:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8005af4:	4310      	orrs	r0, r2
 8005af6:	f8cc 0004 	str.w	r0, [ip, #4]
 8005afa:	4672      	mov	r2, lr
 8005afc:	e009      	b.n	8005b12 <_malloc_r+0x1d6>
 8005afe:	68bf      	ldr	r7, [r7, #8]
 8005b00:	45be      	cmp	lr, r7
 8005b02:	d004      	beq.n	8005b0e <_malloc_r+0x1d2>
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	f022 0203 	bic.w	r2, r2, #3
 8005b0a:	4290      	cmp	r0, r2
 8005b0c:	d3f7      	bcc.n	8005afe <_malloc_r+0x1c2>
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	46be      	mov	lr, r7
 8005b12:	60f2      	str	r2, [r6, #12]
 8005b14:	f8c6 e008 	str.w	lr, [r6, #8]
 8005b18:	6096      	str	r6, [r2, #8]
 8005b1a:	f8ce 600c 	str.w	r6, [lr, #12]
 8005b1e:	2001      	movs	r0, #1
 8005b20:	109a      	asrs	r2, r3, #2
 8005b22:	fa00 f202 	lsl.w	r2, r0, r2
 8005b26:	6868      	ldr	r0, [r5, #4]
 8005b28:	4282      	cmp	r2, r0
 8005b2a:	d85f      	bhi.n	8005bec <_malloc_r+0x2b0>
 8005b2c:	4202      	tst	r2, r0
 8005b2e:	d106      	bne.n	8005b3e <_malloc_r+0x202>
 8005b30:	f023 0303 	bic.w	r3, r3, #3
 8005b34:	0052      	lsls	r2, r2, #1
 8005b36:	4202      	tst	r2, r0
 8005b38:	f103 0304 	add.w	r3, r3, #4
 8005b3c:	d0fa      	beq.n	8005b34 <_malloc_r+0x1f8>
 8005b3e:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 8005b42:	46c2      	mov	sl, r8
 8005b44:	469c      	mov	ip, r3
 8005b46:	f8da 600c 	ldr.w	r6, [sl, #12]
 8005b4a:	4556      	cmp	r6, sl
 8005b4c:	d02c      	beq.n	8005ba8 <_malloc_r+0x26c>
 8005b4e:	6870      	ldr	r0, [r6, #4]
 8005b50:	68f7      	ldr	r7, [r6, #12]
 8005b52:	f020 0003 	bic.w	r0, r0, #3
 8005b56:	ebc4 0e00 	rsb	lr, r4, r0
 8005b5a:	f1be 0f0f 	cmp.w	lr, #15
 8005b5e:	dd11      	ble.n	8005b84 <_malloc_r+0x248>
 8005b60:	1933      	adds	r3, r6, r4
 8005b62:	f044 0401 	orr.w	r4, r4, #1
 8005b66:	6074      	str	r4, [r6, #4]
 8005b68:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8005b6c:	60d7      	str	r7, [r2, #12]
 8005b6e:	60ba      	str	r2, [r7, #8]
 8005b70:	f04e 0201 	orr.w	r2, lr, #1
 8005b74:	616b      	str	r3, [r5, #20]
 8005b76:	612b      	str	r3, [r5, #16]
 8005b78:	60d9      	str	r1, [r3, #12]
 8005b7a:	6099      	str	r1, [r3, #8]
 8005b7c:	605a      	str	r2, [r3, #4]
 8005b7e:	f843 e00e 	str.w	lr, [r3, lr]
 8005b82:	e00b      	b.n	8005b9c <_malloc_r+0x260>
 8005b84:	f1be 0f00 	cmp.w	lr, #0
 8005b88:	db0c      	blt.n	8005ba4 <_malloc_r+0x268>
 8005b8a:	1833      	adds	r3, r6, r0
 8005b8c:	685a      	ldr	r2, [r3, #4]
 8005b8e:	f042 0201 	orr.w	r2, r2, #1
 8005b92:	605a      	str	r2, [r3, #4]
 8005b94:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005b98:	60df      	str	r7, [r3, #12]
 8005b9a:	60bb      	str	r3, [r7, #8]
 8005b9c:	4648      	mov	r0, r9
 8005b9e:	f000 f8f6 	bl	8005d8e <__malloc_unlock>
 8005ba2:	e0d8      	b.n	8005d56 <_malloc_r+0x41a>
 8005ba4:	463e      	mov	r6, r7
 8005ba6:	e7d0      	b.n	8005b4a <_malloc_r+0x20e>
 8005ba8:	f10c 0c01 	add.w	ip, ip, #1
 8005bac:	f01c 0f03 	tst.w	ip, #3
 8005bb0:	f10a 0a08 	add.w	sl, sl, #8
 8005bb4:	d1c7      	bne.n	8005b46 <_malloc_r+0x20a>
 8005bb6:	0798      	lsls	r0, r3, #30
 8005bb8:	d104      	bne.n	8005bc4 <_malloc_r+0x288>
 8005bba:	686b      	ldr	r3, [r5, #4]
 8005bbc:	ea23 0302 	bic.w	r3, r3, r2
 8005bc0:	606b      	str	r3, [r5, #4]
 8005bc2:	e005      	b.n	8005bd0 <_malloc_r+0x294>
 8005bc4:	f858 0908 	ldr.w	r0, [r8], #-8
 8005bc8:	4580      	cmp	r8, r0
 8005bca:	f103 33ff 	add.w	r3, r3, #4294967295
 8005bce:	d0f2      	beq.n	8005bb6 <_malloc_r+0x27a>
 8005bd0:	6868      	ldr	r0, [r5, #4]
 8005bd2:	0052      	lsls	r2, r2, #1
 8005bd4:	4282      	cmp	r2, r0
 8005bd6:	d809      	bhi.n	8005bec <_malloc_r+0x2b0>
 8005bd8:	b142      	cbz	r2, 8005bec <_malloc_r+0x2b0>
 8005bda:	4663      	mov	r3, ip
 8005bdc:	4202      	tst	r2, r0
 8005bde:	d1ae      	bne.n	8005b3e <_malloc_r+0x202>
 8005be0:	3304      	adds	r3, #4
 8005be2:	0052      	lsls	r2, r2, #1
 8005be4:	e7fa      	b.n	8005bdc <_malloc_r+0x2a0>
 8005be6:	bf00      	nop
 8005be8:	20000058 	.word	0x20000058
 8005bec:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005bf0:	f8db 6004 	ldr.w	r6, [fp, #4]
 8005bf4:	f026 0603 	bic.w	r6, r6, #3
 8005bf8:	42b4      	cmp	r4, r6
 8005bfa:	d803      	bhi.n	8005c04 <_malloc_r+0x2c8>
 8005bfc:	1b33      	subs	r3, r6, r4
 8005bfe:	2b0f      	cmp	r3, #15
 8005c00:	f300 809c 	bgt.w	8005d3c <_malloc_r+0x400>
 8005c04:	4a56      	ldr	r2, [pc, #344]	; (8005d60 <_malloc_r+0x424>)
 8005c06:	4957      	ldr	r1, [pc, #348]	; (8005d64 <_malloc_r+0x428>)
 8005c08:	6812      	ldr	r2, [r2, #0]
 8005c0a:	6808      	ldr	r0, [r1, #0]
 8005c0c:	9101      	str	r1, [sp, #4]
 8005c0e:	f102 0810 	add.w	r8, r2, #16
 8005c12:	4a55      	ldr	r2, [pc, #340]	; (8005d68 <_malloc_r+0x42c>)
 8005c14:	9203      	str	r2, [sp, #12]
 8005c16:	3001      	adds	r0, #1
 8005c18:	bf18      	it	ne
 8005c1a:	f102 31ff 	addne.w	r1, r2, #4294967295
 8005c1e:	44a0      	add	r8, r4
 8005c20:	bf1e      	ittt	ne
 8005c22:	4488      	addne	r8, r1
 8005c24:	4251      	negne	r1, r2
 8005c26:	ea01 0808 	andne.w	r8, r1, r8
 8005c2a:	eb0b 0306 	add.w	r3, fp, r6
 8005c2e:	4641      	mov	r1, r8
 8005c30:	4648      	mov	r0, r9
 8005c32:	9302      	str	r3, [sp, #8]
 8005c34:	f000 f8ac 	bl	8005d90 <_sbrk_r>
 8005c38:	1c42      	adds	r2, r0, #1
 8005c3a:	4607      	mov	r7, r0
 8005c3c:	d06f      	beq.n	8005d1e <_malloc_r+0x3e2>
 8005c3e:	9b02      	ldr	r3, [sp, #8]
 8005c40:	9a03      	ldr	r2, [sp, #12]
 8005c42:	4283      	cmp	r3, r0
 8005c44:	d901      	bls.n	8005c4a <_malloc_r+0x30e>
 8005c46:	45ab      	cmp	fp, r5
 8005c48:	d169      	bne.n	8005d1e <_malloc_r+0x3e2>
 8005c4a:	f8df a128 	ldr.w	sl, [pc, #296]	; 8005d74 <_malloc_r+0x438>
 8005c4e:	f8df c128 	ldr.w	ip, [pc, #296]	; 8005d78 <_malloc_r+0x43c>
 8005c52:	f8da 0000 	ldr.w	r0, [sl]
 8005c56:	42bb      	cmp	r3, r7
 8005c58:	4440      	add	r0, r8
 8005c5a:	f8ca 0000 	str.w	r0, [sl]
 8005c5e:	d108      	bne.n	8005c72 <_malloc_r+0x336>
 8005c60:	ea13 0f0c 	tst.w	r3, ip
 8005c64:	d105      	bne.n	8005c72 <_malloc_r+0x336>
 8005c66:	68ab      	ldr	r3, [r5, #8]
 8005c68:	4446      	add	r6, r8
 8005c6a:	f046 0601 	orr.w	r6, r6, #1
 8005c6e:	605e      	str	r6, [r3, #4]
 8005c70:	e049      	b.n	8005d06 <_malloc_r+0x3ca>
 8005c72:	9901      	ldr	r1, [sp, #4]
 8005c74:	f8d1 e000 	ldr.w	lr, [r1]
 8005c78:	f1be 3fff 	cmp.w	lr, #4294967295
 8005c7c:	bf15      	itete	ne
 8005c7e:	1afb      	subne	r3, r7, r3
 8005c80:	4b38      	ldreq	r3, [pc, #224]	; (8005d64 <_malloc_r+0x428>)
 8005c82:	181b      	addne	r3, r3, r0
 8005c84:	601f      	streq	r7, [r3, #0]
 8005c86:	bf18      	it	ne
 8005c88:	f8ca 3000 	strne.w	r3, [sl]
 8005c8c:	f017 0307 	ands.w	r3, r7, #7
 8005c90:	bf1c      	itt	ne
 8005c92:	f1c3 0308 	rsbne	r3, r3, #8
 8005c96:	18ff      	addne	r7, r7, r3
 8005c98:	44b8      	add	r8, r7
 8005c9a:	441a      	add	r2, r3
 8005c9c:	ea08 080c 	and.w	r8, r8, ip
 8005ca0:	ebc8 0802 	rsb	r8, r8, r2
 8005ca4:	4641      	mov	r1, r8
 8005ca6:	4648      	mov	r0, r9
 8005ca8:	f000 f872 	bl	8005d90 <_sbrk_r>
 8005cac:	1c43      	adds	r3, r0, #1
 8005cae:	bf04      	itt	eq
 8005cb0:	4638      	moveq	r0, r7
 8005cb2:	f04f 0800 	moveq.w	r8, #0
 8005cb6:	f8da 3000 	ldr.w	r3, [sl]
 8005cba:	60af      	str	r7, [r5, #8]
 8005cbc:	1bc2      	subs	r2, r0, r7
 8005cbe:	4442      	add	r2, r8
 8005cc0:	4443      	add	r3, r8
 8005cc2:	f042 0201 	orr.w	r2, r2, #1
 8005cc6:	45ab      	cmp	fp, r5
 8005cc8:	f8ca 3000 	str.w	r3, [sl]
 8005ccc:	607a      	str	r2, [r7, #4]
 8005cce:	d01a      	beq.n	8005d06 <_malloc_r+0x3ca>
 8005cd0:	2e0f      	cmp	r6, #15
 8005cd2:	d802      	bhi.n	8005cda <_malloc_r+0x39e>
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	607b      	str	r3, [r7, #4]
 8005cd8:	e021      	b.n	8005d1e <_malloc_r+0x3e2>
 8005cda:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005cde:	3e0c      	subs	r6, #12
 8005ce0:	f026 0607 	bic.w	r6, r6, #7
 8005ce4:	f003 0301 	and.w	r3, r3, #1
 8005ce8:	4333      	orrs	r3, r6
 8005cea:	f8cb 3004 	str.w	r3, [fp, #4]
 8005cee:	eb0b 0306 	add.w	r3, fp, r6
 8005cf2:	2205      	movs	r2, #5
 8005cf4:	2e0f      	cmp	r6, #15
 8005cf6:	605a      	str	r2, [r3, #4]
 8005cf8:	609a      	str	r2, [r3, #8]
 8005cfa:	d904      	bls.n	8005d06 <_malloc_r+0x3ca>
 8005cfc:	f10b 0108 	add.w	r1, fp, #8
 8005d00:	4648      	mov	r0, r9
 8005d02:	f001 fec3 	bl	8007a8c <_free_r>
 8005d06:	4a19      	ldr	r2, [pc, #100]	; (8005d6c <_malloc_r+0x430>)
 8005d08:	f8da 3000 	ldr.w	r3, [sl]
 8005d0c:	6811      	ldr	r1, [r2, #0]
 8005d0e:	428b      	cmp	r3, r1
 8005d10:	bf88      	it	hi
 8005d12:	6013      	strhi	r3, [r2, #0]
 8005d14:	4a16      	ldr	r2, [pc, #88]	; (8005d70 <_malloc_r+0x434>)
 8005d16:	6811      	ldr	r1, [r2, #0]
 8005d18:	428b      	cmp	r3, r1
 8005d1a:	bf88      	it	hi
 8005d1c:	6013      	strhi	r3, [r2, #0]
 8005d1e:	68ab      	ldr	r3, [r5, #8]
 8005d20:	685a      	ldr	r2, [r3, #4]
 8005d22:	f022 0203 	bic.w	r2, r2, #3
 8005d26:	4294      	cmp	r4, r2
 8005d28:	eba2 0304 	sub.w	r3, r2, r4
 8005d2c:	d801      	bhi.n	8005d32 <_malloc_r+0x3f6>
 8005d2e:	2b0f      	cmp	r3, #15
 8005d30:	dc04      	bgt.n	8005d3c <_malloc_r+0x400>
 8005d32:	4648      	mov	r0, r9
 8005d34:	f000 f82b 	bl	8005d8e <__malloc_unlock>
 8005d38:	2600      	movs	r6, #0
 8005d3a:	e00c      	b.n	8005d56 <_malloc_r+0x41a>
 8005d3c:	68ae      	ldr	r6, [r5, #8]
 8005d3e:	f044 0201 	orr.w	r2, r4, #1
 8005d42:	4434      	add	r4, r6
 8005d44:	f043 0301 	orr.w	r3, r3, #1
 8005d48:	6072      	str	r2, [r6, #4]
 8005d4a:	60ac      	str	r4, [r5, #8]
 8005d4c:	6063      	str	r3, [r4, #4]
 8005d4e:	4648      	mov	r0, r9
 8005d50:	f000 f81d 	bl	8005d8e <__malloc_unlock>
 8005d54:	3608      	adds	r6, #8
 8005d56:	4630      	mov	r0, r6
 8005d58:	b005      	add	sp, #20
 8005d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d5e:	bf00      	nop
 8005d60:	20000600 	.word	0x20000600
 8005d64:	20000464 	.word	0x20000464
 8005d68:	00001000 	.word	0x00001000
 8005d6c:	200005fc 	.word	0x200005fc
 8005d70:	200005f8 	.word	0x200005f8
 8005d74:	20000604 	.word	0x20000604
 8005d78:	00000fff 	.word	0x00000fff

08005d7c <memset>:
 8005d7c:	4402      	add	r2, r0
 8005d7e:	4603      	mov	r3, r0
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d002      	beq.n	8005d8a <memset+0xe>
 8005d84:	f803 1b01 	strb.w	r1, [r3], #1
 8005d88:	e7fa      	b.n	8005d80 <memset+0x4>
 8005d8a:	4770      	bx	lr

08005d8c <__malloc_lock>:
 8005d8c:	4770      	bx	lr

08005d8e <__malloc_unlock>:
 8005d8e:	4770      	bx	lr

08005d90 <_sbrk_r>:
 8005d90:	b538      	push	{r3, r4, r5, lr}
 8005d92:	4c06      	ldr	r4, [pc, #24]	; (8005dac <_sbrk_r+0x1c>)
 8005d94:	2300      	movs	r3, #0
 8005d96:	4605      	mov	r5, r0
 8005d98:	4608      	mov	r0, r1
 8005d9a:	6023      	str	r3, [r4, #0]
 8005d9c:	f002 fc8a 	bl	80086b4 <_sbrk>
 8005da0:	1c43      	adds	r3, r0, #1
 8005da2:	d102      	bne.n	8005daa <_sbrk_r+0x1a>
 8005da4:	6823      	ldr	r3, [r4, #0]
 8005da6:	b103      	cbz	r3, 8005daa <_sbrk_r+0x1a>
 8005da8:	602b      	str	r3, [r5, #0]
 8005daa:	bd38      	pop	{r3, r4, r5, pc}
 8005dac:	20000914 	.word	0x20000914

08005db0 <sprintf>:
 8005db0:	b40e      	push	{r1, r2, r3}
 8005db2:	b500      	push	{lr}
 8005db4:	b09c      	sub	sp, #112	; 0x70
 8005db6:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005dba:	ab1d      	add	r3, sp, #116	; 0x74
 8005dbc:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005dc0:	9002      	str	r0, [sp, #8]
 8005dc2:	9006      	str	r0, [sp, #24]
 8005dc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005dc8:	480a      	ldr	r0, [pc, #40]	; (8005df4 <sprintf+0x44>)
 8005dca:	9104      	str	r1, [sp, #16]
 8005dcc:	9107      	str	r1, [sp, #28]
 8005dce:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005dd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8005dd6:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005dda:	6800      	ldr	r0, [r0, #0]
 8005ddc:	9301      	str	r3, [sp, #4]
 8005dde:	a902      	add	r1, sp, #8
 8005de0:	f000 f80a 	bl	8005df8 <_svfprintf_r>
 8005de4:	9b02      	ldr	r3, [sp, #8]
 8005de6:	2200      	movs	r2, #0
 8005de8:	701a      	strb	r2, [r3, #0]
 8005dea:	b01c      	add	sp, #112	; 0x70
 8005dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8005df0:	b003      	add	sp, #12
 8005df2:	4770      	bx	lr
 8005df4:	20000558 	.word	0x20000558

08005df8 <_svfprintf_r>:
 8005df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfc:	b0bd      	sub	sp, #244	; 0xf4
 8005dfe:	468b      	mov	fp, r1
 8005e00:	9205      	str	r2, [sp, #20]
 8005e02:	461f      	mov	r7, r3
 8005e04:	4682      	mov	sl, r0
 8005e06:	f001 feff 	bl	8007c08 <_localeconv_r>
 8005e0a:	6803      	ldr	r3, [r0, #0]
 8005e0c:	930d      	str	r3, [sp, #52]	; 0x34
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fa fa4e 	bl	80002b0 <strlen>
 8005e14:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005e18:	9008      	str	r0, [sp, #32]
 8005e1a:	0619      	lsls	r1, r3, #24
 8005e1c:	d515      	bpl.n	8005e4a <_svfprintf_r+0x52>
 8005e1e:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005e22:	b993      	cbnz	r3, 8005e4a <_svfprintf_r+0x52>
 8005e24:	2140      	movs	r1, #64	; 0x40
 8005e26:	4650      	mov	r0, sl
 8005e28:	f7ff fd88 	bl	800593c <_malloc_r>
 8005e2c:	f8cb 0000 	str.w	r0, [fp]
 8005e30:	f8cb 0010 	str.w	r0, [fp, #16]
 8005e34:	b930      	cbnz	r0, 8005e44 <_svfprintf_r+0x4c>
 8005e36:	230c      	movs	r3, #12
 8005e38:	f8ca 3000 	str.w	r3, [sl]
 8005e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005e40:	f000 bf95 	b.w	8006d6e <_svfprintf_r+0xf76>
 8005e44:	2340      	movs	r3, #64	; 0x40
 8005e46:	f8cb 3014 	str.w	r3, [fp, #20]
 8005e4a:	ed9f 7b99 	vldr	d7, [pc, #612]	; 80060b0 <_svfprintf_r+0x2b8>
 8005e4e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005e52:	2300      	movs	r3, #0
 8005e54:	ac2c      	add	r4, sp, #176	; 0xb0
 8005e56:	941f      	str	r4, [sp, #124]	; 0x7c
 8005e58:	9321      	str	r3, [sp, #132]	; 0x84
 8005e5a:	9320      	str	r3, [sp, #128]	; 0x80
 8005e5c:	9304      	str	r3, [sp, #16]
 8005e5e:	9311      	str	r3, [sp, #68]	; 0x44
 8005e60:	9310      	str	r3, [sp, #64]	; 0x40
 8005e62:	930a      	str	r3, [sp, #40]	; 0x28
 8005e64:	9d05      	ldr	r5, [sp, #20]
 8005e66:	462b      	mov	r3, r5
 8005e68:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005e6c:	b11a      	cbz	r2, 8005e76 <_svfprintf_r+0x7e>
 8005e6e:	2a25      	cmp	r2, #37	; 0x25
 8005e70:	d001      	beq.n	8005e76 <_svfprintf_r+0x7e>
 8005e72:	461d      	mov	r5, r3
 8005e74:	e7f7      	b.n	8005e66 <_svfprintf_r+0x6e>
 8005e76:	9b05      	ldr	r3, [sp, #20]
 8005e78:	1aee      	subs	r6, r5, r3
 8005e7a:	d017      	beq.n	8005eac <_svfprintf_r+0xb4>
 8005e7c:	e884 0048 	stmia.w	r4, {r3, r6}
 8005e80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e82:	4433      	add	r3, r6
 8005e84:	9321      	str	r3, [sp, #132]	; 0x84
 8005e86:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005e88:	3301      	adds	r3, #1
 8005e8a:	2b07      	cmp	r3, #7
 8005e8c:	9320      	str	r3, [sp, #128]	; 0x80
 8005e8e:	dc01      	bgt.n	8005e94 <_svfprintf_r+0x9c>
 8005e90:	3408      	adds	r4, #8
 8005e92:	e008      	b.n	8005ea6 <_svfprintf_r+0xae>
 8005e94:	aa1f      	add	r2, sp, #124	; 0x7c
 8005e96:	4659      	mov	r1, fp
 8005e98:	4650      	mov	r0, sl
 8005e9a:	f002 f99b 	bl	80081d4 <__ssprint_r>
 8005e9e:	2800      	cmp	r0, #0
 8005ea0:	f040 862c 	bne.w	8006afc <_svfprintf_r+0xd04>
 8005ea4:	ac2c      	add	r4, sp, #176	; 0xb0
 8005ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ea8:	4433      	add	r3, r6
 8005eaa:	930a      	str	r3, [sp, #40]	; 0x28
 8005eac:	782b      	ldrb	r3, [r5, #0]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	f000 861d 	beq.w	8006aee <_svfprintf_r+0xcf6>
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	1c6b      	adds	r3, r5, #1
 8005eb8:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005ebc:	4611      	mov	r1, r2
 8005ebe:	f04f 39ff 	mov.w	r9, #4294967295
 8005ec2:	9209      	str	r2, [sp, #36]	; 0x24
 8005ec4:	4615      	mov	r5, r2
 8005ec6:	200a      	movs	r0, #10
 8005ec8:	1c5e      	adds	r6, r3, #1
 8005eca:	781b      	ldrb	r3, [r3, #0]
 8005ecc:	9605      	str	r6, [sp, #20]
 8005ece:	9302      	str	r3, [sp, #8]
 8005ed0:	9b02      	ldr	r3, [sp, #8]
 8005ed2:	3b20      	subs	r3, #32
 8005ed4:	2b58      	cmp	r3, #88	; 0x58
 8005ed6:	f200 8263 	bhi.w	80063a0 <_svfprintf_r+0x5a8>
 8005eda:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005ede:	005c      	.short	0x005c
 8005ee0:	02610261 	.word	0x02610261
 8005ee4:	0261006b 	.word	0x0261006b
 8005ee8:	02610261 	.word	0x02610261
 8005eec:	02610261 	.word	0x02610261
 8005ef0:	006e0261 	.word	0x006e0261
 8005ef4:	02610059 	.word	0x02610059
 8005ef8:	007c0079 	.word	0x007c0079
 8005efc:	00a30261 	.word	0x00a30261
 8005f00:	00a600a6 	.word	0x00a600a6
 8005f04:	00a600a6 	.word	0x00a600a6
 8005f08:	00a600a6 	.word	0x00a600a6
 8005f0c:	00a600a6 	.word	0x00a600a6
 8005f10:	026100a6 	.word	0x026100a6
 8005f14:	02610261 	.word	0x02610261
 8005f18:	02610261 	.word	0x02610261
 8005f1c:	02610261 	.word	0x02610261
 8005f20:	02610261 	.word	0x02610261
 8005f24:	00d60261 	.word	0x00d60261
 8005f28:	0261010b 	.word	0x0261010b
 8005f2c:	0261010b 	.word	0x0261010b
 8005f30:	02610261 	.word	0x02610261
 8005f34:	00b90261 	.word	0x00b90261
 8005f38:	02610261 	.word	0x02610261
 8005f3c:	02610152 	.word	0x02610152
 8005f40:	02610261 	.word	0x02610261
 8005f44:	02610261 	.word	0x02610261
 8005f48:	02610199 	.word	0x02610199
 8005f4c:	00660261 	.word	0x00660261
 8005f50:	02610261 	.word	0x02610261
 8005f54:	02610261 	.word	0x02610261
 8005f58:	02610261 	.word	0x02610261
 8005f5c:	02610261 	.word	0x02610261
 8005f60:	02610261 	.word	0x02610261
 8005f64:	006100cd 	.word	0x006100cd
 8005f68:	010b010b 	.word	0x010b010b
 8005f6c:	00bc010b 	.word	0x00bc010b
 8005f70:	02610061 	.word	0x02610061
 8005f74:	00bf0261 	.word	0x00bf0261
 8005f78:	01340261 	.word	0x01340261
 8005f7c:	016f0154 	.word	0x016f0154
 8005f80:	026100ca 	.word	0x026100ca
 8005f84:	02610180 	.word	0x02610180
 8005f88:	0261019b 	.word	0x0261019b
 8005f8c:	01b30261 	.word	0x01b30261
 8005f90:	2201      	movs	r2, #1
 8005f92:	212b      	movs	r1, #43	; 0x2b
 8005f94:	e002      	b.n	8005f9c <_svfprintf_r+0x1a4>
 8005f96:	b909      	cbnz	r1, 8005f9c <_svfprintf_r+0x1a4>
 8005f98:	2201      	movs	r2, #1
 8005f9a:	2120      	movs	r1, #32
 8005f9c:	9b05      	ldr	r3, [sp, #20]
 8005f9e:	e793      	b.n	8005ec8 <_svfprintf_r+0xd0>
 8005fa0:	2a00      	cmp	r2, #0
 8005fa2:	d077      	beq.n	8006094 <_svfprintf_r+0x29c>
 8005fa4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005fa8:	e074      	b.n	8006094 <_svfprintf_r+0x29c>
 8005faa:	b10a      	cbz	r2, 8005fb0 <_svfprintf_r+0x1b8>
 8005fac:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005fb0:	4b41      	ldr	r3, [pc, #260]	; (80060b8 <_svfprintf_r+0x2c0>)
 8005fb2:	e14b      	b.n	800624c <_svfprintf_r+0x454>
 8005fb4:	f045 0501 	orr.w	r5, r5, #1
 8005fb8:	e7f0      	b.n	8005f9c <_svfprintf_r+0x1a4>
 8005fba:	683e      	ldr	r6, [r7, #0]
 8005fbc:	9609      	str	r6, [sp, #36]	; 0x24
 8005fbe:	2e00      	cmp	r6, #0
 8005fc0:	f107 0304 	add.w	r3, r7, #4
 8005fc4:	db01      	blt.n	8005fca <_svfprintf_r+0x1d2>
 8005fc6:	461f      	mov	r7, r3
 8005fc8:	e7e8      	b.n	8005f9c <_svfprintf_r+0x1a4>
 8005fca:	4276      	negs	r6, r6
 8005fcc:	9609      	str	r6, [sp, #36]	; 0x24
 8005fce:	461f      	mov	r7, r3
 8005fd0:	f045 0504 	orr.w	r5, r5, #4
 8005fd4:	e7e2      	b.n	8005f9c <_svfprintf_r+0x1a4>
 8005fd6:	9e05      	ldr	r6, [sp, #20]
 8005fd8:	9b05      	ldr	r3, [sp, #20]
 8005fda:	7836      	ldrb	r6, [r6, #0]
 8005fdc:	9602      	str	r6, [sp, #8]
 8005fde:	2e2a      	cmp	r6, #42	; 0x2a
 8005fe0:	f103 0301 	add.w	r3, r3, #1
 8005fe4:	d002      	beq.n	8005fec <_svfprintf_r+0x1f4>
 8005fe6:	f04f 0900 	mov.w	r9, #0
 8005fea:	e00a      	b.n	8006002 <_svfprintf_r+0x20a>
 8005fec:	f8d7 9000 	ldr.w	r9, [r7]
 8005ff0:	9305      	str	r3, [sp, #20]
 8005ff2:	1d3e      	adds	r6, r7, #4
 8005ff4:	f1b9 0f00 	cmp.w	r9, #0
 8005ff8:	4637      	mov	r7, r6
 8005ffa:	dacf      	bge.n	8005f9c <_svfprintf_r+0x1a4>
 8005ffc:	f04f 39ff 	mov.w	r9, #4294967295
 8006000:	e7cc      	b.n	8005f9c <_svfprintf_r+0x1a4>
 8006002:	9305      	str	r3, [sp, #20]
 8006004:	9b02      	ldr	r3, [sp, #8]
 8006006:	3b30      	subs	r3, #48	; 0x30
 8006008:	2b09      	cmp	r3, #9
 800600a:	d808      	bhi.n	800601e <_svfprintf_r+0x226>
 800600c:	fb00 3909 	mla	r9, r0, r9, r3
 8006010:	9b05      	ldr	r3, [sp, #20]
 8006012:	461e      	mov	r6, r3
 8006014:	f816 3b01 	ldrb.w	r3, [r6], #1
 8006018:	9302      	str	r3, [sp, #8]
 800601a:	4633      	mov	r3, r6
 800601c:	e7f1      	b.n	8006002 <_svfprintf_r+0x20a>
 800601e:	ea49 79e9 	orr.w	r9, r9, r9, asr #31
 8006022:	e755      	b.n	8005ed0 <_svfprintf_r+0xd8>
 8006024:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8006028:	e7b8      	b.n	8005f9c <_svfprintf_r+0x1a4>
 800602a:	2300      	movs	r3, #0
 800602c:	9309      	str	r3, [sp, #36]	; 0x24
 800602e:	9b02      	ldr	r3, [sp, #8]
 8006030:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006032:	3b30      	subs	r3, #48	; 0x30
 8006034:	fb00 3306 	mla	r3, r0, r6, r3
 8006038:	9309      	str	r3, [sp, #36]	; 0x24
 800603a:	9b05      	ldr	r3, [sp, #20]
 800603c:	461e      	mov	r6, r3
 800603e:	f816 3b01 	ldrb.w	r3, [r6], #1
 8006042:	9302      	str	r3, [sp, #8]
 8006044:	9b02      	ldr	r3, [sp, #8]
 8006046:	9605      	str	r6, [sp, #20]
 8006048:	3b30      	subs	r3, #48	; 0x30
 800604a:	2b09      	cmp	r3, #9
 800604c:	d9ef      	bls.n	800602e <_svfprintf_r+0x236>
 800604e:	e73f      	b.n	8005ed0 <_svfprintf_r+0xd8>
 8006050:	f045 0508 	orr.w	r5, r5, #8
 8006054:	e7a2      	b.n	8005f9c <_svfprintf_r+0x1a4>
 8006056:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800605a:	e79f      	b.n	8005f9c <_svfprintf_r+0x1a4>
 800605c:	9b05      	ldr	r3, [sp, #20]
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	2b6c      	cmp	r3, #108	; 0x6c
 8006062:	d103      	bne.n	800606c <_svfprintf_r+0x274>
 8006064:	9b05      	ldr	r3, [sp, #20]
 8006066:	3301      	adds	r3, #1
 8006068:	9305      	str	r3, [sp, #20]
 800606a:	e002      	b.n	8006072 <_svfprintf_r+0x27a>
 800606c:	f045 0510 	orr.w	r5, r5, #16
 8006070:	e794      	b.n	8005f9c <_svfprintf_r+0x1a4>
 8006072:	f045 0520 	orr.w	r5, r5, #32
 8006076:	e791      	b.n	8005f9c <_svfprintf_r+0x1a4>
 8006078:	1d3b      	adds	r3, r7, #4
 800607a:	9303      	str	r3, [sp, #12]
 800607c:	2600      	movs	r6, #0
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8006084:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8006088:	e199      	b.n	80063be <_svfprintf_r+0x5c6>
 800608a:	b10a      	cbz	r2, 8006090 <_svfprintf_r+0x298>
 800608c:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8006090:	f045 0510 	orr.w	r5, r5, #16
 8006094:	06aa      	lsls	r2, r5, #26
 8006096:	d511      	bpl.n	80060bc <_svfprintf_r+0x2c4>
 8006098:	3707      	adds	r7, #7
 800609a:	f027 0707 	bic.w	r7, r7, #7
 800609e:	f107 0308 	add.w	r3, r7, #8
 80060a2:	9303      	str	r3, [sp, #12]
 80060a4:	e9d7 6700 	ldrd	r6, r7, [r7]
 80060a8:	e017      	b.n	80060da <_svfprintf_r+0x2e2>
 80060aa:	bf00      	nop
 80060ac:	f3af 8000 	nop.w
	...
 80060b8:	08008828 	.word	0x08008828
 80060bc:	f015 0f10 	tst.w	r5, #16
 80060c0:	f107 0304 	add.w	r3, r7, #4
 80060c4:	d002      	beq.n	80060cc <_svfprintf_r+0x2d4>
 80060c6:	9303      	str	r3, [sp, #12]
 80060c8:	683e      	ldr	r6, [r7, #0]
 80060ca:	e005      	b.n	80060d8 <_svfprintf_r+0x2e0>
 80060cc:	683e      	ldr	r6, [r7, #0]
 80060ce:	9303      	str	r3, [sp, #12]
 80060d0:	f015 0f40 	tst.w	r5, #64	; 0x40
 80060d4:	bf18      	it	ne
 80060d6:	b236      	sxthne	r6, r6
 80060d8:	17f7      	asrs	r7, r6, #31
 80060da:	2e00      	cmp	r6, #0
 80060dc:	f177 0300 	sbcs.w	r3, r7, #0
 80060e0:	f280 80de 	bge.w	80062a0 <_svfprintf_r+0x4a8>
 80060e4:	4276      	negs	r6, r6
 80060e6:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80060ea:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80060ee:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80060f2:	e0d5      	b.n	80062a0 <_svfprintf_r+0x4a8>
 80060f4:	b10a      	cbz	r2, 80060fa <_svfprintf_r+0x302>
 80060f6:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80060fa:	3707      	adds	r7, #7
 80060fc:	f027 0707 	bic.w	r7, r7, #7
 8006100:	f107 0308 	add.w	r3, r7, #8
 8006104:	9303      	str	r3, [sp, #12]
 8006106:	ed97 7b00 	vldr	d7, [r7]
 800610a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800610e:	9b06      	ldr	r3, [sp, #24]
 8006110:	9312      	str	r3, [sp, #72]	; 0x48
 8006112:	9b07      	ldr	r3, [sp, #28]
 8006114:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006118:	9313      	str	r3, [sp, #76]	; 0x4c
 800611a:	f04f 32ff 	mov.w	r2, #4294967295
 800611e:	4bab      	ldr	r3, [pc, #684]	; (80063cc <_svfprintf_r+0x5d4>)
 8006120:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006124:	f7fa fd1e 	bl	8000b64 <__aeabi_dcmpun>
 8006128:	2800      	cmp	r0, #0
 800612a:	f040 84f1 	bne.w	8006b10 <_svfprintf_r+0xd18>
 800612e:	f04f 32ff 	mov.w	r2, #4294967295
 8006132:	4ba6      	ldr	r3, [pc, #664]	; (80063cc <_svfprintf_r+0x5d4>)
 8006134:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8006138:	f7fa fcf6 	bl	8000b28 <__aeabi_dcmple>
 800613c:	2800      	cmp	r0, #0
 800613e:	f040 84e7 	bne.w	8006b10 <_svfprintf_r+0xd18>
 8006142:	f000 bdfd 	b.w	8006d40 <_svfprintf_r+0xf48>
 8006146:	b10a      	cbz	r2, 800614c <_svfprintf_r+0x354>
 8006148:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800614c:	f015 0f20 	tst.w	r5, #32
 8006150:	f107 0304 	add.w	r3, r7, #4
 8006154:	d007      	beq.n	8006166 <_svfprintf_r+0x36e>
 8006156:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006158:	683a      	ldr	r2, [r7, #0]
 800615a:	17ce      	asrs	r6, r1, #31
 800615c:	4608      	mov	r0, r1
 800615e:	4631      	mov	r1, r6
 8006160:	e9c2 0100 	strd	r0, r1, [r2]
 8006164:	e00b      	b.n	800617e <_svfprintf_r+0x386>
 8006166:	06e9      	lsls	r1, r5, #27
 8006168:	d406      	bmi.n	8006178 <_svfprintf_r+0x380>
 800616a:	066a      	lsls	r2, r5, #25
 800616c:	d504      	bpl.n	8006178 <_svfprintf_r+0x380>
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8006174:	8011      	strh	r1, [r2, #0]
 8006176:	e002      	b.n	800617e <_svfprintf_r+0x386>
 8006178:	683a      	ldr	r2, [r7, #0]
 800617a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800617c:	6011      	str	r1, [r2, #0]
 800617e:	461f      	mov	r7, r3
 8006180:	e670      	b.n	8005e64 <_svfprintf_r+0x6c>
 8006182:	f045 0510 	orr.w	r5, r5, #16
 8006186:	f015 0320 	ands.w	r3, r5, #32
 800618a:	d009      	beq.n	80061a0 <_svfprintf_r+0x3a8>
 800618c:	3707      	adds	r7, #7
 800618e:	f027 0707 	bic.w	r7, r7, #7
 8006192:	f107 0308 	add.w	r3, r7, #8
 8006196:	e9d7 6700 	ldrd	r6, r7, [r7]
 800619a:	9303      	str	r3, [sp, #12]
 800619c:	2300      	movs	r3, #0
 800619e:	e07b      	b.n	8006298 <_svfprintf_r+0x4a0>
 80061a0:	1d3a      	adds	r2, r7, #4
 80061a2:	f015 0110 	ands.w	r1, r5, #16
 80061a6:	9203      	str	r2, [sp, #12]
 80061a8:	d105      	bne.n	80061b6 <_svfprintf_r+0x3be>
 80061aa:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 80061ae:	d002      	beq.n	80061b6 <_svfprintf_r+0x3be>
 80061b0:	883e      	ldrh	r6, [r7, #0]
 80061b2:	2700      	movs	r7, #0
 80061b4:	e7f2      	b.n	800619c <_svfprintf_r+0x3a4>
 80061b6:	683e      	ldr	r6, [r7, #0]
 80061b8:	2700      	movs	r7, #0
 80061ba:	e06d      	b.n	8006298 <_svfprintf_r+0x4a0>
 80061bc:	1d3b      	adds	r3, r7, #4
 80061be:	9303      	str	r3, [sp, #12]
 80061c0:	2330      	movs	r3, #48	; 0x30
 80061c2:	2278      	movs	r2, #120	; 0x78
 80061c4:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80061c8:	4b81      	ldr	r3, [pc, #516]	; (80063d0 <_svfprintf_r+0x5d8>)
 80061ca:	683e      	ldr	r6, [r7, #0]
 80061cc:	9311      	str	r3, [sp, #68]	; 0x44
 80061ce:	2700      	movs	r7, #0
 80061d0:	f045 0502 	orr.w	r5, r5, #2
 80061d4:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 80061d8:	2302      	movs	r3, #2
 80061da:	9202      	str	r2, [sp, #8]
 80061dc:	e05c      	b.n	8006298 <_svfprintf_r+0x4a0>
 80061de:	2600      	movs	r6, #0
 80061e0:	1d3b      	adds	r3, r7, #4
 80061e2:	45b1      	cmp	r9, r6
 80061e4:	9303      	str	r3, [sp, #12]
 80061e6:	f8d7 8000 	ldr.w	r8, [r7]
 80061ea:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80061ee:	db0a      	blt.n	8006206 <_svfprintf_r+0x40e>
 80061f0:	464a      	mov	r2, r9
 80061f2:	4631      	mov	r1, r6
 80061f4:	4640      	mov	r0, r8
 80061f6:	f7fa f80b 	bl	8000210 <memchr>
 80061fa:	2800      	cmp	r0, #0
 80061fc:	f000 80ea 	beq.w	80063d4 <_svfprintf_r+0x5dc>
 8006200:	ebc8 0900 	rsb	r9, r8, r0
 8006204:	e0e7      	b.n	80063d6 <_svfprintf_r+0x5de>
 8006206:	4640      	mov	r0, r8
 8006208:	f7fa f852 	bl	80002b0 <strlen>
 800620c:	4681      	mov	r9, r0
 800620e:	e0e2      	b.n	80063d6 <_svfprintf_r+0x5de>
 8006210:	f045 0510 	orr.w	r5, r5, #16
 8006214:	06ae      	lsls	r6, r5, #26
 8006216:	d508      	bpl.n	800622a <_svfprintf_r+0x432>
 8006218:	3707      	adds	r7, #7
 800621a:	f027 0707 	bic.w	r7, r7, #7
 800621e:	f107 0308 	add.w	r3, r7, #8
 8006222:	9303      	str	r3, [sp, #12]
 8006224:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006228:	e00a      	b.n	8006240 <_svfprintf_r+0x448>
 800622a:	1d3b      	adds	r3, r7, #4
 800622c:	f015 0f10 	tst.w	r5, #16
 8006230:	9303      	str	r3, [sp, #12]
 8006232:	d103      	bne.n	800623c <_svfprintf_r+0x444>
 8006234:	0668      	lsls	r0, r5, #25
 8006236:	d501      	bpl.n	800623c <_svfprintf_r+0x444>
 8006238:	883e      	ldrh	r6, [r7, #0]
 800623a:	e000      	b.n	800623e <_svfprintf_r+0x446>
 800623c:	683e      	ldr	r6, [r7, #0]
 800623e:	2700      	movs	r7, #0
 8006240:	2301      	movs	r3, #1
 8006242:	e029      	b.n	8006298 <_svfprintf_r+0x4a0>
 8006244:	b10a      	cbz	r2, 800624a <_svfprintf_r+0x452>
 8006246:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 800624a:	4b61      	ldr	r3, [pc, #388]	; (80063d0 <_svfprintf_r+0x5d8>)
 800624c:	9311      	str	r3, [sp, #68]	; 0x44
 800624e:	06a9      	lsls	r1, r5, #26
 8006250:	d508      	bpl.n	8006264 <_svfprintf_r+0x46c>
 8006252:	3707      	adds	r7, #7
 8006254:	f027 0707 	bic.w	r7, r7, #7
 8006258:	f107 0308 	add.w	r3, r7, #8
 800625c:	9303      	str	r3, [sp, #12]
 800625e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8006262:	e00a      	b.n	800627a <_svfprintf_r+0x482>
 8006264:	1d3b      	adds	r3, r7, #4
 8006266:	f015 0f10 	tst.w	r5, #16
 800626a:	9303      	str	r3, [sp, #12]
 800626c:	d103      	bne.n	8006276 <_svfprintf_r+0x47e>
 800626e:	066a      	lsls	r2, r5, #25
 8006270:	d501      	bpl.n	8006276 <_svfprintf_r+0x47e>
 8006272:	883e      	ldrh	r6, [r7, #0]
 8006274:	e000      	b.n	8006278 <_svfprintf_r+0x480>
 8006276:	683e      	ldr	r6, [r7, #0]
 8006278:	2700      	movs	r7, #0
 800627a:	07eb      	lsls	r3, r5, #31
 800627c:	d50b      	bpl.n	8006296 <_svfprintf_r+0x49e>
 800627e:	ea56 0307 	orrs.w	r3, r6, r7
 8006282:	d008      	beq.n	8006296 <_svfprintf_r+0x49e>
 8006284:	2330      	movs	r3, #48	; 0x30
 8006286:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800628a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800628e:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8006292:	f045 0502 	orr.w	r5, r5, #2
 8006296:	2302      	movs	r3, #2
 8006298:	2200      	movs	r2, #0
 800629a:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800629e:	e000      	b.n	80062a2 <_svfprintf_r+0x4aa>
 80062a0:	2301      	movs	r3, #1
 80062a2:	f1b9 0f00 	cmp.w	r9, #0
 80062a6:	f2c0 855c 	blt.w	8006d62 <_svfprintf_r+0xf6a>
 80062aa:	ea56 0207 	orrs.w	r2, r6, r7
 80062ae:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 80062b2:	d103      	bne.n	80062bc <_svfprintf_r+0x4c4>
 80062b4:	f1b9 0f00 	cmp.w	r9, #0
 80062b8:	d05f      	beq.n	800637a <_svfprintf_r+0x582>
 80062ba:	e006      	b.n	80062ca <_svfprintf_r+0x4d2>
 80062bc:	460d      	mov	r5, r1
 80062be:	2b01      	cmp	r3, #1
 80062c0:	d025      	beq.n	800630e <_svfprintf_r+0x516>
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d046      	beq.n	8006354 <_svfprintf_r+0x55c>
 80062c6:	4629      	mov	r1, r5
 80062c8:	e007      	b.n	80062da <_svfprintf_r+0x4e2>
 80062ca:	460d      	mov	r5, r1
 80062cc:	2b01      	cmp	r3, #1
 80062ce:	d022      	beq.n	8006316 <_svfprintf_r+0x51e>
 80062d0:	2b02      	cmp	r3, #2
 80062d2:	d03d      	beq.n	8006350 <_svfprintf_r+0x558>
 80062d4:	4629      	mov	r1, r5
 80062d6:	2600      	movs	r6, #0
 80062d8:	2700      	movs	r7, #0
 80062da:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 80062de:	08f2      	lsrs	r2, r6, #3
 80062e0:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80062e4:	08f8      	lsrs	r0, r7, #3
 80062e6:	f006 0307 	and.w	r3, r6, #7
 80062ea:	4607      	mov	r7, r0
 80062ec:	4616      	mov	r6, r2
 80062ee:	3330      	adds	r3, #48	; 0x30
 80062f0:	ea56 0207 	orrs.w	r2, r6, r7
 80062f4:	f808 3d01 	strb.w	r3, [r8, #-1]!
 80062f8:	d1f1      	bne.n	80062de <_svfprintf_r+0x4e6>
 80062fa:	07e8      	lsls	r0, r5, #31
 80062fc:	d548      	bpl.n	8006390 <_svfprintf_r+0x598>
 80062fe:	2b30      	cmp	r3, #48	; 0x30
 8006300:	d046      	beq.n	8006390 <_svfprintf_r+0x598>
 8006302:	2330      	movs	r3, #48	; 0x30
 8006304:	f808 3c01 	strb.w	r3, [r8, #-1]
 8006308:	f108 38ff 	add.w	r8, r8, #4294967295
 800630c:	e040      	b.n	8006390 <_svfprintf_r+0x598>
 800630e:	2f00      	cmp	r7, #0
 8006310:	bf08      	it	eq
 8006312:	2e0a      	cmpeq	r6, #10
 8006314:	d205      	bcs.n	8006322 <_svfprintf_r+0x52a>
 8006316:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 800631a:	3630      	adds	r6, #48	; 0x30
 800631c:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8006320:	e029      	b.n	8006376 <_svfprintf_r+0x57e>
 8006322:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8006326:	4630      	mov	r0, r6
 8006328:	4639      	mov	r1, r7
 800632a:	220a      	movs	r2, #10
 800632c:	2300      	movs	r3, #0
 800632e:	f7fa fc57 	bl	8000be0 <__aeabi_uldivmod>
 8006332:	3230      	adds	r2, #48	; 0x30
 8006334:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8006338:	2300      	movs	r3, #0
 800633a:	4630      	mov	r0, r6
 800633c:	4639      	mov	r1, r7
 800633e:	220a      	movs	r2, #10
 8006340:	f7fa fc4e 	bl	8000be0 <__aeabi_uldivmod>
 8006344:	4606      	mov	r6, r0
 8006346:	460f      	mov	r7, r1
 8006348:	ea56 0307 	orrs.w	r3, r6, r7
 800634c:	d1eb      	bne.n	8006326 <_svfprintf_r+0x52e>
 800634e:	e012      	b.n	8006376 <_svfprintf_r+0x57e>
 8006350:	2600      	movs	r6, #0
 8006352:	2700      	movs	r7, #0
 8006354:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8006358:	f006 030f 	and.w	r3, r6, #15
 800635c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800635e:	5cd3      	ldrb	r3, [r2, r3]
 8006360:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8006364:	0933      	lsrs	r3, r6, #4
 8006366:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800636a:	093a      	lsrs	r2, r7, #4
 800636c:	461e      	mov	r6, r3
 800636e:	4617      	mov	r7, r2
 8006370:	ea56 0307 	orrs.w	r3, r6, r7
 8006374:	d1f0      	bne.n	8006358 <_svfprintf_r+0x560>
 8006376:	4629      	mov	r1, r5
 8006378:	e00a      	b.n	8006390 <_svfprintf_r+0x598>
 800637a:	b93b      	cbnz	r3, 800638c <_svfprintf_r+0x594>
 800637c:	07ea      	lsls	r2, r5, #31
 800637e:	d505      	bpl.n	800638c <_svfprintf_r+0x594>
 8006380:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8006384:	2330      	movs	r3, #48	; 0x30
 8006386:	f808 3d41 	strb.w	r3, [r8, #-65]!
 800638a:	e001      	b.n	8006390 <_svfprintf_r+0x598>
 800638c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8006390:	464e      	mov	r6, r9
 8006392:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8006396:	ebc8 0909 	rsb	r9, r8, r9
 800639a:	460d      	mov	r5, r1
 800639c:	2700      	movs	r7, #0
 800639e:	e01b      	b.n	80063d8 <_svfprintf_r+0x5e0>
 80063a0:	b10a      	cbz	r2, 80063a6 <_svfprintf_r+0x5ae>
 80063a2:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80063a6:	9b02      	ldr	r3, [sp, #8]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	f000 83a0 	beq.w	8006aee <_svfprintf_r+0xcf6>
 80063ae:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80063b2:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 80063b6:	2600      	movs	r6, #0
 80063b8:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 80063bc:	9703      	str	r7, [sp, #12]
 80063be:	f04f 0901 	mov.w	r9, #1
 80063c2:	4637      	mov	r7, r6
 80063c4:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 80063c8:	e006      	b.n	80063d8 <_svfprintf_r+0x5e0>
 80063ca:	bf00      	nop
 80063cc:	7fefffff 	.word	0x7fefffff
 80063d0:	08008839 	.word	0x08008839
 80063d4:	4606      	mov	r6, r0
 80063d6:	4637      	mov	r7, r6
 80063d8:	454e      	cmp	r6, r9
 80063da:	4633      	mov	r3, r6
 80063dc:	bfb8      	it	lt
 80063de:	464b      	movlt	r3, r9
 80063e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80063e2:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80063e6:	b113      	cbz	r3, 80063ee <_svfprintf_r+0x5f6>
 80063e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063ea:	3301      	adds	r3, #1
 80063ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80063ee:	f015 0302 	ands.w	r3, r5, #2
 80063f2:	9314      	str	r3, [sp, #80]	; 0x50
 80063f4:	bf1e      	ittt	ne
 80063f6:	9b0b      	ldrne	r3, [sp, #44]	; 0x2c
 80063f8:	3302      	addne	r3, #2
 80063fa:	930b      	strne	r3, [sp, #44]	; 0x2c
 80063fc:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8006400:	9315      	str	r3, [sp, #84]	; 0x54
 8006402:	d139      	bne.n	8006478 <_svfprintf_r+0x680>
 8006404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006406:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006408:	1a9b      	subs	r3, r3, r2
 800640a:	2b00      	cmp	r3, #0
 800640c:	930c      	str	r3, [sp, #48]	; 0x30
 800640e:	dd33      	ble.n	8006478 <_svfprintf_r+0x680>
 8006410:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006412:	2b10      	cmp	r3, #16
 8006414:	4ba6      	ldr	r3, [pc, #664]	; (80066b0 <_svfprintf_r+0x8b8>)
 8006416:	6023      	str	r3, [r4, #0]
 8006418:	dd18      	ble.n	800644c <_svfprintf_r+0x654>
 800641a:	2310      	movs	r3, #16
 800641c:	6063      	str	r3, [r4, #4]
 800641e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006420:	3310      	adds	r3, #16
 8006422:	9321      	str	r3, [sp, #132]	; 0x84
 8006424:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006426:	3301      	adds	r3, #1
 8006428:	2b07      	cmp	r3, #7
 800642a:	9320      	str	r3, [sp, #128]	; 0x80
 800642c:	dc01      	bgt.n	8006432 <_svfprintf_r+0x63a>
 800642e:	3408      	adds	r4, #8
 8006430:	e008      	b.n	8006444 <_svfprintf_r+0x64c>
 8006432:	aa1f      	add	r2, sp, #124	; 0x7c
 8006434:	4659      	mov	r1, fp
 8006436:	4650      	mov	r0, sl
 8006438:	f001 fecc 	bl	80081d4 <__ssprint_r>
 800643c:	2800      	cmp	r0, #0
 800643e:	f040 835d 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006442:	ac2c      	add	r4, sp, #176	; 0xb0
 8006444:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006446:	3b10      	subs	r3, #16
 8006448:	930c      	str	r3, [sp, #48]	; 0x30
 800644a:	e7e1      	b.n	8006410 <_svfprintf_r+0x618>
 800644c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800644e:	6063      	str	r3, [r4, #4]
 8006450:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006452:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006454:	4413      	add	r3, r2
 8006456:	9321      	str	r3, [sp, #132]	; 0x84
 8006458:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800645a:	3301      	adds	r3, #1
 800645c:	2b07      	cmp	r3, #7
 800645e:	9320      	str	r3, [sp, #128]	; 0x80
 8006460:	dc01      	bgt.n	8006466 <_svfprintf_r+0x66e>
 8006462:	3408      	adds	r4, #8
 8006464:	e008      	b.n	8006478 <_svfprintf_r+0x680>
 8006466:	aa1f      	add	r2, sp, #124	; 0x7c
 8006468:	4659      	mov	r1, fp
 800646a:	4650      	mov	r0, sl
 800646c:	f001 feb2 	bl	80081d4 <__ssprint_r>
 8006470:	2800      	cmp	r0, #0
 8006472:	f040 8343 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006476:	ac2c      	add	r4, sp, #176	; 0xb0
 8006478:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800647c:	b1bb      	cbz	r3, 80064ae <_svfprintf_r+0x6b6>
 800647e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8006482:	6023      	str	r3, [r4, #0]
 8006484:	2301      	movs	r3, #1
 8006486:	6063      	str	r3, [r4, #4]
 8006488:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800648a:	3301      	adds	r3, #1
 800648c:	9321      	str	r3, [sp, #132]	; 0x84
 800648e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006490:	3301      	adds	r3, #1
 8006492:	2b07      	cmp	r3, #7
 8006494:	9320      	str	r3, [sp, #128]	; 0x80
 8006496:	dc01      	bgt.n	800649c <_svfprintf_r+0x6a4>
 8006498:	3408      	adds	r4, #8
 800649a:	e008      	b.n	80064ae <_svfprintf_r+0x6b6>
 800649c:	aa1f      	add	r2, sp, #124	; 0x7c
 800649e:	4659      	mov	r1, fp
 80064a0:	4650      	mov	r0, sl
 80064a2:	f001 fe97 	bl	80081d4 <__ssprint_r>
 80064a6:	2800      	cmp	r0, #0
 80064a8:	f040 8328 	bne.w	8006afc <_svfprintf_r+0xd04>
 80064ac:	ac2c      	add	r4, sp, #176	; 0xb0
 80064ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80064b0:	b1b3      	cbz	r3, 80064e0 <_svfprintf_r+0x6e8>
 80064b2:	ab18      	add	r3, sp, #96	; 0x60
 80064b4:	6023      	str	r3, [r4, #0]
 80064b6:	2302      	movs	r3, #2
 80064b8:	6063      	str	r3, [r4, #4]
 80064ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064bc:	3302      	adds	r3, #2
 80064be:	9321      	str	r3, [sp, #132]	; 0x84
 80064c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064c2:	3301      	adds	r3, #1
 80064c4:	2b07      	cmp	r3, #7
 80064c6:	9320      	str	r3, [sp, #128]	; 0x80
 80064c8:	dc01      	bgt.n	80064ce <_svfprintf_r+0x6d6>
 80064ca:	3408      	adds	r4, #8
 80064cc:	e008      	b.n	80064e0 <_svfprintf_r+0x6e8>
 80064ce:	aa1f      	add	r2, sp, #124	; 0x7c
 80064d0:	4659      	mov	r1, fp
 80064d2:	4650      	mov	r0, sl
 80064d4:	f001 fe7e 	bl	80081d4 <__ssprint_r>
 80064d8:	2800      	cmp	r0, #0
 80064da:	f040 830f 	bne.w	8006afc <_svfprintf_r+0xd04>
 80064de:	ac2c      	add	r4, sp, #176	; 0xb0
 80064e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80064e2:	2b80      	cmp	r3, #128	; 0x80
 80064e4:	d135      	bne.n	8006552 <_svfprintf_r+0x75a>
 80064e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80064ea:	1a9b      	subs	r3, r3, r2
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	dd30      	ble.n	8006552 <_svfprintf_r+0x75a>
 80064f0:	4a70      	ldr	r2, [pc, #448]	; (80066b4 <_svfprintf_r+0x8bc>)
 80064f2:	6022      	str	r2, [r4, #0]
 80064f4:	2b10      	cmp	r3, #16
 80064f6:	dd18      	ble.n	800652a <_svfprintf_r+0x732>
 80064f8:	2210      	movs	r2, #16
 80064fa:	6062      	str	r2, [r4, #4]
 80064fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80064fe:	3210      	adds	r2, #16
 8006500:	9221      	str	r2, [sp, #132]	; 0x84
 8006502:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006504:	3201      	adds	r2, #1
 8006506:	2a07      	cmp	r2, #7
 8006508:	9220      	str	r2, [sp, #128]	; 0x80
 800650a:	dc01      	bgt.n	8006510 <_svfprintf_r+0x718>
 800650c:	3408      	adds	r4, #8
 800650e:	e00a      	b.n	8006526 <_svfprintf_r+0x72e>
 8006510:	aa1f      	add	r2, sp, #124	; 0x7c
 8006512:	4659      	mov	r1, fp
 8006514:	4650      	mov	r0, sl
 8006516:	930c      	str	r3, [sp, #48]	; 0x30
 8006518:	f001 fe5c 	bl	80081d4 <__ssprint_r>
 800651c:	2800      	cmp	r0, #0
 800651e:	f040 82ed 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006522:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006524:	ac2c      	add	r4, sp, #176	; 0xb0
 8006526:	3b10      	subs	r3, #16
 8006528:	e7e2      	b.n	80064f0 <_svfprintf_r+0x6f8>
 800652a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800652c:	6063      	str	r3, [r4, #4]
 800652e:	4413      	add	r3, r2
 8006530:	9321      	str	r3, [sp, #132]	; 0x84
 8006532:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006534:	3301      	adds	r3, #1
 8006536:	2b07      	cmp	r3, #7
 8006538:	9320      	str	r3, [sp, #128]	; 0x80
 800653a:	dc01      	bgt.n	8006540 <_svfprintf_r+0x748>
 800653c:	3408      	adds	r4, #8
 800653e:	e008      	b.n	8006552 <_svfprintf_r+0x75a>
 8006540:	aa1f      	add	r2, sp, #124	; 0x7c
 8006542:	4659      	mov	r1, fp
 8006544:	4650      	mov	r0, sl
 8006546:	f001 fe45 	bl	80081d4 <__ssprint_r>
 800654a:	2800      	cmp	r0, #0
 800654c:	f040 82d6 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006550:	ac2c      	add	r4, sp, #176	; 0xb0
 8006552:	ebc9 0606 	rsb	r6, r9, r6
 8006556:	2e00      	cmp	r6, #0
 8006558:	dd2e      	ble.n	80065b8 <_svfprintf_r+0x7c0>
 800655a:	4b56      	ldr	r3, [pc, #344]	; (80066b4 <_svfprintf_r+0x8bc>)
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	2e10      	cmp	r6, #16
 8006560:	dd16      	ble.n	8006590 <_svfprintf_r+0x798>
 8006562:	2310      	movs	r3, #16
 8006564:	6063      	str	r3, [r4, #4]
 8006566:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006568:	3310      	adds	r3, #16
 800656a:	9321      	str	r3, [sp, #132]	; 0x84
 800656c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800656e:	3301      	adds	r3, #1
 8006570:	2b07      	cmp	r3, #7
 8006572:	9320      	str	r3, [sp, #128]	; 0x80
 8006574:	dc01      	bgt.n	800657a <_svfprintf_r+0x782>
 8006576:	3408      	adds	r4, #8
 8006578:	e008      	b.n	800658c <_svfprintf_r+0x794>
 800657a:	aa1f      	add	r2, sp, #124	; 0x7c
 800657c:	4659      	mov	r1, fp
 800657e:	4650      	mov	r0, sl
 8006580:	f001 fe28 	bl	80081d4 <__ssprint_r>
 8006584:	2800      	cmp	r0, #0
 8006586:	f040 82b9 	bne.w	8006afc <_svfprintf_r+0xd04>
 800658a:	ac2c      	add	r4, sp, #176	; 0xb0
 800658c:	3e10      	subs	r6, #16
 800658e:	e7e4      	b.n	800655a <_svfprintf_r+0x762>
 8006590:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006592:	9821      	ldr	r0, [sp, #132]	; 0x84
 8006594:	6066      	str	r6, [r4, #4]
 8006596:	3301      	adds	r3, #1
 8006598:	4406      	add	r6, r0
 800659a:	2b07      	cmp	r3, #7
 800659c:	9621      	str	r6, [sp, #132]	; 0x84
 800659e:	9320      	str	r3, [sp, #128]	; 0x80
 80065a0:	dc01      	bgt.n	80065a6 <_svfprintf_r+0x7ae>
 80065a2:	3408      	adds	r4, #8
 80065a4:	e008      	b.n	80065b8 <_svfprintf_r+0x7c0>
 80065a6:	aa1f      	add	r2, sp, #124	; 0x7c
 80065a8:	4659      	mov	r1, fp
 80065aa:	4650      	mov	r0, sl
 80065ac:	f001 fe12 	bl	80081d4 <__ssprint_r>
 80065b0:	2800      	cmp	r0, #0
 80065b2:	f040 82a3 	bne.w	8006afc <_svfprintf_r+0xd04>
 80065b6:	ac2c      	add	r4, sp, #176	; 0xb0
 80065b8:	05eb      	lsls	r3, r5, #23
 80065ba:	d414      	bmi.n	80065e6 <_svfprintf_r+0x7ee>
 80065bc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065be:	e884 0300 	stmia.w	r4, {r8, r9}
 80065c2:	444b      	add	r3, r9
 80065c4:	9321      	str	r3, [sp, #132]	; 0x84
 80065c6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065c8:	3301      	adds	r3, #1
 80065ca:	2b07      	cmp	r3, #7
 80065cc:	9320      	str	r3, [sp, #128]	; 0x80
 80065ce:	f340 8244 	ble.w	8006a5a <_svfprintf_r+0xc62>
 80065d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80065d4:	4659      	mov	r1, fp
 80065d6:	4650      	mov	r0, sl
 80065d8:	f001 fdfc 	bl	80081d4 <__ssprint_r>
 80065dc:	2800      	cmp	r0, #0
 80065de:	f040 828d 	bne.w	8006afc <_svfprintf_r+0xd04>
 80065e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80065e4:	e23a      	b.n	8006a5c <_svfprintf_r+0xc64>
 80065e6:	9b02      	ldr	r3, [sp, #8]
 80065e8:	2b65      	cmp	r3, #101	; 0x65
 80065ea:	f340 81ad 	ble.w	8006948 <_svfprintf_r+0xb50>
 80065ee:	2200      	movs	r2, #0
 80065f0:	2300      	movs	r3, #0
 80065f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80065f6:	f7fa fa83 	bl	8000b00 <__aeabi_dcmpeq>
 80065fa:	2800      	cmp	r0, #0
 80065fc:	d05e      	beq.n	80066bc <_svfprintf_r+0x8c4>
 80065fe:	4b2e      	ldr	r3, [pc, #184]	; (80066b8 <_svfprintf_r+0x8c0>)
 8006600:	6023      	str	r3, [r4, #0]
 8006602:	2301      	movs	r3, #1
 8006604:	6063      	str	r3, [r4, #4]
 8006606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006608:	3301      	adds	r3, #1
 800660a:	9321      	str	r3, [sp, #132]	; 0x84
 800660c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800660e:	3301      	adds	r3, #1
 8006610:	2b07      	cmp	r3, #7
 8006612:	9320      	str	r3, [sp, #128]	; 0x80
 8006614:	dc01      	bgt.n	800661a <_svfprintf_r+0x822>
 8006616:	3408      	adds	r4, #8
 8006618:	e008      	b.n	800662c <_svfprintf_r+0x834>
 800661a:	aa1f      	add	r2, sp, #124	; 0x7c
 800661c:	4659      	mov	r1, fp
 800661e:	4650      	mov	r0, sl
 8006620:	f001 fdd8 	bl	80081d4 <__ssprint_r>
 8006624:	2800      	cmp	r0, #0
 8006626:	f040 8269 	bne.w	8006afc <_svfprintf_r+0xd04>
 800662a:	ac2c      	add	r4, sp, #176	; 0xb0
 800662c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800662e:	9a04      	ldr	r2, [sp, #16]
 8006630:	4293      	cmp	r3, r2
 8006632:	db02      	blt.n	800663a <_svfprintf_r+0x842>
 8006634:	07ee      	lsls	r6, r5, #31
 8006636:	f140 8211 	bpl.w	8006a5c <_svfprintf_r+0xc64>
 800663a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800663c:	6023      	str	r3, [r4, #0]
 800663e:	9b08      	ldr	r3, [sp, #32]
 8006640:	6063      	str	r3, [r4, #4]
 8006642:	9a08      	ldr	r2, [sp, #32]
 8006644:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006646:	4413      	add	r3, r2
 8006648:	9321      	str	r3, [sp, #132]	; 0x84
 800664a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800664c:	3301      	adds	r3, #1
 800664e:	2b07      	cmp	r3, #7
 8006650:	9320      	str	r3, [sp, #128]	; 0x80
 8006652:	dc01      	bgt.n	8006658 <_svfprintf_r+0x860>
 8006654:	3408      	adds	r4, #8
 8006656:	e008      	b.n	800666a <_svfprintf_r+0x872>
 8006658:	aa1f      	add	r2, sp, #124	; 0x7c
 800665a:	4659      	mov	r1, fp
 800665c:	4650      	mov	r0, sl
 800665e:	f001 fdb9 	bl	80081d4 <__ssprint_r>
 8006662:	2800      	cmp	r0, #0
 8006664:	f040 824a 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006668:	ac2c      	add	r4, sp, #176	; 0xb0
 800666a:	9b04      	ldr	r3, [sp, #16]
 800666c:	1e5e      	subs	r6, r3, #1
 800666e:	2e00      	cmp	r6, #0
 8006670:	f340 81f4 	ble.w	8006a5c <_svfprintf_r+0xc64>
 8006674:	4f0f      	ldr	r7, [pc, #60]	; (80066b4 <_svfprintf_r+0x8bc>)
 8006676:	f04f 0810 	mov.w	r8, #16
 800667a:	2e10      	cmp	r6, #16
 800667c:	f340 8159 	ble.w	8006932 <_svfprintf_r+0xb3a>
 8006680:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006682:	3310      	adds	r3, #16
 8006684:	9321      	str	r3, [sp, #132]	; 0x84
 8006686:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006688:	3301      	adds	r3, #1
 800668a:	2b07      	cmp	r3, #7
 800668c:	e884 0180 	stmia.w	r4, {r7, r8}
 8006690:	9320      	str	r3, [sp, #128]	; 0x80
 8006692:	dc01      	bgt.n	8006698 <_svfprintf_r+0x8a0>
 8006694:	3408      	adds	r4, #8
 8006696:	e008      	b.n	80066aa <_svfprintf_r+0x8b2>
 8006698:	aa1f      	add	r2, sp, #124	; 0x7c
 800669a:	4659      	mov	r1, fp
 800669c:	4650      	mov	r0, sl
 800669e:	f001 fd99 	bl	80081d4 <__ssprint_r>
 80066a2:	2800      	cmp	r0, #0
 80066a4:	f040 822a 	bne.w	8006afc <_svfprintf_r+0xd04>
 80066a8:	ac2c      	add	r4, sp, #176	; 0xb0
 80066aa:	3e10      	subs	r6, #16
 80066ac:	e7e5      	b.n	800667a <_svfprintf_r+0x882>
 80066ae:	bf00      	nop
 80066b0:	0800884c 	.word	0x0800884c
 80066b4:	08008808 	.word	0x08008808
 80066b8:	0800884a 	.word	0x0800884a
 80066bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80066be:	2b00      	cmp	r3, #0
 80066c0:	dc7c      	bgt.n	80067bc <_svfprintf_r+0x9c4>
 80066c2:	4b9f      	ldr	r3, [pc, #636]	; (8006940 <_svfprintf_r+0xb48>)
 80066c4:	6023      	str	r3, [r4, #0]
 80066c6:	2301      	movs	r3, #1
 80066c8:	6063      	str	r3, [r4, #4]
 80066ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066cc:	3301      	adds	r3, #1
 80066ce:	9321      	str	r3, [sp, #132]	; 0x84
 80066d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066d2:	3301      	adds	r3, #1
 80066d4:	2b07      	cmp	r3, #7
 80066d6:	9320      	str	r3, [sp, #128]	; 0x80
 80066d8:	dc01      	bgt.n	80066de <_svfprintf_r+0x8e6>
 80066da:	3408      	adds	r4, #8
 80066dc:	e008      	b.n	80066f0 <_svfprintf_r+0x8f8>
 80066de:	aa1f      	add	r2, sp, #124	; 0x7c
 80066e0:	4659      	mov	r1, fp
 80066e2:	4650      	mov	r0, sl
 80066e4:	f001 fd76 	bl	80081d4 <__ssprint_r>
 80066e8:	2800      	cmp	r0, #0
 80066ea:	f040 8207 	bne.w	8006afc <_svfprintf_r+0xd04>
 80066ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80066f0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80066f2:	b923      	cbnz	r3, 80066fe <_svfprintf_r+0x906>
 80066f4:	9b04      	ldr	r3, [sp, #16]
 80066f6:	b913      	cbnz	r3, 80066fe <_svfprintf_r+0x906>
 80066f8:	07e8      	lsls	r0, r5, #31
 80066fa:	f140 81af 	bpl.w	8006a5c <_svfprintf_r+0xc64>
 80066fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006700:	6023      	str	r3, [r4, #0]
 8006702:	9b08      	ldr	r3, [sp, #32]
 8006704:	6063      	str	r3, [r4, #4]
 8006706:	9a08      	ldr	r2, [sp, #32]
 8006708:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800670a:	4413      	add	r3, r2
 800670c:	9321      	str	r3, [sp, #132]	; 0x84
 800670e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006710:	3301      	adds	r3, #1
 8006712:	2b07      	cmp	r3, #7
 8006714:	9320      	str	r3, [sp, #128]	; 0x80
 8006716:	dc02      	bgt.n	800671e <_svfprintf_r+0x926>
 8006718:	f104 0308 	add.w	r3, r4, #8
 800671c:	e008      	b.n	8006730 <_svfprintf_r+0x938>
 800671e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006720:	4659      	mov	r1, fp
 8006722:	4650      	mov	r0, sl
 8006724:	f001 fd56 	bl	80081d4 <__ssprint_r>
 8006728:	2800      	cmp	r0, #0
 800672a:	f040 81e7 	bne.w	8006afc <_svfprintf_r+0xd04>
 800672e:	ab2c      	add	r3, sp, #176	; 0xb0
 8006730:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8006732:	4276      	negs	r6, r6
 8006734:	2e00      	cmp	r6, #0
 8006736:	dd30      	ble.n	800679a <_svfprintf_r+0x9a2>
 8006738:	4f82      	ldr	r7, [pc, #520]	; (8006944 <_svfprintf_r+0xb4c>)
 800673a:	2410      	movs	r4, #16
 800673c:	2e10      	cmp	r6, #16
 800673e:	dd16      	ble.n	800676e <_svfprintf_r+0x976>
 8006740:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006742:	601f      	str	r7, [r3, #0]
 8006744:	3210      	adds	r2, #16
 8006746:	9221      	str	r2, [sp, #132]	; 0x84
 8006748:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800674a:	605c      	str	r4, [r3, #4]
 800674c:	3201      	adds	r2, #1
 800674e:	2a07      	cmp	r2, #7
 8006750:	9220      	str	r2, [sp, #128]	; 0x80
 8006752:	dc01      	bgt.n	8006758 <_svfprintf_r+0x960>
 8006754:	3308      	adds	r3, #8
 8006756:	e008      	b.n	800676a <_svfprintf_r+0x972>
 8006758:	aa1f      	add	r2, sp, #124	; 0x7c
 800675a:	4659      	mov	r1, fp
 800675c:	4650      	mov	r0, sl
 800675e:	f001 fd39 	bl	80081d4 <__ssprint_r>
 8006762:	2800      	cmp	r0, #0
 8006764:	f040 81ca 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006768:	ab2c      	add	r3, sp, #176	; 0xb0
 800676a:	3e10      	subs	r6, #16
 800676c:	e7e6      	b.n	800673c <_svfprintf_r+0x944>
 800676e:	4a75      	ldr	r2, [pc, #468]	; (8006944 <_svfprintf_r+0xb4c>)
 8006770:	e883 0044 	stmia.w	r3, {r2, r6}
 8006774:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006776:	4416      	add	r6, r2
 8006778:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800677a:	9621      	str	r6, [sp, #132]	; 0x84
 800677c:	3201      	adds	r2, #1
 800677e:	2a07      	cmp	r2, #7
 8006780:	9220      	str	r2, [sp, #128]	; 0x80
 8006782:	dc01      	bgt.n	8006788 <_svfprintf_r+0x990>
 8006784:	3308      	adds	r3, #8
 8006786:	e008      	b.n	800679a <_svfprintf_r+0x9a2>
 8006788:	aa1f      	add	r2, sp, #124	; 0x7c
 800678a:	4659      	mov	r1, fp
 800678c:	4650      	mov	r0, sl
 800678e:	f001 fd21 	bl	80081d4 <__ssprint_r>
 8006792:	2800      	cmp	r0, #0
 8006794:	f040 81b2 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006798:	ab2c      	add	r3, sp, #176	; 0xb0
 800679a:	9a04      	ldr	r2, [sp, #16]
 800679c:	605a      	str	r2, [r3, #4]
 800679e:	9904      	ldr	r1, [sp, #16]
 80067a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80067a2:	f8c3 8000 	str.w	r8, [r3]
 80067a6:	440a      	add	r2, r1
 80067a8:	9221      	str	r2, [sp, #132]	; 0x84
 80067aa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80067ac:	3201      	adds	r2, #1
 80067ae:	2a07      	cmp	r2, #7
 80067b0:	9220      	str	r2, [sp, #128]	; 0x80
 80067b2:	f73f af0e 	bgt.w	80065d2 <_svfprintf_r+0x7da>
 80067b6:	f103 0408 	add.w	r4, r3, #8
 80067ba:	e14f      	b.n	8006a5c <_svfprintf_r+0xc64>
 80067bc:	9b04      	ldr	r3, [sp, #16]
 80067be:	42bb      	cmp	r3, r7
 80067c0:	bfa8      	it	ge
 80067c2:	463b      	movge	r3, r7
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	461e      	mov	r6, r3
 80067c8:	dd15      	ble.n	80067f6 <_svfprintf_r+0x9fe>
 80067ca:	6063      	str	r3, [r4, #4]
 80067cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067ce:	f8c4 8000 	str.w	r8, [r4]
 80067d2:	4433      	add	r3, r6
 80067d4:	9321      	str	r3, [sp, #132]	; 0x84
 80067d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80067d8:	3301      	adds	r3, #1
 80067da:	2b07      	cmp	r3, #7
 80067dc:	9320      	str	r3, [sp, #128]	; 0x80
 80067de:	dc01      	bgt.n	80067e4 <_svfprintf_r+0x9ec>
 80067e0:	3408      	adds	r4, #8
 80067e2:	e008      	b.n	80067f6 <_svfprintf_r+0x9fe>
 80067e4:	aa1f      	add	r2, sp, #124	; 0x7c
 80067e6:	4659      	mov	r1, fp
 80067e8:	4650      	mov	r0, sl
 80067ea:	f001 fcf3 	bl	80081d4 <__ssprint_r>
 80067ee:	2800      	cmp	r0, #0
 80067f0:	f040 8184 	bne.w	8006afc <_svfprintf_r+0xd04>
 80067f4:	ac2c      	add	r4, sp, #176	; 0xb0
 80067f6:	2e00      	cmp	r6, #0
 80067f8:	bfac      	ite	ge
 80067fa:	1bbe      	subge	r6, r7, r6
 80067fc:	463e      	movlt	r6, r7
 80067fe:	2e00      	cmp	r6, #0
 8006800:	dd30      	ble.n	8006864 <_svfprintf_r+0xa6c>
 8006802:	f04f 0910 	mov.w	r9, #16
 8006806:	4b4f      	ldr	r3, [pc, #316]	; (8006944 <_svfprintf_r+0xb4c>)
 8006808:	6023      	str	r3, [r4, #0]
 800680a:	2e10      	cmp	r6, #16
 800680c:	dd16      	ble.n	800683c <_svfprintf_r+0xa44>
 800680e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006810:	f8c4 9004 	str.w	r9, [r4, #4]
 8006814:	3310      	adds	r3, #16
 8006816:	9321      	str	r3, [sp, #132]	; 0x84
 8006818:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800681a:	3301      	adds	r3, #1
 800681c:	2b07      	cmp	r3, #7
 800681e:	9320      	str	r3, [sp, #128]	; 0x80
 8006820:	dc01      	bgt.n	8006826 <_svfprintf_r+0xa2e>
 8006822:	3408      	adds	r4, #8
 8006824:	e008      	b.n	8006838 <_svfprintf_r+0xa40>
 8006826:	aa1f      	add	r2, sp, #124	; 0x7c
 8006828:	4659      	mov	r1, fp
 800682a:	4650      	mov	r0, sl
 800682c:	f001 fcd2 	bl	80081d4 <__ssprint_r>
 8006830:	2800      	cmp	r0, #0
 8006832:	f040 8163 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006836:	ac2c      	add	r4, sp, #176	; 0xb0
 8006838:	3e10      	subs	r6, #16
 800683a:	e7e4      	b.n	8006806 <_svfprintf_r+0xa0e>
 800683c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800683e:	6066      	str	r6, [r4, #4]
 8006840:	441e      	add	r6, r3
 8006842:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006844:	9621      	str	r6, [sp, #132]	; 0x84
 8006846:	3301      	adds	r3, #1
 8006848:	2b07      	cmp	r3, #7
 800684a:	9320      	str	r3, [sp, #128]	; 0x80
 800684c:	dc01      	bgt.n	8006852 <_svfprintf_r+0xa5a>
 800684e:	3408      	adds	r4, #8
 8006850:	e008      	b.n	8006864 <_svfprintf_r+0xa6c>
 8006852:	aa1f      	add	r2, sp, #124	; 0x7c
 8006854:	4659      	mov	r1, fp
 8006856:	4650      	mov	r0, sl
 8006858:	f001 fcbc 	bl	80081d4 <__ssprint_r>
 800685c:	2800      	cmp	r0, #0
 800685e:	f040 814d 	bne.w	8006afc <_svfprintf_r+0xd04>
 8006862:	ac2c      	add	r4, sp, #176	; 0xb0
 8006864:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006866:	9a04      	ldr	r2, [sp, #16]
 8006868:	4293      	cmp	r3, r2
 800686a:	4447      	add	r7, r8
 800686c:	db01      	blt.n	8006872 <_svfprintf_r+0xa7a>
 800686e:	07e9      	lsls	r1, r5, #31
 8006870:	d517      	bpl.n	80068a2 <_svfprintf_r+0xaaa>
 8006872:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006874:	6023      	str	r3, [r4, #0]
 8006876:	9b08      	ldr	r3, [sp, #32]
 8006878:	6063      	str	r3, [r4, #4]
 800687a:	9a08      	ldr	r2, [sp, #32]
 800687c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800687e:	4413      	add	r3, r2
 8006880:	9321      	str	r3, [sp, #132]	; 0x84
 8006882:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006884:	3301      	adds	r3, #1
 8006886:	2b07      	cmp	r3, #7
 8006888:	9320      	str	r3, [sp, #128]	; 0x80
 800688a:	dc01      	bgt.n	8006890 <_svfprintf_r+0xa98>
 800688c:	3408      	adds	r4, #8
 800688e:	e008      	b.n	80068a2 <_svfprintf_r+0xaaa>
 8006890:	aa1f      	add	r2, sp, #124	; 0x7c
 8006892:	4659      	mov	r1, fp
 8006894:	4650      	mov	r0, sl
 8006896:	f001 fc9d 	bl	80081d4 <__ssprint_r>
 800689a:	2800      	cmp	r0, #0
 800689c:	f040 812e 	bne.w	8006afc <_svfprintf_r+0xd04>
 80068a0:	ac2c      	add	r4, sp, #176	; 0xb0
 80068a2:	9b04      	ldr	r3, [sp, #16]
 80068a4:	9a04      	ldr	r2, [sp, #16]
 80068a6:	eb08 0603 	add.w	r6, r8, r3
 80068aa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80068ac:	1bf6      	subs	r6, r6, r7
 80068ae:	1ad3      	subs	r3, r2, r3
 80068b0:	429e      	cmp	r6, r3
 80068b2:	bfa8      	it	ge
 80068b4:	461e      	movge	r6, r3
 80068b6:	2e00      	cmp	r6, #0
 80068b8:	dd14      	ble.n	80068e4 <_svfprintf_r+0xaec>
 80068ba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80068bc:	6027      	str	r7, [r4, #0]
 80068be:	4433      	add	r3, r6
 80068c0:	9321      	str	r3, [sp, #132]	; 0x84
 80068c2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068c4:	6066      	str	r6, [r4, #4]
 80068c6:	3301      	adds	r3, #1
 80068c8:	2b07      	cmp	r3, #7
 80068ca:	9320      	str	r3, [sp, #128]	; 0x80
 80068cc:	dc01      	bgt.n	80068d2 <_svfprintf_r+0xada>
 80068ce:	3408      	adds	r4, #8
 80068d0:	e008      	b.n	80068e4 <_svfprintf_r+0xaec>
 80068d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80068d4:	4659      	mov	r1, fp
 80068d6:	4650      	mov	r0, sl
 80068d8:	f001 fc7c 	bl	80081d4 <__ssprint_r>
 80068dc:	2800      	cmp	r0, #0
 80068de:	f040 810d 	bne.w	8006afc <_svfprintf_r+0xd04>
 80068e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80068e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80068e6:	9a04      	ldr	r2, [sp, #16]
 80068e8:	2e00      	cmp	r6, #0
 80068ea:	eba2 0303 	sub.w	r3, r2, r3
 80068ee:	bfac      	ite	ge
 80068f0:	1b9e      	subge	r6, r3, r6
 80068f2:	461e      	movlt	r6, r3
 80068f4:	2e00      	cmp	r6, #0
 80068f6:	f340 80b1 	ble.w	8006a5c <_svfprintf_r+0xc64>
 80068fa:	4f12      	ldr	r7, [pc, #72]	; (8006944 <_svfprintf_r+0xb4c>)
 80068fc:	f04f 0810 	mov.w	r8, #16
 8006900:	2e10      	cmp	r6, #16
 8006902:	dd16      	ble.n	8006932 <_svfprintf_r+0xb3a>
 8006904:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006906:	3310      	adds	r3, #16
 8006908:	9321      	str	r3, [sp, #132]	; 0x84
 800690a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800690c:	3301      	adds	r3, #1
 800690e:	2b07      	cmp	r3, #7
 8006910:	e884 0180 	stmia.w	r4, {r7, r8}
 8006914:	9320      	str	r3, [sp, #128]	; 0x80
 8006916:	dc01      	bgt.n	800691c <_svfprintf_r+0xb24>
 8006918:	3408      	adds	r4, #8
 800691a:	e008      	b.n	800692e <_svfprintf_r+0xb36>
 800691c:	aa1f      	add	r2, sp, #124	; 0x7c
 800691e:	4659      	mov	r1, fp
 8006920:	4650      	mov	r0, sl
 8006922:	f001 fc57 	bl	80081d4 <__ssprint_r>
 8006926:	2800      	cmp	r0, #0
 8006928:	f040 80e8 	bne.w	8006afc <_svfprintf_r+0xd04>
 800692c:	ac2c      	add	r4, sp, #176	; 0xb0
 800692e:	3e10      	subs	r6, #16
 8006930:	e7e6      	b.n	8006900 <_svfprintf_r+0xb08>
 8006932:	4b04      	ldr	r3, [pc, #16]	; (8006944 <_svfprintf_r+0xb4c>)
 8006934:	e884 0048 	stmia.w	r4, {r3, r6}
 8006938:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800693a:	441e      	add	r6, r3
 800693c:	9621      	str	r6, [sp, #132]	; 0x84
 800693e:	e642      	b.n	80065c6 <_svfprintf_r+0x7ce>
 8006940:	0800884a 	.word	0x0800884a
 8006944:	08008808 	.word	0x08008808
 8006948:	9b04      	ldr	r3, [sp, #16]
 800694a:	2b01      	cmp	r3, #1
 800694c:	dc01      	bgt.n	8006952 <_svfprintf_r+0xb5a>
 800694e:	07ea      	lsls	r2, r5, #31
 8006950:	d573      	bpl.n	8006a3a <_svfprintf_r+0xc42>
 8006952:	2301      	movs	r3, #1
 8006954:	6063      	str	r3, [r4, #4]
 8006956:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006958:	f8c4 8000 	str.w	r8, [r4]
 800695c:	3301      	adds	r3, #1
 800695e:	9321      	str	r3, [sp, #132]	; 0x84
 8006960:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006962:	3301      	adds	r3, #1
 8006964:	2b07      	cmp	r3, #7
 8006966:	9320      	str	r3, [sp, #128]	; 0x80
 8006968:	dc01      	bgt.n	800696e <_svfprintf_r+0xb76>
 800696a:	3408      	adds	r4, #8
 800696c:	e008      	b.n	8006980 <_svfprintf_r+0xb88>
 800696e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006970:	4659      	mov	r1, fp
 8006972:	4650      	mov	r0, sl
 8006974:	f001 fc2e 	bl	80081d4 <__ssprint_r>
 8006978:	2800      	cmp	r0, #0
 800697a:	f040 80bf 	bne.w	8006afc <_svfprintf_r+0xd04>
 800697e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006980:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006982:	6023      	str	r3, [r4, #0]
 8006984:	9b08      	ldr	r3, [sp, #32]
 8006986:	6063      	str	r3, [r4, #4]
 8006988:	9a08      	ldr	r2, [sp, #32]
 800698a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800698c:	4413      	add	r3, r2
 800698e:	9321      	str	r3, [sp, #132]	; 0x84
 8006990:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006992:	3301      	adds	r3, #1
 8006994:	2b07      	cmp	r3, #7
 8006996:	9320      	str	r3, [sp, #128]	; 0x80
 8006998:	dc01      	bgt.n	800699e <_svfprintf_r+0xba6>
 800699a:	3408      	adds	r4, #8
 800699c:	e008      	b.n	80069b0 <_svfprintf_r+0xbb8>
 800699e:	aa1f      	add	r2, sp, #124	; 0x7c
 80069a0:	4659      	mov	r1, fp
 80069a2:	4650      	mov	r0, sl
 80069a4:	f001 fc16 	bl	80081d4 <__ssprint_r>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	f040 80a7 	bne.w	8006afc <_svfprintf_r+0xd04>
 80069ae:	ac2c      	add	r4, sp, #176	; 0xb0
 80069b0:	2300      	movs	r3, #0
 80069b2:	2200      	movs	r2, #0
 80069b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069b8:	f7fa f8a2 	bl	8000b00 <__aeabi_dcmpeq>
 80069bc:	9b04      	ldr	r3, [sp, #16]
 80069be:	1e5e      	subs	r6, r3, #1
 80069c0:	b9b8      	cbnz	r0, 80069f2 <_svfprintf_r+0xbfa>
 80069c2:	f108 0301 	add.w	r3, r8, #1
 80069c6:	e884 0048 	stmia.w	r4, {r3, r6}
 80069ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069cc:	9a04      	ldr	r2, [sp, #16]
 80069ce:	3b01      	subs	r3, #1
 80069d0:	4413      	add	r3, r2
 80069d2:	9321      	str	r3, [sp, #132]	; 0x84
 80069d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80069d6:	3301      	adds	r3, #1
 80069d8:	2b07      	cmp	r3, #7
 80069da:	9320      	str	r3, [sp, #128]	; 0x80
 80069dc:	dd34      	ble.n	8006a48 <_svfprintf_r+0xc50>
 80069de:	aa1f      	add	r2, sp, #124	; 0x7c
 80069e0:	4659      	mov	r1, fp
 80069e2:	4650      	mov	r0, sl
 80069e4:	f001 fbf6 	bl	80081d4 <__ssprint_r>
 80069e8:	2800      	cmp	r0, #0
 80069ea:	f040 8087 	bne.w	8006afc <_svfprintf_r+0xd04>
 80069ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80069f0:	e02b      	b.n	8006a4a <_svfprintf_r+0xc52>
 80069f2:	2e00      	cmp	r6, #0
 80069f4:	dd29      	ble.n	8006a4a <_svfprintf_r+0xc52>
 80069f6:	4fa7      	ldr	r7, [pc, #668]	; (8006c94 <_svfprintf_r+0xe9c>)
 80069f8:	f04f 0810 	mov.w	r8, #16
 80069fc:	2e10      	cmp	r6, #16
 80069fe:	dd15      	ble.n	8006a2c <_svfprintf_r+0xc34>
 8006a00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a02:	3310      	adds	r3, #16
 8006a04:	9321      	str	r3, [sp, #132]	; 0x84
 8006a06:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a08:	3301      	adds	r3, #1
 8006a0a:	2b07      	cmp	r3, #7
 8006a0c:	e884 0180 	stmia.w	r4, {r7, r8}
 8006a10:	9320      	str	r3, [sp, #128]	; 0x80
 8006a12:	dc01      	bgt.n	8006a18 <_svfprintf_r+0xc20>
 8006a14:	3408      	adds	r4, #8
 8006a16:	e007      	b.n	8006a28 <_svfprintf_r+0xc30>
 8006a18:	aa1f      	add	r2, sp, #124	; 0x7c
 8006a1a:	4659      	mov	r1, fp
 8006a1c:	4650      	mov	r0, sl
 8006a1e:	f001 fbd9 	bl	80081d4 <__ssprint_r>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	d16a      	bne.n	8006afc <_svfprintf_r+0xd04>
 8006a26:	ac2c      	add	r4, sp, #176	; 0xb0
 8006a28:	3e10      	subs	r6, #16
 8006a2a:	e7e7      	b.n	80069fc <_svfprintf_r+0xc04>
 8006a2c:	4b99      	ldr	r3, [pc, #612]	; (8006c94 <_svfprintf_r+0xe9c>)
 8006a2e:	e884 0048 	stmia.w	r4, {r3, r6}
 8006a32:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a34:	441e      	add	r6, r3
 8006a36:	9621      	str	r6, [sp, #132]	; 0x84
 8006a38:	e7cc      	b.n	80069d4 <_svfprintf_r+0xbdc>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	6063      	str	r3, [r4, #4]
 8006a3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a40:	f8c4 8000 	str.w	r8, [r4]
 8006a44:	3301      	adds	r3, #1
 8006a46:	e7c4      	b.n	80069d2 <_svfprintf_r+0xbda>
 8006a48:	3408      	adds	r4, #8
 8006a4a:	ab1b      	add	r3, sp, #108	; 0x6c
 8006a4c:	6023      	str	r3, [r4, #0]
 8006a4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006a50:	6063      	str	r3, [r4, #4]
 8006a52:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006a54:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a56:	4413      	add	r3, r2
 8006a58:	e5b4      	b.n	80065c4 <_svfprintf_r+0x7cc>
 8006a5a:	3408      	adds	r4, #8
 8006a5c:	076b      	lsls	r3, r5, #29
 8006a5e:	d40b      	bmi.n	8006a78 <_svfprintf_r+0xc80>
 8006a60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a66:	428a      	cmp	r2, r1
 8006a68:	bfac      	ite	ge
 8006a6a:	189b      	addge	r3, r3, r2
 8006a6c:	185b      	addlt	r3, r3, r1
 8006a6e:	930a      	str	r3, [sp, #40]	; 0x28
 8006a70:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d035      	beq.n	8006ae2 <_svfprintf_r+0xcea>
 8006a76:	e02e      	b.n	8006ad6 <_svfprintf_r+0xcde>
 8006a78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a7a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a7c:	1a9d      	subs	r5, r3, r2
 8006a7e:	2d00      	cmp	r5, #0
 8006a80:	ddee      	ble.n	8006a60 <_svfprintf_r+0xc68>
 8006a82:	2610      	movs	r6, #16
 8006a84:	4b84      	ldr	r3, [pc, #528]	; (8006c98 <_svfprintf_r+0xea0>)
 8006a86:	6023      	str	r3, [r4, #0]
 8006a88:	2d10      	cmp	r5, #16
 8006a8a:	dd13      	ble.n	8006ab4 <_svfprintf_r+0xcbc>
 8006a8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a8e:	6066      	str	r6, [r4, #4]
 8006a90:	3310      	adds	r3, #16
 8006a92:	9321      	str	r3, [sp, #132]	; 0x84
 8006a94:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006a96:	3301      	adds	r3, #1
 8006a98:	2b07      	cmp	r3, #7
 8006a9a:	9320      	str	r3, [sp, #128]	; 0x80
 8006a9c:	dc01      	bgt.n	8006aa2 <_svfprintf_r+0xcaa>
 8006a9e:	3408      	adds	r4, #8
 8006aa0:	e006      	b.n	8006ab0 <_svfprintf_r+0xcb8>
 8006aa2:	aa1f      	add	r2, sp, #124	; 0x7c
 8006aa4:	4659      	mov	r1, fp
 8006aa6:	4650      	mov	r0, sl
 8006aa8:	f001 fb94 	bl	80081d4 <__ssprint_r>
 8006aac:	bb30      	cbnz	r0, 8006afc <_svfprintf_r+0xd04>
 8006aae:	ac2c      	add	r4, sp, #176	; 0xb0
 8006ab0:	3d10      	subs	r5, #16
 8006ab2:	e7e7      	b.n	8006a84 <_svfprintf_r+0xc8c>
 8006ab4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ab6:	6065      	str	r5, [r4, #4]
 8006ab8:	441d      	add	r5, r3
 8006aba:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006abc:	9521      	str	r5, [sp, #132]	; 0x84
 8006abe:	3301      	adds	r3, #1
 8006ac0:	2b07      	cmp	r3, #7
 8006ac2:	9320      	str	r3, [sp, #128]	; 0x80
 8006ac4:	ddcc      	ble.n	8006a60 <_svfprintf_r+0xc68>
 8006ac6:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ac8:	4659      	mov	r1, fp
 8006aca:	4650      	mov	r0, sl
 8006acc:	f001 fb82 	bl	80081d4 <__ssprint_r>
 8006ad0:	2800      	cmp	r0, #0
 8006ad2:	d0c5      	beq.n	8006a60 <_svfprintf_r+0xc68>
 8006ad4:	e012      	b.n	8006afc <_svfprintf_r+0xd04>
 8006ad6:	aa1f      	add	r2, sp, #124	; 0x7c
 8006ad8:	4659      	mov	r1, fp
 8006ada:	4650      	mov	r0, sl
 8006adc:	f001 fb7a 	bl	80081d4 <__ssprint_r>
 8006ae0:	b960      	cbnz	r0, 8006afc <_svfprintf_r+0xd04>
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	9320      	str	r3, [sp, #128]	; 0x80
 8006ae6:	9f03      	ldr	r7, [sp, #12]
 8006ae8:	ac2c      	add	r4, sp, #176	; 0xb0
 8006aea:	f7ff b9bb 	b.w	8005e64 <_svfprintf_r+0x6c>
 8006aee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006af0:	b123      	cbz	r3, 8006afc <_svfprintf_r+0xd04>
 8006af2:	aa1f      	add	r2, sp, #124	; 0x7c
 8006af4:	4659      	mov	r1, fp
 8006af6:	4650      	mov	r0, sl
 8006af8:	f001 fb6c 	bl	80081d4 <__ssprint_r>
 8006afc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006b00:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006b04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b06:	bf18      	it	ne
 8006b08:	f04f 33ff 	movne.w	r3, #4294967295
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	e12e      	b.n	8006d6e <_svfprintf_r+0xf76>
 8006b10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b14:	4610      	mov	r0, r2
 8006b16:	4619      	mov	r1, r3
 8006b18:	f7fa f824 	bl	8000b64 <__aeabi_dcmpun>
 8006b1c:	b160      	cbz	r0, 8006b38 <_svfprintf_r+0xd40>
 8006b1e:	4b5f      	ldr	r3, [pc, #380]	; (8006c9c <_svfprintf_r+0xea4>)
 8006b20:	4a5f      	ldr	r2, [pc, #380]	; (8006ca0 <_svfprintf_r+0xea8>)
 8006b22:	9902      	ldr	r1, [sp, #8]
 8006b24:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8006b28:	2947      	cmp	r1, #71	; 0x47
 8006b2a:	bfcc      	ite	gt
 8006b2c:	4690      	movgt	r8, r2
 8006b2e:	4698      	movle	r8, r3
 8006b30:	f04f 0903 	mov.w	r9, #3
 8006b34:	2600      	movs	r6, #0
 8006b36:	e44e      	b.n	80063d6 <_svfprintf_r+0x5de>
 8006b38:	f1b9 3fff 	cmp.w	r9, #4294967295
 8006b3c:	d00a      	beq.n	8006b54 <_svfprintf_r+0xd5c>
 8006b3e:	9b02      	ldr	r3, [sp, #8]
 8006b40:	f023 0320 	bic.w	r3, r3, #32
 8006b44:	2b47      	cmp	r3, #71	; 0x47
 8006b46:	d107      	bne.n	8006b58 <_svfprintf_r+0xd60>
 8006b48:	f1b9 0f00 	cmp.w	r9, #0
 8006b4c:	bf08      	it	eq
 8006b4e:	f04f 0901 	moveq.w	r9, #1
 8006b52:	e001      	b.n	8006b58 <_svfprintf_r+0xd60>
 8006b54:	f04f 0906 	mov.w	r9, #6
 8006b58:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8006b5c:	930c      	str	r3, [sp, #48]	; 0x30
 8006b5e:	9b07      	ldr	r3, [sp, #28]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	da07      	bge.n	8006b74 <_svfprintf_r+0xd7c>
 8006b64:	9b06      	ldr	r3, [sp, #24]
 8006b66:	930e      	str	r3, [sp, #56]	; 0x38
 8006b68:	9b07      	ldr	r3, [sp, #28]
 8006b6a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006b6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b70:	232d      	movs	r3, #45	; 0x2d
 8006b72:	e004      	b.n	8006b7e <_svfprintf_r+0xd86>
 8006b74:	ed9d 7b06 	vldr	d7, [sp, #24]
 8006b78:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b80:	9b02      	ldr	r3, [sp, #8]
 8006b82:	f023 0720 	bic.w	r7, r3, #32
 8006b86:	2f46      	cmp	r7, #70	; 0x46
 8006b88:	d004      	beq.n	8006b94 <_svfprintf_r+0xd9c>
 8006b8a:	2f45      	cmp	r7, #69	; 0x45
 8006b8c:	d105      	bne.n	8006b9a <_svfprintf_r+0xda2>
 8006b8e:	f109 0601 	add.w	r6, r9, #1
 8006b92:	e003      	b.n	8006b9c <_svfprintf_r+0xda4>
 8006b94:	464e      	mov	r6, r9
 8006b96:	2103      	movs	r1, #3
 8006b98:	e001      	b.n	8006b9e <_svfprintf_r+0xda6>
 8006b9a:	464e      	mov	r6, r9
 8006b9c:	2102      	movs	r1, #2
 8006b9e:	ab1d      	add	r3, sp, #116	; 0x74
 8006ba0:	9301      	str	r3, [sp, #4]
 8006ba2:	ab1a      	add	r3, sp, #104	; 0x68
 8006ba4:	9300      	str	r3, [sp, #0]
 8006ba6:	4632      	mov	r2, r6
 8006ba8:	ab19      	add	r3, sp, #100	; 0x64
 8006baa:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 8006bae:	4650      	mov	r0, sl
 8006bb0:	f000 f976 	bl	8006ea0 <_dtoa_r>
 8006bb4:	2f47      	cmp	r7, #71	; 0x47
 8006bb6:	4680      	mov	r8, r0
 8006bb8:	d102      	bne.n	8006bc0 <_svfprintf_r+0xdc8>
 8006bba:	07eb      	lsls	r3, r5, #31
 8006bbc:	f140 80cd 	bpl.w	8006d5a <_svfprintf_r+0xf62>
 8006bc0:	eb08 0306 	add.w	r3, r8, r6
 8006bc4:	2f46      	cmp	r7, #70	; 0x46
 8006bc6:	9304      	str	r3, [sp, #16]
 8006bc8:	d111      	bne.n	8006bee <_svfprintf_r+0xdf6>
 8006bca:	f898 3000 	ldrb.w	r3, [r8]
 8006bce:	2b30      	cmp	r3, #48	; 0x30
 8006bd0:	d109      	bne.n	8006be6 <_svfprintf_r+0xdee>
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006bda:	f7f9 ff91 	bl	8000b00 <__aeabi_dcmpeq>
 8006bde:	b910      	cbnz	r0, 8006be6 <_svfprintf_r+0xdee>
 8006be0:	f1c6 0601 	rsb	r6, r6, #1
 8006be4:	9619      	str	r6, [sp, #100]	; 0x64
 8006be6:	9a04      	ldr	r2, [sp, #16]
 8006be8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006bea:	441a      	add	r2, r3
 8006bec:	9204      	str	r2, [sp, #16]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006bf6:	f7f9 ff83 	bl	8000b00 <__aeabi_dcmpeq>
 8006bfa:	b908      	cbnz	r0, 8006c00 <_svfprintf_r+0xe08>
 8006bfc:	2230      	movs	r2, #48	; 0x30
 8006bfe:	e002      	b.n	8006c06 <_svfprintf_r+0xe0e>
 8006c00:	9b04      	ldr	r3, [sp, #16]
 8006c02:	931d      	str	r3, [sp, #116]	; 0x74
 8006c04:	e007      	b.n	8006c16 <_svfprintf_r+0xe1e>
 8006c06:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c08:	9904      	ldr	r1, [sp, #16]
 8006c0a:	4299      	cmp	r1, r3
 8006c0c:	d903      	bls.n	8006c16 <_svfprintf_r+0xe1e>
 8006c0e:	1c59      	adds	r1, r3, #1
 8006c10:	911d      	str	r1, [sp, #116]	; 0x74
 8006c12:	701a      	strb	r2, [r3, #0]
 8006c14:	e7f7      	b.n	8006c06 <_svfprintf_r+0xe0e>
 8006c16:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c18:	2f47      	cmp	r7, #71	; 0x47
 8006c1a:	ebc8 0303 	rsb	r3, r8, r3
 8006c1e:	9304      	str	r3, [sp, #16]
 8006c20:	d108      	bne.n	8006c34 <_svfprintf_r+0xe3c>
 8006c22:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c24:	1cdf      	adds	r7, r3, #3
 8006c26:	db01      	blt.n	8006c2c <_svfprintf_r+0xe34>
 8006c28:	4599      	cmp	r9, r3
 8006c2a:	da68      	bge.n	8006cfe <_svfprintf_r+0xf06>
 8006c2c:	9b02      	ldr	r3, [sp, #8]
 8006c2e:	3b02      	subs	r3, #2
 8006c30:	9302      	str	r3, [sp, #8]
 8006c32:	e002      	b.n	8006c3a <_svfprintf_r+0xe42>
 8006c34:	9b02      	ldr	r3, [sp, #8]
 8006c36:	2b65      	cmp	r3, #101	; 0x65
 8006c38:	dc4a      	bgt.n	8006cd0 <_svfprintf_r+0xed8>
 8006c3a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006c3c:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8006c40:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8006c44:	3b01      	subs	r3, #1
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	9319      	str	r3, [sp, #100]	; 0x64
 8006c4a:	bfba      	itte	lt
 8006c4c:	425b      	neglt	r3, r3
 8006c4e:	222d      	movlt	r2, #45	; 0x2d
 8006c50:	222b      	movge	r2, #43	; 0x2b
 8006c52:	2b09      	cmp	r3, #9
 8006c54:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8006c58:	dd24      	ble.n	8006ca4 <_svfprintf_r+0xeac>
 8006c5a:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006c5e:	200a      	movs	r0, #10
 8006c60:	fb93 f1f0 	sdiv	r1, r3, r0
 8006c64:	fb00 3311 	mls	r3, r0, r1, r3
 8006c68:	3330      	adds	r3, #48	; 0x30
 8006c6a:	2909      	cmp	r1, #9
 8006c6c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006c70:	460b      	mov	r3, r1
 8006c72:	dcf5      	bgt.n	8006c60 <_svfprintf_r+0xe68>
 8006c74:	3330      	adds	r3, #48	; 0x30
 8006c76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006c7a:	1e51      	subs	r1, r2, #1
 8006c7c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8006c80:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8006c84:	4281      	cmp	r1, r0
 8006c86:	461a      	mov	r2, r3
 8006c88:	d213      	bcs.n	8006cb2 <_svfprintf_r+0xeba>
 8006c8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006c8e:	f803 2b01 	strb.w	r2, [r3], #1
 8006c92:	e7f7      	b.n	8006c84 <_svfprintf_r+0xe8c>
 8006c94:	08008808 	.word	0x08008808
 8006c98:	0800884c 	.word	0x0800884c
 8006c9c:	08008820 	.word	0x08008820
 8006ca0:	08008824 	.word	0x08008824
 8006ca4:	2230      	movs	r2, #48	; 0x30
 8006ca6:	4413      	add	r3, r2
 8006ca8:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8006cac:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8006cb0:	aa1c      	add	r2, sp, #112	; 0x70
 8006cb2:	ab1b      	add	r3, sp, #108	; 0x6c
 8006cb4:	1ad3      	subs	r3, r2, r3
 8006cb6:	9a04      	ldr	r2, [sp, #16]
 8006cb8:	9310      	str	r3, [sp, #64]	; 0x40
 8006cba:	2a01      	cmp	r2, #1
 8006cbc:	eb03 0902 	add.w	r9, r3, r2
 8006cc0:	dc02      	bgt.n	8006cc8 <_svfprintf_r+0xed0>
 8006cc2:	f015 0701 	ands.w	r7, r5, #1
 8006cc6:	d032      	beq.n	8006d2e <_svfprintf_r+0xf36>
 8006cc8:	9b08      	ldr	r3, [sp, #32]
 8006cca:	2700      	movs	r7, #0
 8006ccc:	4499      	add	r9, r3
 8006cce:	e02e      	b.n	8006d2e <_svfprintf_r+0xf36>
 8006cd0:	9b02      	ldr	r3, [sp, #8]
 8006cd2:	2b66      	cmp	r3, #102	; 0x66
 8006cd4:	d113      	bne.n	8006cfe <_svfprintf_r+0xf06>
 8006cd6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	dd07      	ble.n	8006cec <_svfprintf_r+0xef4>
 8006cdc:	f1b9 0f00 	cmp.w	r9, #0
 8006ce0:	d101      	bne.n	8006ce6 <_svfprintf_r+0xeee>
 8006ce2:	07ee      	lsls	r6, r5, #31
 8006ce4:	d521      	bpl.n	8006d2a <_svfprintf_r+0xf32>
 8006ce6:	9a08      	ldr	r2, [sp, #32]
 8006ce8:	4413      	add	r3, r2
 8006cea:	e006      	b.n	8006cfa <_svfprintf_r+0xf02>
 8006cec:	f1b9 0f00 	cmp.w	r9, #0
 8006cf0:	d101      	bne.n	8006cf6 <_svfprintf_r+0xefe>
 8006cf2:	07ed      	lsls	r5, r5, #31
 8006cf4:	d514      	bpl.n	8006d20 <_svfprintf_r+0xf28>
 8006cf6:	9b08      	ldr	r3, [sp, #32]
 8006cf8:	3301      	adds	r3, #1
 8006cfa:	444b      	add	r3, r9
 8006cfc:	e015      	b.n	8006d2a <_svfprintf_r+0xf32>
 8006cfe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d00:	9a04      	ldr	r2, [sp, #16]
 8006d02:	4293      	cmp	r3, r2
 8006d04:	db03      	blt.n	8006d0e <_svfprintf_r+0xf16>
 8006d06:	07e8      	lsls	r0, r5, #31
 8006d08:	d50d      	bpl.n	8006d26 <_svfprintf_r+0xf2e>
 8006d0a:	9a08      	ldr	r2, [sp, #32]
 8006d0c:	e006      	b.n	8006d1c <_svfprintf_r+0xf24>
 8006d0e:	9a04      	ldr	r2, [sp, #16]
 8006d10:	9908      	ldr	r1, [sp, #32]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	440a      	add	r2, r1
 8006d16:	dc05      	bgt.n	8006d24 <_svfprintf_r+0xf2c>
 8006d18:	f1c3 0301 	rsb	r3, r3, #1
 8006d1c:	4413      	add	r3, r2
 8006d1e:	e002      	b.n	8006d26 <_svfprintf_r+0xf2e>
 8006d20:	2301      	movs	r3, #1
 8006d22:	e002      	b.n	8006d2a <_svfprintf_r+0xf32>
 8006d24:	4613      	mov	r3, r2
 8006d26:	2267      	movs	r2, #103	; 0x67
 8006d28:	9202      	str	r2, [sp, #8]
 8006d2a:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8006d2c:	4699      	mov	r9, r3
 8006d2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d30:	b113      	cbz	r3, 8006d38 <_svfprintf_r+0xf40>
 8006d32:	232d      	movs	r3, #45	; 0x2d
 8006d34:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006d38:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006d3a:	2600      	movs	r6, #0
 8006d3c:	f7ff bb4c 	b.w	80063d8 <_svfprintf_r+0x5e0>
 8006d40:	2200      	movs	r2, #0
 8006d42:	2300      	movs	r3, #0
 8006d44:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006d48:	f7f9 fee4 	bl	8000b14 <__aeabi_dcmplt>
 8006d4c:	b110      	cbz	r0, 8006d54 <_svfprintf_r+0xf5c>
 8006d4e:	232d      	movs	r3, #45	; 0x2d
 8006d50:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006d54:	4b07      	ldr	r3, [pc, #28]	; (8006d74 <_svfprintf_r+0xf7c>)
 8006d56:	4a08      	ldr	r2, [pc, #32]	; (8006d78 <_svfprintf_r+0xf80>)
 8006d58:	e6e3      	b.n	8006b22 <_svfprintf_r+0xd2a>
 8006d5a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d5c:	1a1b      	subs	r3, r3, r0
 8006d5e:	9304      	str	r3, [sp, #16]
 8006d60:	e75f      	b.n	8006c22 <_svfprintf_r+0xe2a>
 8006d62:	ea56 0207 	orrs.w	r2, r6, r7
 8006d66:	f47f aaaa 	bne.w	80062be <_svfprintf_r+0x4c6>
 8006d6a:	f7ff baaf 	b.w	80062cc <_svfprintf_r+0x4d4>
 8006d6e:	b03d      	add	sp, #244	; 0xf4
 8006d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d74:	08008818 	.word	0x08008818
 8006d78:	0800881c 	.word	0x0800881c

08006d7c <quorem>:
 8006d7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d80:	6903      	ldr	r3, [r0, #16]
 8006d82:	690c      	ldr	r4, [r1, #16]
 8006d84:	429c      	cmp	r4, r3
 8006d86:	4680      	mov	r8, r0
 8006d88:	f300 8083 	bgt.w	8006e92 <quorem+0x116>
 8006d8c:	3c01      	subs	r4, #1
 8006d8e:	f101 0714 	add.w	r7, r1, #20
 8006d92:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006d96:	f100 0614 	add.w	r6, r0, #20
 8006d9a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006d9e:	eb06 030e 	add.w	r3, r6, lr
 8006da2:	9301      	str	r3, [sp, #4]
 8006da4:	3501      	adds	r5, #1
 8006da6:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8006daa:	fbb3 f5f5 	udiv	r5, r3, r5
 8006dae:	eb07 090e 	add.w	r9, r7, lr
 8006db2:	2d00      	cmp	r5, #0
 8006db4:	d039      	beq.n	8006e2a <quorem+0xae>
 8006db6:	f04f 0a00 	mov.w	sl, #0
 8006dba:	4638      	mov	r0, r7
 8006dbc:	46b4      	mov	ip, r6
 8006dbe:	46d3      	mov	fp, sl
 8006dc0:	f850 2b04 	ldr.w	r2, [r0], #4
 8006dc4:	b293      	uxth	r3, r2
 8006dc6:	fb05 a303 	mla	r3, r5, r3, sl
 8006dca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006dce:	b29b      	uxth	r3, r3
 8006dd0:	ebc3 030b 	rsb	r3, r3, fp
 8006dd4:	0c12      	lsrs	r2, r2, #16
 8006dd6:	f8bc b000 	ldrh.w	fp, [ip]
 8006dda:	fb05 a202 	mla	r2, r5, r2, sl
 8006dde:	fa13 f38b 	uxtah	r3, r3, fp
 8006de2:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006de6:	fa1f fb82 	uxth.w	fp, r2
 8006dea:	f8dc 2000 	ldr.w	r2, [ip]
 8006dee:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006df2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006df6:	b29b      	uxth	r3, r3
 8006df8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006dfc:	4581      	cmp	r9, r0
 8006dfe:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006e02:	f84c 3b04 	str.w	r3, [ip], #4
 8006e06:	d2db      	bcs.n	8006dc0 <quorem+0x44>
 8006e08:	f856 300e 	ldr.w	r3, [r6, lr]
 8006e0c:	b96b      	cbnz	r3, 8006e2a <quorem+0xae>
 8006e0e:	9b01      	ldr	r3, [sp, #4]
 8006e10:	3b04      	subs	r3, #4
 8006e12:	429e      	cmp	r6, r3
 8006e14:	461a      	mov	r2, r3
 8006e16:	d302      	bcc.n	8006e1e <quorem+0xa2>
 8006e18:	f8c8 4010 	str.w	r4, [r8, #16]
 8006e1c:	e005      	b.n	8006e2a <quorem+0xae>
 8006e1e:	6812      	ldr	r2, [r2, #0]
 8006e20:	3b04      	subs	r3, #4
 8006e22:	2a00      	cmp	r2, #0
 8006e24:	d1f8      	bne.n	8006e18 <quorem+0x9c>
 8006e26:	3c01      	subs	r4, #1
 8006e28:	e7f3      	b.n	8006e12 <quorem+0x96>
 8006e2a:	4640      	mov	r0, r8
 8006e2c:	f001 f909 	bl	8008042 <__mcmp>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	db2c      	blt.n	8006e8e <quorem+0x112>
 8006e34:	3501      	adds	r5, #1
 8006e36:	4630      	mov	r0, r6
 8006e38:	f04f 0e00 	mov.w	lr, #0
 8006e3c:	f857 1b04 	ldr.w	r1, [r7], #4
 8006e40:	f8d0 c000 	ldr.w	ip, [r0]
 8006e44:	b28a      	uxth	r2, r1
 8006e46:	ebc2 030e 	rsb	r3, r2, lr
 8006e4a:	0c09      	lsrs	r1, r1, #16
 8006e4c:	fa13 f38c 	uxtah	r3, r3, ip
 8006e50:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
 8006e54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e58:	b29b      	uxth	r3, r3
 8006e5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e5e:	45b9      	cmp	r9, r7
 8006e60:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006e64:	f840 3b04 	str.w	r3, [r0], #4
 8006e68:	d2e8      	bcs.n	8006e3c <quorem+0xc0>
 8006e6a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006e6e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006e72:	b962      	cbnz	r2, 8006e8e <quorem+0x112>
 8006e74:	3b04      	subs	r3, #4
 8006e76:	429e      	cmp	r6, r3
 8006e78:	461a      	mov	r2, r3
 8006e7a:	d302      	bcc.n	8006e82 <quorem+0x106>
 8006e7c:	f8c8 4010 	str.w	r4, [r8, #16]
 8006e80:	e005      	b.n	8006e8e <quorem+0x112>
 8006e82:	6812      	ldr	r2, [r2, #0]
 8006e84:	3b04      	subs	r3, #4
 8006e86:	2a00      	cmp	r2, #0
 8006e88:	d1f8      	bne.n	8006e7c <quorem+0x100>
 8006e8a:	3c01      	subs	r4, #1
 8006e8c:	e7f3      	b.n	8006e76 <quorem+0xfa>
 8006e8e:	4628      	mov	r0, r5
 8006e90:	e000      	b.n	8006e94 <quorem+0x118>
 8006e92:	2000      	movs	r0, #0
 8006e94:	b003      	add	sp, #12
 8006e96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e9a:	0000      	movs	r0, r0
 8006e9c:	0000      	movs	r0, r0
	...

08006ea0 <_dtoa_r>:
 8006ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea4:	ec59 8b10 	vmov	r8, r9, d0
 8006ea8:	b097      	sub	sp, #92	; 0x5c
 8006eaa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006eac:	9106      	str	r1, [sp, #24]
 8006eae:	4682      	mov	sl, r0
 8006eb0:	9209      	str	r2, [sp, #36]	; 0x24
 8006eb2:	9310      	str	r3, [sp, #64]	; 0x40
 8006eb4:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8006eb6:	e9cd 8900 	strd	r8, r9, [sp]
 8006eba:	b945      	cbnz	r5, 8006ece <_dtoa_r+0x2e>
 8006ebc:	2010      	movs	r0, #16
 8006ebe:	f7fe fd35 	bl	800592c <malloc>
 8006ec2:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8006ec6:	6045      	str	r5, [r0, #4]
 8006ec8:	6085      	str	r5, [r0, #8]
 8006eca:	6005      	str	r5, [r0, #0]
 8006ecc:	60c5      	str	r5, [r0, #12]
 8006ece:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006ed2:	6819      	ldr	r1, [r3, #0]
 8006ed4:	b159      	cbz	r1, 8006eee <_dtoa_r+0x4e>
 8006ed6:	685a      	ldr	r2, [r3, #4]
 8006ed8:	604a      	str	r2, [r1, #4]
 8006eda:	2301      	movs	r3, #1
 8006edc:	4093      	lsls	r3, r2
 8006ede:	608b      	str	r3, [r1, #8]
 8006ee0:	4650      	mov	r0, sl
 8006ee2:	f000 fed5 	bl	8007c90 <_Bfree>
 8006ee6:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006eea:	2200      	movs	r2, #0
 8006eec:	601a      	str	r2, [r3, #0]
 8006eee:	9b01      	ldr	r3, [sp, #4]
 8006ef0:	4a9f      	ldr	r2, [pc, #636]	; (8007170 <_dtoa_r+0x2d0>)
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	bfbf      	itttt	lt
 8006ef6:	2301      	movlt	r3, #1
 8006ef8:	6023      	strlt	r3, [r4, #0]
 8006efa:	9b01      	ldrlt	r3, [sp, #4]
 8006efc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006f00:	bfb8      	it	lt
 8006f02:	9301      	strlt	r3, [sp, #4]
 8006f04:	9f01      	ldr	r7, [sp, #4]
 8006f06:	bfa4      	itt	ge
 8006f08:	2300      	movge	r3, #0
 8006f0a:	6023      	strge	r3, [r4, #0]
 8006f0c:	f027 4300 	bic.w	r3, r7, #2147483648	; 0x80000000
 8006f10:	0d1b      	lsrs	r3, r3, #20
 8006f12:	051b      	lsls	r3, r3, #20
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d11d      	bne.n	8006f54 <_dtoa_r+0xb4>
 8006f18:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f1a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f1e:	6013      	str	r3, [r2, #0]
 8006f20:	9b00      	ldr	r3, [sp, #0]
 8006f22:	b943      	cbnz	r3, 8006f36 <_dtoa_r+0x96>
 8006f24:	4a93      	ldr	r2, [pc, #588]	; (8007174 <_dtoa_r+0x2d4>)
 8006f26:	4b94      	ldr	r3, [pc, #592]	; (8007178 <_dtoa_r+0x2d8>)
 8006f28:	f3c7 0013 	ubfx	r0, r7, #0, #20
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	bf14      	ite	ne
 8006f30:	4618      	movne	r0, r3
 8006f32:	4610      	moveq	r0, r2
 8006f34:	e000      	b.n	8006f38 <_dtoa_r+0x98>
 8006f36:	4890      	ldr	r0, [pc, #576]	; (8007178 <_dtoa_r+0x2d8>)
 8006f38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	f000 854a 	beq.w	80079d4 <_dtoa_r+0xb34>
 8006f40:	78c3      	ldrb	r3, [r0, #3]
 8006f42:	b113      	cbz	r3, 8006f4a <_dtoa_r+0xaa>
 8006f44:	f100 0308 	add.w	r3, r0, #8
 8006f48:	e000      	b.n	8006f4c <_dtoa_r+0xac>
 8006f4a:	1cc3      	adds	r3, r0, #3
 8006f4c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f4e:	6013      	str	r3, [r2, #0]
 8006f50:	f000 bd40 	b.w	80079d4 <_dtoa_r+0xb34>
 8006f54:	e9dd 4500 	ldrd	r4, r5, [sp]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	4620      	mov	r0, r4
 8006f5e:	4629      	mov	r1, r5
 8006f60:	f7f9 fdce 	bl	8000b00 <__aeabi_dcmpeq>
 8006f64:	4680      	mov	r8, r0
 8006f66:	b158      	cbz	r0, 8006f80 <_dtoa_r+0xe0>
 8006f68:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	6013      	str	r3, [r2, #0]
 8006f6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	f000 8522 	beq.w	80079ba <_dtoa_r+0xb1a>
 8006f76:	4881      	ldr	r0, [pc, #516]	; (800717c <_dtoa_r+0x2dc>)
 8006f78:	6018      	str	r0, [r3, #0]
 8006f7a:	3801      	subs	r0, #1
 8006f7c:	f000 bd2a 	b.w	80079d4 <_dtoa_r+0xb34>
 8006f80:	aa14      	add	r2, sp, #80	; 0x50
 8006f82:	a915      	add	r1, sp, #84	; 0x54
 8006f84:	ec45 4b10 	vmov	d0, r4, r5
 8006f88:	4650      	mov	r0, sl
 8006f8a:	f001 f8d5 	bl	8008138 <__d2b>
 8006f8e:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006f92:	9002      	str	r0, [sp, #8]
 8006f94:	b15e      	cbz	r6, 8006fae <_dtoa_r+0x10e>
 8006f96:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006f9a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006fa4:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006fa8:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
 8006fac:	e01d      	b.n	8006fea <_dtoa_r+0x14a>
 8006fae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fb0:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006fb2:	441e      	add	r6, r3
 8006fb4:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006fb8:	2b20      	cmp	r3, #32
 8006fba:	dd0a      	ble.n	8006fd2 <_dtoa_r+0x132>
 8006fbc:	9a00      	ldr	r2, [sp, #0]
 8006fbe:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006fc2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006fc6:	fa22 f000 	lsr.w	r0, r2, r0
 8006fca:	fa07 f303 	lsl.w	r3, r7, r3
 8006fce:	4318      	orrs	r0, r3
 8006fd0:	e004      	b.n	8006fdc <_dtoa_r+0x13c>
 8006fd2:	f1c3 0020 	rsb	r0, r3, #32
 8006fd6:	9b00      	ldr	r3, [sp, #0]
 8006fd8:	fa03 f000 	lsl.w	r0, r3, r0
 8006fdc:	f7f9 fab2 	bl	8000544 <__aeabi_ui2d>
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006fe6:	3e01      	subs	r6, #1
 8006fe8:	9311      	str	r3, [sp, #68]	; 0x44
 8006fea:	2200      	movs	r2, #0
 8006fec:	4b64      	ldr	r3, [pc, #400]	; (8007180 <_dtoa_r+0x2e0>)
 8006fee:	f7f9 f96b 	bl	80002c8 <__aeabi_dsub>
 8006ff2:	a359      	add	r3, pc, #356	; (adr r3, 8007158 <_dtoa_r+0x2b8>)
 8006ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff8:	f7f9 fb1a 	bl	8000630 <__aeabi_dmul>
 8006ffc:	a358      	add	r3, pc, #352	; (adr r3, 8007160 <_dtoa_r+0x2c0>)
 8006ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007002:	f7f9 f963 	bl	80002cc <__adddf3>
 8007006:	4604      	mov	r4, r0
 8007008:	4630      	mov	r0, r6
 800700a:	460d      	mov	r5, r1
 800700c:	f7f9 faaa 	bl	8000564 <__aeabi_i2d>
 8007010:	a355      	add	r3, pc, #340	; (adr r3, 8007168 <_dtoa_r+0x2c8>)
 8007012:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007016:	f7f9 fb0b 	bl	8000630 <__aeabi_dmul>
 800701a:	4602      	mov	r2, r0
 800701c:	460b      	mov	r3, r1
 800701e:	4620      	mov	r0, r4
 8007020:	4629      	mov	r1, r5
 8007022:	f7f9 f953 	bl	80002cc <__adddf3>
 8007026:	4604      	mov	r4, r0
 8007028:	460d      	mov	r5, r1
 800702a:	f7f9 fdb1 	bl	8000b90 <__aeabi_d2iz>
 800702e:	2200      	movs	r2, #0
 8007030:	4683      	mov	fp, r0
 8007032:	2300      	movs	r3, #0
 8007034:	4620      	mov	r0, r4
 8007036:	4629      	mov	r1, r5
 8007038:	f7f9 fd6c 	bl	8000b14 <__aeabi_dcmplt>
 800703c:	b158      	cbz	r0, 8007056 <_dtoa_r+0x1b6>
 800703e:	4658      	mov	r0, fp
 8007040:	f7f9 fa90 	bl	8000564 <__aeabi_i2d>
 8007044:	4602      	mov	r2, r0
 8007046:	460b      	mov	r3, r1
 8007048:	4620      	mov	r0, r4
 800704a:	4629      	mov	r1, r5
 800704c:	f7f9 fd58 	bl	8000b00 <__aeabi_dcmpeq>
 8007050:	b908      	cbnz	r0, 8007056 <_dtoa_r+0x1b6>
 8007052:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007056:	f1bb 0f16 	cmp.w	fp, #22
 800705a:	d80d      	bhi.n	8007078 <_dtoa_r+0x1d8>
 800705c:	4949      	ldr	r1, [pc, #292]	; (8007184 <_dtoa_r+0x2e4>)
 800705e:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8007062:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007066:	e9d1 0100 	ldrd	r0, r1, [r1]
 800706a:	f7f9 fd71 	bl	8000b50 <__aeabi_dcmpgt>
 800706e:	b130      	cbz	r0, 800707e <_dtoa_r+0x1de>
 8007070:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007074:	2300      	movs	r3, #0
 8007076:	e000      	b.n	800707a <_dtoa_r+0x1da>
 8007078:	2301      	movs	r3, #1
 800707a:	930d      	str	r3, [sp, #52]	; 0x34
 800707c:	e000      	b.n	8007080 <_dtoa_r+0x1e0>
 800707e:	900d      	str	r0, [sp, #52]	; 0x34
 8007080:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007082:	1b9e      	subs	r6, r3, r6
 8007084:	1e73      	subs	r3, r6, #1
 8007086:	9305      	str	r3, [sp, #20]
 8007088:	bf43      	ittte	mi
 800708a:	f1c3 0900 	rsbmi	r9, r3, #0
 800708e:	2300      	movmi	r3, #0
 8007090:	9305      	strmi	r3, [sp, #20]
 8007092:	f04f 0900 	movpl.w	r9, #0
 8007096:	f1bb 0f00 	cmp.w	fp, #0
 800709a:	db07      	blt.n	80070ac <_dtoa_r+0x20c>
 800709c:	9b05      	ldr	r3, [sp, #20]
 800709e:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80070a2:	445b      	add	r3, fp
 80070a4:	9305      	str	r3, [sp, #20]
 80070a6:	2300      	movs	r3, #0
 80070a8:	9307      	str	r3, [sp, #28]
 80070aa:	e006      	b.n	80070ba <_dtoa_r+0x21a>
 80070ac:	f1cb 0300 	rsb	r3, fp, #0
 80070b0:	9307      	str	r3, [sp, #28]
 80070b2:	2300      	movs	r3, #0
 80070b4:	ebcb 0909 	rsb	r9, fp, r9
 80070b8:	930c      	str	r3, [sp, #48]	; 0x30
 80070ba:	9b06      	ldr	r3, [sp, #24]
 80070bc:	2b09      	cmp	r3, #9
 80070be:	d827      	bhi.n	8007110 <_dtoa_r+0x270>
 80070c0:	2b05      	cmp	r3, #5
 80070c2:	bfc4      	itt	gt
 80070c4:	3b04      	subgt	r3, #4
 80070c6:	9306      	strgt	r3, [sp, #24]
 80070c8:	9b06      	ldr	r3, [sp, #24]
 80070ca:	f1a3 0302 	sub.w	r3, r3, #2
 80070ce:	bfcc      	ite	gt
 80070d0:	2500      	movgt	r5, #0
 80070d2:	2501      	movle	r5, #1
 80070d4:	2b03      	cmp	r3, #3
 80070d6:	d820      	bhi.n	800711a <_dtoa_r+0x27a>
 80070d8:	e8df f003 	tbb	[pc, r3]
 80070dc:	04020e06 	.word	0x04020e06
 80070e0:	2301      	movs	r3, #1
 80070e2:	e002      	b.n	80070ea <_dtoa_r+0x24a>
 80070e4:	2301      	movs	r3, #1
 80070e6:	e008      	b.n	80070fa <_dtoa_r+0x25a>
 80070e8:	2300      	movs	r3, #0
 80070ea:	9308      	str	r3, [sp, #32]
 80070ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	dd1c      	ble.n	800712c <_dtoa_r+0x28c>
 80070f2:	9303      	str	r3, [sp, #12]
 80070f4:	4698      	mov	r8, r3
 80070f6:	e01e      	b.n	8007136 <_dtoa_r+0x296>
 80070f8:	2300      	movs	r3, #0
 80070fa:	9308      	str	r3, [sp, #32]
 80070fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070fe:	445b      	add	r3, fp
 8007100:	f103 0801 	add.w	r8, r3, #1
 8007104:	9303      	str	r3, [sp, #12]
 8007106:	4643      	mov	r3, r8
 8007108:	2b01      	cmp	r3, #1
 800710a:	bfb8      	it	lt
 800710c:	2301      	movlt	r3, #1
 800710e:	e012      	b.n	8007136 <_dtoa_r+0x296>
 8007110:	2501      	movs	r5, #1
 8007112:	2300      	movs	r3, #0
 8007114:	9306      	str	r3, [sp, #24]
 8007116:	9508      	str	r5, [sp, #32]
 8007118:	e001      	b.n	800711e <_dtoa_r+0x27e>
 800711a:	2301      	movs	r3, #1
 800711c:	9308      	str	r3, [sp, #32]
 800711e:	f04f 33ff 	mov.w	r3, #4294967295
 8007122:	9303      	str	r3, [sp, #12]
 8007124:	4698      	mov	r8, r3
 8007126:	2200      	movs	r2, #0
 8007128:	2312      	movs	r3, #18
 800712a:	e003      	b.n	8007134 <_dtoa_r+0x294>
 800712c:	2301      	movs	r3, #1
 800712e:	9303      	str	r3, [sp, #12]
 8007130:	4698      	mov	r8, r3
 8007132:	461a      	mov	r2, r3
 8007134:	9209      	str	r2, [sp, #36]	; 0x24
 8007136:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 800713a:	2200      	movs	r2, #0
 800713c:	6062      	str	r2, [r4, #4]
 800713e:	2104      	movs	r1, #4
 8007140:	f101 0214 	add.w	r2, r1, #20
 8007144:	429a      	cmp	r2, r3
 8007146:	d81f      	bhi.n	8007188 <_dtoa_r+0x2e8>
 8007148:	6862      	ldr	r2, [r4, #4]
 800714a:	3201      	adds	r2, #1
 800714c:	6062      	str	r2, [r4, #4]
 800714e:	0049      	lsls	r1, r1, #1
 8007150:	e7f6      	b.n	8007140 <_dtoa_r+0x2a0>
 8007152:	bf00      	nop
 8007154:	f3af 8000 	nop.w
 8007158:	636f4361 	.word	0x636f4361
 800715c:	3fd287a7 	.word	0x3fd287a7
 8007160:	8b60c8b3 	.word	0x8b60c8b3
 8007164:	3fc68a28 	.word	0x3fc68a28
 8007168:	509f79fb 	.word	0x509f79fb
 800716c:	3fd34413 	.word	0x3fd34413
 8007170:	7ff00000 	.word	0x7ff00000
 8007174:	0800885c 	.word	0x0800885c
 8007178:	08008865 	.word	0x08008865
 800717c:	0800884b 	.word	0x0800884b
 8007180:	3ff80000 	.word	0x3ff80000
 8007184:	08008878 	.word	0x08008878
 8007188:	6861      	ldr	r1, [r4, #4]
 800718a:	4650      	mov	r0, sl
 800718c:	f000 fd4b 	bl	8007c26 <_Balloc>
 8007190:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8007194:	6020      	str	r0, [r4, #0]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	9304      	str	r3, [sp, #16]
 800719a:	f1b8 0f0e 	cmp.w	r8, #14
 800719e:	f200 815d 	bhi.w	800745c <_dtoa_r+0x5bc>
 80071a2:	2d00      	cmp	r5, #0
 80071a4:	f000 815a 	beq.w	800745c <_dtoa_r+0x5bc>
 80071a8:	ed9d 7b00 	vldr	d7, [sp]
 80071ac:	f1bb 0f00 	cmp.w	fp, #0
 80071b0:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80071b4:	dd31      	ble.n	800721a <_dtoa_r+0x37a>
 80071b6:	4aa0      	ldr	r2, [pc, #640]	; (8007438 <_dtoa_r+0x598>)
 80071b8:	f00b 030f 	and.w	r3, fp, #15
 80071bc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80071c0:	ed93 7b00 	vldr	d7, [r3]
 80071c4:	ea4f 142b 	mov.w	r4, fp, asr #4
 80071c8:	06e2      	lsls	r2, r4, #27
 80071ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80071ce:	d50c      	bpl.n	80071ea <_dtoa_r+0x34a>
 80071d0:	4b9a      	ldr	r3, [pc, #616]	; (800743c <_dtoa_r+0x59c>)
 80071d2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80071d6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80071da:	f7f9 fb53 	bl	8000884 <__aeabi_ddiv>
 80071de:	f004 040f 	and.w	r4, r4, #15
 80071e2:	e9cd 0100 	strd	r0, r1, [sp]
 80071e6:	2603      	movs	r6, #3
 80071e8:	e000      	b.n	80071ec <_dtoa_r+0x34c>
 80071ea:	2602      	movs	r6, #2
 80071ec:	4d93      	ldr	r5, [pc, #588]	; (800743c <_dtoa_r+0x59c>)
 80071ee:	b16c      	cbz	r4, 800720c <_dtoa_r+0x36c>
 80071f0:	07e3      	lsls	r3, r4, #31
 80071f2:	d508      	bpl.n	8007206 <_dtoa_r+0x366>
 80071f4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80071f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80071fc:	f7f9 fa18 	bl	8000630 <__aeabi_dmul>
 8007200:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007204:	3601      	adds	r6, #1
 8007206:	1064      	asrs	r4, r4, #1
 8007208:	3508      	adds	r5, #8
 800720a:	e7f0      	b.n	80071ee <_dtoa_r+0x34e>
 800720c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007210:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007214:	f7f9 fb36 	bl	8000884 <__aeabi_ddiv>
 8007218:	e020      	b.n	800725c <_dtoa_r+0x3bc>
 800721a:	f1cb 0400 	rsb	r4, fp, #0
 800721e:	b304      	cbz	r4, 8007262 <_dtoa_r+0x3c2>
 8007220:	4b85      	ldr	r3, [pc, #532]	; (8007438 <_dtoa_r+0x598>)
 8007222:	4d86      	ldr	r5, [pc, #536]	; (800743c <_dtoa_r+0x59c>)
 8007224:	f004 020f 	and.w	r2, r4, #15
 8007228:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800722c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007230:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007234:	f7f9 f9fc 	bl	8000630 <__aeabi_dmul>
 8007238:	e9cd 0100 	strd	r0, r1, [sp]
 800723c:	1124      	asrs	r4, r4, #4
 800723e:	2300      	movs	r3, #0
 8007240:	2602      	movs	r6, #2
 8007242:	b154      	cbz	r4, 800725a <_dtoa_r+0x3ba>
 8007244:	07e7      	lsls	r7, r4, #31
 8007246:	d505      	bpl.n	8007254 <_dtoa_r+0x3b4>
 8007248:	e9d5 2300 	ldrd	r2, r3, [r5]
 800724c:	f7f9 f9f0 	bl	8000630 <__aeabi_dmul>
 8007250:	3601      	adds	r6, #1
 8007252:	2301      	movs	r3, #1
 8007254:	1064      	asrs	r4, r4, #1
 8007256:	3508      	adds	r5, #8
 8007258:	e7f3      	b.n	8007242 <_dtoa_r+0x3a2>
 800725a:	b11b      	cbz	r3, 8007264 <_dtoa_r+0x3c4>
 800725c:	e9cd 0100 	strd	r0, r1, [sp]
 8007260:	e000      	b.n	8007264 <_dtoa_r+0x3c4>
 8007262:	2602      	movs	r6, #2
 8007264:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007266:	b1eb      	cbz	r3, 80072a4 <_dtoa_r+0x404>
 8007268:	e9dd 4500 	ldrd	r4, r5, [sp]
 800726c:	2200      	movs	r2, #0
 800726e:	4b74      	ldr	r3, [pc, #464]	; (8007440 <_dtoa_r+0x5a0>)
 8007270:	4620      	mov	r0, r4
 8007272:	4629      	mov	r1, r5
 8007274:	f7f9 fc4e 	bl	8000b14 <__aeabi_dcmplt>
 8007278:	b1a0      	cbz	r0, 80072a4 <_dtoa_r+0x404>
 800727a:	f1b8 0f00 	cmp.w	r8, #0
 800727e:	d011      	beq.n	80072a4 <_dtoa_r+0x404>
 8007280:	9b03      	ldr	r3, [sp, #12]
 8007282:	2b00      	cmp	r3, #0
 8007284:	f340 80e6 	ble.w	8007454 <_dtoa_r+0x5b4>
 8007288:	f10b 33ff 	add.w	r3, fp, #4294967295
 800728c:	930a      	str	r3, [sp, #40]	; 0x28
 800728e:	2200      	movs	r2, #0
 8007290:	4b6c      	ldr	r3, [pc, #432]	; (8007444 <_dtoa_r+0x5a4>)
 8007292:	4620      	mov	r0, r4
 8007294:	4629      	mov	r1, r5
 8007296:	f7f9 f9cb 	bl	8000630 <__aeabi_dmul>
 800729a:	3601      	adds	r6, #1
 800729c:	e9cd 0100 	strd	r0, r1, [sp]
 80072a0:	9f03      	ldr	r7, [sp, #12]
 80072a2:	e002      	b.n	80072aa <_dtoa_r+0x40a>
 80072a4:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80072a8:	4647      	mov	r7, r8
 80072aa:	4630      	mov	r0, r6
 80072ac:	f7f9 f95a 	bl	8000564 <__aeabi_i2d>
 80072b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80072b4:	f7f9 f9bc 	bl	8000630 <__aeabi_dmul>
 80072b8:	2200      	movs	r2, #0
 80072ba:	4b63      	ldr	r3, [pc, #396]	; (8007448 <_dtoa_r+0x5a8>)
 80072bc:	f7f9 f806 	bl	80002cc <__adddf3>
 80072c0:	4604      	mov	r4, r0
 80072c2:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 80072c6:	b9cf      	cbnz	r7, 80072fc <_dtoa_r+0x45c>
 80072c8:	2200      	movs	r2, #0
 80072ca:	4b60      	ldr	r3, [pc, #384]	; (800744c <_dtoa_r+0x5ac>)
 80072cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072d0:	f7f8 fffa 	bl	80002c8 <__aeabi_dsub>
 80072d4:	4622      	mov	r2, r4
 80072d6:	462b      	mov	r3, r5
 80072d8:	e9cd 0100 	strd	r0, r1, [sp]
 80072dc:	f7f9 fc38 	bl	8000b50 <__aeabi_dcmpgt>
 80072e0:	2800      	cmp	r0, #0
 80072e2:	f040 8241 	bne.w	8007768 <_dtoa_r+0x8c8>
 80072e6:	4622      	mov	r2, r4
 80072e8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 80072ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80072f0:	f7f9 fc10 	bl	8000b14 <__aeabi_dcmplt>
 80072f4:	2800      	cmp	r0, #0
 80072f6:	f040 822e 	bne.w	8007756 <_dtoa_r+0x8b6>
 80072fa:	e0ab      	b.n	8007454 <_dtoa_r+0x5b4>
 80072fc:	9a08      	ldr	r2, [sp, #32]
 80072fe:	4b4e      	ldr	r3, [pc, #312]	; (8007438 <_dtoa_r+0x598>)
 8007300:	1e79      	subs	r1, r7, #1
 8007302:	2a00      	cmp	r2, #0
 8007304:	d04a      	beq.n	800739c <_dtoa_r+0x4fc>
 8007306:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730e:	2000      	movs	r0, #0
 8007310:	494f      	ldr	r1, [pc, #316]	; (8007450 <_dtoa_r+0x5b0>)
 8007312:	f7f9 fab7 	bl	8000884 <__aeabi_ddiv>
 8007316:	4622      	mov	r2, r4
 8007318:	462b      	mov	r3, r5
 800731a:	f7f8 ffd5 	bl	80002c8 <__aeabi_dsub>
 800731e:	9c04      	ldr	r4, [sp, #16]
 8007320:	4605      	mov	r5, r0
 8007322:	460e      	mov	r6, r1
 8007324:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007328:	f7f9 fc32 	bl	8000b90 <__aeabi_d2iz>
 800732c:	9012      	str	r0, [sp, #72]	; 0x48
 800732e:	f7f9 f919 	bl	8000564 <__aeabi_i2d>
 8007332:	4602      	mov	r2, r0
 8007334:	460b      	mov	r3, r1
 8007336:	e9dd 0100 	ldrd	r0, r1, [sp]
 800733a:	f7f8 ffc5 	bl	80002c8 <__aeabi_dsub>
 800733e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007340:	3330      	adds	r3, #48	; 0x30
 8007342:	f804 3b01 	strb.w	r3, [r4], #1
 8007346:	462a      	mov	r2, r5
 8007348:	4633      	mov	r3, r6
 800734a:	e9cd 0100 	strd	r0, r1, [sp]
 800734e:	f7f9 fbe1 	bl	8000b14 <__aeabi_dcmplt>
 8007352:	2800      	cmp	r0, #0
 8007354:	f040 8321 	bne.w	800799a <_dtoa_r+0xafa>
 8007358:	e9dd 2300 	ldrd	r2, r3, [sp]
 800735c:	2000      	movs	r0, #0
 800735e:	4938      	ldr	r1, [pc, #224]	; (8007440 <_dtoa_r+0x5a0>)
 8007360:	f7f8 ffb2 	bl	80002c8 <__aeabi_dsub>
 8007364:	462a      	mov	r2, r5
 8007366:	4633      	mov	r3, r6
 8007368:	f7f9 fbd4 	bl	8000b14 <__aeabi_dcmplt>
 800736c:	2800      	cmp	r0, #0
 800736e:	f040 80d2 	bne.w	8007516 <_dtoa_r+0x676>
 8007372:	9b04      	ldr	r3, [sp, #16]
 8007374:	1ae3      	subs	r3, r4, r3
 8007376:	42bb      	cmp	r3, r7
 8007378:	da6c      	bge.n	8007454 <_dtoa_r+0x5b4>
 800737a:	2200      	movs	r2, #0
 800737c:	4b31      	ldr	r3, [pc, #196]	; (8007444 <_dtoa_r+0x5a4>)
 800737e:	4628      	mov	r0, r5
 8007380:	4631      	mov	r1, r6
 8007382:	f7f9 f955 	bl	8000630 <__aeabi_dmul>
 8007386:	2200      	movs	r2, #0
 8007388:	4605      	mov	r5, r0
 800738a:	460e      	mov	r6, r1
 800738c:	4b2d      	ldr	r3, [pc, #180]	; (8007444 <_dtoa_r+0x5a4>)
 800738e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007392:	f7f9 f94d 	bl	8000630 <__aeabi_dmul>
 8007396:	e9cd 0100 	strd	r0, r1, [sp]
 800739a:	e7c3      	b.n	8007324 <_dtoa_r+0x484>
 800739c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80073a0:	4622      	mov	r2, r4
 80073a2:	462b      	mov	r3, r5
 80073a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073a8:	f7f9 f942 	bl	8000630 <__aeabi_dmul>
 80073ac:	9b04      	ldr	r3, [sp, #16]
 80073ae:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 80073b2:	19dc      	adds	r4, r3, r7
 80073b4:	461d      	mov	r5, r3
 80073b6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073ba:	f7f9 fbe9 	bl	8000b90 <__aeabi_d2iz>
 80073be:	4606      	mov	r6, r0
 80073c0:	f7f9 f8d0 	bl	8000564 <__aeabi_i2d>
 80073c4:	3630      	adds	r6, #48	; 0x30
 80073c6:	4602      	mov	r2, r0
 80073c8:	460b      	mov	r3, r1
 80073ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073ce:	f7f8 ff7b 	bl	80002c8 <__aeabi_dsub>
 80073d2:	f805 6b01 	strb.w	r6, [r5], #1
 80073d6:	42ac      	cmp	r4, r5
 80073d8:	e9cd 0100 	strd	r0, r1, [sp]
 80073dc:	f04f 0200 	mov.w	r2, #0
 80073e0:	d123      	bne.n	800742a <_dtoa_r+0x58a>
 80073e2:	4b1b      	ldr	r3, [pc, #108]	; (8007450 <_dtoa_r+0x5b0>)
 80073e4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80073e8:	f7f8 ff70 	bl	80002cc <__adddf3>
 80073ec:	4602      	mov	r2, r0
 80073ee:	460b      	mov	r3, r1
 80073f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073f4:	f7f9 fbac 	bl	8000b50 <__aeabi_dcmpgt>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	f040 808c 	bne.w	8007516 <_dtoa_r+0x676>
 80073fe:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007402:	2000      	movs	r0, #0
 8007404:	4912      	ldr	r1, [pc, #72]	; (8007450 <_dtoa_r+0x5b0>)
 8007406:	f7f8 ff5f 	bl	80002c8 <__aeabi_dsub>
 800740a:	4602      	mov	r2, r0
 800740c:	460b      	mov	r3, r1
 800740e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007412:	f7f9 fb7f 	bl	8000b14 <__aeabi_dcmplt>
 8007416:	b1e8      	cbz	r0, 8007454 <_dtoa_r+0x5b4>
 8007418:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800741c:	2b30      	cmp	r3, #48	; 0x30
 800741e:	f104 32ff 	add.w	r2, r4, #4294967295
 8007422:	f040 82ba 	bne.w	800799a <_dtoa_r+0xafa>
 8007426:	4614      	mov	r4, r2
 8007428:	e7f6      	b.n	8007418 <_dtoa_r+0x578>
 800742a:	4b06      	ldr	r3, [pc, #24]	; (8007444 <_dtoa_r+0x5a4>)
 800742c:	f7f9 f900 	bl	8000630 <__aeabi_dmul>
 8007430:	e9cd 0100 	strd	r0, r1, [sp]
 8007434:	e7bf      	b.n	80073b6 <_dtoa_r+0x516>
 8007436:	bf00      	nop
 8007438:	08008878 	.word	0x08008878
 800743c:	08008940 	.word	0x08008940
 8007440:	3ff00000 	.word	0x3ff00000
 8007444:	40240000 	.word	0x40240000
 8007448:	401c0000 	.word	0x401c0000
 800744c:	40140000 	.word	0x40140000
 8007450:	3fe00000 	.word	0x3fe00000
 8007454:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8007458:	e88d 0018 	stmia.w	sp, {r3, r4}
 800745c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800745e:	2b00      	cmp	r3, #0
 8007460:	db7c      	blt.n	800755c <_dtoa_r+0x6bc>
 8007462:	f1bb 0f0e 	cmp.w	fp, #14
 8007466:	dc79      	bgt.n	800755c <_dtoa_r+0x6bc>
 8007468:	4b8f      	ldr	r3, [pc, #572]	; (80076a8 <_dtoa_r+0x808>)
 800746a:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800746e:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007474:	2b00      	cmp	r3, #0
 8007476:	da14      	bge.n	80074a2 <_dtoa_r+0x602>
 8007478:	f1b8 0f00 	cmp.w	r8, #0
 800747c:	dc11      	bgt.n	80074a2 <_dtoa_r+0x602>
 800747e:	f040 816c 	bne.w	800775a <_dtoa_r+0x8ba>
 8007482:	2200      	movs	r2, #0
 8007484:	4b89      	ldr	r3, [pc, #548]	; (80076ac <_dtoa_r+0x80c>)
 8007486:	4630      	mov	r0, r6
 8007488:	4639      	mov	r1, r7
 800748a:	f7f9 f8d1 	bl	8000630 <__aeabi_dmul>
 800748e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007492:	f7f9 fb53 	bl	8000b3c <__aeabi_dcmpge>
 8007496:	4645      	mov	r5, r8
 8007498:	4646      	mov	r6, r8
 800749a:	2800      	cmp	r0, #0
 800749c:	f040 815f 	bne.w	800775e <_dtoa_r+0x8be>
 80074a0:	e166      	b.n	8007770 <_dtoa_r+0x8d0>
 80074a2:	9c04      	ldr	r4, [sp, #16]
 80074a4:	4632      	mov	r2, r6
 80074a6:	463b      	mov	r3, r7
 80074a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074ac:	f7f9 f9ea 	bl	8000884 <__aeabi_ddiv>
 80074b0:	f7f9 fb6e 	bl	8000b90 <__aeabi_d2iz>
 80074b4:	4605      	mov	r5, r0
 80074b6:	f7f9 f855 	bl	8000564 <__aeabi_i2d>
 80074ba:	4632      	mov	r2, r6
 80074bc:	463b      	mov	r3, r7
 80074be:	f7f9 f8b7 	bl	8000630 <__aeabi_dmul>
 80074c2:	460b      	mov	r3, r1
 80074c4:	4602      	mov	r2, r0
 80074c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80074ca:	f7f8 fefd 	bl	80002c8 <__aeabi_dsub>
 80074ce:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 80074d2:	f804 eb01 	strb.w	lr, [r4], #1
 80074d6:	9b04      	ldr	r3, [sp, #16]
 80074d8:	ebc3 0e04 	rsb	lr, r3, r4
 80074dc:	45f0      	cmp	r8, lr
 80074de:	e9cd 0100 	strd	r0, r1, [sp]
 80074e2:	d12e      	bne.n	8007542 <_dtoa_r+0x6a2>
 80074e4:	4602      	mov	r2, r0
 80074e6:	460b      	mov	r3, r1
 80074e8:	f7f8 fef0 	bl	80002cc <__adddf3>
 80074ec:	4680      	mov	r8, r0
 80074ee:	4689      	mov	r9, r1
 80074f0:	4602      	mov	r2, r0
 80074f2:	460b      	mov	r3, r1
 80074f4:	4630      	mov	r0, r6
 80074f6:	4639      	mov	r1, r7
 80074f8:	f7f9 fb0c 	bl	8000b14 <__aeabi_dcmplt>
 80074fc:	b978      	cbnz	r0, 800751e <_dtoa_r+0x67e>
 80074fe:	4642      	mov	r2, r8
 8007500:	464b      	mov	r3, r9
 8007502:	4630      	mov	r0, r6
 8007504:	4639      	mov	r1, r7
 8007506:	f7f9 fafb 	bl	8000b00 <__aeabi_dcmpeq>
 800750a:	2800      	cmp	r0, #0
 800750c:	f000 8247 	beq.w	800799e <_dtoa_r+0xafe>
 8007510:	07e9      	lsls	r1, r5, #31
 8007512:	d404      	bmi.n	800751e <_dtoa_r+0x67e>
 8007514:	e243      	b.n	800799e <_dtoa_r+0xafe>
 8007516:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800751a:	e000      	b.n	800751e <_dtoa_r+0x67e>
 800751c:	461c      	mov	r4, r3
 800751e:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8007522:	2a39      	cmp	r2, #57	; 0x39
 8007524:	f104 33ff 	add.w	r3, r4, #4294967295
 8007528:	d107      	bne.n	800753a <_dtoa_r+0x69a>
 800752a:	9a04      	ldr	r2, [sp, #16]
 800752c:	429a      	cmp	r2, r3
 800752e:	d1f5      	bne.n	800751c <_dtoa_r+0x67c>
 8007530:	9904      	ldr	r1, [sp, #16]
 8007532:	2230      	movs	r2, #48	; 0x30
 8007534:	f10b 0b01 	add.w	fp, fp, #1
 8007538:	700a      	strb	r2, [r1, #0]
 800753a:	781a      	ldrb	r2, [r3, #0]
 800753c:	3201      	adds	r2, #1
 800753e:	701a      	strb	r2, [r3, #0]
 8007540:	e22d      	b.n	800799e <_dtoa_r+0xafe>
 8007542:	2200      	movs	r2, #0
 8007544:	4b5a      	ldr	r3, [pc, #360]	; (80076b0 <_dtoa_r+0x810>)
 8007546:	f7f9 f873 	bl	8000630 <__aeabi_dmul>
 800754a:	2200      	movs	r2, #0
 800754c:	2300      	movs	r3, #0
 800754e:	e9cd 0100 	strd	r0, r1, [sp]
 8007552:	f7f9 fad5 	bl	8000b00 <__aeabi_dcmpeq>
 8007556:	2800      	cmp	r0, #0
 8007558:	d0a4      	beq.n	80074a4 <_dtoa_r+0x604>
 800755a:	e220      	b.n	800799e <_dtoa_r+0xafe>
 800755c:	9a08      	ldr	r2, [sp, #32]
 800755e:	2a00      	cmp	r2, #0
 8007560:	d02d      	beq.n	80075be <_dtoa_r+0x71e>
 8007562:	9a06      	ldr	r2, [sp, #24]
 8007564:	2a01      	cmp	r2, #1
 8007566:	dc0a      	bgt.n	800757e <_dtoa_r+0x6de>
 8007568:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800756a:	b112      	cbz	r2, 8007572 <_dtoa_r+0x6d2>
 800756c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007570:	e002      	b.n	8007578 <_dtoa_r+0x6d8>
 8007572:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007574:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007578:	9d07      	ldr	r5, [sp, #28]
 800757a:	464c      	mov	r4, r9
 800757c:	e015      	b.n	80075aa <_dtoa_r+0x70a>
 800757e:	9b07      	ldr	r3, [sp, #28]
 8007580:	f108 35ff 	add.w	r5, r8, #4294967295
 8007584:	42ab      	cmp	r3, r5
 8007586:	bfbf      	itttt	lt
 8007588:	9b07      	ldrlt	r3, [sp, #28]
 800758a:	9507      	strlt	r5, [sp, #28]
 800758c:	1aea      	sublt	r2, r5, r3
 800758e:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8007590:	bfb7      	itett	lt
 8007592:	189b      	addlt	r3, r3, r2
 8007594:	1b5d      	subge	r5, r3, r5
 8007596:	930c      	strlt	r3, [sp, #48]	; 0x30
 8007598:	2500      	movlt	r5, #0
 800759a:	f1b8 0f00 	cmp.w	r8, #0
 800759e:	bfb9      	ittee	lt
 80075a0:	ebc8 0409 	rsblt	r4, r8, r9
 80075a4:	2300      	movlt	r3, #0
 80075a6:	464c      	movge	r4, r9
 80075a8:	4643      	movge	r3, r8
 80075aa:	9a05      	ldr	r2, [sp, #20]
 80075ac:	2101      	movs	r1, #1
 80075ae:	441a      	add	r2, r3
 80075b0:	4650      	mov	r0, sl
 80075b2:	4499      	add	r9, r3
 80075b4:	9205      	str	r2, [sp, #20]
 80075b6:	f000 fc0a 	bl	8007dce <__i2b>
 80075ba:	4606      	mov	r6, r0
 80075bc:	e002      	b.n	80075c4 <_dtoa_r+0x724>
 80075be:	9d07      	ldr	r5, [sp, #28]
 80075c0:	9e08      	ldr	r6, [sp, #32]
 80075c2:	464c      	mov	r4, r9
 80075c4:	b15c      	cbz	r4, 80075de <_dtoa_r+0x73e>
 80075c6:	9b05      	ldr	r3, [sp, #20]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	dd08      	ble.n	80075de <_dtoa_r+0x73e>
 80075cc:	42a3      	cmp	r3, r4
 80075ce:	9a05      	ldr	r2, [sp, #20]
 80075d0:	bfa8      	it	ge
 80075d2:	4623      	movge	r3, r4
 80075d4:	ebc3 0909 	rsb	r9, r3, r9
 80075d8:	1ae4      	subs	r4, r4, r3
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	9305      	str	r3, [sp, #20]
 80075de:	9b07      	ldr	r3, [sp, #28]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	dd1d      	ble.n	8007620 <_dtoa_r+0x780>
 80075e4:	9b08      	ldr	r3, [sp, #32]
 80075e6:	b1ab      	cbz	r3, 8007614 <_dtoa_r+0x774>
 80075e8:	b185      	cbz	r5, 800760c <_dtoa_r+0x76c>
 80075ea:	4631      	mov	r1, r6
 80075ec:	462a      	mov	r2, r5
 80075ee:	4650      	mov	r0, sl
 80075f0:	f000 fc88 	bl	8007f04 <__pow5mult>
 80075f4:	9a02      	ldr	r2, [sp, #8]
 80075f6:	4601      	mov	r1, r0
 80075f8:	4606      	mov	r6, r0
 80075fa:	4650      	mov	r0, sl
 80075fc:	f000 fbf0 	bl	8007de0 <__multiply>
 8007600:	9902      	ldr	r1, [sp, #8]
 8007602:	4607      	mov	r7, r0
 8007604:	4650      	mov	r0, sl
 8007606:	f000 fb43 	bl	8007c90 <_Bfree>
 800760a:	9702      	str	r7, [sp, #8]
 800760c:	9b07      	ldr	r3, [sp, #28]
 800760e:	1b5a      	subs	r2, r3, r5
 8007610:	d006      	beq.n	8007620 <_dtoa_r+0x780>
 8007612:	e000      	b.n	8007616 <_dtoa_r+0x776>
 8007614:	9a07      	ldr	r2, [sp, #28]
 8007616:	9902      	ldr	r1, [sp, #8]
 8007618:	4650      	mov	r0, sl
 800761a:	f000 fc73 	bl	8007f04 <__pow5mult>
 800761e:	9002      	str	r0, [sp, #8]
 8007620:	2101      	movs	r1, #1
 8007622:	4650      	mov	r0, sl
 8007624:	f000 fbd3 	bl	8007dce <__i2b>
 8007628:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800762a:	4605      	mov	r5, r0
 800762c:	b35b      	cbz	r3, 8007686 <_dtoa_r+0x7e6>
 800762e:	461a      	mov	r2, r3
 8007630:	4601      	mov	r1, r0
 8007632:	4650      	mov	r0, sl
 8007634:	f000 fc66 	bl	8007f04 <__pow5mult>
 8007638:	9b06      	ldr	r3, [sp, #24]
 800763a:	2b01      	cmp	r3, #1
 800763c:	4605      	mov	r5, r0
 800763e:	dc18      	bgt.n	8007672 <_dtoa_r+0x7d2>
 8007640:	9b00      	ldr	r3, [sp, #0]
 8007642:	b983      	cbnz	r3, 8007666 <_dtoa_r+0x7c6>
 8007644:	9b01      	ldr	r3, [sp, #4]
 8007646:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800764a:	b973      	cbnz	r3, 800766a <_dtoa_r+0x7ca>
 800764c:	9b01      	ldr	r3, [sp, #4]
 800764e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8007652:	0d3f      	lsrs	r7, r7, #20
 8007654:	053f      	lsls	r7, r7, #20
 8007656:	b14f      	cbz	r7, 800766c <_dtoa_r+0x7cc>
 8007658:	9b05      	ldr	r3, [sp, #20]
 800765a:	3301      	adds	r3, #1
 800765c:	f109 0901 	add.w	r9, r9, #1
 8007660:	9305      	str	r3, [sp, #20]
 8007662:	2701      	movs	r7, #1
 8007664:	e002      	b.n	800766c <_dtoa_r+0x7cc>
 8007666:	2700      	movs	r7, #0
 8007668:	e000      	b.n	800766c <_dtoa_r+0x7cc>
 800766a:	9f00      	ldr	r7, [sp, #0]
 800766c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800766e:	b173      	cbz	r3, 800768e <_dtoa_r+0x7ee>
 8007670:	e000      	b.n	8007674 <_dtoa_r+0x7d4>
 8007672:	2700      	movs	r7, #0
 8007674:	692b      	ldr	r3, [r5, #16]
 8007676:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800767a:	6918      	ldr	r0, [r3, #16]
 800767c:	f000 fb5a 	bl	8007d34 <__hi0bits>
 8007680:	f1c0 0020 	rsb	r0, r0, #32
 8007684:	e004      	b.n	8007690 <_dtoa_r+0x7f0>
 8007686:	9b06      	ldr	r3, [sp, #24]
 8007688:	2b01      	cmp	r3, #1
 800768a:	ddd9      	ble.n	8007640 <_dtoa_r+0x7a0>
 800768c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 800768e:	2001      	movs	r0, #1
 8007690:	9b05      	ldr	r3, [sp, #20]
 8007692:	4418      	add	r0, r3
 8007694:	f010 001f 	ands.w	r0, r0, #31
 8007698:	d00e      	beq.n	80076b8 <_dtoa_r+0x818>
 800769a:	f1c0 0320 	rsb	r3, r0, #32
 800769e:	2b04      	cmp	r3, #4
 80076a0:	dd08      	ble.n	80076b4 <_dtoa_r+0x814>
 80076a2:	f1c0 001c 	rsb	r0, r0, #28
 80076a6:	e008      	b.n	80076ba <_dtoa_r+0x81a>
 80076a8:	08008878 	.word	0x08008878
 80076ac:	40140000 	.word	0x40140000
 80076b0:	40240000 	.word	0x40240000
 80076b4:	d006      	beq.n	80076c4 <_dtoa_r+0x824>
 80076b6:	4618      	mov	r0, r3
 80076b8:	301c      	adds	r0, #28
 80076ba:	9b05      	ldr	r3, [sp, #20]
 80076bc:	4403      	add	r3, r0
 80076be:	4481      	add	r9, r0
 80076c0:	4404      	add	r4, r0
 80076c2:	9305      	str	r3, [sp, #20]
 80076c4:	f1b9 0f00 	cmp.w	r9, #0
 80076c8:	dd05      	ble.n	80076d6 <_dtoa_r+0x836>
 80076ca:	464a      	mov	r2, r9
 80076cc:	9902      	ldr	r1, [sp, #8]
 80076ce:	4650      	mov	r0, sl
 80076d0:	f000 fc66 	bl	8007fa0 <__lshift>
 80076d4:	9002      	str	r0, [sp, #8]
 80076d6:	9b05      	ldr	r3, [sp, #20]
 80076d8:	2b00      	cmp	r3, #0
 80076da:	dd05      	ble.n	80076e8 <_dtoa_r+0x848>
 80076dc:	4629      	mov	r1, r5
 80076de:	461a      	mov	r2, r3
 80076e0:	4650      	mov	r0, sl
 80076e2:	f000 fc5d 	bl	8007fa0 <__lshift>
 80076e6:	4605      	mov	r5, r0
 80076e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ea:	b1eb      	cbz	r3, 8007728 <_dtoa_r+0x888>
 80076ec:	4629      	mov	r1, r5
 80076ee:	9802      	ldr	r0, [sp, #8]
 80076f0:	f000 fca7 	bl	8008042 <__mcmp>
 80076f4:	2800      	cmp	r0, #0
 80076f6:	da17      	bge.n	8007728 <_dtoa_r+0x888>
 80076f8:	2300      	movs	r3, #0
 80076fa:	220a      	movs	r2, #10
 80076fc:	9902      	ldr	r1, [sp, #8]
 80076fe:	4650      	mov	r0, sl
 8007700:	f000 fadd 	bl	8007cbe <__multadd>
 8007704:	9b08      	ldr	r3, [sp, #32]
 8007706:	9002      	str	r0, [sp, #8]
 8007708:	f10b 3bff 	add.w	fp, fp, #4294967295
 800770c:	2b00      	cmp	r3, #0
 800770e:	f000 8158 	beq.w	80079c2 <_dtoa_r+0xb22>
 8007712:	2300      	movs	r3, #0
 8007714:	4631      	mov	r1, r6
 8007716:	220a      	movs	r2, #10
 8007718:	4650      	mov	r0, sl
 800771a:	f000 fad0 	bl	8007cbe <__multadd>
 800771e:	9b03      	ldr	r3, [sp, #12]
 8007720:	2b00      	cmp	r3, #0
 8007722:	4606      	mov	r6, r0
 8007724:	dc37      	bgt.n	8007796 <_dtoa_r+0x8f6>
 8007726:	e033      	b.n	8007790 <_dtoa_r+0x8f0>
 8007728:	f1b8 0f00 	cmp.w	r8, #0
 800772c:	dc2a      	bgt.n	8007784 <_dtoa_r+0x8e4>
 800772e:	9b06      	ldr	r3, [sp, #24]
 8007730:	2b02      	cmp	r3, #2
 8007732:	dd27      	ble.n	8007784 <_dtoa_r+0x8e4>
 8007734:	f8cd 800c 	str.w	r8, [sp, #12]
 8007738:	9b03      	ldr	r3, [sp, #12]
 800773a:	b983      	cbnz	r3, 800775e <_dtoa_r+0x8be>
 800773c:	4629      	mov	r1, r5
 800773e:	2205      	movs	r2, #5
 8007740:	4650      	mov	r0, sl
 8007742:	f000 fabc 	bl	8007cbe <__multadd>
 8007746:	4601      	mov	r1, r0
 8007748:	4605      	mov	r5, r0
 800774a:	9802      	ldr	r0, [sp, #8]
 800774c:	f000 fc79 	bl	8008042 <__mcmp>
 8007750:	2800      	cmp	r0, #0
 8007752:	dc0d      	bgt.n	8007770 <_dtoa_r+0x8d0>
 8007754:	e003      	b.n	800775e <_dtoa_r+0x8be>
 8007756:	463d      	mov	r5, r7
 8007758:	e000      	b.n	800775c <_dtoa_r+0x8bc>
 800775a:	2500      	movs	r5, #0
 800775c:	462e      	mov	r6, r5
 800775e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007760:	9c04      	ldr	r4, [sp, #16]
 8007762:	ea6f 0b03 	mvn.w	fp, r3
 8007766:	e00a      	b.n	800777e <_dtoa_r+0x8de>
 8007768:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800776c:	463d      	mov	r5, r7
 800776e:	463e      	mov	r6, r7
 8007770:	9b04      	ldr	r3, [sp, #16]
 8007772:	9a04      	ldr	r2, [sp, #16]
 8007774:	1c5c      	adds	r4, r3, #1
 8007776:	2331      	movs	r3, #49	; 0x31
 8007778:	7013      	strb	r3, [r2, #0]
 800777a:	f10b 0b01 	add.w	fp, fp, #1
 800777e:	46b0      	mov	r8, r6
 8007780:	2600      	movs	r6, #0
 8007782:	e0f7      	b.n	8007974 <_dtoa_r+0xad4>
 8007784:	9b08      	ldr	r3, [sp, #32]
 8007786:	f8cd 800c 	str.w	r8, [sp, #12]
 800778a:	b923      	cbnz	r3, 8007796 <_dtoa_r+0x8f6>
 800778c:	9c04      	ldr	r4, [sp, #16]
 800778e:	e0b1      	b.n	80078f4 <_dtoa_r+0xa54>
 8007790:	9b06      	ldr	r3, [sp, #24]
 8007792:	2b02      	cmp	r3, #2
 8007794:	dcd0      	bgt.n	8007738 <_dtoa_r+0x898>
 8007796:	2c00      	cmp	r4, #0
 8007798:	dd05      	ble.n	80077a6 <_dtoa_r+0x906>
 800779a:	4631      	mov	r1, r6
 800779c:	4622      	mov	r2, r4
 800779e:	4650      	mov	r0, sl
 80077a0:	f000 fbfe 	bl	8007fa0 <__lshift>
 80077a4:	4606      	mov	r6, r0
 80077a6:	b19f      	cbz	r7, 80077d0 <_dtoa_r+0x930>
 80077a8:	6871      	ldr	r1, [r6, #4]
 80077aa:	4650      	mov	r0, sl
 80077ac:	f000 fa3b 	bl	8007c26 <_Balloc>
 80077b0:	6932      	ldr	r2, [r6, #16]
 80077b2:	3202      	adds	r2, #2
 80077b4:	4604      	mov	r4, r0
 80077b6:	0092      	lsls	r2, r2, #2
 80077b8:	f106 010c 	add.w	r1, r6, #12
 80077bc:	300c      	adds	r0, #12
 80077be:	f000 fa27 	bl	8007c10 <memcpy>
 80077c2:	2201      	movs	r2, #1
 80077c4:	4621      	mov	r1, r4
 80077c6:	4650      	mov	r0, sl
 80077c8:	f000 fbea 	bl	8007fa0 <__lshift>
 80077cc:	4680      	mov	r8, r0
 80077ce:	e000      	b.n	80077d2 <_dtoa_r+0x932>
 80077d0:	46b0      	mov	r8, r6
 80077d2:	9b00      	ldr	r3, [sp, #0]
 80077d4:	f8dd 9010 	ldr.w	r9, [sp, #16]
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	9305      	str	r3, [sp, #20]
 80077de:	4629      	mov	r1, r5
 80077e0:	9802      	ldr	r0, [sp, #8]
 80077e2:	f7ff facb 	bl	8006d7c <quorem>
 80077e6:	4631      	mov	r1, r6
 80077e8:	4604      	mov	r4, r0
 80077ea:	f100 0730 	add.w	r7, r0, #48	; 0x30
 80077ee:	9802      	ldr	r0, [sp, #8]
 80077f0:	f000 fc27 	bl	8008042 <__mcmp>
 80077f4:	4642      	mov	r2, r8
 80077f6:	9000      	str	r0, [sp, #0]
 80077f8:	4629      	mov	r1, r5
 80077fa:	4650      	mov	r0, sl
 80077fc:	f000 fc3d 	bl	800807a <__mdiff>
 8007800:	68c3      	ldr	r3, [r0, #12]
 8007802:	4602      	mov	r2, r0
 8007804:	b93b      	cbnz	r3, 8007816 <_dtoa_r+0x976>
 8007806:	4601      	mov	r1, r0
 8007808:	9007      	str	r0, [sp, #28]
 800780a:	9802      	ldr	r0, [sp, #8]
 800780c:	f000 fc19 	bl	8008042 <__mcmp>
 8007810:	9a07      	ldr	r2, [sp, #28]
 8007812:	4603      	mov	r3, r0
 8007814:	e000      	b.n	8007818 <_dtoa_r+0x978>
 8007816:	2301      	movs	r3, #1
 8007818:	4611      	mov	r1, r2
 800781a:	4650      	mov	r0, sl
 800781c:	9307      	str	r3, [sp, #28]
 800781e:	f000 fa37 	bl	8007c90 <_Bfree>
 8007822:	9b07      	ldr	r3, [sp, #28]
 8007824:	b94b      	cbnz	r3, 800783a <_dtoa_r+0x99a>
 8007826:	9a06      	ldr	r2, [sp, #24]
 8007828:	b93a      	cbnz	r2, 800783a <_dtoa_r+0x99a>
 800782a:	9a05      	ldr	r2, [sp, #20]
 800782c:	b92a      	cbnz	r2, 800783a <_dtoa_r+0x99a>
 800782e:	2f39      	cmp	r7, #57	; 0x39
 8007830:	d028      	beq.n	8007884 <_dtoa_r+0x9e4>
 8007832:	9b00      	ldr	r3, [sp, #0]
 8007834:	2b00      	cmp	r3, #0
 8007836:	dc1a      	bgt.n	800786e <_dtoa_r+0x9ce>
 8007838:	e01b      	b.n	8007872 <_dtoa_r+0x9d2>
 800783a:	9a00      	ldr	r2, [sp, #0]
 800783c:	2a00      	cmp	r2, #0
 800783e:	db04      	blt.n	800784a <_dtoa_r+0x9aa>
 8007840:	d11a      	bne.n	8007878 <_dtoa_r+0x9d8>
 8007842:	9a06      	ldr	r2, [sp, #24]
 8007844:	b9c2      	cbnz	r2, 8007878 <_dtoa_r+0x9d8>
 8007846:	9a05      	ldr	r2, [sp, #20]
 8007848:	b9b2      	cbnz	r2, 8007878 <_dtoa_r+0x9d8>
 800784a:	2b00      	cmp	r3, #0
 800784c:	dd11      	ble.n	8007872 <_dtoa_r+0x9d2>
 800784e:	2201      	movs	r2, #1
 8007850:	9902      	ldr	r1, [sp, #8]
 8007852:	4650      	mov	r0, sl
 8007854:	f000 fba4 	bl	8007fa0 <__lshift>
 8007858:	4629      	mov	r1, r5
 800785a:	9002      	str	r0, [sp, #8]
 800785c:	f000 fbf1 	bl	8008042 <__mcmp>
 8007860:	2800      	cmp	r0, #0
 8007862:	dc02      	bgt.n	800786a <_dtoa_r+0x9ca>
 8007864:	d105      	bne.n	8007872 <_dtoa_r+0x9d2>
 8007866:	07fa      	lsls	r2, r7, #31
 8007868:	d503      	bpl.n	8007872 <_dtoa_r+0x9d2>
 800786a:	2f39      	cmp	r7, #57	; 0x39
 800786c:	d00a      	beq.n	8007884 <_dtoa_r+0x9e4>
 800786e:	f104 0731 	add.w	r7, r4, #49	; 0x31
 8007872:	f109 0401 	add.w	r4, r9, #1
 8007876:	e00c      	b.n	8007892 <_dtoa_r+0x9f2>
 8007878:	2b00      	cmp	r3, #0
 800787a:	f109 0401 	add.w	r4, r9, #1
 800787e:	dd0b      	ble.n	8007898 <_dtoa_r+0x9f8>
 8007880:	2f39      	cmp	r7, #57	; 0x39
 8007882:	d105      	bne.n	8007890 <_dtoa_r+0x9f0>
 8007884:	2339      	movs	r3, #57	; 0x39
 8007886:	f889 3000 	strb.w	r3, [r9]
 800788a:	f109 0901 	add.w	r9, r9, #1
 800788e:	e054      	b.n	800793a <_dtoa_r+0xa9a>
 8007890:	3701      	adds	r7, #1
 8007892:	f889 7000 	strb.w	r7, [r9]
 8007896:	e06d      	b.n	8007974 <_dtoa_r+0xad4>
 8007898:	9b04      	ldr	r3, [sp, #16]
 800789a:	9a03      	ldr	r2, [sp, #12]
 800789c:	f804 7c01 	strb.w	r7, [r4, #-1]
 80078a0:	1ae3      	subs	r3, r4, r3
 80078a2:	4293      	cmp	r3, r2
 80078a4:	46a1      	mov	r9, r4
 80078a6:	d03a      	beq.n	800791e <_dtoa_r+0xa7e>
 80078a8:	2300      	movs	r3, #0
 80078aa:	220a      	movs	r2, #10
 80078ac:	9902      	ldr	r1, [sp, #8]
 80078ae:	4650      	mov	r0, sl
 80078b0:	f000 fa05 	bl	8007cbe <__multadd>
 80078b4:	4546      	cmp	r6, r8
 80078b6:	9002      	str	r0, [sp, #8]
 80078b8:	f04f 0300 	mov.w	r3, #0
 80078bc:	f04f 020a 	mov.w	r2, #10
 80078c0:	4631      	mov	r1, r6
 80078c2:	4650      	mov	r0, sl
 80078c4:	d104      	bne.n	80078d0 <_dtoa_r+0xa30>
 80078c6:	f000 f9fa 	bl	8007cbe <__multadd>
 80078ca:	4606      	mov	r6, r0
 80078cc:	4680      	mov	r8, r0
 80078ce:	e786      	b.n	80077de <_dtoa_r+0x93e>
 80078d0:	f000 f9f5 	bl	8007cbe <__multadd>
 80078d4:	4641      	mov	r1, r8
 80078d6:	4606      	mov	r6, r0
 80078d8:	2300      	movs	r3, #0
 80078da:	220a      	movs	r2, #10
 80078dc:	4650      	mov	r0, sl
 80078de:	f000 f9ee 	bl	8007cbe <__multadd>
 80078e2:	4680      	mov	r8, r0
 80078e4:	e77b      	b.n	80077de <_dtoa_r+0x93e>
 80078e6:	2300      	movs	r3, #0
 80078e8:	220a      	movs	r2, #10
 80078ea:	9902      	ldr	r1, [sp, #8]
 80078ec:	4650      	mov	r0, sl
 80078ee:	f000 f9e6 	bl	8007cbe <__multadd>
 80078f2:	9002      	str	r0, [sp, #8]
 80078f4:	4629      	mov	r1, r5
 80078f6:	9802      	ldr	r0, [sp, #8]
 80078f8:	f7ff fa40 	bl	8006d7c <quorem>
 80078fc:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8007900:	f804 7b01 	strb.w	r7, [r4], #1
 8007904:	9b04      	ldr	r3, [sp, #16]
 8007906:	9a03      	ldr	r2, [sp, #12]
 8007908:	1ae3      	subs	r3, r4, r3
 800790a:	4293      	cmp	r3, r2
 800790c:	dbeb      	blt.n	80078e6 <_dtoa_r+0xa46>
 800790e:	9b04      	ldr	r3, [sp, #16]
 8007910:	2a01      	cmp	r2, #1
 8007912:	bfac      	ite	ge
 8007914:	189b      	addge	r3, r3, r2
 8007916:	3301      	addlt	r3, #1
 8007918:	46b0      	mov	r8, r6
 800791a:	4699      	mov	r9, r3
 800791c:	2600      	movs	r6, #0
 800791e:	2201      	movs	r2, #1
 8007920:	9902      	ldr	r1, [sp, #8]
 8007922:	4650      	mov	r0, sl
 8007924:	f000 fb3c 	bl	8007fa0 <__lshift>
 8007928:	4629      	mov	r1, r5
 800792a:	9002      	str	r0, [sp, #8]
 800792c:	f000 fb89 	bl	8008042 <__mcmp>
 8007930:	2800      	cmp	r0, #0
 8007932:	dc02      	bgt.n	800793a <_dtoa_r+0xa9a>
 8007934:	d115      	bne.n	8007962 <_dtoa_r+0xac2>
 8007936:	07fb      	lsls	r3, r7, #31
 8007938:	d513      	bpl.n	8007962 <_dtoa_r+0xac2>
 800793a:	464c      	mov	r4, r9
 800793c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007940:	2b39      	cmp	r3, #57	; 0x39
 8007942:	f104 32ff 	add.w	r2, r4, #4294967295
 8007946:	d109      	bne.n	800795c <_dtoa_r+0xabc>
 8007948:	9b04      	ldr	r3, [sp, #16]
 800794a:	4293      	cmp	r3, r2
 800794c:	d104      	bne.n	8007958 <_dtoa_r+0xab8>
 800794e:	f10b 0b01 	add.w	fp, fp, #1
 8007952:	2331      	movs	r3, #49	; 0x31
 8007954:	9a04      	ldr	r2, [sp, #16]
 8007956:	e002      	b.n	800795e <_dtoa_r+0xabe>
 8007958:	4614      	mov	r4, r2
 800795a:	e7ef      	b.n	800793c <_dtoa_r+0xa9c>
 800795c:	3301      	adds	r3, #1
 800795e:	7013      	strb	r3, [r2, #0]
 8007960:	e008      	b.n	8007974 <_dtoa_r+0xad4>
 8007962:	464c      	mov	r4, r9
 8007964:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8007968:	2b30      	cmp	r3, #48	; 0x30
 800796a:	f104 32ff 	add.w	r2, r4, #4294967295
 800796e:	d101      	bne.n	8007974 <_dtoa_r+0xad4>
 8007970:	4614      	mov	r4, r2
 8007972:	e7f7      	b.n	8007964 <_dtoa_r+0xac4>
 8007974:	4629      	mov	r1, r5
 8007976:	4650      	mov	r0, sl
 8007978:	f000 f98a 	bl	8007c90 <_Bfree>
 800797c:	f1b8 0f00 	cmp.w	r8, #0
 8007980:	d00d      	beq.n	800799e <_dtoa_r+0xafe>
 8007982:	b12e      	cbz	r6, 8007990 <_dtoa_r+0xaf0>
 8007984:	4546      	cmp	r6, r8
 8007986:	d003      	beq.n	8007990 <_dtoa_r+0xaf0>
 8007988:	4631      	mov	r1, r6
 800798a:	4650      	mov	r0, sl
 800798c:	f000 f980 	bl	8007c90 <_Bfree>
 8007990:	4641      	mov	r1, r8
 8007992:	4650      	mov	r0, sl
 8007994:	f000 f97c 	bl	8007c90 <_Bfree>
 8007998:	e001      	b.n	800799e <_dtoa_r+0xafe>
 800799a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800799e:	9902      	ldr	r1, [sp, #8]
 80079a0:	4650      	mov	r0, sl
 80079a2:	f000 f975 	bl	8007c90 <_Bfree>
 80079a6:	2300      	movs	r3, #0
 80079a8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80079aa:	7023      	strb	r3, [r4, #0]
 80079ac:	f10b 0301 	add.w	r3, fp, #1
 80079b0:	6013      	str	r3, [r2, #0]
 80079b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079b4:	b11b      	cbz	r3, 80079be <_dtoa_r+0xb1e>
 80079b6:	601c      	str	r4, [r3, #0]
 80079b8:	e001      	b.n	80079be <_dtoa_r+0xb1e>
 80079ba:	4808      	ldr	r0, [pc, #32]	; (80079dc <_dtoa_r+0xb3c>)
 80079bc:	e00a      	b.n	80079d4 <_dtoa_r+0xb34>
 80079be:	9804      	ldr	r0, [sp, #16]
 80079c0:	e008      	b.n	80079d4 <_dtoa_r+0xb34>
 80079c2:	9b03      	ldr	r3, [sp, #12]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	f73f aee1 	bgt.w	800778c <_dtoa_r+0x8ec>
 80079ca:	9b06      	ldr	r3, [sp, #24]
 80079cc:	2b02      	cmp	r3, #2
 80079ce:	f77f aedd 	ble.w	800778c <_dtoa_r+0x8ec>
 80079d2:	e6b1      	b.n	8007738 <_dtoa_r+0x898>
 80079d4:	b017      	add	sp, #92	; 0x5c
 80079d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079da:	bf00      	nop
 80079dc:	0800884a 	.word	0x0800884a

080079e0 <_malloc_trim_r>:
 80079e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079e4:	4f25      	ldr	r7, [pc, #148]	; (8007a7c <_malloc_trim_r+0x9c>)
 80079e6:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8007a88 <_malloc_trim_r+0xa8>
 80079ea:	4689      	mov	r9, r1
 80079ec:	4606      	mov	r6, r0
 80079ee:	f7fe f9cd 	bl	8005d8c <__malloc_lock>
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	685d      	ldr	r5, [r3, #4]
 80079f6:	f1a8 0411 	sub.w	r4, r8, #17
 80079fa:	f025 0503 	bic.w	r5, r5, #3
 80079fe:	442c      	add	r4, r5
 8007a00:	ebc9 0404 	rsb	r4, r9, r4
 8007a04:	fbb4 f4f8 	udiv	r4, r4, r8
 8007a08:	3c01      	subs	r4, #1
 8007a0a:	fb08 f404 	mul.w	r4, r8, r4
 8007a0e:	4544      	cmp	r4, r8
 8007a10:	da05      	bge.n	8007a1e <_malloc_trim_r+0x3e>
 8007a12:	4630      	mov	r0, r6
 8007a14:	f7fe f9bb 	bl	8005d8e <__malloc_unlock>
 8007a18:	2000      	movs	r0, #0
 8007a1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a1e:	2100      	movs	r1, #0
 8007a20:	4630      	mov	r0, r6
 8007a22:	f7fe f9b5 	bl	8005d90 <_sbrk_r>
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	442b      	add	r3, r5
 8007a2a:	4298      	cmp	r0, r3
 8007a2c:	d1f1      	bne.n	8007a12 <_malloc_trim_r+0x32>
 8007a2e:	4261      	negs	r1, r4
 8007a30:	4630      	mov	r0, r6
 8007a32:	f7fe f9ad 	bl	8005d90 <_sbrk_r>
 8007a36:	3001      	adds	r0, #1
 8007a38:	d110      	bne.n	8007a5c <_malloc_trim_r+0x7c>
 8007a3a:	2100      	movs	r1, #0
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	f7fe f9a7 	bl	8005d90 <_sbrk_r>
 8007a42:	68ba      	ldr	r2, [r7, #8]
 8007a44:	1a83      	subs	r3, r0, r2
 8007a46:	2b0f      	cmp	r3, #15
 8007a48:	dde3      	ble.n	8007a12 <_malloc_trim_r+0x32>
 8007a4a:	490d      	ldr	r1, [pc, #52]	; (8007a80 <_malloc_trim_r+0xa0>)
 8007a4c:	6809      	ldr	r1, [r1, #0]
 8007a4e:	1a40      	subs	r0, r0, r1
 8007a50:	490c      	ldr	r1, [pc, #48]	; (8007a84 <_malloc_trim_r+0xa4>)
 8007a52:	f043 0301 	orr.w	r3, r3, #1
 8007a56:	6008      	str	r0, [r1, #0]
 8007a58:	6053      	str	r3, [r2, #4]
 8007a5a:	e7da      	b.n	8007a12 <_malloc_trim_r+0x32>
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	4a09      	ldr	r2, [pc, #36]	; (8007a84 <_malloc_trim_r+0xa4>)
 8007a60:	1b2d      	subs	r5, r5, r4
 8007a62:	f045 0501 	orr.w	r5, r5, #1
 8007a66:	605d      	str	r5, [r3, #4]
 8007a68:	6813      	ldr	r3, [r2, #0]
 8007a6a:	4630      	mov	r0, r6
 8007a6c:	1b1c      	subs	r4, r3, r4
 8007a6e:	6014      	str	r4, [r2, #0]
 8007a70:	f7fe f98d 	bl	8005d8e <__malloc_unlock>
 8007a74:	2001      	movs	r0, #1
 8007a76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a7a:	bf00      	nop
 8007a7c:	20000058 	.word	0x20000058
 8007a80:	20000464 	.word	0x20000464
 8007a84:	20000604 	.word	0x20000604
 8007a88:	00001000 	.word	0x00001000

08007a8c <_free_r>:
 8007a8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a90:	4604      	mov	r4, r0
 8007a92:	4688      	mov	r8, r1
 8007a94:	2900      	cmp	r1, #0
 8007a96:	f000 80ad 	beq.w	8007bf4 <_free_r+0x168>
 8007a9a:	f7fe f977 	bl	8005d8c <__malloc_lock>
 8007a9e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007aa2:	4d55      	ldr	r5, [pc, #340]	; (8007bf8 <_free_r+0x16c>)
 8007aa4:	f022 0001 	bic.w	r0, r2, #1
 8007aa8:	f1a8 0308 	sub.w	r3, r8, #8
 8007aac:	181f      	adds	r7, r3, r0
 8007aae:	68a9      	ldr	r1, [r5, #8]
 8007ab0:	687e      	ldr	r6, [r7, #4]
 8007ab2:	428f      	cmp	r7, r1
 8007ab4:	f026 0603 	bic.w	r6, r6, #3
 8007ab8:	f002 0201 	and.w	r2, r2, #1
 8007abc:	d11b      	bne.n	8007af6 <_free_r+0x6a>
 8007abe:	4430      	add	r0, r6
 8007ac0:	b93a      	cbnz	r2, 8007ad2 <_free_r+0x46>
 8007ac2:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8007ac6:	1a9b      	subs	r3, r3, r2
 8007ac8:	4410      	add	r0, r2
 8007aca:	6899      	ldr	r1, [r3, #8]
 8007acc:	68da      	ldr	r2, [r3, #12]
 8007ace:	60ca      	str	r2, [r1, #12]
 8007ad0:	6091      	str	r1, [r2, #8]
 8007ad2:	f040 0201 	orr.w	r2, r0, #1
 8007ad6:	605a      	str	r2, [r3, #4]
 8007ad8:	60ab      	str	r3, [r5, #8]
 8007ada:	4b48      	ldr	r3, [pc, #288]	; (8007bfc <_free_r+0x170>)
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	4298      	cmp	r0, r3
 8007ae0:	d304      	bcc.n	8007aec <_free_r+0x60>
 8007ae2:	4b47      	ldr	r3, [pc, #284]	; (8007c00 <_free_r+0x174>)
 8007ae4:	4620      	mov	r0, r4
 8007ae6:	6819      	ldr	r1, [r3, #0]
 8007ae8:	f7ff ff7a 	bl	80079e0 <_malloc_trim_r>
 8007aec:	4620      	mov	r0, r4
 8007aee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007af2:	f7fe b94c 	b.w	8005d8e <__malloc_unlock>
 8007af6:	607e      	str	r6, [r7, #4]
 8007af8:	b97a      	cbnz	r2, 8007b1a <_free_r+0x8e>
 8007afa:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8007afe:	1a5b      	subs	r3, r3, r1
 8007b00:	4408      	add	r0, r1
 8007b02:	6899      	ldr	r1, [r3, #8]
 8007b04:	f105 0e08 	add.w	lr, r5, #8
 8007b08:	4571      	cmp	r1, lr
 8007b0a:	d008      	beq.n	8007b1e <_free_r+0x92>
 8007b0c:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8007b10:	f8c1 e00c 	str.w	lr, [r1, #12]
 8007b14:	f8ce 1008 	str.w	r1, [lr, #8]
 8007b18:	e002      	b.n	8007b20 <_free_r+0x94>
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	e000      	b.n	8007b20 <_free_r+0x94>
 8007b1e:	2201      	movs	r2, #1
 8007b20:	19b9      	adds	r1, r7, r6
 8007b22:	6849      	ldr	r1, [r1, #4]
 8007b24:	07c9      	lsls	r1, r1, #31
 8007b26:	d40e      	bmi.n	8007b46 <_free_r+0xba>
 8007b28:	4430      	add	r0, r6
 8007b2a:	68b9      	ldr	r1, [r7, #8]
 8007b2c:	b942      	cbnz	r2, 8007b40 <_free_r+0xb4>
 8007b2e:	4e35      	ldr	r6, [pc, #212]	; (8007c04 <_free_r+0x178>)
 8007b30:	42b1      	cmp	r1, r6
 8007b32:	d105      	bne.n	8007b40 <_free_r+0xb4>
 8007b34:	616b      	str	r3, [r5, #20]
 8007b36:	612b      	str	r3, [r5, #16]
 8007b38:	2201      	movs	r2, #1
 8007b3a:	60d9      	str	r1, [r3, #12]
 8007b3c:	6099      	str	r1, [r3, #8]
 8007b3e:	e002      	b.n	8007b46 <_free_r+0xba>
 8007b40:	68fe      	ldr	r6, [r7, #12]
 8007b42:	60ce      	str	r6, [r1, #12]
 8007b44:	60b1      	str	r1, [r6, #8]
 8007b46:	f040 0101 	orr.w	r1, r0, #1
 8007b4a:	6059      	str	r1, [r3, #4]
 8007b4c:	5018      	str	r0, [r3, r0]
 8007b4e:	2a00      	cmp	r2, #0
 8007b50:	d1cc      	bne.n	8007aec <_free_r+0x60>
 8007b52:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007b56:	d212      	bcs.n	8007b7e <_free_r+0xf2>
 8007b58:	08c0      	lsrs	r0, r0, #3
 8007b5a:	1081      	asrs	r1, r0, #2
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	fa02 f101 	lsl.w	r1, r2, r1
 8007b62:	686a      	ldr	r2, [r5, #4]
 8007b64:	3001      	adds	r0, #1
 8007b66:	430a      	orrs	r2, r1
 8007b68:	606a      	str	r2, [r5, #4]
 8007b6a:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007b6e:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8007b72:	6099      	str	r1, [r3, #8]
 8007b74:	3a08      	subs	r2, #8
 8007b76:	60da      	str	r2, [r3, #12]
 8007b78:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007b7c:	e038      	b.n	8007bf0 <_free_r+0x164>
 8007b7e:	0a42      	lsrs	r2, r0, #9
 8007b80:	2a04      	cmp	r2, #4
 8007b82:	d802      	bhi.n	8007b8a <_free_r+0xfe>
 8007b84:	0982      	lsrs	r2, r0, #6
 8007b86:	3238      	adds	r2, #56	; 0x38
 8007b88:	e015      	b.n	8007bb6 <_free_r+0x12a>
 8007b8a:	2a14      	cmp	r2, #20
 8007b8c:	d801      	bhi.n	8007b92 <_free_r+0x106>
 8007b8e:	325b      	adds	r2, #91	; 0x5b
 8007b90:	e011      	b.n	8007bb6 <_free_r+0x12a>
 8007b92:	2a54      	cmp	r2, #84	; 0x54
 8007b94:	d802      	bhi.n	8007b9c <_free_r+0x110>
 8007b96:	0b02      	lsrs	r2, r0, #12
 8007b98:	326e      	adds	r2, #110	; 0x6e
 8007b9a:	e00c      	b.n	8007bb6 <_free_r+0x12a>
 8007b9c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007ba0:	d802      	bhi.n	8007ba8 <_free_r+0x11c>
 8007ba2:	0bc2      	lsrs	r2, r0, #15
 8007ba4:	3277      	adds	r2, #119	; 0x77
 8007ba6:	e006      	b.n	8007bb6 <_free_r+0x12a>
 8007ba8:	f240 5154 	movw	r1, #1364	; 0x554
 8007bac:	428a      	cmp	r2, r1
 8007bae:	bf9a      	itte	ls
 8007bb0:	0c82      	lsrls	r2, r0, #18
 8007bb2:	327c      	addls	r2, #124	; 0x7c
 8007bb4:	227e      	movhi	r2, #126	; 0x7e
 8007bb6:	1c51      	adds	r1, r2, #1
 8007bb8:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007bbc:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8007bc0:	4f0d      	ldr	r7, [pc, #52]	; (8007bf8 <_free_r+0x16c>)
 8007bc2:	428e      	cmp	r6, r1
 8007bc4:	d10b      	bne.n	8007bde <_free_r+0x152>
 8007bc6:	2101      	movs	r1, #1
 8007bc8:	1092      	asrs	r2, r2, #2
 8007bca:	fa01 f202 	lsl.w	r2, r1, r2
 8007bce:	6879      	ldr	r1, [r7, #4]
 8007bd0:	4311      	orrs	r1, r2
 8007bd2:	6079      	str	r1, [r7, #4]
 8007bd4:	4631      	mov	r1, r6
 8007bd6:	e008      	b.n	8007bea <_free_r+0x15e>
 8007bd8:	6889      	ldr	r1, [r1, #8]
 8007bda:	428e      	cmp	r6, r1
 8007bdc:	d004      	beq.n	8007be8 <_free_r+0x15c>
 8007bde:	684a      	ldr	r2, [r1, #4]
 8007be0:	f022 0203 	bic.w	r2, r2, #3
 8007be4:	4290      	cmp	r0, r2
 8007be6:	d3f7      	bcc.n	8007bd8 <_free_r+0x14c>
 8007be8:	68ce      	ldr	r6, [r1, #12]
 8007bea:	60de      	str	r6, [r3, #12]
 8007bec:	6099      	str	r1, [r3, #8]
 8007bee:	60b3      	str	r3, [r6, #8]
 8007bf0:	60cb      	str	r3, [r1, #12]
 8007bf2:	e77b      	b.n	8007aec <_free_r+0x60>
 8007bf4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bf8:	20000058 	.word	0x20000058
 8007bfc:	20000460 	.word	0x20000460
 8007c00:	20000600 	.word	0x20000600
 8007c04:	20000060 	.word	0x20000060

08007c08 <_localeconv_r>:
 8007c08:	4800      	ldr	r0, [pc, #0]	; (8007c0c <_localeconv_r+0x4>)
 8007c0a:	4770      	bx	lr
 8007c0c:	2000055c 	.word	0x2000055c

08007c10 <memcpy>:
 8007c10:	b510      	push	{r4, lr}
 8007c12:	1e43      	subs	r3, r0, #1
 8007c14:	440a      	add	r2, r1
 8007c16:	4291      	cmp	r1, r2
 8007c18:	d004      	beq.n	8007c24 <memcpy+0x14>
 8007c1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c1e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c22:	e7f8      	b.n	8007c16 <memcpy+0x6>
 8007c24:	bd10      	pop	{r4, pc}

08007c26 <_Balloc>:
 8007c26:	b570      	push	{r4, r5, r6, lr}
 8007c28:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c2a:	4604      	mov	r4, r0
 8007c2c:	460e      	mov	r6, r1
 8007c2e:	b93d      	cbnz	r5, 8007c40 <_Balloc+0x1a>
 8007c30:	2010      	movs	r0, #16
 8007c32:	f7fd fe7b 	bl	800592c <malloc>
 8007c36:	6260      	str	r0, [r4, #36]	; 0x24
 8007c38:	6045      	str	r5, [r0, #4]
 8007c3a:	6085      	str	r5, [r0, #8]
 8007c3c:	6005      	str	r5, [r0, #0]
 8007c3e:	60c5      	str	r5, [r0, #12]
 8007c40:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007c42:	68eb      	ldr	r3, [r5, #12]
 8007c44:	b143      	cbz	r3, 8007c58 <_Balloc+0x32>
 8007c46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c48:	68db      	ldr	r3, [r3, #12]
 8007c4a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007c4e:	b178      	cbz	r0, 8007c70 <_Balloc+0x4a>
 8007c50:	6802      	ldr	r2, [r0, #0]
 8007c52:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007c56:	e017      	b.n	8007c88 <_Balloc+0x62>
 8007c58:	2221      	movs	r2, #33	; 0x21
 8007c5a:	2104      	movs	r1, #4
 8007c5c:	4620      	mov	r0, r4
 8007c5e:	f000 fb38 	bl	80082d2 <_calloc_r>
 8007c62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007c64:	60e8      	str	r0, [r5, #12]
 8007c66:	68db      	ldr	r3, [r3, #12]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d1ec      	bne.n	8007c46 <_Balloc+0x20>
 8007c6c:	2000      	movs	r0, #0
 8007c6e:	bd70      	pop	{r4, r5, r6, pc}
 8007c70:	2101      	movs	r1, #1
 8007c72:	fa01 f506 	lsl.w	r5, r1, r6
 8007c76:	1d6a      	adds	r2, r5, #5
 8007c78:	0092      	lsls	r2, r2, #2
 8007c7a:	4620      	mov	r0, r4
 8007c7c:	f000 fb29 	bl	80082d2 <_calloc_r>
 8007c80:	2800      	cmp	r0, #0
 8007c82:	d0f3      	beq.n	8007c6c <_Balloc+0x46>
 8007c84:	6046      	str	r6, [r0, #4]
 8007c86:	6085      	str	r5, [r0, #8]
 8007c88:	2300      	movs	r3, #0
 8007c8a:	6103      	str	r3, [r0, #16]
 8007c8c:	60c3      	str	r3, [r0, #12]
 8007c8e:	bd70      	pop	{r4, r5, r6, pc}

08007c90 <_Bfree>:
 8007c90:	b570      	push	{r4, r5, r6, lr}
 8007c92:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007c94:	4606      	mov	r6, r0
 8007c96:	460d      	mov	r5, r1
 8007c98:	b93c      	cbnz	r4, 8007caa <_Bfree+0x1a>
 8007c9a:	2010      	movs	r0, #16
 8007c9c:	f7fd fe46 	bl	800592c <malloc>
 8007ca0:	6270      	str	r0, [r6, #36]	; 0x24
 8007ca2:	6044      	str	r4, [r0, #4]
 8007ca4:	6084      	str	r4, [r0, #8]
 8007ca6:	6004      	str	r4, [r0, #0]
 8007ca8:	60c4      	str	r4, [r0, #12]
 8007caa:	b13d      	cbz	r5, 8007cbc <_Bfree+0x2c>
 8007cac:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007cae:	686a      	ldr	r2, [r5, #4]
 8007cb0:	68db      	ldr	r3, [r3, #12]
 8007cb2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cb6:	6029      	str	r1, [r5, #0]
 8007cb8:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007cbc:	bd70      	pop	{r4, r5, r6, pc}

08007cbe <__multadd>:
 8007cbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cc2:	690d      	ldr	r5, [r1, #16]
 8007cc4:	461f      	mov	r7, r3
 8007cc6:	4606      	mov	r6, r0
 8007cc8:	460c      	mov	r4, r1
 8007cca:	f101 0e14 	add.w	lr, r1, #20
 8007cce:	2300      	movs	r3, #0
 8007cd0:	f8de 0000 	ldr.w	r0, [lr]
 8007cd4:	b281      	uxth	r1, r0
 8007cd6:	fb02 7101 	mla	r1, r2, r1, r7
 8007cda:	0c0f      	lsrs	r7, r1, #16
 8007cdc:	0c00      	lsrs	r0, r0, #16
 8007cde:	fb02 7000 	mla	r0, r2, r0, r7
 8007ce2:	b289      	uxth	r1, r1
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007cea:	429d      	cmp	r5, r3
 8007cec:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007cf0:	f84e 1b04 	str.w	r1, [lr], #4
 8007cf4:	dcec      	bgt.n	8007cd0 <__multadd+0x12>
 8007cf6:	b1d7      	cbz	r7, 8007d2e <__multadd+0x70>
 8007cf8:	68a3      	ldr	r3, [r4, #8]
 8007cfa:	429d      	cmp	r5, r3
 8007cfc:	db12      	blt.n	8007d24 <__multadd+0x66>
 8007cfe:	6861      	ldr	r1, [r4, #4]
 8007d00:	4630      	mov	r0, r6
 8007d02:	3101      	adds	r1, #1
 8007d04:	f7ff ff8f 	bl	8007c26 <_Balloc>
 8007d08:	6922      	ldr	r2, [r4, #16]
 8007d0a:	3202      	adds	r2, #2
 8007d0c:	f104 010c 	add.w	r1, r4, #12
 8007d10:	4680      	mov	r8, r0
 8007d12:	0092      	lsls	r2, r2, #2
 8007d14:	300c      	adds	r0, #12
 8007d16:	f7ff ff7b 	bl	8007c10 <memcpy>
 8007d1a:	4621      	mov	r1, r4
 8007d1c:	4630      	mov	r0, r6
 8007d1e:	f7ff ffb7 	bl	8007c90 <_Bfree>
 8007d22:	4644      	mov	r4, r8
 8007d24:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d28:	3501      	adds	r5, #1
 8007d2a:	615f      	str	r7, [r3, #20]
 8007d2c:	6125      	str	r5, [r4, #16]
 8007d2e:	4620      	mov	r0, r4
 8007d30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007d34 <__hi0bits>:
 8007d34:	0c03      	lsrs	r3, r0, #16
 8007d36:	041b      	lsls	r3, r3, #16
 8007d38:	b913      	cbnz	r3, 8007d40 <__hi0bits+0xc>
 8007d3a:	0400      	lsls	r0, r0, #16
 8007d3c:	2310      	movs	r3, #16
 8007d3e:	e000      	b.n	8007d42 <__hi0bits+0xe>
 8007d40:	2300      	movs	r3, #0
 8007d42:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007d46:	bf04      	itt	eq
 8007d48:	0200      	lsleq	r0, r0, #8
 8007d4a:	3308      	addeq	r3, #8
 8007d4c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007d50:	bf04      	itt	eq
 8007d52:	0100      	lsleq	r0, r0, #4
 8007d54:	3304      	addeq	r3, #4
 8007d56:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007d5a:	bf04      	itt	eq
 8007d5c:	0080      	lsleq	r0, r0, #2
 8007d5e:	3302      	addeq	r3, #2
 8007d60:	2800      	cmp	r0, #0
 8007d62:	db03      	blt.n	8007d6c <__hi0bits+0x38>
 8007d64:	0042      	lsls	r2, r0, #1
 8007d66:	d503      	bpl.n	8007d70 <__hi0bits+0x3c>
 8007d68:	1c58      	adds	r0, r3, #1
 8007d6a:	4770      	bx	lr
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	4770      	bx	lr
 8007d70:	2020      	movs	r0, #32
 8007d72:	4770      	bx	lr

08007d74 <__lo0bits>:
 8007d74:	6803      	ldr	r3, [r0, #0]
 8007d76:	f013 0207 	ands.w	r2, r3, #7
 8007d7a:	d00b      	beq.n	8007d94 <__lo0bits+0x20>
 8007d7c:	07d9      	lsls	r1, r3, #31
 8007d7e:	d422      	bmi.n	8007dc6 <__lo0bits+0x52>
 8007d80:	079a      	lsls	r2, r3, #30
 8007d82:	bf4b      	itete	mi
 8007d84:	085b      	lsrmi	r3, r3, #1
 8007d86:	089b      	lsrpl	r3, r3, #2
 8007d88:	6003      	strmi	r3, [r0, #0]
 8007d8a:	6003      	strpl	r3, [r0, #0]
 8007d8c:	bf4c      	ite	mi
 8007d8e:	2001      	movmi	r0, #1
 8007d90:	2002      	movpl	r0, #2
 8007d92:	4770      	bx	lr
 8007d94:	b299      	uxth	r1, r3
 8007d96:	b909      	cbnz	r1, 8007d9c <__lo0bits+0x28>
 8007d98:	0c1b      	lsrs	r3, r3, #16
 8007d9a:	2210      	movs	r2, #16
 8007d9c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007da0:	bf04      	itt	eq
 8007da2:	0a1b      	lsreq	r3, r3, #8
 8007da4:	3208      	addeq	r2, #8
 8007da6:	0719      	lsls	r1, r3, #28
 8007da8:	bf04      	itt	eq
 8007daa:	091b      	lsreq	r3, r3, #4
 8007dac:	3204      	addeq	r2, #4
 8007dae:	0799      	lsls	r1, r3, #30
 8007db0:	bf04      	itt	eq
 8007db2:	089b      	lsreq	r3, r3, #2
 8007db4:	3202      	addeq	r2, #2
 8007db6:	07d9      	lsls	r1, r3, #31
 8007db8:	d402      	bmi.n	8007dc0 <__lo0bits+0x4c>
 8007dba:	085b      	lsrs	r3, r3, #1
 8007dbc:	d005      	beq.n	8007dca <__lo0bits+0x56>
 8007dbe:	3201      	adds	r2, #1
 8007dc0:	6003      	str	r3, [r0, #0]
 8007dc2:	4610      	mov	r0, r2
 8007dc4:	4770      	bx	lr
 8007dc6:	2000      	movs	r0, #0
 8007dc8:	4770      	bx	lr
 8007dca:	2020      	movs	r0, #32
 8007dcc:	4770      	bx	lr

08007dce <__i2b>:
 8007dce:	b510      	push	{r4, lr}
 8007dd0:	460c      	mov	r4, r1
 8007dd2:	2101      	movs	r1, #1
 8007dd4:	f7ff ff27 	bl	8007c26 <_Balloc>
 8007dd8:	2201      	movs	r2, #1
 8007dda:	6144      	str	r4, [r0, #20]
 8007ddc:	6102      	str	r2, [r0, #16]
 8007dde:	bd10      	pop	{r4, pc}

08007de0 <__multiply>:
 8007de0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007de4:	4614      	mov	r4, r2
 8007de6:	690a      	ldr	r2, [r1, #16]
 8007de8:	6923      	ldr	r3, [r4, #16]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	bfb8      	it	lt
 8007dee:	460b      	movlt	r3, r1
 8007df0:	4688      	mov	r8, r1
 8007df2:	bfbc      	itt	lt
 8007df4:	46a0      	movlt	r8, r4
 8007df6:	461c      	movlt	r4, r3
 8007df8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007dfc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007e00:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007e04:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007e08:	eb07 0609 	add.w	r6, r7, r9
 8007e0c:	429e      	cmp	r6, r3
 8007e0e:	bfc8      	it	gt
 8007e10:	3101      	addgt	r1, #1
 8007e12:	f7ff ff08 	bl	8007c26 <_Balloc>
 8007e16:	f100 0514 	add.w	r5, r0, #20
 8007e1a:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8007e1e:	462b      	mov	r3, r5
 8007e20:	2200      	movs	r2, #0
 8007e22:	4563      	cmp	r3, ip
 8007e24:	d202      	bcs.n	8007e2c <__multiply+0x4c>
 8007e26:	f843 2b04 	str.w	r2, [r3], #4
 8007e2a:	e7fa      	b.n	8007e22 <__multiply+0x42>
 8007e2c:	f104 0214 	add.w	r2, r4, #20
 8007e30:	f108 0114 	add.w	r1, r8, #20
 8007e34:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007e38:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007e3c:	9300      	str	r3, [sp, #0]
 8007e3e:	9b00      	ldr	r3, [sp, #0]
 8007e40:	9201      	str	r2, [sp, #4]
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d957      	bls.n	8007ef6 <__multiply+0x116>
 8007e46:	f8b2 b000 	ldrh.w	fp, [r2]
 8007e4a:	f1bb 0f00 	cmp.w	fp, #0
 8007e4e:	d023      	beq.n	8007e98 <__multiply+0xb8>
 8007e50:	4689      	mov	r9, r1
 8007e52:	46ae      	mov	lr, r5
 8007e54:	f04f 0800 	mov.w	r8, #0
 8007e58:	f859 4b04 	ldr.w	r4, [r9], #4
 8007e5c:	f8be a000 	ldrh.w	sl, [lr]
 8007e60:	b2a3      	uxth	r3, r4
 8007e62:	fb0b a303 	mla	r3, fp, r3, sl
 8007e66:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007e6a:	f8de 4000 	ldr.w	r4, [lr]
 8007e6e:	4443      	add	r3, r8
 8007e70:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007e74:	fb0b 840a 	mla	r4, fp, sl, r8
 8007e78:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007e7c:	46f2      	mov	sl, lr
 8007e7e:	b29b      	uxth	r3, r3
 8007e80:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007e84:	454f      	cmp	r7, r9
 8007e86:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007e8a:	f84a 3b04 	str.w	r3, [sl], #4
 8007e8e:	d901      	bls.n	8007e94 <__multiply+0xb4>
 8007e90:	46d6      	mov	lr, sl
 8007e92:	e7e1      	b.n	8007e58 <__multiply+0x78>
 8007e94:	f8ce 8004 	str.w	r8, [lr, #4]
 8007e98:	9b01      	ldr	r3, [sp, #4]
 8007e9a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007e9e:	3204      	adds	r2, #4
 8007ea0:	f1ba 0f00 	cmp.w	sl, #0
 8007ea4:	d021      	beq.n	8007eea <__multiply+0x10a>
 8007ea6:	682b      	ldr	r3, [r5, #0]
 8007ea8:	462c      	mov	r4, r5
 8007eaa:	4689      	mov	r9, r1
 8007eac:	f04f 0800 	mov.w	r8, #0
 8007eb0:	f8b9 e000 	ldrh.w	lr, [r9]
 8007eb4:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8007eb8:	fb0a be0e 	mla	lr, sl, lr, fp
 8007ebc:	44f0      	add	r8, lr
 8007ebe:	46a3      	mov	fp, r4
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8007ec6:	f84b 3b04 	str.w	r3, [fp], #4
 8007eca:	f859 3b04 	ldr.w	r3, [r9], #4
 8007ece:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8007ed2:	0c1b      	lsrs	r3, r3, #16
 8007ed4:	fb0a e303 	mla	r3, sl, r3, lr
 8007ed8:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8007edc:	454f      	cmp	r7, r9
 8007ede:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8007ee2:	d901      	bls.n	8007ee8 <__multiply+0x108>
 8007ee4:	465c      	mov	r4, fp
 8007ee6:	e7e3      	b.n	8007eb0 <__multiply+0xd0>
 8007ee8:	6063      	str	r3, [r4, #4]
 8007eea:	3504      	adds	r5, #4
 8007eec:	e7a7      	b.n	8007e3e <__multiply+0x5e>
 8007eee:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8007ef2:	b913      	cbnz	r3, 8007efa <__multiply+0x11a>
 8007ef4:	3e01      	subs	r6, #1
 8007ef6:	2e00      	cmp	r6, #0
 8007ef8:	dcf9      	bgt.n	8007eee <__multiply+0x10e>
 8007efa:	6106      	str	r6, [r0, #16]
 8007efc:	b003      	add	sp, #12
 8007efe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007f04 <__pow5mult>:
 8007f04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f08:	4615      	mov	r5, r2
 8007f0a:	f012 0203 	ands.w	r2, r2, #3
 8007f0e:	4606      	mov	r6, r0
 8007f10:	460f      	mov	r7, r1
 8007f12:	d007      	beq.n	8007f24 <__pow5mult+0x20>
 8007f14:	3a01      	subs	r2, #1
 8007f16:	4c21      	ldr	r4, [pc, #132]	; (8007f9c <__pow5mult+0x98>)
 8007f18:	2300      	movs	r3, #0
 8007f1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f1e:	f7ff fece 	bl	8007cbe <__multadd>
 8007f22:	4607      	mov	r7, r0
 8007f24:	10ad      	asrs	r5, r5, #2
 8007f26:	d036      	beq.n	8007f96 <__pow5mult+0x92>
 8007f28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f2a:	b93c      	cbnz	r4, 8007f3c <__pow5mult+0x38>
 8007f2c:	2010      	movs	r0, #16
 8007f2e:	f7fd fcfd 	bl	800592c <malloc>
 8007f32:	6270      	str	r0, [r6, #36]	; 0x24
 8007f34:	6044      	str	r4, [r0, #4]
 8007f36:	6084      	str	r4, [r0, #8]
 8007f38:	6004      	str	r4, [r0, #0]
 8007f3a:	60c4      	str	r4, [r0, #12]
 8007f3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f44:	b94c      	cbnz	r4, 8007f5a <__pow5mult+0x56>
 8007f46:	f240 2171 	movw	r1, #625	; 0x271
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	f7ff ff3f 	bl	8007dce <__i2b>
 8007f50:	2300      	movs	r3, #0
 8007f52:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f56:	4604      	mov	r4, r0
 8007f58:	6003      	str	r3, [r0, #0]
 8007f5a:	f04f 0800 	mov.w	r8, #0
 8007f5e:	07eb      	lsls	r3, r5, #31
 8007f60:	d50a      	bpl.n	8007f78 <__pow5mult+0x74>
 8007f62:	4639      	mov	r1, r7
 8007f64:	4622      	mov	r2, r4
 8007f66:	4630      	mov	r0, r6
 8007f68:	f7ff ff3a 	bl	8007de0 <__multiply>
 8007f6c:	4639      	mov	r1, r7
 8007f6e:	4681      	mov	r9, r0
 8007f70:	4630      	mov	r0, r6
 8007f72:	f7ff fe8d 	bl	8007c90 <_Bfree>
 8007f76:	464f      	mov	r7, r9
 8007f78:	106d      	asrs	r5, r5, #1
 8007f7a:	d00c      	beq.n	8007f96 <__pow5mult+0x92>
 8007f7c:	6820      	ldr	r0, [r4, #0]
 8007f7e:	b108      	cbz	r0, 8007f84 <__pow5mult+0x80>
 8007f80:	4604      	mov	r4, r0
 8007f82:	e7ec      	b.n	8007f5e <__pow5mult+0x5a>
 8007f84:	4622      	mov	r2, r4
 8007f86:	4621      	mov	r1, r4
 8007f88:	4630      	mov	r0, r6
 8007f8a:	f7ff ff29 	bl	8007de0 <__multiply>
 8007f8e:	6020      	str	r0, [r4, #0]
 8007f90:	f8c0 8000 	str.w	r8, [r0]
 8007f94:	e7f4      	b.n	8007f80 <__pow5mult+0x7c>
 8007f96:	4638      	mov	r0, r7
 8007f98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f9c:	08008968 	.word	0x08008968

08007fa0 <__lshift>:
 8007fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fa4:	460c      	mov	r4, r1
 8007fa6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007faa:	6926      	ldr	r6, [r4, #16]
 8007fac:	6849      	ldr	r1, [r1, #4]
 8007fae:	68a3      	ldr	r3, [r4, #8]
 8007fb0:	4456      	add	r6, sl
 8007fb2:	4607      	mov	r7, r0
 8007fb4:	4691      	mov	r9, r2
 8007fb6:	1c75      	adds	r5, r6, #1
 8007fb8:	42ab      	cmp	r3, r5
 8007fba:	da02      	bge.n	8007fc2 <__lshift+0x22>
 8007fbc:	3101      	adds	r1, #1
 8007fbe:	005b      	lsls	r3, r3, #1
 8007fc0:	e7fa      	b.n	8007fb8 <__lshift+0x18>
 8007fc2:	4638      	mov	r0, r7
 8007fc4:	f7ff fe2f 	bl	8007c26 <_Balloc>
 8007fc8:	2300      	movs	r3, #0
 8007fca:	4680      	mov	r8, r0
 8007fcc:	f100 0114 	add.w	r1, r0, #20
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	4553      	cmp	r3, sl
 8007fd4:	da03      	bge.n	8007fde <__lshift+0x3e>
 8007fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007fda:	3301      	adds	r3, #1
 8007fdc:	e7f9      	b.n	8007fd2 <__lshift+0x32>
 8007fde:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8007fe2:	6920      	ldr	r0, [r4, #16]
 8007fe4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8007fe8:	f019 091f 	ands.w	r9, r9, #31
 8007fec:	f104 0114 	add.w	r1, r4, #20
 8007ff0:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8007ff4:	d014      	beq.n	8008020 <__lshift+0x80>
 8007ff6:	f1c9 0c20 	rsb	ip, r9, #32
 8007ffa:	2200      	movs	r2, #0
 8007ffc:	6808      	ldr	r0, [r1, #0]
 8007ffe:	fa00 f009 	lsl.w	r0, r0, r9
 8008002:	4302      	orrs	r2, r0
 8008004:	469a      	mov	sl, r3
 8008006:	f843 2b04 	str.w	r2, [r3], #4
 800800a:	f851 2b04 	ldr.w	r2, [r1], #4
 800800e:	458e      	cmp	lr, r1
 8008010:	fa22 f20c 	lsr.w	r2, r2, ip
 8008014:	d8f2      	bhi.n	8007ffc <__lshift+0x5c>
 8008016:	f8ca 2004 	str.w	r2, [sl, #4]
 800801a:	b142      	cbz	r2, 800802e <__lshift+0x8e>
 800801c:	1cb5      	adds	r5, r6, #2
 800801e:	e006      	b.n	800802e <__lshift+0x8e>
 8008020:	3b04      	subs	r3, #4
 8008022:	f851 2b04 	ldr.w	r2, [r1], #4
 8008026:	f843 2f04 	str.w	r2, [r3, #4]!
 800802a:	458e      	cmp	lr, r1
 800802c:	d8f9      	bhi.n	8008022 <__lshift+0x82>
 800802e:	3d01      	subs	r5, #1
 8008030:	4638      	mov	r0, r7
 8008032:	f8c8 5010 	str.w	r5, [r8, #16]
 8008036:	4621      	mov	r1, r4
 8008038:	f7ff fe2a 	bl	8007c90 <_Bfree>
 800803c:	4640      	mov	r0, r8
 800803e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008042 <__mcmp>:
 8008042:	6903      	ldr	r3, [r0, #16]
 8008044:	690a      	ldr	r2, [r1, #16]
 8008046:	1a9b      	subs	r3, r3, r2
 8008048:	b510      	push	{r4, lr}
 800804a:	d111      	bne.n	8008070 <__mcmp+0x2e>
 800804c:	0092      	lsls	r2, r2, #2
 800804e:	3014      	adds	r0, #20
 8008050:	3114      	adds	r1, #20
 8008052:	1883      	adds	r3, r0, r2
 8008054:	440a      	add	r2, r1
 8008056:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800805a:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800805e:	428c      	cmp	r4, r1
 8008060:	d002      	beq.n	8008068 <__mcmp+0x26>
 8008062:	d307      	bcc.n	8008074 <__mcmp+0x32>
 8008064:	2001      	movs	r0, #1
 8008066:	bd10      	pop	{r4, pc}
 8008068:	4298      	cmp	r0, r3
 800806a:	d3f4      	bcc.n	8008056 <__mcmp+0x14>
 800806c:	2000      	movs	r0, #0
 800806e:	bd10      	pop	{r4, pc}
 8008070:	4618      	mov	r0, r3
 8008072:	bd10      	pop	{r4, pc}
 8008074:	f04f 30ff 	mov.w	r0, #4294967295
 8008078:	bd10      	pop	{r4, pc}

0800807a <__mdiff>:
 800807a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800807e:	460c      	mov	r4, r1
 8008080:	4607      	mov	r7, r0
 8008082:	4611      	mov	r1, r2
 8008084:	4620      	mov	r0, r4
 8008086:	4615      	mov	r5, r2
 8008088:	f7ff ffdb 	bl	8008042 <__mcmp>
 800808c:	1e06      	subs	r6, r0, #0
 800808e:	d108      	bne.n	80080a2 <__mdiff+0x28>
 8008090:	4631      	mov	r1, r6
 8008092:	4638      	mov	r0, r7
 8008094:	f7ff fdc7 	bl	8007c26 <_Balloc>
 8008098:	2301      	movs	r3, #1
 800809a:	6103      	str	r3, [r0, #16]
 800809c:	6146      	str	r6, [r0, #20]
 800809e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080a2:	bfbc      	itt	lt
 80080a4:	4623      	movlt	r3, r4
 80080a6:	462c      	movlt	r4, r5
 80080a8:	4638      	mov	r0, r7
 80080aa:	6861      	ldr	r1, [r4, #4]
 80080ac:	bfba      	itte	lt
 80080ae:	461d      	movlt	r5, r3
 80080b0:	2601      	movlt	r6, #1
 80080b2:	2600      	movge	r6, #0
 80080b4:	f7ff fdb7 	bl	8007c26 <_Balloc>
 80080b8:	692b      	ldr	r3, [r5, #16]
 80080ba:	60c6      	str	r6, [r0, #12]
 80080bc:	6926      	ldr	r6, [r4, #16]
 80080be:	f105 0914 	add.w	r9, r5, #20
 80080c2:	3414      	adds	r4, #20
 80080c4:	eb04 0786 	add.w	r7, r4, r6, lsl #2
 80080c8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80080cc:	f100 0514 	add.w	r5, r0, #20
 80080d0:	f04f 0c00 	mov.w	ip, #0
 80080d4:	f854 3b04 	ldr.w	r3, [r4], #4
 80080d8:	f859 2b04 	ldr.w	r2, [r9], #4
 80080dc:	fa1c f183 	uxtah	r1, ip, r3
 80080e0:	fa1f fe82 	uxth.w	lr, r2
 80080e4:	0c12      	lsrs	r2, r2, #16
 80080e6:	ebce 0101 	rsb	r1, lr, r1
 80080ea:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 80080ee:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80080f2:	b289      	uxth	r1, r1
 80080f4:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80080f8:	45c8      	cmp	r8, r9
 80080fa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80080fe:	46a6      	mov	lr, r4
 8008100:	f845 3b04 	str.w	r3, [r5], #4
 8008104:	d8e6      	bhi.n	80080d4 <__mdiff+0x5a>
 8008106:	45be      	cmp	lr, r7
 8008108:	d20e      	bcs.n	8008128 <__mdiff+0xae>
 800810a:	f85e 1b04 	ldr.w	r1, [lr], #4
 800810e:	fa1c f281 	uxtah	r2, ip, r1
 8008112:	1413      	asrs	r3, r2, #16
 8008114:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8008118:	b292      	uxth	r2, r2
 800811a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800811e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008122:	f845 2b04 	str.w	r2, [r5], #4
 8008126:	e7ee      	b.n	8008106 <__mdiff+0x8c>
 8008128:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800812c:	b90b      	cbnz	r3, 8008132 <__mdiff+0xb8>
 800812e:	3e01      	subs	r6, #1
 8008130:	e7fa      	b.n	8008128 <__mdiff+0xae>
 8008132:	6106      	str	r6, [r0, #16]
 8008134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08008138 <__d2b>:
 8008138:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800813c:	460e      	mov	r6, r1
 800813e:	2101      	movs	r1, #1
 8008140:	ec59 8b10 	vmov	r8, r9, d0
 8008144:	4615      	mov	r5, r2
 8008146:	f7ff fd6e 	bl	8007c26 <_Balloc>
 800814a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800814e:	4607      	mov	r7, r0
 8008150:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008154:	b10c      	cbz	r4, 800815a <__d2b+0x22>
 8008156:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800815a:	9301      	str	r3, [sp, #4]
 800815c:	f1b8 0f00 	cmp.w	r8, #0
 8008160:	d019      	beq.n	8008196 <__d2b+0x5e>
 8008162:	a802      	add	r0, sp, #8
 8008164:	f840 8d08 	str.w	r8, [r0, #-8]!
 8008168:	f7ff fe04 	bl	8007d74 <__lo0bits>
 800816c:	9b00      	ldr	r3, [sp, #0]
 800816e:	b148      	cbz	r0, 8008184 <__d2b+0x4c>
 8008170:	9a01      	ldr	r2, [sp, #4]
 8008172:	f1c0 0120 	rsb	r1, r0, #32
 8008176:	fa02 f101 	lsl.w	r1, r2, r1
 800817a:	430b      	orrs	r3, r1
 800817c:	40c2      	lsrs	r2, r0
 800817e:	617b      	str	r3, [r7, #20]
 8008180:	9201      	str	r2, [sp, #4]
 8008182:	e000      	b.n	8008186 <__d2b+0x4e>
 8008184:	617b      	str	r3, [r7, #20]
 8008186:	9b01      	ldr	r3, [sp, #4]
 8008188:	61bb      	str	r3, [r7, #24]
 800818a:	2b00      	cmp	r3, #0
 800818c:	bf14      	ite	ne
 800818e:	2102      	movne	r1, #2
 8008190:	2101      	moveq	r1, #1
 8008192:	6139      	str	r1, [r7, #16]
 8008194:	e007      	b.n	80081a6 <__d2b+0x6e>
 8008196:	a801      	add	r0, sp, #4
 8008198:	f7ff fdec 	bl	8007d74 <__lo0bits>
 800819c:	9b01      	ldr	r3, [sp, #4]
 800819e:	617b      	str	r3, [r7, #20]
 80081a0:	2101      	movs	r1, #1
 80081a2:	6139      	str	r1, [r7, #16]
 80081a4:	3020      	adds	r0, #32
 80081a6:	b134      	cbz	r4, 80081b6 <__d2b+0x7e>
 80081a8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80081ac:	4404      	add	r4, r0
 80081ae:	6034      	str	r4, [r6, #0]
 80081b0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081b4:	e009      	b.n	80081ca <__d2b+0x92>
 80081b6:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 80081ba:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80081be:	6030      	str	r0, [r6, #0]
 80081c0:	6918      	ldr	r0, [r3, #16]
 80081c2:	f7ff fdb7 	bl	8007d34 <__hi0bits>
 80081c6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80081ca:	6028      	str	r0, [r5, #0]
 80081cc:	4638      	mov	r0, r7
 80081ce:	b003      	add	sp, #12
 80081d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080081d4 <__ssprint_r>:
 80081d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d8:	4693      	mov	fp, r2
 80081da:	6892      	ldr	r2, [r2, #8]
 80081dc:	4681      	mov	r9, r0
 80081de:	460c      	mov	r4, r1
 80081e0:	b34a      	cbz	r2, 8008236 <__ssprint_r+0x62>
 80081e2:	2300      	movs	r3, #0
 80081e4:	f8db a000 	ldr.w	sl, [fp]
 80081e8:	9301      	str	r3, [sp, #4]
 80081ea:	461f      	mov	r7, r3
 80081ec:	e006      	b.n	80081fc <__ssprint_r+0x28>
 80081ee:	f8da 3000 	ldr.w	r3, [sl]
 80081f2:	f8da 7004 	ldr.w	r7, [sl, #4]
 80081f6:	9301      	str	r3, [sp, #4]
 80081f8:	f10a 0a08 	add.w	sl, sl, #8
 80081fc:	2f00      	cmp	r7, #0
 80081fe:	d0f6      	beq.n	80081ee <__ssprint_r+0x1a>
 8008200:	68a6      	ldr	r6, [r4, #8]
 8008202:	42b7      	cmp	r7, r6
 8008204:	d360      	bcc.n	80082c8 <__ssprint_r+0xf4>
 8008206:	89a0      	ldrh	r0, [r4, #12]
 8008208:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800820c:	d117      	bne.n	800823e <__ssprint_r+0x6a>
 800820e:	42b7      	cmp	r7, r6
 8008210:	d35a      	bcc.n	80082c8 <__ssprint_r+0xf4>
 8008212:	4632      	mov	r2, r6
 8008214:	9901      	ldr	r1, [sp, #4]
 8008216:	6820      	ldr	r0, [r4, #0]
 8008218:	f000 f888 	bl	800832c <memmove>
 800821c:	68a2      	ldr	r2, [r4, #8]
 800821e:	1b92      	subs	r2, r2, r6
 8008220:	60a2      	str	r2, [r4, #8]
 8008222:	6822      	ldr	r2, [r4, #0]
 8008224:	4416      	add	r6, r2
 8008226:	f8db 2008 	ldr.w	r2, [fp, #8]
 800822a:	6026      	str	r6, [r4, #0]
 800822c:	1bd7      	subs	r7, r2, r7
 800822e:	f8cb 7008 	str.w	r7, [fp, #8]
 8008232:	2f00      	cmp	r7, #0
 8008234:	d1db      	bne.n	80081ee <__ssprint_r+0x1a>
 8008236:	2000      	movs	r0, #0
 8008238:	f8cb 0004 	str.w	r0, [fp, #4]
 800823c:	e046      	b.n	80082cc <__ssprint_r+0xf8>
 800823e:	6825      	ldr	r5, [r4, #0]
 8008240:	6921      	ldr	r1, [r4, #16]
 8008242:	ebc1 0805 	rsb	r8, r1, r5
 8008246:	f108 0201 	add.w	r2, r8, #1
 800824a:	6965      	ldr	r5, [r4, #20]
 800824c:	443a      	add	r2, r7
 800824e:	2302      	movs	r3, #2
 8008250:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008254:	fb95 f5f3 	sdiv	r5, r5, r3
 8008258:	4295      	cmp	r5, r2
 800825a:	bf38      	it	cc
 800825c:	4615      	movcc	r5, r2
 800825e:	0543      	lsls	r3, r0, #21
 8008260:	d510      	bpl.n	8008284 <__ssprint_r+0xb0>
 8008262:	4629      	mov	r1, r5
 8008264:	4648      	mov	r0, r9
 8008266:	f7fd fb69 	bl	800593c <_malloc_r>
 800826a:	4606      	mov	r6, r0
 800826c:	b1a0      	cbz	r0, 8008298 <__ssprint_r+0xc4>
 800826e:	4642      	mov	r2, r8
 8008270:	6921      	ldr	r1, [r4, #16]
 8008272:	f7ff fccd 	bl	8007c10 <memcpy>
 8008276:	89a2      	ldrh	r2, [r4, #12]
 8008278:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800827c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008280:	81a2      	strh	r2, [r4, #12]
 8008282:	e018      	b.n	80082b6 <__ssprint_r+0xe2>
 8008284:	462a      	mov	r2, r5
 8008286:	4648      	mov	r0, r9
 8008288:	f000 f86c 	bl	8008364 <_realloc_r>
 800828c:	4606      	mov	r6, r0
 800828e:	b990      	cbnz	r0, 80082b6 <__ssprint_r+0xe2>
 8008290:	6921      	ldr	r1, [r4, #16]
 8008292:	4648      	mov	r0, r9
 8008294:	f7ff fbfa 	bl	8007a8c <_free_r>
 8008298:	220c      	movs	r2, #12
 800829a:	f8c9 2000 	str.w	r2, [r9]
 800829e:	89a2      	ldrh	r2, [r4, #12]
 80082a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082a4:	81a2      	strh	r2, [r4, #12]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f8cb 2008 	str.w	r2, [fp, #8]
 80082ac:	f8cb 2004 	str.w	r2, [fp, #4]
 80082b0:	f04f 30ff 	mov.w	r0, #4294967295
 80082b4:	e00a      	b.n	80082cc <__ssprint_r+0xf8>
 80082b6:	6126      	str	r6, [r4, #16]
 80082b8:	6165      	str	r5, [r4, #20]
 80082ba:	4446      	add	r6, r8
 80082bc:	ebc8 0505 	rsb	r5, r8, r5
 80082c0:	6026      	str	r6, [r4, #0]
 80082c2:	60a5      	str	r5, [r4, #8]
 80082c4:	463e      	mov	r6, r7
 80082c6:	e7a2      	b.n	800820e <__ssprint_r+0x3a>
 80082c8:	463e      	mov	r6, r7
 80082ca:	e7a2      	b.n	8008212 <__ssprint_r+0x3e>
 80082cc:	b003      	add	sp, #12
 80082ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080082d2 <_calloc_r>:
 80082d2:	b510      	push	{r4, lr}
 80082d4:	4351      	muls	r1, r2
 80082d6:	f7fd fb31 	bl	800593c <_malloc_r>
 80082da:	4604      	mov	r4, r0
 80082dc:	b320      	cbz	r0, 8008328 <_calloc_r+0x56>
 80082de:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80082e2:	f022 0203 	bic.w	r2, r2, #3
 80082e6:	3a04      	subs	r2, #4
 80082e8:	2a24      	cmp	r2, #36	; 0x24
 80082ea:	d81a      	bhi.n	8008322 <_calloc_r+0x50>
 80082ec:	2a13      	cmp	r2, #19
 80082ee:	d912      	bls.n	8008316 <_calloc_r+0x44>
 80082f0:	2100      	movs	r1, #0
 80082f2:	2a1b      	cmp	r2, #27
 80082f4:	6001      	str	r1, [r0, #0]
 80082f6:	6041      	str	r1, [r0, #4]
 80082f8:	d802      	bhi.n	8008300 <_calloc_r+0x2e>
 80082fa:	f100 0308 	add.w	r3, r0, #8
 80082fe:	e00b      	b.n	8008318 <_calloc_r+0x46>
 8008300:	2a24      	cmp	r2, #36	; 0x24
 8008302:	6081      	str	r1, [r0, #8]
 8008304:	60c1      	str	r1, [r0, #12]
 8008306:	bf11      	iteee	ne
 8008308:	f100 0310 	addne.w	r3, r0, #16
 800830c:	6101      	streq	r1, [r0, #16]
 800830e:	f100 0318 	addeq.w	r3, r0, #24
 8008312:	6141      	streq	r1, [r0, #20]
 8008314:	e000      	b.n	8008318 <_calloc_r+0x46>
 8008316:	4603      	mov	r3, r0
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]
 800831c:	605a      	str	r2, [r3, #4]
 800831e:	609a      	str	r2, [r3, #8]
 8008320:	e002      	b.n	8008328 <_calloc_r+0x56>
 8008322:	2100      	movs	r1, #0
 8008324:	f7fd fd2a 	bl	8005d7c <memset>
 8008328:	4620      	mov	r0, r4
 800832a:	bd10      	pop	{r4, pc}

0800832c <memmove>:
 800832c:	4288      	cmp	r0, r1
 800832e:	b510      	push	{r4, lr}
 8008330:	eb01 0302 	add.w	r3, r1, r2
 8008334:	d801      	bhi.n	800833a <memmove+0xe>
 8008336:	1e42      	subs	r2, r0, #1
 8008338:	e00b      	b.n	8008352 <memmove+0x26>
 800833a:	4298      	cmp	r0, r3
 800833c:	d2fb      	bcs.n	8008336 <memmove+0xa>
 800833e:	1881      	adds	r1, r0, r2
 8008340:	1ad2      	subs	r2, r2, r3
 8008342:	42d3      	cmn	r3, r2
 8008344:	d004      	beq.n	8008350 <memmove+0x24>
 8008346:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800834a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800834e:	e7f8      	b.n	8008342 <memmove+0x16>
 8008350:	bd10      	pop	{r4, pc}
 8008352:	4299      	cmp	r1, r3
 8008354:	d004      	beq.n	8008360 <memmove+0x34>
 8008356:	f811 4b01 	ldrb.w	r4, [r1], #1
 800835a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800835e:	e7f8      	b.n	8008352 <memmove+0x26>
 8008360:	bd10      	pop	{r4, pc}
	...

08008364 <_realloc_r>:
 8008364:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008368:	4681      	mov	r9, r0
 800836a:	460c      	mov	r4, r1
 800836c:	b929      	cbnz	r1, 800837a <_realloc_r+0x16>
 800836e:	4611      	mov	r1, r2
 8008370:	b003      	add	sp, #12
 8008372:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008376:	f7fd bae1 	b.w	800593c <_malloc_r>
 800837a:	9201      	str	r2, [sp, #4]
 800837c:	f7fd fd06 	bl	8005d8c <__malloc_lock>
 8008380:	9a01      	ldr	r2, [sp, #4]
 8008382:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8008386:	f102 080b 	add.w	r8, r2, #11
 800838a:	f1b8 0f16 	cmp.w	r8, #22
 800838e:	f1a4 0b08 	sub.w	fp, r4, #8
 8008392:	f02e 0503 	bic.w	r5, lr, #3
 8008396:	d903      	bls.n	80083a0 <_realloc_r+0x3c>
 8008398:	f038 0807 	bics.w	r8, r8, #7
 800839c:	d502      	bpl.n	80083a4 <_realloc_r+0x40>
 800839e:	e003      	b.n	80083a8 <_realloc_r+0x44>
 80083a0:	f04f 0810 	mov.w	r8, #16
 80083a4:	4590      	cmp	r8, r2
 80083a6:	d204      	bcs.n	80083b2 <_realloc_r+0x4e>
 80083a8:	230c      	movs	r3, #12
 80083aa:	f8c9 3000 	str.w	r3, [r9]
 80083ae:	2000      	movs	r0, #0
 80083b0:	e17d      	b.n	80086ae <_realloc_r+0x34a>
 80083b2:	45a8      	cmp	r8, r5
 80083b4:	f340 8150 	ble.w	8008658 <_realloc_r+0x2f4>
 80083b8:	4ba6      	ldr	r3, [pc, #664]	; (8008654 <_realloc_r+0x2f0>)
 80083ba:	6898      	ldr	r0, [r3, #8]
 80083bc:	eb0b 0105 	add.w	r1, fp, r5
 80083c0:	4281      	cmp	r1, r0
 80083c2:	684f      	ldr	r7, [r1, #4]
 80083c4:	d005      	beq.n	80083d2 <_realloc_r+0x6e>
 80083c6:	f027 0601 	bic.w	r6, r7, #1
 80083ca:	440e      	add	r6, r1
 80083cc:	6876      	ldr	r6, [r6, #4]
 80083ce:	07f6      	lsls	r6, r6, #31
 80083d0:	d426      	bmi.n	8008420 <_realloc_r+0xbc>
 80083d2:	f027 0a03 	bic.w	sl, r7, #3
 80083d6:	4281      	cmp	r1, r0
 80083d8:	eb05 070a 	add.w	r7, r5, sl
 80083dc:	d118      	bne.n	8008410 <_realloc_r+0xac>
 80083de:	f108 0610 	add.w	r6, r8, #16
 80083e2:	42b7      	cmp	r7, r6
 80083e4:	db1f      	blt.n	8008426 <_realloc_r+0xc2>
 80083e6:	eb0b 0008 	add.w	r0, fp, r8
 80083ea:	ebc8 0707 	rsb	r7, r8, r7
 80083ee:	f047 0701 	orr.w	r7, r7, #1
 80083f2:	6098      	str	r0, [r3, #8]
 80083f4:	6047      	str	r7, [r0, #4]
 80083f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80083fa:	f003 0301 	and.w	r3, r3, #1
 80083fe:	ea43 0308 	orr.w	r3, r3, r8
 8008402:	4648      	mov	r0, r9
 8008404:	f844 3c04 	str.w	r3, [r4, #-4]
 8008408:	f7fd fcc1 	bl	8005d8e <__malloc_unlock>
 800840c:	4620      	mov	r0, r4
 800840e:	e14e      	b.n	80086ae <_realloc_r+0x34a>
 8008410:	45b8      	cmp	r8, r7
 8008412:	dc08      	bgt.n	8008426 <_realloc_r+0xc2>
 8008414:	68cb      	ldr	r3, [r1, #12]
 8008416:	688a      	ldr	r2, [r1, #8]
 8008418:	463d      	mov	r5, r7
 800841a:	60d3      	str	r3, [r2, #12]
 800841c:	609a      	str	r2, [r3, #8]
 800841e:	e11b      	b.n	8008658 <_realloc_r+0x2f4>
 8008420:	f04f 0a00 	mov.w	sl, #0
 8008424:	4651      	mov	r1, sl
 8008426:	f01e 0f01 	tst.w	lr, #1
 800842a:	f040 80c3 	bne.w	80085b4 <_realloc_r+0x250>
 800842e:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8008432:	ebc7 070b 	rsb	r7, r7, fp
 8008436:	687e      	ldr	r6, [r7, #4]
 8008438:	f026 0603 	bic.w	r6, r6, #3
 800843c:	442e      	add	r6, r5
 800843e:	2900      	cmp	r1, #0
 8008440:	f000 8083 	beq.w	800854a <_realloc_r+0x1e6>
 8008444:	4281      	cmp	r1, r0
 8008446:	44b2      	add	sl, r6
 8008448:	d147      	bne.n	80084da <_realloc_r+0x176>
 800844a:	f108 0110 	add.w	r1, r8, #16
 800844e:	458a      	cmp	sl, r1
 8008450:	db7b      	blt.n	800854a <_realloc_r+0x1e6>
 8008452:	463e      	mov	r6, r7
 8008454:	68fa      	ldr	r2, [r7, #12]
 8008456:	f856 1f08 	ldr.w	r1, [r6, #8]!
 800845a:	60ca      	str	r2, [r1, #12]
 800845c:	6091      	str	r1, [r2, #8]
 800845e:	1f2a      	subs	r2, r5, #4
 8008460:	2a24      	cmp	r2, #36	; 0x24
 8008462:	d825      	bhi.n	80084b0 <_realloc_r+0x14c>
 8008464:	2a13      	cmp	r2, #19
 8008466:	d91b      	bls.n	80084a0 <_realloc_r+0x13c>
 8008468:	6821      	ldr	r1, [r4, #0]
 800846a:	60b9      	str	r1, [r7, #8]
 800846c:	6861      	ldr	r1, [r4, #4]
 800846e:	60f9      	str	r1, [r7, #12]
 8008470:	2a1b      	cmp	r2, #27
 8008472:	d803      	bhi.n	800847c <_realloc_r+0x118>
 8008474:	f107 0210 	add.w	r2, r7, #16
 8008478:	3408      	adds	r4, #8
 800847a:	e012      	b.n	80084a2 <_realloc_r+0x13e>
 800847c:	68a1      	ldr	r1, [r4, #8]
 800847e:	6139      	str	r1, [r7, #16]
 8008480:	68e1      	ldr	r1, [r4, #12]
 8008482:	6179      	str	r1, [r7, #20]
 8008484:	2a24      	cmp	r2, #36	; 0x24
 8008486:	bf01      	itttt	eq
 8008488:	6922      	ldreq	r2, [r4, #16]
 800848a:	61ba      	streq	r2, [r7, #24]
 800848c:	6961      	ldreq	r1, [r4, #20]
 800848e:	61f9      	streq	r1, [r7, #28]
 8008490:	bf19      	ittee	ne
 8008492:	f107 0218 	addne.w	r2, r7, #24
 8008496:	3410      	addne	r4, #16
 8008498:	f107 0220 	addeq.w	r2, r7, #32
 800849c:	3418      	addeq	r4, #24
 800849e:	e000      	b.n	80084a2 <_realloc_r+0x13e>
 80084a0:	4632      	mov	r2, r6
 80084a2:	6821      	ldr	r1, [r4, #0]
 80084a4:	6011      	str	r1, [r2, #0]
 80084a6:	6861      	ldr	r1, [r4, #4]
 80084a8:	6051      	str	r1, [r2, #4]
 80084aa:	68a1      	ldr	r1, [r4, #8]
 80084ac:	6091      	str	r1, [r2, #8]
 80084ae:	e005      	b.n	80084bc <_realloc_r+0x158>
 80084b0:	4621      	mov	r1, r4
 80084b2:	4630      	mov	r0, r6
 80084b4:	9301      	str	r3, [sp, #4]
 80084b6:	f7ff ff39 	bl	800832c <memmove>
 80084ba:	9b01      	ldr	r3, [sp, #4]
 80084bc:	eb07 0208 	add.w	r2, r7, r8
 80084c0:	ebc8 0a0a 	rsb	sl, r8, sl
 80084c4:	609a      	str	r2, [r3, #8]
 80084c6:	f04a 0301 	orr.w	r3, sl, #1
 80084ca:	6053      	str	r3, [r2, #4]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	f003 0301 	and.w	r3, r3, #1
 80084d2:	ea43 0308 	orr.w	r3, r3, r8
 80084d6:	607b      	str	r3, [r7, #4]
 80084d8:	e0b6      	b.n	8008648 <_realloc_r+0x2e4>
 80084da:	45d0      	cmp	r8, sl
 80084dc:	dc35      	bgt.n	800854a <_realloc_r+0x1e6>
 80084de:	68cb      	ldr	r3, [r1, #12]
 80084e0:	688a      	ldr	r2, [r1, #8]
 80084e2:	4638      	mov	r0, r7
 80084e4:	60d3      	str	r3, [r2, #12]
 80084e6:	609a      	str	r2, [r3, #8]
 80084e8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	60d3      	str	r3, [r2, #12]
 80084f0:	609a      	str	r2, [r3, #8]
 80084f2:	1f2a      	subs	r2, r5, #4
 80084f4:	2a24      	cmp	r2, #36	; 0x24
 80084f6:	d823      	bhi.n	8008540 <_realloc_r+0x1dc>
 80084f8:	2a13      	cmp	r2, #19
 80084fa:	d91a      	bls.n	8008532 <_realloc_r+0x1ce>
 80084fc:	6823      	ldr	r3, [r4, #0]
 80084fe:	60bb      	str	r3, [r7, #8]
 8008500:	6863      	ldr	r3, [r4, #4]
 8008502:	60fb      	str	r3, [r7, #12]
 8008504:	2a1b      	cmp	r2, #27
 8008506:	d803      	bhi.n	8008510 <_realloc_r+0x1ac>
 8008508:	f107 0010 	add.w	r0, r7, #16
 800850c:	3408      	adds	r4, #8
 800850e:	e010      	b.n	8008532 <_realloc_r+0x1ce>
 8008510:	68a3      	ldr	r3, [r4, #8]
 8008512:	613b      	str	r3, [r7, #16]
 8008514:	68e3      	ldr	r3, [r4, #12]
 8008516:	617b      	str	r3, [r7, #20]
 8008518:	2a24      	cmp	r2, #36	; 0x24
 800851a:	bf01      	itttt	eq
 800851c:	6923      	ldreq	r3, [r4, #16]
 800851e:	61bb      	streq	r3, [r7, #24]
 8008520:	6963      	ldreq	r3, [r4, #20]
 8008522:	61fb      	streq	r3, [r7, #28]
 8008524:	bf19      	ittee	ne
 8008526:	f107 0018 	addne.w	r0, r7, #24
 800852a:	3410      	addne	r4, #16
 800852c:	f107 0020 	addeq.w	r0, r7, #32
 8008530:	3418      	addeq	r4, #24
 8008532:	6823      	ldr	r3, [r4, #0]
 8008534:	6003      	str	r3, [r0, #0]
 8008536:	6863      	ldr	r3, [r4, #4]
 8008538:	6043      	str	r3, [r0, #4]
 800853a:	68a3      	ldr	r3, [r4, #8]
 800853c:	6083      	str	r3, [r0, #8]
 800853e:	e002      	b.n	8008546 <_realloc_r+0x1e2>
 8008540:	4621      	mov	r1, r4
 8008542:	f7ff fef3 	bl	800832c <memmove>
 8008546:	4655      	mov	r5, sl
 8008548:	e02e      	b.n	80085a8 <_realloc_r+0x244>
 800854a:	45b0      	cmp	r8, r6
 800854c:	dc32      	bgt.n	80085b4 <_realloc_r+0x250>
 800854e:	4638      	mov	r0, r7
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008556:	60d3      	str	r3, [r2, #12]
 8008558:	609a      	str	r2, [r3, #8]
 800855a:	1f2a      	subs	r2, r5, #4
 800855c:	2a24      	cmp	r2, #36	; 0x24
 800855e:	d825      	bhi.n	80085ac <_realloc_r+0x248>
 8008560:	2a13      	cmp	r2, #19
 8008562:	d91a      	bls.n	800859a <_realloc_r+0x236>
 8008564:	6823      	ldr	r3, [r4, #0]
 8008566:	60bb      	str	r3, [r7, #8]
 8008568:	6863      	ldr	r3, [r4, #4]
 800856a:	60fb      	str	r3, [r7, #12]
 800856c:	2a1b      	cmp	r2, #27
 800856e:	d803      	bhi.n	8008578 <_realloc_r+0x214>
 8008570:	f107 0010 	add.w	r0, r7, #16
 8008574:	3408      	adds	r4, #8
 8008576:	e010      	b.n	800859a <_realloc_r+0x236>
 8008578:	68a3      	ldr	r3, [r4, #8]
 800857a:	613b      	str	r3, [r7, #16]
 800857c:	68e3      	ldr	r3, [r4, #12]
 800857e:	617b      	str	r3, [r7, #20]
 8008580:	2a24      	cmp	r2, #36	; 0x24
 8008582:	bf01      	itttt	eq
 8008584:	6923      	ldreq	r3, [r4, #16]
 8008586:	61bb      	streq	r3, [r7, #24]
 8008588:	6963      	ldreq	r3, [r4, #20]
 800858a:	61fb      	streq	r3, [r7, #28]
 800858c:	bf19      	ittee	ne
 800858e:	f107 0018 	addne.w	r0, r7, #24
 8008592:	3410      	addne	r4, #16
 8008594:	f107 0020 	addeq.w	r0, r7, #32
 8008598:	3418      	addeq	r4, #24
 800859a:	6823      	ldr	r3, [r4, #0]
 800859c:	6003      	str	r3, [r0, #0]
 800859e:	6863      	ldr	r3, [r4, #4]
 80085a0:	6043      	str	r3, [r0, #4]
 80085a2:	68a3      	ldr	r3, [r4, #8]
 80085a4:	6083      	str	r3, [r0, #8]
 80085a6:	4635      	mov	r5, r6
 80085a8:	46bb      	mov	fp, r7
 80085aa:	e055      	b.n	8008658 <_realloc_r+0x2f4>
 80085ac:	4621      	mov	r1, r4
 80085ae:	f7ff febd 	bl	800832c <memmove>
 80085b2:	e7f8      	b.n	80085a6 <_realloc_r+0x242>
 80085b4:	4611      	mov	r1, r2
 80085b6:	4648      	mov	r0, r9
 80085b8:	f7fd f9c0 	bl	800593c <_malloc_r>
 80085bc:	4606      	mov	r6, r0
 80085be:	2800      	cmp	r0, #0
 80085c0:	d042      	beq.n	8008648 <_realloc_r+0x2e4>
 80085c2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80085c6:	f023 0301 	bic.w	r3, r3, #1
 80085ca:	f1a0 0208 	sub.w	r2, r0, #8
 80085ce:	445b      	add	r3, fp
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d105      	bne.n	80085e0 <_realloc_r+0x27c>
 80085d4:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80085d8:	f023 0303 	bic.w	r3, r3, #3
 80085dc:	441d      	add	r5, r3
 80085de:	e03b      	b.n	8008658 <_realloc_r+0x2f4>
 80085e0:	1f2a      	subs	r2, r5, #4
 80085e2:	2a24      	cmp	r2, #36	; 0x24
 80085e4:	d829      	bhi.n	800863a <_realloc_r+0x2d6>
 80085e6:	2a13      	cmp	r2, #19
 80085e8:	d91e      	bls.n	8008628 <_realloc_r+0x2c4>
 80085ea:	6823      	ldr	r3, [r4, #0]
 80085ec:	6003      	str	r3, [r0, #0]
 80085ee:	6863      	ldr	r3, [r4, #4]
 80085f0:	6043      	str	r3, [r0, #4]
 80085f2:	2a1b      	cmp	r2, #27
 80085f4:	d804      	bhi.n	8008600 <_realloc_r+0x29c>
 80085f6:	f100 0308 	add.w	r3, r0, #8
 80085fa:	f104 0208 	add.w	r2, r4, #8
 80085fe:	e015      	b.n	800862c <_realloc_r+0x2c8>
 8008600:	68a3      	ldr	r3, [r4, #8]
 8008602:	6083      	str	r3, [r0, #8]
 8008604:	68e3      	ldr	r3, [r4, #12]
 8008606:	60c3      	str	r3, [r0, #12]
 8008608:	2a24      	cmp	r2, #36	; 0x24
 800860a:	bf01      	itttt	eq
 800860c:	6923      	ldreq	r3, [r4, #16]
 800860e:	6103      	streq	r3, [r0, #16]
 8008610:	6961      	ldreq	r1, [r4, #20]
 8008612:	6141      	streq	r1, [r0, #20]
 8008614:	bf19      	ittee	ne
 8008616:	f100 0310 	addne.w	r3, r0, #16
 800861a:	f104 0210 	addne.w	r2, r4, #16
 800861e:	f100 0318 	addeq.w	r3, r0, #24
 8008622:	f104 0218 	addeq.w	r2, r4, #24
 8008626:	e001      	b.n	800862c <_realloc_r+0x2c8>
 8008628:	4603      	mov	r3, r0
 800862a:	4622      	mov	r2, r4
 800862c:	6811      	ldr	r1, [r2, #0]
 800862e:	6019      	str	r1, [r3, #0]
 8008630:	6851      	ldr	r1, [r2, #4]
 8008632:	6059      	str	r1, [r3, #4]
 8008634:	6892      	ldr	r2, [r2, #8]
 8008636:	609a      	str	r2, [r3, #8]
 8008638:	e002      	b.n	8008640 <_realloc_r+0x2dc>
 800863a:	4621      	mov	r1, r4
 800863c:	f7ff fe76 	bl	800832c <memmove>
 8008640:	4621      	mov	r1, r4
 8008642:	4648      	mov	r0, r9
 8008644:	f7ff fa22 	bl	8007a8c <_free_r>
 8008648:	4648      	mov	r0, r9
 800864a:	f7fd fba0 	bl	8005d8e <__malloc_unlock>
 800864e:	4630      	mov	r0, r6
 8008650:	e02d      	b.n	80086ae <_realloc_r+0x34a>
 8008652:	bf00      	nop
 8008654:	20000058 	.word	0x20000058
 8008658:	ebc8 0205 	rsb	r2, r8, r5
 800865c:	2a0f      	cmp	r2, #15
 800865e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008662:	d914      	bls.n	800868e <_realloc_r+0x32a>
 8008664:	f003 0301 	and.w	r3, r3, #1
 8008668:	eb0b 0108 	add.w	r1, fp, r8
 800866c:	ea43 0308 	orr.w	r3, r3, r8
 8008670:	f8cb 3004 	str.w	r3, [fp, #4]
 8008674:	f042 0301 	orr.w	r3, r2, #1
 8008678:	440a      	add	r2, r1
 800867a:	604b      	str	r3, [r1, #4]
 800867c:	6853      	ldr	r3, [r2, #4]
 800867e:	f043 0301 	orr.w	r3, r3, #1
 8008682:	6053      	str	r3, [r2, #4]
 8008684:	3108      	adds	r1, #8
 8008686:	4648      	mov	r0, r9
 8008688:	f7ff fa00 	bl	8007a8c <_free_r>
 800868c:	e00a      	b.n	80086a4 <_realloc_r+0x340>
 800868e:	f003 0301 	and.w	r3, r3, #1
 8008692:	432b      	orrs	r3, r5
 8008694:	eb0b 0205 	add.w	r2, fp, r5
 8008698:	f8cb 3004 	str.w	r3, [fp, #4]
 800869c:	6853      	ldr	r3, [r2, #4]
 800869e:	f043 0301 	orr.w	r3, r3, #1
 80086a2:	6053      	str	r3, [r2, #4]
 80086a4:	4648      	mov	r0, r9
 80086a6:	f7fd fb72 	bl	8005d8e <__malloc_unlock>
 80086aa:	f10b 0008 	add.w	r0, fp, #8
 80086ae:	b003      	add	sp, #12
 80086b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080086b4 <_sbrk>:
 80086b4:	4b04      	ldr	r3, [pc, #16]	; (80086c8 <_sbrk+0x14>)
 80086b6:	6819      	ldr	r1, [r3, #0]
 80086b8:	4602      	mov	r2, r0
 80086ba:	b909      	cbnz	r1, 80086c0 <_sbrk+0xc>
 80086bc:	4903      	ldr	r1, [pc, #12]	; (80086cc <_sbrk+0x18>)
 80086be:	6019      	str	r1, [r3, #0]
 80086c0:	6818      	ldr	r0, [r3, #0]
 80086c2:	4402      	add	r2, r0
 80086c4:	601a      	str	r2, [r3, #0]
 80086c6:	4770      	bx	lr
 80086c8:	2000062c 	.word	0x2000062c
 80086cc:	20000918 	.word	0x20000918

080086d0 <_init>:
 80086d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d2:	bf00      	nop
 80086d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086d6:	bc08      	pop	{r3}
 80086d8:	469e      	mov	lr, r3
 80086da:	4770      	bx	lr

080086dc <_fini>:
 80086dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086de:	bf00      	nop
 80086e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086e2:	bc08      	pop	{r3}
 80086e4:	469e      	mov	lr, r3
 80086e6:	4770      	bx	lr
