
FirstDriver-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c04  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000dc8  08000dc8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000dc8  08000dc8  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  08000dc8  08000dc8  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000dc8  08000dc8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000dc8  08000dc8  00010dc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000dcc  08000dcc  00010dcc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08000dd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000010  08000de0  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000400  20000030  08000de0  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002180  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000067b  00000000  00000000  000221c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000188  00000000  00000000  00022840  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000140  00000000  00000000  000229c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000218c  00000000  00000000  00022b08  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000159b  00000000  00000000  00024c94  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000097c3  00000000  00000000  0002622f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0002f9f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000052c  00000000  00000000  0002fa70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000010 	.word	0x20000010
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000db0 	.word	0x08000db0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000014 	.word	0x20000014
 8000200:	08000db0 	.word	0x08000db0

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <SysTickInit>:

volatile uint32_t ticks;


void SysTickInit (void)
{
 8000214:	b480      	push	{r7}
 8000216:	b085      	sub	sp, #20
 8000218:	af00      	add	r7, sp, #0
	//Enable Systick
	uint32_t temp = 0;
 800021a:	2300      	movs	r3, #0
 800021c:	60bb      	str	r3, [r7, #8]
	uint32_t clock = 0;
 800021e:	2300      	movs	r3, #0
 8000220:	60fb      	str	r3, [r7, #12]


	temp |= (3ul << 0U); // Enable counter and Exception
 8000222:	68bb      	ldr	r3, [r7, #8]
 8000224:	f043 0303 	orr.w	r3, r3, #3
 8000228:	60bb      	str	r3, [r7, #8]
	temp |= (1ul << 1U); // 1 for internal clock, 0 for external
 800022a:	68bb      	ldr	r3, [r7, #8]
 800022c:	f043 0302 	orr.w	r3, r3, #2
 8000230:	60bb      	str	r3, [r7, #8]
	*SYST_CSR |= temp;
 8000232:	4b0f      	ldr	r3, [pc, #60]	; (8000270 <SysTickInit+0x5c>)
 8000234:	681a      	ldr	r2, [r3, #0]
 8000236:	490e      	ldr	r1, [pc, #56]	; (8000270 <SysTickInit+0x5c>)
 8000238:	68bb      	ldr	r3, [r7, #8]
 800023a:	4313      	orrs	r3, r2
 800023c:	600b      	str	r3, [r1, #0]
	/*
	 * Get Clock - Systick receives (SYSClock*AHBPrescaler)/8
	 */


	RCC_RegDef_t* pRCC = RCC;
 800023e:	4b0d      	ldr	r3, [pc, #52]	; (8000274 <SysTickInit+0x60>)
 8000240:	607b      	str	r3, [r7, #4]

	if ( (pRCC->CR & (1ul << 0U)) == RESET  )
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	f003 0301 	and.w	r3, r3, #1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <SysTickInit+0x3e>
		//HSE
	}
	else
	{
		//clock = ( ((pRCC->CR) & (0xFF << 8U) ) >> 8U ) ; //bit 8 to 15 are HSI cal//HSI
		clock = (16000000/8); //bit 8 to 15 are HSI cal//HSI
 800024e:	4b0a      	ldr	r3, [pc, #40]	; (8000278 <SysTickInit+0x64>)
 8000250:	60fb      	str	r3, [r7, #12]
	}

	//set systick counter to interrupt each ms
	*SYST_RVR = ((clock/(1000))-1);
 8000252:	68fb      	ldr	r3, [r7, #12]
 8000254:	4a09      	ldr	r2, [pc, #36]	; (800027c <SysTickInit+0x68>)
 8000256:	fba2 2303 	umull	r2, r3, r2, r3
 800025a:	099b      	lsrs	r3, r3, #6
 800025c:	4a08      	ldr	r2, [pc, #32]	; (8000280 <SysTickInit+0x6c>)
 800025e:	3b01      	subs	r3, #1
 8000260:	6013      	str	r3, [r2, #0]



}
 8000262:	bf00      	nop
 8000264:	3714      	adds	r7, #20
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000e010 	.word	0xe000e010
 8000274:	40023800 	.word	0x40023800
 8000278:	001e8480 	.word	0x001e8480
 800027c:	10624dd3 	.word	0x10624dd3
 8000280:	e000e014 	.word	0xe000e014

08000284 <SysTick_Handler>:


void SysTick_Handler (void)
 {
 8000284:	b480      	push	{r7}
 8000286:	af00      	add	r7, sp, #0
   ticks++;
 8000288:	4b04      	ldr	r3, [pc, #16]	; (800029c <SysTick_Handler+0x18>)
 800028a:	681b      	ldr	r3, [r3, #0]
 800028c:	3301      	adds	r3, #1
 800028e:	4a03      	ldr	r2, [pc, #12]	; (800029c <SysTick_Handler+0x18>)
 8000290:	6013      	str	r3, [r2, #0]
 }
 8000292:	bf00      	nop
 8000294:	46bd      	mov	sp, r7
 8000296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800029a:	4770      	bx	lr
 800029c:	2000002c 	.word	0x2000002c

080002a0 <millis>:


inline uint32_t millis (void)
{
 80002a0:	b480      	push	{r7}
 80002a2:	af00      	add	r7, sp, #0
   return ticks;
 80002a4:	4b03      	ldr	r3, [pc, #12]	; (80002b4 <millis+0x14>)
 80002a6:	681b      	ldr	r3, [r3, #0]
}
 80002a8:	4618      	mov	r0, r3
 80002aa:	46bd      	mov	sp, r7
 80002ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	2000002c 	.word	0x2000002c

080002b8 <delay_ms>:




void delay_ms (uint32_t t)
{
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b084      	sub	sp, #16
 80002bc:	af00      	add	r7, sp, #0
 80002be:	6078      	str	r0, [r7, #4]
  uint32_t start, end;
  start = millis();
 80002c0:	f7ff ffee 	bl	80002a0 <millis>
 80002c4:	60f8      	str	r0, [r7, #12]
  end = start + t;
 80002c6:	68fa      	ldr	r2, [r7, #12]
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	4413      	add	r3, r2
 80002cc:	60bb      	str	r3, [r7, #8]
  if (start < end) {
 80002ce:	68fa      	ldr	r2, [r7, #12]
 80002d0:	68bb      	ldr	r3, [r7, #8]
 80002d2:	429a      	cmp	r2, r3
 80002d4:	d20d      	bcs.n	80002f2 <delay_ms+0x3a>
  	while ((millis() >= start) && (millis() < end)) {
 80002d6:	bf00      	nop
 80002d8:	f7ff ffe2 	bl	80002a0 <millis>
 80002dc:	4602      	mov	r2, r0
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	4293      	cmp	r3, r2
 80002e2:	d813      	bhi.n	800030c <delay_ms+0x54>
 80002e4:	f7ff ffdc 	bl	80002a0 <millis>
 80002e8:	4602      	mov	r2, r0
 80002ea:	68bb      	ldr	r3, [r7, #8]
 80002ec:	4293      	cmp	r3, r2
 80002ee:	d8f3      	bhi.n	80002d8 <delay_ms+0x20>
      // do nothing
    };
  }


}
 80002f0:	e00c      	b.n	800030c <delay_ms+0x54>
    while ((millis() >= start) || (millis() < end)) {
 80002f2:	bf00      	nop
 80002f4:	f7ff ffd4 	bl	80002a0 <millis>
 80002f8:	4602      	mov	r2, r0
 80002fa:	68fb      	ldr	r3, [r7, #12]
 80002fc:	4293      	cmp	r3, r2
 80002fe:	d9f9      	bls.n	80002f4 <delay_ms+0x3c>
 8000300:	f7ff ffce 	bl	80002a0 <millis>
 8000304:	4602      	mov	r2, r0
 8000306:	68bb      	ldr	r3, [r7, #8]
 8000308:	4293      	cmp	r3, r2
 800030a:	d8f3      	bhi.n	80002f4 <delay_ms+0x3c>
}
 800030c:	bf00      	nop
 800030e:	3710      	adds	r7, #16
 8000310:	46bd      	mov	sp, r7
 8000312:	bd80      	pop	{r7, pc}

08000314 <GPIO_PeriClockControl>:
 * @Param2:					Enable or Disable macro
 * @Return:					-
 * @Note:					-
 */

void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnableDisable){
 8000314:	b480      	push	{r7}
 8000316:	b083      	sub	sp, #12
 8000318:	af00      	add	r7, sp, #0
 800031a:	6078      	str	r0, [r7, #4]
 800031c:	460b      	mov	r3, r1
 800031e:	70fb      	strb	r3, [r7, #3]

	if (EnableDisable == ENABLE){
 8000320:	78fb      	ldrb	r3, [r7, #3]
 8000322:	2b01      	cmp	r3, #1
 8000324:	d14c      	bne.n	80003c0 <GPIO_PeriClockControl+0xac>
		if(pGPIOx == GPIOA){
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	4a4e      	ldr	r2, [pc, #312]	; (8000464 <GPIO_PeriClockControl+0x150>)
 800032a:	4293      	cmp	r3, r2
 800032c:	d106      	bne.n	800033c <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 800032e:	4b4e      	ldr	r3, [pc, #312]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000332:	4a4d      	ldr	r2, [pc, #308]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	6313      	str	r3, [r2, #48]	; 0x30
		else if (pGPIOx == GPIOH){
			GPIOH_PCLK_DI();
		}

	}
}
 800033a:	e08d      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOB){
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	4a4b      	ldr	r2, [pc, #300]	; (800046c <GPIO_PeriClockControl+0x158>)
 8000340:	4293      	cmp	r3, r2
 8000342:	d106      	bne.n	8000352 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000344:	4b48      	ldr	r3, [pc, #288]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000348:	4a47      	ldr	r2, [pc, #284]	; (8000468 <GPIO_PeriClockControl+0x154>)
 800034a:	f043 0302 	orr.w	r3, r3, #2
 800034e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000350:	e082      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOC){
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	4a46      	ldr	r2, [pc, #280]	; (8000470 <GPIO_PeriClockControl+0x15c>)
 8000356:	4293      	cmp	r3, r2
 8000358:	d106      	bne.n	8000368 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800035a:	4b43      	ldr	r3, [pc, #268]	; (8000468 <GPIO_PeriClockControl+0x154>)
 800035c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800035e:	4a42      	ldr	r2, [pc, #264]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000360:	f043 0304 	orr.w	r3, r3, #4
 8000364:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000366:	e077      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOD){
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	4a42      	ldr	r2, [pc, #264]	; (8000474 <GPIO_PeriClockControl+0x160>)
 800036c:	4293      	cmp	r3, r2
 800036e:	d106      	bne.n	800037e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000370:	4b3d      	ldr	r3, [pc, #244]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000372:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000374:	4a3c      	ldr	r2, [pc, #240]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000376:	f043 0308 	orr.w	r3, r3, #8
 800037a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800037c:	e06c      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOE){
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	4a3d      	ldr	r2, [pc, #244]	; (8000478 <GPIO_PeriClockControl+0x164>)
 8000382:	4293      	cmp	r3, r2
 8000384:	d106      	bne.n	8000394 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000386:	4b38      	ldr	r3, [pc, #224]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800038a:	4a37      	ldr	r2, [pc, #220]	; (8000468 <GPIO_PeriClockControl+0x154>)
 800038c:	f043 0310 	orr.w	r3, r3, #16
 8000390:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000392:	e061      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOF){
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	4a39      	ldr	r2, [pc, #228]	; (800047c <GPIO_PeriClockControl+0x168>)
 8000398:	4293      	cmp	r3, r2
 800039a:	d106      	bne.n	80003aa <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800039c:	4b32      	ldr	r3, [pc, #200]	; (8000468 <GPIO_PeriClockControl+0x154>)
 800039e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003a0:	4a31      	ldr	r2, [pc, #196]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003a2:	f043 0320 	orr.w	r3, r3, #32
 80003a6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003a8:	e056      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOH){
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	4a2d      	ldr	r2, [pc, #180]	; (8000464 <GPIO_PeriClockControl+0x150>)
 80003ae:	4293      	cmp	r3, r2
 80003b0:	d152      	bne.n	8000458 <GPIO_PeriClockControl+0x144>
			GPIOH_PCLK_EN();
 80003b2:	4b2d      	ldr	r3, [pc, #180]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003b6:	4a2c      	ldr	r2, [pc, #176]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003bc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003be:	e04b      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		if(pGPIOx == GPIOA){
 80003c0:	687b      	ldr	r3, [r7, #4]
 80003c2:	4a28      	ldr	r2, [pc, #160]	; (8000464 <GPIO_PeriClockControl+0x150>)
 80003c4:	4293      	cmp	r3, r2
 80003c6:	d106      	bne.n	80003d6 <GPIO_PeriClockControl+0xc2>
			GPIOA_PCLK_DI();
 80003c8:	4b27      	ldr	r3, [pc, #156]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003cc:	4a26      	ldr	r2, [pc, #152]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003ce:	f023 0301 	bic.w	r3, r3, #1
 80003d2:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003d4:	e040      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOB){
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	4a24      	ldr	r2, [pc, #144]	; (800046c <GPIO_PeriClockControl+0x158>)
 80003da:	4293      	cmp	r3, r2
 80003dc:	d106      	bne.n	80003ec <GPIO_PeriClockControl+0xd8>
			GPIOB_PCLK_DI();
 80003de:	4b22      	ldr	r3, [pc, #136]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e2:	4a21      	ldr	r2, [pc, #132]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003e4:	f023 0304 	bic.w	r3, r3, #4
 80003e8:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003ea:	e035      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOC){
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	4a20      	ldr	r2, [pc, #128]	; (8000470 <GPIO_PeriClockControl+0x15c>)
 80003f0:	4293      	cmp	r3, r2
 80003f2:	d106      	bne.n	8000402 <GPIO_PeriClockControl+0xee>
			GPIOC_PCLK_DI();
 80003f4:	4b1c      	ldr	r3, [pc, #112]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f8:	4a1b      	ldr	r2, [pc, #108]	; (8000468 <GPIO_PeriClockControl+0x154>)
 80003fa:	f023 0308 	bic.w	r3, r3, #8
 80003fe:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000400:	e02a      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOD){
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4a1b      	ldr	r2, [pc, #108]	; (8000474 <GPIO_PeriClockControl+0x160>)
 8000406:	4293      	cmp	r3, r2
 8000408:	d106      	bne.n	8000418 <GPIO_PeriClockControl+0x104>
			GPIOD_PCLK_DI();
 800040a:	4b17      	ldr	r3, [pc, #92]	; (8000468 <GPIO_PeriClockControl+0x154>)
 800040c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040e:	4a16      	ldr	r2, [pc, #88]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000410:	f023 0310 	bic.w	r3, r3, #16
 8000414:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000416:	e01f      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOE){
 8000418:	687b      	ldr	r3, [r7, #4]
 800041a:	4a17      	ldr	r2, [pc, #92]	; (8000478 <GPIO_PeriClockControl+0x164>)
 800041c:	4293      	cmp	r3, r2
 800041e:	d106      	bne.n	800042e <GPIO_PeriClockControl+0x11a>
			GPIOE_PCLK_DI();
 8000420:	4b11      	ldr	r3, [pc, #68]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000424:	4a10      	ldr	r2, [pc, #64]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000426:	f023 0320 	bic.w	r3, r3, #32
 800042a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800042c:	e014      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOF){
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	4a12      	ldr	r2, [pc, #72]	; (800047c <GPIO_PeriClockControl+0x168>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d106      	bne.n	8000444 <GPIO_PeriClockControl+0x130>
			GPIOF_PCLK_DI();
 8000436:	4b0c      	ldr	r3, [pc, #48]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800043a:	4a0b      	ldr	r2, [pc, #44]	; (8000468 <GPIO_PeriClockControl+0x154>)
 800043c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000440:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000442:	e009      	b.n	8000458 <GPIO_PeriClockControl+0x144>
		else if (pGPIOx == GPIOH){
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	4a07      	ldr	r2, [pc, #28]	; (8000464 <GPIO_PeriClockControl+0x150>)
 8000448:	4293      	cmp	r3, r2
 800044a:	d105      	bne.n	8000458 <GPIO_PeriClockControl+0x144>
			GPIOH_PCLK_DI();
 800044c:	4b06      	ldr	r3, [pc, #24]	; (8000468 <GPIO_PeriClockControl+0x154>)
 800044e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000450:	4a05      	ldr	r2, [pc, #20]	; (8000468 <GPIO_PeriClockControl+0x154>)
 8000452:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000456:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000458:	bf00      	nop
 800045a:	370c      	adds	r7, #12
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr
 8000464:	40020000 	.word	0x40020000
 8000468:	40023800 	.word	0x40023800
 800046c:	40020400 	.word	0x40020400
 8000470:	40020800 	.word	0x40020800
 8000474:	40020c00 	.word	0x40020c00
 8000478:	40021000 	.word	0x40021000
 800047c:	40021400 	.word	0x40021400

08000480 <GPIO_Init>:
 * @Return:					-
 * @Note:					-
 */


void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000480:	b580      	push	{r7, lr}
 8000482:	b084      	sub	sp, #16
 8000484:	af00      	add	r7, sp, #0
 8000486:	6078      	str	r0, [r7, #4]

	GPIO_PeriClockControl(pGPIOHandle->pGPIOX, ENABLE);
 8000488:	687b      	ldr	r3, [r7, #4]
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	2101      	movs	r1, #1
 800048e:	4618      	mov	r0, r3
 8000490:	f7ff ff40 	bl	8000314 <GPIO_PeriClockControl>


	uint32_t temp = 0;
 8000494:	2300      	movs	r3, #0
 8000496:	60fb      	str	r3, [r7, #12]
	//Configure the mode
	//This first line tests if this is a interruption mode
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	795b      	ldrb	r3, [r3, #5]
 800049c:	2b03      	cmp	r3, #3
 800049e:	d814      	bhi.n	80004ca <GPIO_Init+0x4a>
	{
		temp |= ( (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode )<< (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); // Moder uses 2 bit for each position
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	795b      	ldrb	r3, [r3, #5]
 80004a4:	461a      	mov	r2, r3
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	791b      	ldrb	r3, [r3, #4]
 80004aa:	005b      	lsls	r3, r3, #1
 80004ac:	fa02 f303 	lsl.w	r3, r2, r3
 80004b0:	461a      	mov	r2, r3
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	4313      	orrs	r3, r2
 80004b6:	60fb      	str	r3, [r7, #12]
		pGPIOHandle->pGPIOX->MODER |= temp;
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	6819      	ldr	r1, [r3, #0]
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	68fa      	ldr	r2, [r7, #12]
 80004c4:	430a      	orrs	r2, r1
 80004c6:	601a      	str	r2, [r3, #0]
 80004c8:	e0af      	b.n	800062a <GPIO_Init+0x1aa>
	}
	else
	{
		/* Interrupt Mode*/
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	795b      	ldrb	r3, [r3, #5]
 80004ce:	2b05      	cmp	r3, #5
 80004d0:	d117      	bne.n	8000502 <GPIO_Init+0x82>
		{
			//1.Configure FTSR and clear RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //SET FTSR
 80004d2:	4b9b      	ldr	r3, [pc, #620]	; (8000740 <GPIO_Init+0x2c0>)
 80004d4:	68db      	ldr	r3, [r3, #12]
 80004d6:	687a      	ldr	r2, [r7, #4]
 80004d8:	7912      	ldrb	r2, [r2, #4]
 80004da:	4611      	mov	r1, r2
 80004dc:	2201      	movs	r2, #1
 80004de:	408a      	lsls	r2, r1
 80004e0:	4611      	mov	r1, r2
 80004e2:	4a97      	ldr	r2, [pc, #604]	; (8000740 <GPIO_Init+0x2c0>)
 80004e4:	430b      	orrs	r3, r1
 80004e6:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //RESET RTSR
 80004e8:	4b95      	ldr	r3, [pc, #596]	; (8000740 <GPIO_Init+0x2c0>)
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	687a      	ldr	r2, [r7, #4]
 80004ee:	7912      	ldrb	r2, [r2, #4]
 80004f0:	4611      	mov	r1, r2
 80004f2:	2201      	movs	r2, #1
 80004f4:	408a      	lsls	r2, r1
 80004f6:	43d2      	mvns	r2, r2
 80004f8:	4611      	mov	r1, r2
 80004fa:	4a91      	ldr	r2, [pc, #580]	; (8000740 <GPIO_Init+0x2c0>)
 80004fc:	400b      	ands	r3, r1
 80004fe:	6093      	str	r3, [r2, #8]
 8000500:	e035      	b.n	800056e <GPIO_Init+0xee>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	795b      	ldrb	r3, [r3, #5]
 8000506:	2b04      	cmp	r3, #4
 8000508:	d117      	bne.n	800053a <GPIO_Init+0xba>
		{
			//1.Configure RTSR and clear FTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //SET RTSR
 800050a:	4b8d      	ldr	r3, [pc, #564]	; (8000740 <GPIO_Init+0x2c0>)
 800050c:	689b      	ldr	r3, [r3, #8]
 800050e:	687a      	ldr	r2, [r7, #4]
 8000510:	7912      	ldrb	r2, [r2, #4]
 8000512:	4611      	mov	r1, r2
 8000514:	2201      	movs	r2, #1
 8000516:	408a      	lsls	r2, r1
 8000518:	4611      	mov	r1, r2
 800051a:	4a89      	ldr	r2, [pc, #548]	; (8000740 <GPIO_Init+0x2c0>)
 800051c:	430b      	orrs	r3, r1
 800051e:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //RESET FTSR
 8000520:	4b87      	ldr	r3, [pc, #540]	; (8000740 <GPIO_Init+0x2c0>)
 8000522:	68db      	ldr	r3, [r3, #12]
 8000524:	687a      	ldr	r2, [r7, #4]
 8000526:	7912      	ldrb	r2, [r2, #4]
 8000528:	4611      	mov	r1, r2
 800052a:	2201      	movs	r2, #1
 800052c:	408a      	lsls	r2, r1
 800052e:	43d2      	mvns	r2, r2
 8000530:	4611      	mov	r1, r2
 8000532:	4a83      	ldr	r2, [pc, #524]	; (8000740 <GPIO_Init+0x2c0>)
 8000534:	400b      	ands	r3, r1
 8000536:	60d3      	str	r3, [r2, #12]
 8000538:	e019      	b.n	800056e <GPIO_Init+0xee>
		}
		else if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	795b      	ldrb	r3, [r3, #5]
 800053e:	2b06      	cmp	r3, #6
 8000540:	d115      	bne.n	800056e <GPIO_Init+0xee>
		{
			//1.configure FTSR and RTSR
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //SET RTSR
 8000542:	4b7f      	ldr	r3, [pc, #508]	; (8000740 <GPIO_Init+0x2c0>)
 8000544:	689b      	ldr	r3, [r3, #8]
 8000546:	687a      	ldr	r2, [r7, #4]
 8000548:	7912      	ldrb	r2, [r2, #4]
 800054a:	4611      	mov	r1, r2
 800054c:	2201      	movs	r2, #1
 800054e:	408a      	lsls	r2, r1
 8000550:	4611      	mov	r1, r2
 8000552:	4a7b      	ldr	r2, [pc, #492]	; (8000740 <GPIO_Init+0x2c0>)
 8000554:	430b      	orrs	r3, r1
 8000556:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //SET FTSR
 8000558:	4b79      	ldr	r3, [pc, #484]	; (8000740 <GPIO_Init+0x2c0>)
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	687a      	ldr	r2, [r7, #4]
 800055e:	7912      	ldrb	r2, [r2, #4]
 8000560:	4611      	mov	r1, r2
 8000562:	2201      	movs	r2, #1
 8000564:	408a      	lsls	r2, r1
 8000566:	4611      	mov	r1, r2
 8000568:	4a75      	ldr	r2, [pc, #468]	; (8000740 <GPIO_Init+0x2c0>)
 800056a:	430b      	orrs	r3, r1
 800056c:	60d3      	str	r3, [r2, #12]
		}
		//2. Configure the GPIO port in the SYSCFG_EXTICR
		uint8_t temp1 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4); //The division by 4 will identify each EXTICR register to use - 4 because each register uses 4 bits
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	791b      	ldrb	r3, [r3, #4]
 8000572:	089b      	lsrs	r3, r3, #2
 8000574:	72fb      	strb	r3, [r7, #11]
		uint8_t temp2 = (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4); //This will identify the position in the register
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	791b      	ldrb	r3, [r3, #4]
 800057a:	f003 0303 	and.w	r3, r3, #3
 800057e:	72bb      	strb	r3, [r7, #10]
		uint8_t portcode = GPIO_BASEADDR_TO_PORT(pGPIOHandle->pGPIOX);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	681b      	ldr	r3, [r3, #0]
 8000584:	4a6f      	ldr	r2, [pc, #444]	; (8000744 <GPIO_Init+0x2c4>)
 8000586:	4293      	cmp	r3, r2
 8000588:	d032      	beq.n	80005f0 <GPIO_Init+0x170>
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	4a6e      	ldr	r2, [pc, #440]	; (8000748 <GPIO_Init+0x2c8>)
 8000590:	4293      	cmp	r3, r2
 8000592:	d02b      	beq.n	80005ec <GPIO_Init+0x16c>
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a6c      	ldr	r2, [pc, #432]	; (800074c <GPIO_Init+0x2cc>)
 800059a:	4293      	cmp	r3, r2
 800059c:	d024      	beq.n	80005e8 <GPIO_Init+0x168>
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	4a6b      	ldr	r2, [pc, #428]	; (8000750 <GPIO_Init+0x2d0>)
 80005a4:	4293      	cmp	r3, r2
 80005a6:	d01d      	beq.n	80005e4 <GPIO_Init+0x164>
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	4a69      	ldr	r2, [pc, #420]	; (8000754 <GPIO_Init+0x2d4>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d016      	beq.n	80005e0 <GPIO_Init+0x160>
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4a68      	ldr	r2, [pc, #416]	; (8000758 <GPIO_Init+0x2d8>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	d00f      	beq.n	80005dc <GPIO_Init+0x15c>
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a66      	ldr	r2, [pc, #408]	; (800075c <GPIO_Init+0x2dc>)
 80005c2:	4293      	cmp	r3, r2
 80005c4:	d008      	beq.n	80005d8 <GPIO_Init+0x158>
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a5e      	ldr	r2, [pc, #376]	; (8000744 <GPIO_Init+0x2c4>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d101      	bne.n	80005d4 <GPIO_Init+0x154>
 80005d0:	2307      	movs	r3, #7
 80005d2:	e00e      	b.n	80005f2 <GPIO_Init+0x172>
 80005d4:	2300      	movs	r3, #0
 80005d6:	e00c      	b.n	80005f2 <GPIO_Init+0x172>
 80005d8:	2306      	movs	r3, #6
 80005da:	e00a      	b.n	80005f2 <GPIO_Init+0x172>
 80005dc:	2305      	movs	r3, #5
 80005de:	e008      	b.n	80005f2 <GPIO_Init+0x172>
 80005e0:	2304      	movs	r3, #4
 80005e2:	e006      	b.n	80005f2 <GPIO_Init+0x172>
 80005e4:	2303      	movs	r3, #3
 80005e6:	e004      	b.n	80005f2 <GPIO_Init+0x172>
 80005e8:	2302      	movs	r3, #2
 80005ea:	e002      	b.n	80005f2 <GPIO_Init+0x172>
 80005ec:	2301      	movs	r3, #1
 80005ee:	e000      	b.n	80005f2 <GPIO_Init+0x172>
 80005f0:	2300      	movs	r3, #0
 80005f2:	727b      	strb	r3, [r7, #9]
		SYSCFG_PCLK_EN();
 80005f4:	4b5a      	ldr	r3, [pc, #360]	; (8000760 <GPIO_Init+0x2e0>)
 80005f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005f8:	4a59      	ldr	r2, [pc, #356]	; (8000760 <GPIO_Init+0x2e0>)
 80005fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005fe:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = ( portcode << (temp2 * 4));
 8000600:	7a7a      	ldrb	r2, [r7, #9]
 8000602:	7abb      	ldrb	r3, [r7, #10]
 8000604:	009b      	lsls	r3, r3, #2
 8000606:	fa02 f103 	lsl.w	r1, r2, r3
 800060a:	4a56      	ldr	r2, [pc, #344]	; (8000764 <GPIO_Init+0x2e4>)
 800060c:	7afb      	ldrb	r3, [r7, #11]
 800060e:	3302      	adds	r3, #2
 8000610:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000614:	4b4a      	ldr	r3, [pc, #296]	; (8000740 <GPIO_Init+0x2c0>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	687a      	ldr	r2, [r7, #4]
 800061a:	7912      	ldrb	r2, [r2, #4]
 800061c:	4611      	mov	r1, r2
 800061e:	2201      	movs	r2, #1
 8000620:	408a      	lsls	r2, r1
 8000622:	4611      	mov	r1, r2
 8000624:	4a46      	ldr	r2, [pc, #280]	; (8000740 <GPIO_Init+0x2c0>)
 8000626:	430b      	orrs	r3, r1
 8000628:	6013      	str	r3, [r2, #0]

	}
	temp = 0;
 800062a:	2300      	movs	r3, #0
 800062c:	60fb      	str	r3, [r7, #12]

	//Configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	799b      	ldrb	r3, [r3, #6]
 8000632:	461a      	mov	r2, r3
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	791b      	ldrb	r3, [r3, #4]
 8000638:	005b      	lsls	r3, r3, #1
 800063a:	fa02 f303 	lsl.w	r3, r2, r3
 800063e:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOX->OSPEEDER &= ~(3ul << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //Clearing
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	6899      	ldr	r1, [r3, #8]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	791b      	ldrb	r3, [r3, #4]
 800064a:	005b      	lsls	r3, r3, #1
 800064c:	2203      	movs	r2, #3
 800064e:	fa02 f303 	lsl.w	r3, r2, r3
 8000652:	43da      	mvns	r2, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	400a      	ands	r2, r1
 800065a:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOX->OSPEEDER |= temp; //setting
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	6899      	ldr	r1, [r3, #8]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	68fa      	ldr	r2, [r7, #12]
 8000668:	430a      	orrs	r2, r1
 800066a:	609a      	str	r2, [r3, #8]
	temp = 0;
 800066c:	2300      	movs	r3, #0
 800066e:	60fb      	str	r3, [r7, #12]

	//configure PuPd
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	79db      	ldrb	r3, [r3, #7]
 8000674:	461a      	mov	r2, r3
 8000676:	687b      	ldr	r3, [r7, #4]
 8000678:	791b      	ldrb	r3, [r3, #4]
 800067a:	005b      	lsls	r3, r3, #1
 800067c:	fa02 f303 	lsl.w	r3, r2, r3
 8000680:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOX->PUPDR &= ~(3ul << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //Clearing
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	68d9      	ldr	r1, [r3, #12]
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	791b      	ldrb	r3, [r3, #4]
 800068c:	005b      	lsls	r3, r3, #1
 800068e:	2203      	movs	r2, #3
 8000690:	fa02 f303 	lsl.w	r3, r2, r3
 8000694:	43da      	mvns	r2, r3
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	400a      	ands	r2, r1
 800069c:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOX->PUPDR |= temp;
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	68d9      	ldr	r1, [r3, #12]
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	68fa      	ldr	r2, [r7, #12]
 80006aa:	430a      	orrs	r2, r1
 80006ac:	60da      	str	r2, [r3, #12]
	temp = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	60fb      	str	r3, [r7, #12]

	// configure output type
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType) << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	7a1b      	ldrb	r3, [r3, #8]
 80006b6:	461a      	mov	r2, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	791b      	ldrb	r3, [r3, #4]
 80006bc:	fa02 f303 	lsl.w	r3, r2, r3
 80006c0:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOX->OTYPER  &= ~(1ul << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //Clearing
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	6859      	ldr	r1, [r3, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	791b      	ldrb	r3, [r3, #4]
 80006cc:	461a      	mov	r2, r3
 80006ce:	2301      	movs	r3, #1
 80006d0:	4093      	lsls	r3, r2
 80006d2:	43da      	mvns	r2, r3
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	400a      	ands	r2, r1
 80006da:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOX->OTYPER |= temp;
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	6859      	ldr	r1, [r3, #4]
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	68fa      	ldr	r2, [r7, #12]
 80006e8:	430a      	orrs	r2, r1
 80006ea:	605a      	str	r2, [r3, #4]
	temp = 0;
 80006ec:	2300      	movs	r3, #0
 80006ee:	60fb      	str	r3, [r7, #12]

	//alternate function
	if (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN){
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	795b      	ldrb	r3, [r3, #5]
 80006f4:	2b02      	cmp	r3, #2
 80006f6:	d159      	bne.n	80007ac <GPIO_Init+0x32c>
		if (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber < GPIO_PIN_8){
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	791b      	ldrb	r3, [r3, #4]
 80006fc:	2b07      	cmp	r3, #7
 80006fe:	d833      	bhi.n	8000768 <GPIO_Init+0x2e8>
			temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	7a5b      	ldrb	r3, [r3, #9]
 8000704:	461a      	mov	r2, r3
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	791b      	ldrb	r3, [r3, #4]
 800070a:	009b      	lsls	r3, r3, #2
 800070c:	fa02 f303 	lsl.w	r3, r2, r3
 8000710:	60fb      	str	r3, [r7, #12]
			pGPIOHandle->pGPIOX->AFRL &= ~(15ul << ( 4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	6a19      	ldr	r1, [r3, #32]
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	791b      	ldrb	r3, [r3, #4]
 800071c:	009b      	lsls	r3, r3, #2
 800071e:	220f      	movs	r2, #15
 8000720:	fa02 f303 	lsl.w	r3, r2, r3
 8000724:	43da      	mvns	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	400a      	ands	r2, r1
 800072c:	621a      	str	r2, [r3, #32]
			pGPIOHandle->pGPIOX->AFRL |= temp;
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	6a19      	ldr	r1, [r3, #32]
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	68fa      	ldr	r2, [r7, #12]
 800073a:	430a      	orrs	r2, r1
 800073c:	621a      	str	r2, [r3, #32]
 800073e:	e033      	b.n	80007a8 <GPIO_Init+0x328>
 8000740:	40013c00 	.word	0x40013c00
 8000744:	40020000 	.word	0x40020000
 8000748:	40020400 	.word	0x40020400
 800074c:	40020800 	.word	0x40020800
 8000750:	40020c00 	.word	0x40020c00
 8000754:	40021000 	.word	0x40021000
 8000758:	40021400 	.word	0x40021400
 800075c:	40021800 	.word	0x40021800
 8000760:	40023800 	.word	0x40023800
 8000764:	40013800 	.word	0x40013800
		}
		else{
			temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber - 8)));
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	7a5b      	ldrb	r3, [r3, #9]
 800076c:	461a      	mov	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	791b      	ldrb	r3, [r3, #4]
 8000772:	3b08      	subs	r3, #8
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	fa02 f303 	lsl.w	r3, r2, r3
 800077a:	60fb      	str	r3, [r7, #12]
			pGPIOHandle->pGPIOX->AFRH &= ~(15ul << ( 4 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	791b      	ldrb	r3, [r3, #4]
 8000786:	009b      	lsls	r3, r3, #2
 8000788:	220f      	movs	r2, #15
 800078a:	fa02 f303 	lsl.w	r3, r2, r3
 800078e:	43da      	mvns	r2, r3
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	400a      	ands	r2, r1
 8000796:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandle->pGPIOX->AFRH |= temp;
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	68fa      	ldr	r2, [r7, #12]
 80007a4:	430a      	orrs	r2, r1
 80007a6:	625a      	str	r2, [r3, #36]	; 0x24
		}
		temp = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	60fb      	str	r3, [r7, #12]
	}

}
 80007ac:	bf00      	nop
 80007ae:	3710      	adds	r7, #16
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}

080007b4 <GPIO_IRQInterruptConfig>:
 * @Param2:					IRQ priority
 * @Param3:					Enable or Disable
 * @Return:					None
 * @Note:					-
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnableDisable){
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	460a      	mov	r2, r1
 80007be:	71fb      	strb	r3, [r7, #7]
 80007c0:	4613      	mov	r3, r2
 80007c2:	71bb      	strb	r3, [r7, #6]

	if (EnableDisable == ENABLE)
 80007c4:	79bb      	ldrb	r3, [r7, #6]
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d133      	bne.n	8000832 <GPIO_IRQInterruptConfig+0x7e>
	{
		if (IRQNumber < 32){
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	2b1f      	cmp	r3, #31
 80007ce:	d80a      	bhi.n	80007e6 <GPIO_IRQInterruptConfig+0x32>
			//NVIC_ISER0
			*NVIC_ISER0 |= (1 << IRQNumber);
 80007d0:	4b36      	ldr	r3, [pc, #216]	; (80008ac <GPIO_IRQInterruptConfig+0xf8>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	79fa      	ldrb	r2, [r7, #7]
 80007d6:	2101      	movs	r1, #1
 80007d8:	fa01 f202 	lsl.w	r2, r1, r2
 80007dc:	4611      	mov	r1, r2
 80007de:	4a33      	ldr	r2, [pc, #204]	; (80008ac <GPIO_IRQInterruptConfig+0xf8>)
 80007e0:	430b      	orrs	r3, r1
 80007e2:	6013      	str	r3, [r2, #0]
		else if (IRQNumber >= 64 && IRQNumber < 96){
			//NVIC_ICER2
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
		}
	}
}
 80007e4:	e05c      	b.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
		else if( IRQNumber >= 32 && IRQNumber < 64){
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	2b1f      	cmp	r3, #31
 80007ea:	d90f      	bls.n	800080c <GPIO_IRQInterruptConfig+0x58>
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	2b3f      	cmp	r3, #63	; 0x3f
 80007f0:	d80c      	bhi.n	800080c <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= (1 << (IRQNumber % 32));
 80007f2:	4b2f      	ldr	r3, [pc, #188]	; (80008b0 <GPIO_IRQInterruptConfig+0xfc>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	79fa      	ldrb	r2, [r7, #7]
 80007f8:	f002 021f 	and.w	r2, r2, #31
 80007fc:	2101      	movs	r1, #1
 80007fe:	fa01 f202 	lsl.w	r2, r1, r2
 8000802:	4611      	mov	r1, r2
 8000804:	4a2a      	ldr	r2, [pc, #168]	; (80008b0 <GPIO_IRQInterruptConfig+0xfc>)
 8000806:	430b      	orrs	r3, r1
 8000808:	6013      	str	r3, [r2, #0]
 800080a:	e049      	b.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
		else if (IRQNumber >= 64 && IRQNumber < 96){
 800080c:	79fb      	ldrb	r3, [r7, #7]
 800080e:	2b3f      	cmp	r3, #63	; 0x3f
 8000810:	d946      	bls.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
 8000812:	79fb      	ldrb	r3, [r7, #7]
 8000814:	2b5f      	cmp	r3, #95	; 0x5f
 8000816:	d843      	bhi.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
			*NVIC_ISER2 |= (1 << (IRQNumber % 64));
 8000818:	4b26      	ldr	r3, [pc, #152]	; (80008b4 <GPIO_IRQInterruptConfig+0x100>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	79fa      	ldrb	r2, [r7, #7]
 800081e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000822:	2101      	movs	r1, #1
 8000824:	fa01 f202 	lsl.w	r2, r1, r2
 8000828:	4611      	mov	r1, r2
 800082a:	4a22      	ldr	r2, [pc, #136]	; (80008b4 <GPIO_IRQInterruptConfig+0x100>)
 800082c:	430b      	orrs	r3, r1
 800082e:	6013      	str	r3, [r2, #0]
}
 8000830:	e036      	b.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
	else if (EnableDisable == DISABLE){
 8000832:	79bb      	ldrb	r3, [r7, #6]
 8000834:	2b00      	cmp	r3, #0
 8000836:	d133      	bne.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
		if (IRQNumber < 32){
 8000838:	79fb      	ldrb	r3, [r7, #7]
 800083a:	2b1f      	cmp	r3, #31
 800083c:	d80a      	bhi.n	8000854 <GPIO_IRQInterruptConfig+0xa0>
			*NVIC_ICER0 |= (1 << IRQNumber);
 800083e:	4b1e      	ldr	r3, [pc, #120]	; (80008b8 <GPIO_IRQInterruptConfig+0x104>)
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	79fa      	ldrb	r2, [r7, #7]
 8000844:	2101      	movs	r1, #1
 8000846:	fa01 f202 	lsl.w	r2, r1, r2
 800084a:	4611      	mov	r1, r2
 800084c:	4a1a      	ldr	r2, [pc, #104]	; (80008b8 <GPIO_IRQInterruptConfig+0x104>)
 800084e:	430b      	orrs	r3, r1
 8000850:	6013      	str	r3, [r2, #0]
}
 8000852:	e025      	b.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
		else if( IRQNumber >= 32 && IRQNumber < 64){
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	2b1f      	cmp	r3, #31
 8000858:	d90f      	bls.n	800087a <GPIO_IRQInterruptConfig+0xc6>
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	2b3f      	cmp	r3, #63	; 0x3f
 800085e:	d80c      	bhi.n	800087a <GPIO_IRQInterruptConfig+0xc6>
			*NVIC_ICER1 |= (1 << (IRQNumber % 32));
 8000860:	4b16      	ldr	r3, [pc, #88]	; (80008bc <GPIO_IRQInterruptConfig+0x108>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	79fa      	ldrb	r2, [r7, #7]
 8000866:	f002 021f 	and.w	r2, r2, #31
 800086a:	2101      	movs	r1, #1
 800086c:	fa01 f202 	lsl.w	r2, r1, r2
 8000870:	4611      	mov	r1, r2
 8000872:	4a12      	ldr	r2, [pc, #72]	; (80008bc <GPIO_IRQInterruptConfig+0x108>)
 8000874:	430b      	orrs	r3, r1
 8000876:	6013      	str	r3, [r2, #0]
 8000878:	e012      	b.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
		else if (IRQNumber >= 64 && IRQNumber < 96){
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	2b3f      	cmp	r3, #63	; 0x3f
 800087e:	d90f      	bls.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
 8000880:	79fb      	ldrb	r3, [r7, #7]
 8000882:	2b5f      	cmp	r3, #95	; 0x5f
 8000884:	d80c      	bhi.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
			*NVIC_ICER2 |= (1 << (IRQNumber % 64));
 8000886:	4b0e      	ldr	r3, [pc, #56]	; (80008c0 <GPIO_IRQInterruptConfig+0x10c>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	79fa      	ldrb	r2, [r7, #7]
 800088c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8000890:	2101      	movs	r1, #1
 8000892:	fa01 f202 	lsl.w	r2, r1, r2
 8000896:	4611      	mov	r1, r2
 8000898:	4a09      	ldr	r2, [pc, #36]	; (80008c0 <GPIO_IRQInterruptConfig+0x10c>)
 800089a:	430b      	orrs	r3, r1
 800089c:	6013      	str	r3, [r2, #0]
}
 800089e:	e7ff      	b.n	80008a0 <GPIO_IRQInterruptConfig+0xec>
 80008a0:	bf00      	nop
 80008a2:	370c      	adds	r7, #12
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr
 80008ac:	e000e100 	.word	0xe000e100
 80008b0:	e000e104 	.word	0xe000e104
 80008b4:	e000e108 	.word	0xe000e108
 80008b8:	e000e180 	.word	0xe000e180
 80008bc:	e000e184 	.word	0xe000e184
 80008c0:	e000e188 	.word	0xe000e188

080008c4 <GPIO_IRQPriorityConfig>:
	 *	each register is divided by 8 bits each IRQnumbers
	 *	To find which IPR register, divide by 4 (3 IRQ in each register)
 ************************************************************************/


void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint8_t IRQPriority){
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	460a      	mov	r2, r1
 80008ce:	71fb      	strb	r3, [r7, #7]
 80008d0:	4613      	mov	r3, r2
 80008d2:	71bb      	strb	r3, [r7, #6]
		//Here we find the IPR register that needs to be configured
		uint8_t iprx = IRQNumber / 4;
 80008d4:	79fb      	ldrb	r3, [r7, #7]
 80008d6:	089b      	lsrs	r3, r3, #2
 80008d8:	73fb      	strb	r3, [r7, #15]
		//because each register is divided in 4 different IRQ, we use the MOD 4
		uint8_t iprx_section = IRQNumber % 4;
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	f003 0303 	and.w	r3, r3, #3
 80008e0:	73bb      	strb	r3, [r7, #14]
		/*Each register is 32 bits so we multiply the register number by 4
		 * Notice the 4 lower bits are inaccessible, so we need to shift by 4
		 * to configure the 4 higher bits
		 */
		uint8_t shift_IRQ = (8 * iprx_section) + (8 - NO_PR_BITS_IMPLEMENTED);
 80008e2:	7bbb      	ldrb	r3, [r7, #14]
 80008e4:	00db      	lsls	r3, r3, #3
 80008e6:	b2db      	uxtb	r3, r3
 80008e8:	3304      	adds	r3, #4
 80008ea:	737b      	strb	r3, [r7, #13]
		*(NVIC_PR_BASEADDRESS + (iprx * 4)) = (IRQPriority << shift_IRQ);
 80008ec:	79ba      	ldrb	r2, [r7, #6]
 80008ee:	7b7b      	ldrb	r3, [r7, #13]
 80008f0:	409a      	lsls	r2, r3
 80008f2:	7bfb      	ldrb	r3, [r7, #15]
 80008f4:	011b      	lsls	r3, r3, #4
 80008f6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80008fa:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80008fe:	601a      	str	r2, [r3, #0]
}
 8000900:	bf00      	nop
 8000902:	3714      	adds	r7, #20
 8000904:	46bd      	mov	sp, r7
 8000906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090a:	4770      	bx	lr

0800090c <GPIO_Clear_Interrupt>:
 * @Return:					None
 * @Note:					-
 ************************************************************************/


void GPIO_Clear_Interrupt(uint8_t PinNumber){
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	4603      	mov	r3, r0
 8000914:	71fb      	strb	r3, [r7, #7]
/*
 * Remember to use the correct implementation of the EXTI_IRQHandler
 * those functions are weak defined in Startup file
 */
	if( (EXTI->PR & (1 << PinNumber)) != 0){
 8000916:	4b0c      	ldr	r3, [pc, #48]	; (8000948 <GPIO_Clear_Interrupt+0x3c>)
 8000918:	695b      	ldr	r3, [r3, #20]
 800091a:	79fa      	ldrb	r2, [r7, #7]
 800091c:	2101      	movs	r1, #1
 800091e:	fa01 f202 	lsl.w	r2, r1, r2
 8000922:	4013      	ands	r3, r2
 8000924:	2b00      	cmp	r3, #0
 8000926:	d009      	beq.n	800093c <GPIO_Clear_Interrupt+0x30>
		EXTI->PR |= (1 << PinNumber); // PR register is cleared with setting 1.
 8000928:	4b07      	ldr	r3, [pc, #28]	; (8000948 <GPIO_Clear_Interrupt+0x3c>)
 800092a:	695b      	ldr	r3, [r3, #20]
 800092c:	79fa      	ldrb	r2, [r7, #7]
 800092e:	2101      	movs	r1, #1
 8000930:	fa01 f202 	lsl.w	r2, r1, r2
 8000934:	4611      	mov	r1, r2
 8000936:	4a04      	ldr	r2, [pc, #16]	; (8000948 <GPIO_Clear_Interrupt+0x3c>)
 8000938:	430b      	orrs	r3, r1
 800093a:	6153      	str	r3, [r2, #20]
	}
}
 800093c:	bf00      	nop
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	40013c00 	.word	0x40013c00

0800094c <SPI_PeriClockControl>:
* @see SPI_PeriClockControl

*******************************************************************************/

void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnableDisable)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
 8000954:	460b      	mov	r3, r1
 8000956:	70fb      	strb	r3, [r7, #3]
	if (EnableDisable == ENABLE)
 8000958:	78fb      	ldrb	r3, [r7, #3]
 800095a:	2b01      	cmp	r3, #1
 800095c:	d12b      	bne.n	80009b6 <SPI_PeriClockControl+0x6a>
	{
		if (pSPIx == SPI1)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4a2f      	ldr	r2, [pc, #188]	; (8000a20 <SPI_PeriClockControl+0xd4>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d106      	bne.n	8000974 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000966:	4b2f      	ldr	r3, [pc, #188]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 8000968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800096a:	4a2e      	ldr	r2, [pc, #184]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 800096c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000970:	6453      	str	r3, [r2, #68]	; 0x44
		else if (pSPIx == SPI4)
		{
			SPI4_PCLK_DI();
		}
	}
}
 8000972:	e04e      	b.n	8000a12 <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI2)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	4a2c      	ldr	r2, [pc, #176]	; (8000a28 <SPI_PeriClockControl+0xdc>)
 8000978:	4293      	cmp	r3, r2
 800097a:	d106      	bne.n	800098a <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 800097c:	4b29      	ldr	r3, [pc, #164]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 800097e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000980:	4a28      	ldr	r2, [pc, #160]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 8000982:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000986:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000988:	e043      	b.n	8000a12 <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI3)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a27      	ldr	r2, [pc, #156]	; (8000a2c <SPI_PeriClockControl+0xe0>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d106      	bne.n	80009a0 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000992:	4b24      	ldr	r3, [pc, #144]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 8000994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000996:	4a23      	ldr	r2, [pc, #140]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 8000998:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800099c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800099e:	e038      	b.n	8000a12 <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI4)
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	4a23      	ldr	r2, [pc, #140]	; (8000a30 <SPI_PeriClockControl+0xe4>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d134      	bne.n	8000a12 <SPI_PeriClockControl+0xc6>
			SPI4_PCLK_EN();
 80009a8:	4b1e      	ldr	r3, [pc, #120]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 80009aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009ac:	4a1d      	ldr	r2, [pc, #116]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 80009ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80009b2:	6453      	str	r3, [r2, #68]	; 0x44
}
 80009b4:	e02d      	b.n	8000a12 <SPI_PeriClockControl+0xc6>
	else if (EnableDisable == DISABLE)
 80009b6:	78fb      	ldrb	r3, [r7, #3]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d12a      	bne.n	8000a12 <SPI_PeriClockControl+0xc6>
		if (pSPIx == SPI1)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	4a18      	ldr	r2, [pc, #96]	; (8000a20 <SPI_PeriClockControl+0xd4>)
 80009c0:	4293      	cmp	r3, r2
 80009c2:	d106      	bne.n	80009d2 <SPI_PeriClockControl+0x86>
			SPI1_PCLK_DI();
 80009c4:	4b17      	ldr	r3, [pc, #92]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 80009c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c8:	4a16      	ldr	r2, [pc, #88]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 80009ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80009ce:	6453      	str	r3, [r2, #68]	; 0x44
}
 80009d0:	e01f      	b.n	8000a12 <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI2)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	4a14      	ldr	r2, [pc, #80]	; (8000a28 <SPI_PeriClockControl+0xdc>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d106      	bne.n	80009e8 <SPI_PeriClockControl+0x9c>
			SPI2_PCLK_DI();
 80009da:	4b12      	ldr	r3, [pc, #72]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 80009dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009de:	4a11      	ldr	r2, [pc, #68]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 80009e0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80009e4:	6413      	str	r3, [r2, #64]	; 0x40
}
 80009e6:	e014      	b.n	8000a12 <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI3)
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	4a10      	ldr	r2, [pc, #64]	; (8000a2c <SPI_PeriClockControl+0xe0>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d106      	bne.n	80009fe <SPI_PeriClockControl+0xb2>
			SPI3_PCLK_DI();
 80009f0:	4b0c      	ldr	r3, [pc, #48]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 80009f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f4:	4a0b      	ldr	r2, [pc, #44]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 80009f6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80009fa:	6413      	str	r3, [r2, #64]	; 0x40
}
 80009fc:	e009      	b.n	8000a12 <SPI_PeriClockControl+0xc6>
		else if (pSPIx == SPI4)
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	4a0b      	ldr	r2, [pc, #44]	; (8000a30 <SPI_PeriClockControl+0xe4>)
 8000a02:	4293      	cmp	r3, r2
 8000a04:	d105      	bne.n	8000a12 <SPI_PeriClockControl+0xc6>
			SPI4_PCLK_DI();
 8000a06:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 8000a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a0a:	4a06      	ldr	r2, [pc, #24]	; (8000a24 <SPI_PeriClockControl+0xd8>)
 8000a0c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000a10:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000a12:	bf00      	nop
 8000a14:	370c      	adds	r7, #12
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	40013000 	.word	0x40013000
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40003800 	.word	0x40003800
 8000a2c:	40003c00 	.word	0x40003c00
 8000a30:	40013400 	.word	0x40013400

08000a34 <SPI_Init>:
* @see SPI_Init

*******************************************************************************/

void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b084      	sub	sp, #16
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]

	//Clock Enable
	SPI_PeriClockControl(pSPIHandle->pSPIx,ENABLE);
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	2101      	movs	r1, #1
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff ff82 	bl	800094c <SPI_PeriClockControl>

	uint32_t tempreg = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	60fb      	str	r3, [r7, #12]

	//1. Configure the device mode
	tempreg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	791b      	ldrb	r3, [r3, #4]
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	461a      	mov	r2, r3
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	4313      	orrs	r3, r2
 8000a58:	60fb      	str	r3, [r7, #12]

	//2. Configure the BUS Config

	if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_FD)
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	795b      	ldrb	r3, [r3, #5]
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	d104      	bne.n	8000a6c <SPI_Init+0x38>
	{
		//BIDI clear
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000a68:	60fb      	str	r3, [r7, #12]
 8000a6a:	e014      	b.n	8000a96 <SPI_Init+0x62>
	}
	else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_HD)
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	795b      	ldrb	r3, [r3, #5]
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	d104      	bne.n	8000a7e <SPI_Init+0x4a>
	{
		//BIDI SET
		tempreg |= (1 << SPI_CR1_BIDIMODE);
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a7a:	60fb      	str	r3, [r7, #12]
 8000a7c:	e00b      	b.n	8000a96 <SPI_Init+0x62>
	}
	else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUSCONFIG_SIMPLEX_RXONLY)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	795b      	ldrb	r3, [r3, #5]
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d107      	bne.n	8000a96 <SPI_Init+0x62>
	{
		//BIDI clear and RXONLY SET
		tempreg |= (1 << SPI_CR1_RXONLY);
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a8c:	60fb      	str	r3, [r7, #12]
		tempreg &= ~(1 << SPI_CR1_BIDIMODE);
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000a94:	60fb      	str	r3, [r7, #12]
	}

	//3. SPI_SPI_SclkSpeed;
	tempreg |= (pSPIHandle->SPIConfig.SPI_SPI_SclkSpeed << SPI_CR1_BR);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	799b      	ldrb	r3, [r3, #6]
 8000a9a:	00db      	lsls	r3, r3, #3
 8000a9c:	461a      	mov	r2, r3
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	4313      	orrs	r3, r2
 8000aa2:	60fb      	str	r3, [r7, #12]


	//4. SPI_DFF;
	tempreg |= (pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	79db      	ldrb	r3, [r3, #7]
 8000aa8:	02db      	lsls	r3, r3, #11
 8000aaa:	461a      	mov	r2, r3
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	60fb      	str	r3, [r7, #12]

	//5. SPI_CPOL;
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL);
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	7a1b      	ldrb	r3, [r3, #8]
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	461a      	mov	r2, r3
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	4313      	orrs	r3, r2
 8000abe:	60fb      	str	r3, [r7, #12]

	//6. SPI_CPHA;
	tempreg |= (pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA);
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	7a5b      	ldrb	r3, [r3, #9]
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	68fb      	ldr	r3, [r7, #12]
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	60fb      	str	r3, [r7, #12]

	//7. SPI_SSM;
	tempreg |= (pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	7a9b      	ldrb	r3, [r3, #10]
 8000ad0:	025b      	lsls	r3, r3, #9
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	4313      	orrs	r3, r2
 8000ad8:	60fb      	str	r3, [r7, #12]

	//Push to register
	pSPIHandle->pSPIx->CR1 = tempreg;
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	68fa      	ldr	r2, [r7, #12]
 8000ae0:	601a      	str	r2, [r3, #0]


}
 8000ae2:	bf00      	nop
 8000ae4:	3710      	adds	r7, #16
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}

08000aea <SPI_PeripheralControl>:
* @see SPI_PeripheralControl

*******************************************************************************/

void SPI_PeripheralControl(SPI_RegDef_t *pSPIRegDef, uint8_t EnableDisable)
{
 8000aea:	b480      	push	{r7}
 8000aec:	b083      	sub	sp, #12
 8000aee:	af00      	add	r7, sp, #0
 8000af0:	6078      	str	r0, [r7, #4]
 8000af2:	460b      	mov	r3, r1
 8000af4:	70fb      	strb	r3, [r7, #3]
	if (EnableDisable == ENABLE)
 8000af6:	78fb      	ldrb	r3, [r7, #3]
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d106      	bne.n	8000b0a <SPI_PeripheralControl+0x20>
	{
		pSPIRegDef->CR1 |= (1 << SPI_CR1_SPE);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	601a      	str	r2, [r3, #0]
	else
	{
		pSPIRegDef->CR1 &= ~(1 << SPI_CR1_SPE);
	}

}
 8000b08:	e005      	b.n	8000b16 <SPI_PeripheralControl+0x2c>
		pSPIRegDef->CR1 &= ~(1 << SPI_CR1_SPE);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	601a      	str	r2, [r3, #0]
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr

08000b22 <SPI_Config_SSOE>:
*
* @see SPI_Config_SSOE

*******************************************************************************/
void SPI_Config_SSOE(SPI_RegDef_t *pSPIRegDef, uint8_t EnableDisable)
{
 8000b22:	b480      	push	{r7}
 8000b24:	b083      	sub	sp, #12
 8000b26:	af00      	add	r7, sp, #0
 8000b28:	6078      	str	r0, [r7, #4]
 8000b2a:	460b      	mov	r3, r1
 8000b2c:	70fb      	strb	r3, [r7, #3]
	if (EnableDisable == ENABLE)
 8000b2e:	78fb      	ldrb	r3, [r7, #3]
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d106      	bne.n	8000b42 <SPI_Config_SSOE+0x20>
	{
		pSPIRegDef->CR2 |= (1 << SPI_CR2_SSOE);
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	685b      	ldr	r3, [r3, #4]
 8000b38:	f043 0204 	orr.w	r2, r3, #4
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	605a      	str	r2, [r3, #4]
	else
	{
		pSPIRegDef->CR2 &= ~(1 << SPI_CR2_SSOE);
	}

}
 8000b40:	e005      	b.n	8000b4e <SPI_Config_SSOE+0x2c>
		pSPIRegDef->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	f023 0204 	bic.w	r2, r3, #4
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	605a      	str	r2, [r3, #4]
}
 8000b4e:	bf00      	nop
 8000b50:	370c      	adds	r7, #12
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr

08000b5a <SPI_GetFlagStatus>:

/*
 * FLAG Status
 */
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 8000b5a:	b480      	push	{r7}
 8000b5c:	b083      	sub	sp, #12
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
 8000b62:	6039      	str	r1, [r7, #0]

	if (pSPIx->SR & FlagName)
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	689a      	ldr	r2, [r3, #8]
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d001      	beq.n	8000b74 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e000      	b.n	8000b76 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr

08000b82 <SPI_SendData>:
/*
 * Data send and Receive - Blocking mode
 */

void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTXBuffer, uint32_t Lenght)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b084      	sub	sp, #16
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	60f8      	str	r0, [r7, #12]
 8000b8a:	60b9      	str	r1, [r7, #8]
 8000b8c:	607a      	str	r2, [r7, #4]
	while (Lenght > 0)
 8000b8e:	e014      	b.n	8000bba <SPI_SendData+0x38>
	{
		//while( !( pSPIx->SR & (1 << SPI_SR_TXE) ) )  //This tests if the bit position is set
		while( SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET );
 8000b90:	bf00      	nop
 8000b92:	2102      	movs	r1, #2
 8000b94:	68f8      	ldr	r0, [r7, #12]
 8000b96:	f7ff ffe0 	bl	8000b5a <SPI_GetFlagStatus>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d0f8      	beq.n	8000b92 <SPI_SendData+0x10>

		//Verify the Frame format (8bits or 16 bits) using the CR1_DFF
		if ( (pSPIx->CR1 & (1 << SPI_CR1_DFF) ) == 1)
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	681b      	ldr	r3, [r3, #0]

		}
		else
		{
			//8bits
			pSPIx->DR = *(pTXBuffer);
 8000ba4:	68bb      	ldr	r3, [r7, #8]
 8000ba6:	781b      	ldrb	r3, [r3, #0]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	60da      	str	r2, [r3, #12]
			pTXBuffer++;
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	60bb      	str	r3, [r7, #8]
		}
		Lenght--;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	3b01      	subs	r3, #1
 8000bb8:	607b      	str	r3, [r7, #4]
	while (Lenght > 0)
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d1e7      	bne.n	8000b90 <SPI_SendData+0xe>
	}

}
 8000bc0:	bf00      	nop
 8000bc2:	3710      	adds	r7, #16
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}

08000bc8 <main>:

/*
 * START PROGRAM
 */
int main()
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0

	SysTickInit();
 8000bcc:	f7ff fb22 	bl	8000214 <SysTickInit>
	GPIO_Conf();
 8000bd0:	f000 f87e 	bl	8000cd0 <GPIO_Conf>
	SPI_Conf();
 8000bd4:	f000 f838 	bl	8000c48 <SPI_Conf>


	while(1)
	{
		//GPIO_ToggleOutputPin(GPIOA, GPIO_PIN_5);
		delay_ms(100);
 8000bd8:	2064      	movs	r0, #100	; 0x64
 8000bda:	f7ff fb6d 	bl	80002b8 <delay_ms>
 8000bde:	e7fb      	b.n	8000bd8 <main+0x10>

08000be0 <EXTI15_10_IRQHandler>:


/*
 * EXTI Handler
 */
void EXTI15_10_IRQHandler(void){
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
	GPIO_Clear_Interrupt(GPIO_PIN_13);
 8000be6:	200d      	movs	r0, #13
 8000be8:	f7ff fe90 	bl	800090c <GPIO_Clear_Interrupt>

	SPI_PeripheralControl(ARDUINO_SPI, ENABLE);
 8000bec:	2101      	movs	r1, #1
 8000bee:	4814      	ldr	r0, [pc, #80]	; (8000c40 <EXTI15_10_IRQHandler+0x60>)
 8000bf0:	f7ff ff7b 	bl	8000aea <SPI_PeripheralControl>

	uint8_t Length = strlen(&testdata);
 8000bf4:	4813      	ldr	r0, [pc, #76]	; (8000c44 <EXTI15_10_IRQHandler+0x64>)
 8000bf6:	f7ff fb05 	bl	8000204 <strlen>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	b2db      	uxtb	r3, r3
 8000bfe:	71fb      	strb	r3, [r7, #7]
	SPI_SendData(ARDUINO_SPI, &Length, 1);
 8000c00:	1dfb      	adds	r3, r7, #7
 8000c02:	2201      	movs	r2, #1
 8000c04:	4619      	mov	r1, r3
 8000c06:	480e      	ldr	r0, [pc, #56]	; (8000c40 <EXTI15_10_IRQHandler+0x60>)
 8000c08:	f7ff ffbb 	bl	8000b82 <SPI_SendData>

	SPI_SendData(ARDUINO_SPI, testdata, (uint32_t)strlen(testdata));
 8000c0c:	480d      	ldr	r0, [pc, #52]	; (8000c44 <EXTI15_10_IRQHandler+0x64>)
 8000c0e:	f7ff faf9 	bl	8000204 <strlen>
 8000c12:	4603      	mov	r3, r0
 8000c14:	461a      	mov	r2, r3
 8000c16:	490b      	ldr	r1, [pc, #44]	; (8000c44 <EXTI15_10_IRQHandler+0x64>)
 8000c18:	4809      	ldr	r0, [pc, #36]	; (8000c40 <EXTI15_10_IRQHandler+0x60>)
 8000c1a:	f7ff ffb2 	bl	8000b82 <SPI_SendData>

	while(SPI_GetFlagStatus(ARDUINO_SPI, SPI_BSY_FLAG) );
 8000c1e:	bf00      	nop
 8000c20:	2180      	movs	r1, #128	; 0x80
 8000c22:	4807      	ldr	r0, [pc, #28]	; (8000c40 <EXTI15_10_IRQHandler+0x60>)
 8000c24:	f7ff ff99 	bl	8000b5a <SPI_GetFlagStatus>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d1f8      	bne.n	8000c20 <EXTI15_10_IRQHandler+0x40>
	SPI_PeripheralControl(ARDUINO_SPI, DISABLE);
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4803      	ldr	r0, [pc, #12]	; (8000c40 <EXTI15_10_IRQHandler+0x60>)
 8000c32:	f7ff ff5a 	bl	8000aea <SPI_PeripheralControl>

}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40013000 	.word	0x40013000
 8000c44:	20000000 	.word	0x20000000

08000c48 <SPI_Conf>:

void SPI_Conf(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b086      	sub	sp, #24
 8000c4c:	af00      	add	r7, sp, #0




	GPIO_Handle_t _SPIO1_PINS;
	_SPIO1_PINS.pGPIOX = SPI1_PORT;
 8000c4e:	4b1e      	ldr	r3, [pc, #120]	; (8000cc8 <SPI_Conf+0x80>)
 8000c50:	60fb      	str	r3, [r7, #12]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000c52:	2302      	movs	r3, #2
 8000c54:	747b      	strb	r3, [r7, #17]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinAltFunMode = GPIO_AF5;
 8000c56:	2305      	movs	r3, #5
 8000c58:	757b      	strb	r3, [r7, #21]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	753b      	strb	r3, [r7, #20]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	74fb      	strb	r3, [r7, #19]
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000c62:	2302      	movs	r3, #2
 8000c64:	74bb      	strb	r3, [r7, #18]

	//MISO
	//_SPIO1_PINS.GPIO_PinConfig.GPIO_PinNumber = SPI1_MISO_PIN;
	//GPIO_Init(&_SPIO1_PINS);
	//SCLK
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinNumber = SPI1_SCLK_PIN;
 8000c66:	2305      	movs	r3, #5
 8000c68:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&_SPIO1_PINS);
 8000c6a:	f107 030c 	add.w	r3, r7, #12
 8000c6e:	4618      	mov	r0, r3
 8000c70:	f7ff fc06 	bl	8000480 <GPIO_Init>
	//MOSI
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinNumber = SPI1_MOSI_PIN;
 8000c74:	2307      	movs	r3, #7
 8000c76:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&_SPIO1_PINS);
 8000c78:	f107 030c 	add.w	r3, r7, #12
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f7ff fbff 	bl	8000480 <GPIO_Init>
	//NSS
	_SPIO1_PINS.GPIO_PinConfig.GPIO_PinNumber = SPI1_NSS_PIN;
 8000c82:	2304      	movs	r3, #4
 8000c84:	743b      	strb	r3, [r7, #16]
	GPIO_Init(&_SPIO1_PINS);
 8000c86:	f107 030c 	add.w	r3, r7, #12
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f7ff fbf8 	bl	8000480 <GPIO_Init>

	SPI_Handle_t SPIO1Handle;
	SPIO1Handle.pSPIx = SPI1;
 8000c90:	4b0e      	ldr	r3, [pc, #56]	; (8000ccc <SPI_Conf+0x84>)
 8000c92:	603b      	str	r3, [r7, #0]
	SPIO1Handle.SPIConfig.SPI_BusConfig = SPI_BUSCONFIG_FD;
 8000c94:	2301      	movs	r3, #1
 8000c96:	717b      	strb	r3, [r7, #5]
	SPIO1Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 8000c98:	2301      	movs	r3, #1
 8000c9a:	713b      	strb	r3, [r7, #4]
	SPIO1Handle.SPIConfig.SPI_SPI_SclkSpeed = SPI_SCLKSPEED_DIV8;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	71bb      	strb	r3, [r7, #6]
	SPIO1Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	71fb      	strb	r3, [r7, #7]
	SPIO1Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	727b      	strb	r3, [r7, #9]
	SPIO1Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	723b      	strb	r3, [r7, #8]
	SPIO1Handle.SPIConfig.SPI_SSM = SPI_SSM_DISABLE; //Software slave management
 8000cac:	2300      	movs	r3, #0
 8000cae:	72bb      	strb	r3, [r7, #10]
	SPI_Init(&SPIO1Handle);
 8000cb0:	463b      	mov	r3, r7
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f7ff febe 	bl	8000a34 <SPI_Init>

	/*
	 *When you enable the SSOE in Master Mode the hardware will control the NSS Pin
	 *The NSS pin will automatically go to 0 when you enable the SPI
	 */
	SPI_Config_SSOE(SPI1,ENABLE);
 8000cb8:	2101      	movs	r1, #1
 8000cba:	4804      	ldr	r0, [pc, #16]	; (8000ccc <SPI_Conf+0x84>)
 8000cbc:	f7ff ff31 	bl	8000b22 <SPI_Config_SSOE>

#endif

}
 8000cc0:	bf00      	nop
 8000cc2:	3718      	adds	r7, #24
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bd80      	pop	{r7, pc}
 8000cc8:	40020000 	.word	0x40020000
 8000ccc:	40013000 	.word	0x40013000

08000cd0 <GPIO_Conf>:



void GPIO_Conf(void)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b086      	sub	sp, #24
 8000cd4:	af00      	add	r7, sp, #0
	GPIO_Init(&_GPIOA);
#endif
	/*
	 * Configure Button
	 */
	_GPIOC.pGPIOX = GPIOC;
 8000cd6:	4b0e      	ldr	r3, [pc, #56]	; (8000d10 <GPIO_Conf+0x40>)
 8000cd8:	603b      	str	r3, [r7, #0]
	_GPIOC.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_13;
 8000cda:	230d      	movs	r3, #13
 8000cdc:	713b      	strb	r3, [r7, #4]
	_GPIOC.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000cde:	2305      	movs	r3, #5
 8000ce0:	717b      	strb	r3, [r7, #5]
	_GPIOC.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_LOW;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	71bb      	strb	r3, [r7, #6]
	_GPIOC.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	723b      	strb	r3, [r7, #8]
	_GPIOC.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000cea:	2300      	movs	r3, #0
 8000cec:	71fb      	strb	r3, [r7, #7]
	//GPIO_PeriClockControl(GPIOC, ENABLE);
	GPIO_Init(&_GPIOC);
 8000cee:	463b      	mov	r3, r7
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	f7ff fbc5 	bl	8000480 <GPIO_Init>

	//Button interrupt
	GPIO_IRQInterruptConfig(EXTI15_10_IRQn,ENABLE);
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	2028      	movs	r0, #40	; 0x28
 8000cfa:	f7ff fd5b 	bl	80007b4 <GPIO_IRQInterruptConfig>
	GPIO_IRQPriorityConfig(EXTI15_10_IRQn,1);
 8000cfe:	2101      	movs	r1, #1
 8000d00:	2028      	movs	r0, #40	; 0x28
 8000d02:	f7ff fddf 	bl	80008c4 <GPIO_IRQPriorityConfig>




}
 8000d06:	bf00      	nop
 8000d08:	3718      	adds	r7, #24
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	40020800 	.word	0x40020800

08000d14 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d14:	480d      	ldr	r0, [pc, #52]	; (8000d4c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d16:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d18:	480d      	ldr	r0, [pc, #52]	; (8000d50 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d1a:	490e      	ldr	r1, [pc, #56]	; (8000d54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d1c:	4a0e      	ldr	r2, [pc, #56]	; (8000d58 <LoopForever+0xe>)
  movs r3, #0
 8000d1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d20:	e002      	b.n	8000d28 <LoopCopyDataInit>

08000d22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d26:	3304      	adds	r3, #4

08000d28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d2c:	d3f9      	bcc.n	8000d22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2e:	4a0b      	ldr	r2, [pc, #44]	; (8000d5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d30:	4c0b      	ldr	r4, [pc, #44]	; (8000d60 <LoopForever+0x16>)
  movs r3, #0
 8000d32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d34:	e001      	b.n	8000d3a <LoopFillZerobss>

08000d36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d38:	3204      	adds	r2, #4

08000d3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d3c:	d3fb      	bcc.n	8000d36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000d3e:	f3af 8000 	nop.w
/* Call static constructors */
  bl __libc_init_array
 8000d42:	f000 f811 	bl	8000d68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000d46:	f7ff ff3f 	bl	8000bc8 <main>

08000d4a <LoopForever>:

LoopForever:
    b LoopForever
 8000d4a:	e7fe      	b.n	8000d4a <LoopForever>
  ldr   r0, =_estack
 8000d4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d54:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000d58:	08000dd0 	.word	0x08000dd0
  ldr r2, =_sbss
 8000d5c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000d60:	20000030 	.word	0x20000030

08000d64 <ADC_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d64:	e7fe      	b.n	8000d64 <ADC_IRQHandler>
	...

08000d68 <__libc_init_array>:
 8000d68:	b570      	push	{r4, r5, r6, lr}
 8000d6a:	4e0d      	ldr	r6, [pc, #52]	; (8000da0 <__libc_init_array+0x38>)
 8000d6c:	4c0d      	ldr	r4, [pc, #52]	; (8000da4 <__libc_init_array+0x3c>)
 8000d6e:	1ba4      	subs	r4, r4, r6
 8000d70:	10a4      	asrs	r4, r4, #2
 8000d72:	2500      	movs	r5, #0
 8000d74:	42a5      	cmp	r5, r4
 8000d76:	d109      	bne.n	8000d8c <__libc_init_array+0x24>
 8000d78:	4e0b      	ldr	r6, [pc, #44]	; (8000da8 <__libc_init_array+0x40>)
 8000d7a:	4c0c      	ldr	r4, [pc, #48]	; (8000dac <__libc_init_array+0x44>)
 8000d7c:	f000 f818 	bl	8000db0 <_init>
 8000d80:	1ba4      	subs	r4, r4, r6
 8000d82:	10a4      	asrs	r4, r4, #2
 8000d84:	2500      	movs	r5, #0
 8000d86:	42a5      	cmp	r5, r4
 8000d88:	d105      	bne.n	8000d96 <__libc_init_array+0x2e>
 8000d8a:	bd70      	pop	{r4, r5, r6, pc}
 8000d8c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d90:	4798      	blx	r3
 8000d92:	3501      	adds	r5, #1
 8000d94:	e7ee      	b.n	8000d74 <__libc_init_array+0xc>
 8000d96:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000d9a:	4798      	blx	r3
 8000d9c:	3501      	adds	r5, #1
 8000d9e:	e7f2      	b.n	8000d86 <__libc_init_array+0x1e>
 8000da0:	08000dc8 	.word	0x08000dc8
 8000da4:	08000dc8 	.word	0x08000dc8
 8000da8:	08000dc8 	.word	0x08000dc8
 8000dac:	08000dcc 	.word	0x08000dcc

08000db0 <_init>:
 8000db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000db2:	bf00      	nop
 8000db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000db6:	bc08      	pop	{r3}
 8000db8:	469e      	mov	lr, r3
 8000dba:	4770      	bx	lr

08000dbc <_fini>:
 8000dbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000dbe:	bf00      	nop
 8000dc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000dc2:	bc08      	pop	{r3}
 8000dc4:	469e      	mov	lr, r3
 8000dc6:	4770      	bx	lr
