---
layout: default
title: ğŸ“ˆ ç¬¬1ç« ã€€TSMCã®æŠ€è¡“ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ— / Chapter 1 TSMC Technology Roadmap
---

---

# ğŸ“ˆ ç¬¬1ç« ï¼šTSMCã®æŠ€è¡“ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—  
**Chapter 1: TSMC Technology Roadmap**

æœ¬ç« ã§ã¯ã€**TSMCï¼ˆå°æ¹¾ç©ä½“é›»è·¯è£½é€  / Taiwan Semiconductor Manufacturing Companyï¼‰** ã«ãŠã‘ã‚‹  
æŠ€è¡“ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ—ã®å¤‰é·ã‚’æ™‚ç³»åˆ—ã§åˆ†æã—ã€å…ˆç«¯ãƒãƒ¼ãƒ‰ã«ãŠã‘ã‚‹é€²åŒ–  
ï¼ˆ7nm â†’ 5nm â†’ 3nm â†’ 2nm â†’ A16ï¼‰ã¨ã€ãã‚Œã‚’æ”¯ãˆã‚‹ **EUVãƒ»GAAãƒ»è£½é€ ãƒ—ãƒ­ã‚»ã‚¹é©æ–°** ã®è¦ç‚¹ã‚’è§£èª¬ã—ã¾ã™ã€‚

---

## ğŸ§­ æœ¬ç« ã®ç›®çš„ / Objectives

- **TSMCã«ãŠã‘ã‚‹ãƒ—ãƒ­ã‚»ã‚¹ãƒãƒ¼ãƒ‰ã®é€²åŒ–**ã¨ä¸–ä»£ã”ã¨ã®ç‰¹å¾´æ•´ç†  
  Understanding the evolution of TSMC process nodes and generational characteristics
- **FinFETã‹ã‚‰GAAFETï¼ˆN2ä»¥é™ï¼‰ã¸ã®ç§»è¡Œ**ã¨è¨­è¨ˆå½±éŸ¿  
  Transition from FinFET to GAAFET (N2 onwards) and design implications
- **EUVãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ã®å°å…¥æ™‚æœŸ**ã¨é©ç”¨å±¤æ•°ã®å¢—åŠ å‹•å‘  
  Introduction timeline of EUV lithography and increase in EUV layer usage
- **ãƒ­ã‚¸ãƒƒã‚¯å¯†åº¦ãƒ»æ€§èƒ½ãƒ»æ¶ˆè²»é›»åŠ›ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•åˆ†æ**  
  Trade-off analysis of logic density, performance, and power
- **Aã‚·ãƒªãƒ¼ã‚ºï¼ˆA14, A16ç­‰ï¼‰å‘½åè¦å‰‡ã¨å®Ÿä½“ã®æŠ€è¡“çš„å«æ„**  
  Naming conventions of A-series nodes and technical implications

---

## ğŸ—‚ å†…å®¹æ§‹æˆ / Contents

| ã‚»ã‚¯ã‚·ãƒ§ãƒ³ / Section | å†…å®¹ / Description |
|----------------------|--------------------|
| 1.1 | ãƒãƒ¼ãƒ‰å¹´è¡¨ã¨ãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°å‘½åã®å·®ç•°ï¼ˆä¾‹ï¼š5nmã¨N5ï¼‰<br>Differences between marketing names and node labels |
| 1.2 | FinFETæŠ€è¡“ã®ç¢ºç«‹ã¨5nmä¸–ä»£ã¾ã§ã®è¨­è¨ˆæ‰‹æ³•<br>FinFET establishment and design methods up to 5nm |
| 1.3 | EUVå°å…¥ã®èƒŒæ™¯ã¨7nmä»¥é™ã®è£½é€ æŠ€è¡“å¤‰åŒ–<br>Background of EUV introduction and manufacturing changes beyond 7nm |
| 1.4 | N2 / GAAæ§‹é€ ï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆFETï¼‰ã®ç™»å ´ã¨è¨­è¨ˆèª²é¡Œ<br>Introduction of N2/GAA nanosheet FET and design challenges |
| 1.5 | A16ãƒãƒ¼ãƒ‰ï¼šA14ã¨ã®é•ã„ã€æ€§èƒ½å¯†åº¦ã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆã¨ã®é–¢ä¿‚<br>A16 node: Differences from A14, density, and chiplet relevance |
| 1.6 | ä»Šå¾Œã®äºˆæ¸¬ï¼ˆA10ä»¥é™ã€ãƒŠãƒãƒ¯ã‚¤ãƒ¤åŒ–ã€CMOS Beyondï¼‰<br>Future outlook (post-A10, nanowire, CMOS beyond) |

---

## ğŸ§® ä»£è¡¨çš„ãƒãƒ¼ãƒ‰æ¯”è¼ƒï¼ˆä¾‹ï¼‰ / Representative Node Comparison

| ãƒãƒ¼ãƒ‰ / Node | ç™ºè¡¨å¹´ / Launch Year | æ§‹é€  / Structure | ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ / Lithography | ãƒ­ã‚¸ãƒƒã‚¯å¯†åº¦ / Logic Density | ç‰¹è¨˜äº‹é … / Notes |
|---------------|----------------------|------------------|----------------------------|------------------------------|------------------|
| 7nm (N7) | 2018 | FinFET | DUVï¼ˆä¸€éƒ¨EUVï¼‰ / DUV (partial EUV) | 1.0x | åˆæœŸEUVå°å…¥æº–å‚™æœŸ / Early EUV preparation |
| 5nm (N5) | 2020 | FinFET | EUVæœ¬æ ¼å°å…¥ / Full EUV adoption | 1.8x | Apple A14æ­è¼‰ / Used in Apple A14 |
| 3nm (N3) | 2022â€“23 | FinFETæ”¹è‰¯ / Enhanced FinFET | EUVæ‹¡å¼µ / Expanded EUV | 1.7â€“1.9x | é«˜ã‚³ã‚¹ãƒˆãƒ»æ­©ç•™ã¾ã‚Šèª²é¡Œ / High cost & yield issues |
| 2nm (N2) | 2025äºˆå®š / Planned 2025 | GAAï¼ˆãƒŠãƒã‚·ãƒ¼ãƒˆï¼‰ / GAA (Nanosheet) | High-NA EUVï¼Ÿ | 2.6xã€œ | å…¨é¢æ§‹é€ è»¢æ› / Full structural shift |
| A16 | 2025ã€œ | æ‹¡å¼µGAA / Enhanced GAA | æœªå…¬è¡¨ / TBA | N/A | Aã‚·ãƒªãƒ¼ã‚ºå†ç·¨ã¨ã®é–¢é€£ / Linked to A-series restructuring |

---

## ğŸ§  è£œè¶³ã‚­ãƒ¼ãƒ¯ãƒ¼ãƒ‰ / Key Terms

- **EUV**ï¼ˆæ¥µç«¯ç´«å¤–ç·šãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£ / Extreme Ultraviolet Lithographyï¼‰ï¼High-NA EUV
- **GAA**ï¼ˆGate All Aroundï¼‰ï¼ãƒŠãƒã‚·ãƒ¼ãƒˆæ§‹é€  / Nanosheet structure
- **ãƒ­ã‚¸ãƒƒã‚¯å¯†åº¦ / Logic Density**ï¼ˆMTr/mmÂ²ï¼‰ï¼**PPA**ï¼ˆPerformance, Power, Areaï¼‰
- **ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆå¯¾å¿œæ€§ / Chiplet Compatibility**ï¼**ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸å‰æè¨­è¨ˆ / Package-Aware Design**ï¼ˆCoWoS / InFOï¼‰

---

## ğŸ“ é–¢é€£ç«  / Related Chapters

| ç«  / Chapter | ãƒªãƒ³ã‚¯ / Link |
|--------------|--------------|
| ç¬¬2ç« ï¼šãƒ•ã‚¡ã‚¦ãƒ³ãƒ‰ãƒªã¨åœ°æ”¿å­¦ | [README](../chapter2_geopolitics/README.md) |
| Edusemi ç‰¹åˆ¥ç·¨ï¼šFinFET / GAA | [GitHubãƒšãƒ¼ã‚¸](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/f_chapter1_finfet_gaa/README.md) |
| Edusemi å¿œç”¨ç·¨ï¼šPDKã¨EDAç’°å¢ƒ | [GitHubãƒšãƒ¼ã‚¸](https://github.com/Samizo-AITL/Edusemi-v4x/blob/main/d_chapter6_pdk_and_eda_environment/README.md) |

---

## ğŸ“… æ›´æ–°å±¥æ­´ / Update History

| æ—¥ä»˜ / Date | å†…å®¹ / Details |
|-------------|---------------|
| 2025-07-13 | åˆç‰ˆä½œæˆï¼ˆç« æ§‹æˆãƒ»æ¯”è¼ƒè¡¨ãƒ»æ•™æãƒªãƒ³ã‚¯ä¿®æ­£ï¼‰ / First draft with structure, comparison table, and links |

---

## ğŸ”™ æˆ»ã‚‹ / Back
- **JP:** [TSMC Insight ãƒˆãƒƒãƒ—ã¸æˆ»ã‚‹](https://samizo-aitl.github.io/Edusemi-Plus/tsmc-insight/index.html)  
- **EN:** [Return to TSMC Insight Top](https://samizo-aitl.github.io/Edusemi-Plus/tsmc-insight/index.html)
