// Seed: 2298348442
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  inout id_13;
  inout id_12;
  output id_11;
  output id_10;
  output id_9;
  output id_8;
  inout id_7;
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_14;
  reg   id_15 = id_13;
  initial begin
    id_13 <= id_4[1 : 1];
    id_6  <= 1;
  end
endmodule
