<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Old src/hotspot/cpu/aarch64/sharedRuntime_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
  <body>
    <pre>
   1 /*
   2  * Copyright (c) 2003, 2020, Oracle and/or its affiliates. All rights reserved.
   3  * Copyright (c) 2014, 2019, Red Hat Inc. All rights reserved.
   4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   5  *
   6  * This code is free software; you can redistribute it and/or modify it
   7  * under the terms of the GNU General Public License version 2 only, as
   8  * published by the Free Software Foundation.
   9  *
  10  * This code is distributed in the hope that it will be useful, but WITHOUT
  11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  13  * version 2 for more details (a copy is included in the LICENSE file that
  14  * accompanied this code).
  15  *
  16  * You should have received a copy of the GNU General Public License version
  17  * 2 along with this work; if not, write to the Free Software Foundation,
  18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  19  *
  20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  21  * or visit www.oracle.com if you need additional information or have any
  22  * questions.
  23  *
  24  */
  25 
  26 #include &quot;precompiled.hpp&quot;
  27 #include &quot;asm/macroAssembler.hpp&quot;
  28 #include &quot;asm/macroAssembler.inline.hpp&quot;
  29 #include &quot;classfile/symbolTable.hpp&quot;
  30 #include &quot;code/debugInfoRec.hpp&quot;
  31 #include &quot;code/icBuffer.hpp&quot;
  32 #include &quot;code/vtableStubs.hpp&quot;
  33 #include &quot;interpreter/interpreter.hpp&quot;
  34 #include &quot;interpreter/interp_masm.hpp&quot;
  35 #include &quot;logging/log.hpp&quot;
  36 #include &quot;memory/resourceArea.hpp&quot;
  37 #include &quot;nativeInst_aarch64.hpp&quot;
  38 #include &quot;oops/compiledICHolder.hpp&quot;
  39 #include &quot;oops/klass.inline.hpp&quot;
  40 #include &quot;runtime/safepointMechanism.hpp&quot;
  41 #include &quot;runtime/sharedRuntime.hpp&quot;
  42 #include &quot;runtime/vframeArray.hpp&quot;
  43 #include &quot;utilities/align.hpp&quot;
  44 #include &quot;vmreg_aarch64.inline.hpp&quot;
  45 #ifdef COMPILER1
  46 #include &quot;c1/c1_Runtime1.hpp&quot;
  47 #endif
  48 #if COMPILER2_OR_JVMCI
  49 #include &quot;adfiles/ad_aarch64.hpp&quot;
  50 #include &quot;opto/runtime.hpp&quot;
  51 #endif
  52 #if INCLUDE_JVMCI
  53 #include &quot;jvmci/jvmciJavaClasses.hpp&quot;
  54 #endif
  55 
  56 #define __ masm-&gt;
  57 
  58 const int StackAlignmentInSlots = StackAlignmentInBytes / VMRegImpl::stack_slot_size;
  59 
  60 class SimpleRuntimeFrame {
  61 
  62   public:
  63 
  64   // Most of the runtime stubs have this simple frame layout.
  65   // This class exists to make the layout shared in one place.
  66   // Offsets are for compiler stack slots, which are jints.
  67   enum layout {
  68     // The frame sender code expects that rbp will be in the &quot;natural&quot; place and
  69     // will override any oopMap setting for it. We must therefore force the layout
  70     // so that it agrees with the frame sender code.
  71     // we don&#39;t expect any arg reg save area so aarch64 asserts that
  72     // frame::arg_reg_save_area_bytes == 0
  73     rbp_off = 0,
  74     rbp_off2,
  75     return_off, return_off2,
  76     framesize
  77   };
  78 };
  79 
  80 // FIXME -- this is used by C1
  81 class RegisterSaver {
  82  public:
  83   static OopMap* save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words, bool save_vectors = false);
  84   static void restore_live_registers(MacroAssembler* masm, bool restore_vectors = false);
  85 
  86   // Offsets into the register save area
  87   // Used by deoptimization when it is managing result register
  88   // values on its own
  89 
  90   static int r0_offset_in_bytes(void)    { return (32 + r0-&gt;encoding()) * wordSize; }
  91   static int reg_offset_in_bytes(Register r)    { return r0_offset_in_bytes() + r-&gt;encoding() * wordSize; }
  92   static int rmethod_offset_in_bytes(void)    { return reg_offset_in_bytes(rmethod); }
  93   static int rscratch1_offset_in_bytes(void)    { return (32 + rscratch1-&gt;encoding()) * wordSize; }
  94   static int v0_offset_in_bytes(void)   { return 0; }
  95   static int return_offset_in_bytes(void) { return (32 /* floats*/ + 31 /* gregs*/) * wordSize; }
  96 
  97   // During deoptimization only the result registers need to be restored,
  98   // all the other values have already been extracted.
  99   static void restore_result_registers(MacroAssembler* masm);
 100 
 101     // Capture info about frame layout
 102   enum layout {
 103                 fpu_state_off = 0,
 104                 fpu_state_end = fpu_state_off + FPUStateSizeInWords - 1,
 105                 // The frame sender code expects that rfp will be in
 106                 // the &quot;natural&quot; place and will override any oopMap
 107                 // setting for it. We must therefore force the layout
 108                 // so that it agrees with the frame sender code.
 109                 r0_off = fpu_state_off + FPUStateSizeInWords,
 110                 rfp_off = r0_off + (RegisterImpl::number_of_registers - 2) * RegisterImpl::max_slots_per_register,
 111                 return_off = rfp_off + RegisterImpl::max_slots_per_register,      // slot for return address
 112                 reg_save_size = return_off + RegisterImpl::max_slots_per_register};
 113 
 114 };
 115 
 116 OopMap* RegisterSaver::save_live_registers(MacroAssembler* masm, int additional_frame_words, int* total_frame_words, bool save_vectors) {
 117 #if COMPILER2_OR_JVMCI
 118   if (save_vectors) {
 119     // Save upper half of vector registers
 120     int vect_words = FloatRegisterImpl::number_of_registers * FloatRegisterImpl::extra_save_slots_per_register /
 121                      VMRegImpl::slots_per_word;
 122     additional_frame_words += vect_words;
 123   }
 124 #else
 125   assert(!save_vectors, &quot;vectors are generated only by C2 and JVMCI&quot;);
 126 #endif
 127 
 128   int frame_size_in_bytes = align_up(additional_frame_words * wordSize +
 129                                      reg_save_size * BytesPerInt, 16);
 130   // OopMap frame size is in compiler stack slots (jint&#39;s) not bytes or words
 131   int frame_size_in_slots = frame_size_in_bytes / BytesPerInt;
 132   // The caller will allocate additional_frame_words
 133   int additional_frame_slots = additional_frame_words * wordSize / BytesPerInt;
 134   // CodeBlob frame size is in words.
 135   int frame_size_in_words = frame_size_in_bytes / wordSize;
 136   *total_frame_words = frame_size_in_words;
 137 
 138   // Save Integer and Float registers.
 139   __ enter();
 140   __ push_CPU_state(save_vectors);
 141 
 142   // Set an oopmap for the call site.  This oopmap will map all
 143   // oop-registers and debug-info registers as callee-saved.  This
 144   // will allow deoptimization at this safepoint to find all possible
 145   // debug-info recordings, as well as let GC find all oops.
 146 
 147   OopMapSet *oop_maps = new OopMapSet();
 148   OopMap* oop_map = new OopMap(frame_size_in_slots, 0);
 149 
 150   for (int i = 0; i &lt; RegisterImpl::number_of_registers; i++) {
 151     Register r = as_Register(i);
 152     if (r &lt;= rfp &amp;&amp; r != rscratch1 &amp;&amp; r != rscratch2) {
 153       // SP offsets are in 4-byte words.
 154       // Register slots are 8 bytes wide, 32 floating-point registers.
 155       int sp_offset = RegisterImpl::max_slots_per_register * i +
 156                       FloatRegisterImpl::save_slots_per_register * FloatRegisterImpl::number_of_registers;
 157       oop_map-&gt;set_callee_saved(VMRegImpl::stack2reg(sp_offset + additional_frame_slots),
 158                                 r-&gt;as_VMReg());
 159     }
 160   }
 161 
 162   for (int i = 0; i &lt; FloatRegisterImpl::number_of_registers; i++) {
 163     FloatRegister r = as_FloatRegister(i);
 164     int sp_offset = save_vectors ? (FloatRegisterImpl::max_slots_per_register * i) :
 165                                    (FloatRegisterImpl::save_slots_per_register * i);
 166     oop_map-&gt;set_callee_saved(VMRegImpl::stack2reg(sp_offset),
 167                               r-&gt;as_VMReg());
 168   }
 169 
 170   return oop_map;
 171 }
 172 
 173 void RegisterSaver::restore_live_registers(MacroAssembler* masm, bool restore_vectors) {
 174 #ifndef COMPILER2
 175   assert(!restore_vectors, &quot;vectors are generated only by C2 and JVMCI&quot;);
 176 #endif
 177   __ pop_CPU_state(restore_vectors);
 178   __ leave();
 179 }
 180 
 181 void RegisterSaver::restore_result_registers(MacroAssembler* masm) {
 182 
 183   // Just restore result register. Only used by deoptimization. By
 184   // now any callee save register that needs to be restored to a c2
 185   // caller of the deoptee has been extracted into the vframeArray
 186   // and will be stuffed into the c2i adapter we create for later
 187   // restoration so only result registers need to be restored here.
 188 
 189   // Restore fp result register
 190   __ ldrd(v0, Address(sp, v0_offset_in_bytes()));
 191   // Restore integer result register
 192   __ ldr(r0, Address(sp, r0_offset_in_bytes()));
 193 
 194   // Pop all of the register save are off the stack
 195   __ add(sp, sp, align_up(return_offset_in_bytes(), 16));
 196 }
 197 
 198 // Is vector&#39;s size (in bytes) bigger than a size saved by default?
 199 // 8 bytes vector registers are saved by default on AArch64.
 200 bool SharedRuntime::is_wide_vector(int size) {
 201   return size &gt; 8;
 202 }
 203 
 204 size_t SharedRuntime::trampoline_size() {
 205   return 16;
 206 }
 207 
 208 void SharedRuntime::generate_trampoline(MacroAssembler *masm, address destination) {
 209   __ mov(rscratch1, destination);
 210   __ br(rscratch1);
 211 }
 212 
 213 // The java_calling_convention describes stack locations as ideal slots on
 214 // a frame with no abi restrictions. Since we must observe abi restrictions
 215 // (like the placement of the register window) the slots must be biased by
 216 // the following value.
 217 static int reg2offset_in(VMReg r) {
 218   // Account for saved rfp and lr
 219   // This should really be in_preserve_stack_slots
 220   return (r-&gt;reg2stack() + 4) * VMRegImpl::stack_slot_size;
 221 }
 222 
 223 static int reg2offset_out(VMReg r) {
 224   return (r-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots()) * VMRegImpl::stack_slot_size;
 225 }
 226 
 227 // ---------------------------------------------------------------------------
 228 // Read the array of BasicTypes from a signature, and compute where the
 229 // arguments should go.  Values in the VMRegPair regs array refer to 4-byte
 230 // quantities.  Values less than VMRegImpl::stack0 are registers, those above
 231 // refer to 4-byte stack slots.  All stack slots are based off of the stack pointer
 232 // as framesizes are fixed.
 233 // VMRegImpl::stack0 refers to the first slot 0(sp).
 234 // and VMRegImpl::stack0+1 refers to the memory word 4-byes higher.  Register
 235 // up to RegisterImpl::number_of_registers) are the 64-bit
 236 // integer registers.
 237 
 238 // Note: the INPUTS in sig_bt are in units of Java argument words,
 239 // which are 64-bit.  The OUTPUTS are in 32-bit units.
 240 
 241 // The Java calling convention is a &quot;shifted&quot; version of the C ABI.
 242 // By skipping the first C ABI register we can call non-static jni
 243 // methods with small numbers of arguments without having to shuffle
 244 // the arguments at all. Since we control the java ABI we ought to at
 245 // least get some advantage out of it.
 246 
 247 int SharedRuntime::java_calling_convention(const BasicType *sig_bt,
 248                                            VMRegPair *regs,
 249                                            int total_args_passed,
 250                                            int is_outgoing) {
 251 
 252   // Create the mapping between argument positions and
 253   // registers.
 254   static const Register INT_ArgReg[Argument::n_int_register_parameters_j] = {
 255     j_rarg0, j_rarg1, j_rarg2, j_rarg3, j_rarg4, j_rarg5, j_rarg6, j_rarg7
 256   };
 257   static const FloatRegister FP_ArgReg[Argument::n_float_register_parameters_j] = {
 258     j_farg0, j_farg1, j_farg2, j_farg3,
 259     j_farg4, j_farg5, j_farg6, j_farg7
 260   };
 261 
 262 
 263   uint int_args = 0;
 264   uint fp_args = 0;
 265   uint stk_args = 0; // inc by 2 each time
 266 
 267   for (int i = 0; i &lt; total_args_passed; i++) {
 268     switch (sig_bt[i]) {
 269     case T_BOOLEAN:
 270     case T_CHAR:
 271     case T_BYTE:
 272     case T_SHORT:
 273     case T_INT:
 274       if (int_args &lt; Argument::n_int_register_parameters_j) {
 275         regs[i].set1(INT_ArgReg[int_args++]-&gt;as_VMReg());
 276       } else {
 277         regs[i].set1(VMRegImpl::stack2reg(stk_args));
 278         stk_args += 2;
 279       }
 280       break;
 281     case T_VOID:
 282       // halves of T_LONG or T_DOUBLE
 283       assert(i != 0 &amp;&amp; (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), &quot;expecting half&quot;);
 284       regs[i].set_bad();
 285       break;
 286     case T_LONG:
 287       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
 288       // fall through
 289     case T_OBJECT:
 290     case T_ARRAY:
 291     case T_ADDRESS:
 292     case T_VALUETYPE:
 293       if (int_args &lt; Argument::n_int_register_parameters_j) {
 294         regs[i].set2(INT_ArgReg[int_args++]-&gt;as_VMReg());
 295       } else {
 296         regs[i].set2(VMRegImpl::stack2reg(stk_args));
 297         stk_args += 2;
 298       }
 299       break;
 300     case T_FLOAT:
 301       if (fp_args &lt; Argument::n_float_register_parameters_j) {
 302         regs[i].set1(FP_ArgReg[fp_args++]-&gt;as_VMReg());
 303       } else {
 304         regs[i].set1(VMRegImpl::stack2reg(stk_args));
 305         stk_args += 2;
 306       }
 307       break;
 308     case T_DOUBLE:
 309       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
 310       if (fp_args &lt; Argument::n_float_register_parameters_j) {
 311         regs[i].set2(FP_ArgReg[fp_args++]-&gt;as_VMReg());
 312       } else {
 313         regs[i].set2(VMRegImpl::stack2reg(stk_args));
 314         stk_args += 2;
 315       }
 316       break;
 317     default:
 318       ShouldNotReachHere();
 319       break;
 320     }
 321   }
 322 
 323   return align_up(stk_args, 2);
 324 }
 325 
 326 
 327 // const uint SharedRuntime::java_return_convention_max_int = Argument::n_int_register_parameters_j+1;
 328 const uint SharedRuntime::java_return_convention_max_int = 6;
 329 const uint SharedRuntime::java_return_convention_max_float = Argument::n_float_register_parameters_j;
 330 
 331 int SharedRuntime::java_return_convention(const BasicType *sig_bt, VMRegPair *regs, int total_args_passed) {
 332 
 333   // Create the mapping between argument positions and
 334   // registers.
 335   // r1, r2 used to address klasses and states, exclude it from return convention to avoid colision
 336 
 337   static const Register INT_ArgReg[java_return_convention_max_int] = {
 338      r0 /* j_rarg7 */, j_rarg6, j_rarg5, j_rarg4, j_rarg3, j_rarg2
 339   };
 340 
 341   static const FloatRegister FP_ArgReg[java_return_convention_max_float] = {
 342     j_farg0, j_farg1, j_farg2, j_farg3, j_farg4, j_farg5, j_farg6, j_farg7
 343   };
 344 
 345   uint int_args = 0;
 346   uint fp_args = 0;
 347 
 348   for (int i = 0; i &lt; total_args_passed; i++) {
 349     switch (sig_bt[i]) {
 350     case T_BOOLEAN:
 351     case T_CHAR:
 352     case T_BYTE:
 353     case T_SHORT:
 354     case T_INT:
 355       if (int_args &lt; SharedRuntime::java_return_convention_max_int) {
 356         regs[i].set1(INT_ArgReg[int_args]-&gt;as_VMReg());
 357         int_args ++;
 358       } else {
 359         // Should we have gurantee here?
 360         return -1;
 361       }
 362       break;
 363     case T_VOID:
 364       // halves of T_LONG or T_DOUBLE
 365       assert(i != 0 &amp;&amp; (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), &quot;expecting half&quot;);
 366       regs[i].set_bad();
 367       break;
 368     case T_LONG:
 369       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
 370       // fall through
 371     case T_OBJECT:
 372     case T_ARRAY:
 373     case T_ADDRESS:
 374       // Should T_METADATA be added to java_calling_convention as well ?
 375     case T_METADATA:
 376     case T_VALUETYPE:
 377       if (int_args &lt; SharedRuntime::java_return_convention_max_int) {
 378         regs[i].set2(INT_ArgReg[int_args]-&gt;as_VMReg());
 379         int_args ++;
 380       } else {
 381         return -1;
 382       }
 383       break;
 384     case T_FLOAT:
 385       if (fp_args &lt; SharedRuntime::java_return_convention_max_float) {
 386         regs[i].set1(FP_ArgReg[fp_args]-&gt;as_VMReg());
 387         fp_args ++;
 388       } else {
 389         return -1;
 390       }
 391       break;
 392     case T_DOUBLE:
 393       assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
 394       if (fp_args &lt; Argument::n_float_register_parameters_j) {
 395         regs[i].set2(FP_ArgReg[fp_args]-&gt;as_VMReg());
 396         fp_args ++;
 397       } else {
 398         return -1;
 399       }
 400       break;
 401     default:
 402       ShouldNotReachHere();
 403       break;
 404     }
 405   }
 406 
 407   return int_args + fp_args;
 408 }
 409 
 410 // Patch the callers callsite with entry to compiled code if it exists.
 411 static void patch_callers_callsite(MacroAssembler *masm) {
 412   Label L;
 413   __ ldr(rscratch1, Address(rmethod, in_bytes(Method::code_offset())));
 414   __ cbz(rscratch1, L);
 415 
 416   __ enter();
 417   __ push_CPU_state();
 418 
 419   // VM needs caller&#39;s callsite
 420   // VM needs target method
 421   // This needs to be a long call since we will relocate this adapter to
 422   // the codeBuffer and it may not reach
 423 
 424 #ifndef PRODUCT
 425   assert(frame::arg_reg_save_area_bytes == 0, &quot;not expecting frame reg save area&quot;);
 426 #endif
 427 
 428   __ mov(c_rarg0, rmethod);
 429   __ mov(c_rarg1, lr);
 430   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::fixup_callers_callsite)));
 431   __ blr(rscratch1);
 432   __ maybe_isb();
 433 
 434   __ pop_CPU_state();
 435   // restore sp
 436   __ leave();
 437   __ bind(L);
 438 }
 439 
 440 // For each value type argument, sig includes the list of fields of
 441 // the value type. This utility function computes the number of
 442 // arguments for the call if value types are passed by reference (the
 443 // calling convention the interpreter expects).
 444 static int compute_total_args_passed_int(const GrowableArray&lt;SigEntry&gt;* sig_extended) {
 445   int total_args_passed = 0;
 446   if (ValueTypePassFieldsAsArgs) {
 447      for (int i = 0; i &lt; sig_extended-&gt;length(); i++) {
 448        BasicType bt = sig_extended-&gt;at(i)._bt;
 449        if (SigEntry::is_reserved_entry(sig_extended, i)) {
 450          // Ignore reserved entry
 451        } else if (bt == T_VALUETYPE) {
 452          // In sig_extended, a value type argument starts with:
 453          // T_VALUETYPE, followed by the types of the fields of the
 454          // value type and T_VOID to mark the end of the value
 455          // type. Value types are flattened so, for instance, in the
 456          // case of a value type with an int field and a value type
 457          // field that itself has 2 fields, an int and a long:
 458          // T_VALUETYPE T_INT T_VALUETYPE T_INT T_LONG T_VOID (second
 459          // slot for the T_LONG) T_VOID (inner T_VALUETYPE) T_VOID
 460          // (outer T_VALUETYPE)
 461          total_args_passed++;
 462          int vt = 1;
 463          do {
 464            i++;
 465            BasicType bt = sig_extended-&gt;at(i)._bt;
 466            BasicType prev_bt = sig_extended-&gt;at(i-1)._bt;
 467            if (bt == T_VALUETYPE) {
 468              vt++;
 469            } else if (bt == T_VOID &amp;&amp;
 470                       prev_bt != T_LONG &amp;&amp;
 471                       prev_bt != T_DOUBLE) {
 472              vt--;
 473            }
 474          } while (vt != 0);
 475        } else {
 476          total_args_passed++;
 477        }
 478      }
 479   } else {
 480     total_args_passed = sig_extended-&gt;length();
 481   }
 482 
 483   return total_args_passed;
 484 }
 485 
 486 
 487 static void gen_c2i_adapter_helper(MacroAssembler* masm, BasicType bt, const VMRegPair&amp; reg_pair, int extraspace, const Address&amp; to) {
 488 
 489     assert(bt != T_VALUETYPE || !ValueTypePassFieldsAsArgs, &quot;no value type here&quot;);
 490 
 491     // Say 4 args:
 492     // i   st_off
 493     // 0   32 T_LONG
 494     // 1   24 T_VOID
 495     // 2   16 T_OBJECT
 496     // 3    8 T_BOOL
 497     // -    0 return address
 498     //
 499     // However to make thing extra confusing. Because we can fit a long/double in
 500     // a single slot on a 64 bt vm and it would be silly to break them up, the interpreter
 501     // leaves one slot empty and only stores to a single slot. In this case the
 502     // slot that is occupied is the T_VOID slot. See I said it was confusing.
 503 
 504     // int next_off = st_off - Interpreter::stackElementSize;
 505 
 506     VMReg r_1 = reg_pair.first();
 507     VMReg r_2 = reg_pair.second();
 508 
 509     if (!r_1-&gt;is_valid()) {
 510       assert(!r_2-&gt;is_valid(), &quot;&quot;);
 511       return;
 512     }
 513 
 514     if (r_1-&gt;is_stack()) {
 515       // memory to memory use rscratch1
 516       // words_pushed is always 0 so we don&#39;t use it.
 517       int ld_off = (r_1-&gt;reg2stack() * VMRegImpl::stack_slot_size + extraspace /* + word_pushed * wordSize */);
 518       if (!r_2-&gt;is_valid()) {
 519         // sign extend??
 520         __ ldrw(rscratch1, Address(sp, ld_off));
 521         __ str(rscratch1, to);
 522 
 523       } else {
 524         __ ldr(rscratch1, Address(sp, ld_off));
 525         __ str(rscratch1, to);
 526       }
 527     } else if (r_1-&gt;is_Register()) {
 528       Register r = r_1-&gt;as_Register();
 529       __ str(r, to);
 530     } else {
 531       assert(r_1-&gt;is_FloatRegister(), &quot;&quot;);
 532       if (!r_2-&gt;is_valid()) {
 533         // only a float use just part of the slot
 534         __ strs(r_1-&gt;as_FloatRegister(), to);
 535       } else {
 536         __ strd(r_1-&gt;as_FloatRegister(), to);
 537       }
 538    }
 539 }
 540 
 541 static void gen_c2i_adapter(MacroAssembler *masm,
 542                             const GrowableArray&lt;SigEntry&gt;* sig_extended,
 543                             const VMRegPair *regs,
 544                             Label&amp; skip_fixup,
 545                             address start,
 546                             OopMapSet* oop_maps,
 547                             int&amp; frame_complete,
 548                             int&amp; frame_size_in_words,
 549                             bool alloc_value_receiver) {
 550 
 551   // Before we get into the guts of the C2I adapter, see if we should be here
 552   // at all.  We&#39;ve come from compiled code and are attempting to jump to the
 553   // interpreter, which means the caller made a static call to get here
 554   // (vcalls always get a compiled target if there is one).  Check for a
 555   // compiled target.  If there is one, we need to patch the caller&#39;s call.
 556   patch_callers_callsite(masm);
 557 
 558   __ bind(skip_fixup);
 559 
 560   bool has_value_argument = false;
 561 
 562   if (ValueTypePassFieldsAsArgs) {
 563       // Is there a value type argument?
 564      for (int i = 0; i &lt; sig_extended-&gt;length() &amp;&amp; !has_value_argument; i++) {
 565        has_value_argument = (sig_extended-&gt;at(i)._bt == T_VALUETYPE);
 566      }
 567      if (has_value_argument) {
 568       // There is at least a value type argument: we&#39;re coming from
 569       // compiled code so we have no buffers to back the value
 570       // types. Allocate the buffers here with a runtime call.
 571       OopMap* map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
 572 
 573       frame_complete = __ offset();
 574       address the_pc = __ pc();
 575 
 576       __ set_last_Java_frame(noreg, noreg, the_pc, rscratch1);
 577 
 578       __ mov(c_rarg0, rthread);
 579       __ mov(c_rarg1, r1);
 580       __ mov(c_rarg2, (int64_t)alloc_value_receiver);
 581 
 582       __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::allocate_value_types)));
 583       __ blr(rscratch1);
 584 
 585       oop_maps-&gt;add_gc_map((int)(__ pc() - start), map);
 586       __ reset_last_Java_frame(false);
 587 
 588       RegisterSaver::restore_live_registers(masm);
 589 
 590       Label no_exception;
 591       __ ldr(r0, Address(rthread, Thread::pending_exception_offset()));
 592       __ cbz(r0, no_exception);
 593 
 594       __ str(zr, Address(rthread, JavaThread::vm_result_offset()));
 595       __ ldr(r0, Address(rthread, Thread::pending_exception_offset()));
 596       __ b(RuntimeAddress(StubRoutines::forward_exception_entry()));
 597 
 598       __ bind(no_exception);
 599 
 600       // We get an array of objects from the runtime call
 601       __ get_vm_result(r10, rthread);
 602       __ get_vm_result_2(r1, rthread); // TODO: required to keep the callee Method live?
 603     }
 604   }
 605 
 606   int words_pushed = 0;
 607 
 608   // Since all args are passed on the stack, total_args_passed *
 609   // Interpreter::stackElementSize is the space we need.
 610 
 611   int total_args_passed = compute_total_args_passed_int(sig_extended);
 612   int extraspace = (total_args_passed * Interpreter::stackElementSize) + wordSize;
 613 
 614   // stack is aligned, keep it that way
 615   extraspace = align_up(extraspace, 2 * wordSize);
 616 
 617   __ mov(r13, sp);
 618 
 619   if (extraspace)
 620     __ sub(sp, sp, extraspace);
 621 
 622   // Now write the args into the outgoing interpreter space
 623 
 624   int ignored = 0, next_vt_arg = 0, next_arg_int = 0;
 625   bool has_oop_field = false;
 626 
 627   for (int next_arg_comp = 0; next_arg_comp &lt; total_args_passed; next_arg_comp++) {
 628     BasicType bt = sig_extended-&gt;at(next_arg_comp)._bt;
 629     // offset to start parameters
 630     int st_off   = (total_args_passed - next_arg_int - 1) * Interpreter::stackElementSize;
 631 
 632     if (!ValueTypePassFieldsAsArgs || bt != T_VALUETYPE) {
 633 
 634             if (SigEntry::is_reserved_entry(sig_extended, next_arg_comp)) {
 635                continue; // Ignore reserved entry
 636             }
 637 
 638             if (bt == T_VOID) {
 639                assert(next_arg_comp &gt; 0 &amp;&amp; (sig_extended-&gt;at(next_arg_comp - 1)._bt == T_LONG || sig_extended-&gt;at(next_arg_comp - 1)._bt == T_DOUBLE), &quot;missing half&quot;);
 640                next_arg_int ++;
 641                continue;
 642              }
 643 
 644              int next_off = st_off - Interpreter::stackElementSize;
 645              int offset = (bt == T_LONG || bt == T_DOUBLE) ? next_off : st_off;
 646 
 647              gen_c2i_adapter_helper(masm, bt, regs[next_arg_comp], extraspace, Address(sp, offset));
 648              next_arg_int ++;
 649    } else {
 650        ignored++;
 651       // get the buffer from the just allocated pool of buffers
 652       int index = arrayOopDesc::base_offset_in_bytes(T_OBJECT) + next_vt_arg * type2aelembytes(T_VALUETYPE);
 653       __ load_heap_oop(rscratch1, Address(r10, index));
 654       next_vt_arg++;
 655       next_arg_int++;
 656       int vt = 1;
 657       // write fields we get from compiled code in registers/stack
 658       // slots to the buffer: we know we are done with that value type
 659       // argument when we hit the T_VOID that acts as an end of value
 660       // type delimiter for this value type. Value types are flattened
 661       // so we might encounter embedded value types. Each entry in
 662       // sig_extended contains a field offset in the buffer.
 663       do {
 664         next_arg_comp++;
 665         BasicType bt = sig_extended-&gt;at(next_arg_comp)._bt;
 666         BasicType prev_bt = sig_extended-&gt;at(next_arg_comp - 1)._bt;
 667         if (bt == T_VALUETYPE) {
 668           vt++;
 669           ignored++;
 670         } else if (bt == T_VOID &amp;&amp; prev_bt != T_LONG &amp;&amp; prev_bt != T_DOUBLE) {
 671           vt--;
 672           ignored++;
 673         } else if (SigEntry::is_reserved_entry(sig_extended, next_arg_comp)) {
 674           // Ignore reserved entry
 675         } else {
 676           int off = sig_extended-&gt;at(next_arg_comp)._offset;
 677           assert(off &gt; 0, &quot;offset in object should be positive&quot;);
 678 
 679           bool is_oop = (bt == T_OBJECT || bt == T_ARRAY);
 680           has_oop_field = has_oop_field || is_oop;
 681 
 682           gen_c2i_adapter_helper(masm, bt, regs[next_arg_comp - ignored], extraspace, Address(r11, off));
 683         }
 684       } while (vt != 0);
 685       // pass the buffer to the interpreter
 686       __ str(rscratch1, Address(sp, st_off));
 687    }
 688 
 689   }
 690 
 691 // If a value type was allocated and initialized, apply post barrier to all oop fields
 692   if (has_value_argument &amp;&amp; has_oop_field) {
 693     __ push(r13); // save senderSP
 694     __ push(r1); // save callee
 695     // Allocate argument register save area
 696     if (frame::arg_reg_save_area_bytes != 0) {
 697       __ sub(sp, sp, frame::arg_reg_save_area_bytes);
 698     }
 699     __ call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::apply_post_barriers), rthread, r10);
 700     // De-allocate argument register save area
 701     if (frame::arg_reg_save_area_bytes != 0) {
 702       __ add(sp, sp, frame::arg_reg_save_area_bytes);
 703     }
 704     __ pop(r1); // restore callee
 705     __ pop(r13); // restore sender SP
 706   }
 707 
 708   __ mov(esp, sp); // Interp expects args on caller&#39;s expression stack
 709 
 710   __ ldr(rscratch1, Address(rmethod, in_bytes(Method::interpreter_entry_offset())));
 711   __ br(rscratch1);
 712 }
 713 
 714 void SharedRuntime::gen_i2c_adapter(MacroAssembler *masm, int comp_args_on_stack, const GrowableArray&lt;SigEntry&gt;* sig, const VMRegPair *regs) {
 715 
 716 
 717   // Note: r13 contains the senderSP on entry. We must preserve it since
 718   // we may do a i2c -&gt; c2i transition if we lose a race where compiled
 719   // code goes non-entrant while we get args ready.
 720 
 721   // In addition we use r13 to locate all the interpreter args because
 722   // we must align the stack to 16 bytes.
 723 
 724   // Adapters are frameless.
 725 
 726   // An i2c adapter is frameless because the *caller* frame, which is
 727   // interpreted, routinely repairs its own esp (from
 728   // interpreter_frame_last_sp), even if a callee has modified the
 729   // stack pointer.  It also recalculates and aligns sp.
 730 
 731   // A c2i adapter is frameless because the *callee* frame, which is
 732   // interpreted, routinely repairs its caller&#39;s sp (from sender_sp,
 733   // which is set up via the senderSP register).
 734 
 735   // In other words, if *either* the caller or callee is interpreted, we can
 736   // get the stack pointer repaired after a call.
 737 
 738   // This is why c2i and i2c adapters cannot be indefinitely composed.
 739   // In particular, if a c2i adapter were to somehow call an i2c adapter,
 740   // both caller and callee would be compiled methods, and neither would
 741   // clean up the stack pointer changes performed by the two adapters.
 742   // If this happens, control eventually transfers back to the compiled
 743   // caller, but with an uncorrected stack, causing delayed havoc.
 744 
 745   if (VerifyAdapterCalls &amp;&amp;
 746       (Interpreter::code() != NULL || StubRoutines::code1() != NULL)) {
 747 #if 0
 748     // So, let&#39;s test for cascading c2i/i2c adapters right now.
 749     //  assert(Interpreter::contains($return_addr) ||
 750     //         StubRoutines::contains($return_addr),
 751     //         &quot;i2c adapter must return to an interpreter frame&quot;);
 752     __ block_comment(&quot;verify_i2c { &quot;);
 753     Label L_ok;
 754     if (Interpreter::code() != NULL)
 755       range_check(masm, rax, r11,
 756                   Interpreter::code()-&gt;code_start(), Interpreter::code()-&gt;code_end(),
 757                   L_ok);
 758     if (StubRoutines::code1() != NULL)
 759       range_check(masm, rax, r11,
 760                   StubRoutines::code1()-&gt;code_begin(), StubRoutines::code1()-&gt;code_end(),
 761                   L_ok);
 762     if (StubRoutines::code2() != NULL)
 763       range_check(masm, rax, r11,
 764                   StubRoutines::code2()-&gt;code_begin(), StubRoutines::code2()-&gt;code_end(),
 765                   L_ok);
 766     const char* msg = &quot;i2c adapter must return to an interpreter frame&quot;;
 767     __ block_comment(msg);
 768     __ stop(msg);
 769     __ bind(L_ok);
 770     __ block_comment(&quot;} verify_i2ce &quot;);
 771 #endif
 772   }
 773 
 774   // Cut-out for having no stack args.
 775   int comp_words_on_stack = 0;
 776   if (comp_args_on_stack) {
 777      comp_words_on_stack = align_up(comp_args_on_stack * VMRegImpl::stack_slot_size, wordSize) &gt;&gt; LogBytesPerWord;
 778      __ sub(rscratch1, sp, comp_words_on_stack * wordSize);
 779      __ andr(sp, rscratch1, -16);
 780   }
 781 
 782   // Will jump to the compiled code just as if compiled code was doing it.
 783   // Pre-load the register-jump target early, to schedule it better.
 784   __ ldr(rscratch1, Address(rmethod, in_bytes(Method::from_compiled_offset())));
 785 
 786 #if INCLUDE_JVMCI
 787   if (EnableJVMCI || UseAOT) {
 788     // check if this call should be routed towards a specific entry point
 789     __ ldr(rscratch2, Address(rthread, in_bytes(JavaThread::jvmci_alternate_call_target_offset())));
 790     Label no_alternative_target;
 791     __ cbz(rscratch2, no_alternative_target);
 792     __ mov(rscratch1, rscratch2);
 793     __ str(zr, Address(rthread, in_bytes(JavaThread::jvmci_alternate_call_target_offset())));
 794     __ bind(no_alternative_target);
 795   }
 796 #endif // INCLUDE_JVMCI
 797 
 798   int total_args_passed = sig-&gt;length();
 799 
 800   // Now generate the shuffle code.
 801   for (int i = 0; i &lt; total_args_passed; i++) {
 802     BasicType bt = sig-&gt;at(i)._bt;
 803 
 804     assert(bt != T_VALUETYPE, &quot;i2c adapter doesn&#39;t unpack value args&quot;);
 805     if (bt == T_VOID) {
 806       assert(i &gt; 0 &amp;&amp; (sig-&gt;at(i - 1)._bt == T_LONG || sig-&gt;at(i - 1)._bt == T_DOUBLE), &quot;missing half&quot;);
 807       continue;
 808     }
 809 
 810     // Pick up 0, 1 or 2 words from SP+offset.
 811     assert(!regs[i].second()-&gt;is_valid() || regs[i].first()-&gt;next() == regs[i].second(), &quot;scrambled load targets?&quot;);
 812 
 813     // Load in argument order going down.
 814     int ld_off = (total_args_passed - i - 1) * Interpreter::stackElementSize;
 815     // Point to interpreter value (vs. tag)
 816     int next_off = ld_off - Interpreter::stackElementSize;
 817     //
 818     //
 819     //
 820     VMReg r_1 = regs[i].first();
 821     VMReg r_2 = regs[i].second();
 822     if (!r_1-&gt;is_valid()) {
 823       assert(!r_2-&gt;is_valid(), &quot;&quot;);
 824       continue;
 825     }
 826     if (r_1-&gt;is_stack()) {
 827       // Convert stack slot to an SP offset (+ wordSize to account for return address )
 828       int st_off = regs[i].first()-&gt;reg2stack() * VMRegImpl::stack_slot_size;
 829       if (!r_2-&gt;is_valid()) {
 830         // sign extend???
 831         __ ldrsw(rscratch2, Address(esp, ld_off));
 832         __ str(rscratch2, Address(sp, st_off));
 833       } else {
 834         //
 835         // We are using two optoregs. This can be either T_OBJECT,
 836         // T_ADDRESS, T_LONG, or T_DOUBLE the interpreter allocates
 837         // two slots but only uses one for thr T_LONG or T_DOUBLE case
 838         // So we must adjust where to pick up the data to match the
 839         // interpreter.
 840         //
 841         // Interpreter local[n] == MSW, local[n+1] == LSW however locals
 842         // are accessed as negative so LSW is at LOW address
 843 
 844         // ld_off is MSW so get LSW
 845         const int offset = (bt == T_LONG || bt == T_DOUBLE) ? next_off : ld_off;
 846         __ ldr(rscratch2, Address(esp, offset));
 847         // st_off is LSW (i.e. reg.first())
 848          __ str(rscratch2, Address(sp, st_off));
 849        }
 850      } else if (r_1-&gt;is_Register()) {  // Register argument
 851        Register r = r_1-&gt;as_Register();
 852        if (r_2-&gt;is_valid()) {
 853          //
 854          // We are using two VMRegs. This can be either T_OBJECT,
 855          // T_ADDRESS, T_LONG, or T_DOUBLE the interpreter allocates
 856          // two slots but only uses one for thr T_LONG or T_DOUBLE case
 857          // So we must adjust where to pick up the data to match the
 858          // interpreter.
 859 
 860         const int offset = (bt == T_LONG || bt == T_DOUBLE) ? next_off : ld_off;
 861 
 862          // this can be a misaligned move
 863          __ ldr(r, Address(esp, offset));
 864        } else {
 865          // sign extend and use a full word?
 866          __ ldrw(r, Address(esp, ld_off));
 867        }
 868      } else {
 869        if (!r_2-&gt;is_valid()) {
 870          __ ldrs(r_1-&gt;as_FloatRegister(), Address(esp, ld_off));
 871        } else {
 872          __ ldrd(r_1-&gt;as_FloatRegister(), Address(esp, next_off));
 873        }
 874      }
 875    }
 876 
 877 
 878   // 6243940 We might end up in handle_wrong_method if
 879   // the callee is deoptimized as we race thru here. If that
 880   // happens we don&#39;t want to take a safepoint because the
 881   // caller frame will look interpreted and arguments are now
 882   // &quot;compiled&quot; so it is much better to make this transition
 883   // invisible to the stack walking code. Unfortunately if
 884   // we try and find the callee by normal means a safepoint
 885   // is possible. So we stash the desired callee in the thread
 886   // and the vm will find there should this case occur.
 887 
 888   __ str(rmethod, Address(rthread, JavaThread::callee_target_offset()));
 889   __ br(rscratch1);
 890 }
 891 
 892 static void gen_inline_cache_check(MacroAssembler *masm, Label&amp; skip_fixup) {
 893 
 894   Label ok;
 895 
 896   Register holder = rscratch2;
 897   Register receiver = j_rarg0;
 898   Register tmp = r10;  // A call-clobbered register not used for arg passing
 899 
 900   // -------------------------------------------------------------------------
 901   // Generate a C2I adapter.  On entry we know rmethod holds the Method* during calls
 902   // to the interpreter.  The args start out packed in the compiled layout.  They
 903   // need to be unpacked into the interpreter layout.  This will almost always
 904   // require some stack space.  We grow the current (compiled) stack, then repack
 905   // the args.  We  finally end in a jump to the generic interpreter entry point.
 906   // On exit from the interpreter, the interpreter will restore our SP (lest the
 907   // compiled code, which relys solely on SP and not FP, get sick).
 908 
 909   {
 910     __ block_comment(&quot;c2i_unverified_entry {&quot;);
 911     __ load_klass(rscratch1, receiver);
 912     __ ldr(tmp, Address(holder, CompiledICHolder::holder_klass_offset()));
 913     __ cmp(rscratch1, tmp);
 914     __ ldr(rmethod, Address(holder, CompiledICHolder::holder_metadata_offset()));
 915     __ br(Assembler::EQ, ok);
 916     __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 917 
 918     __ bind(ok);
 919     // Method might have been compiled since the call site was patched to
 920     // interpreted; if that is the case treat it as a miss so we can get
 921     // the call site corrected.
 922     __ ldr(rscratch1, Address(rmethod, in_bytes(Method::code_offset())));
 923     __ cbz(rscratch1, skip_fixup);
 924     __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
 925     __ block_comment(&quot;} c2i_unverified_entry&quot;);
 926   }
 927 }
 928 
 929 
 930 // ---------------------------------------------------------------
 931 AdapterHandlerEntry* SharedRuntime::generate_i2c2i_adapters(MacroAssembler *masm,
 932                                                             int comp_args_on_stack,
 933                                                             const GrowableArray&lt;SigEntry&gt;* sig,
 934                                                             const VMRegPair* regs,
 935                                                             const GrowableArray&lt;SigEntry&gt;* sig_cc,
 936                                                             const VMRegPair* regs_cc,
 937                                                             const GrowableArray&lt;SigEntry&gt;* sig_cc_ro,
 938                                                             const VMRegPair* regs_cc_ro,
 939                                                             AdapterFingerPrint* fingerprint,
 940                                                             AdapterBlob*&amp; new_adapter) {
 941 
 942   address i2c_entry = __ pc();
 943   gen_i2c_adapter(masm, comp_args_on_stack, sig, regs);
 944 
 945   address c2i_unverified_entry = __ pc();
 946   Label skip_fixup;
 947 
 948   gen_inline_cache_check(masm, skip_fixup);
 949 
 950   OopMapSet* oop_maps = new OopMapSet();
 951   int frame_complete = CodeOffsets::frame_never_safe;
 952   int frame_size_in_words = 0;
 953 
 954   // Scalarized c2i adapter with non-scalarized receiver (i.e., don&#39;t pack receiver)
 955   address c2i_value_ro_entry = __ pc();
 956   if (regs_cc != regs_cc_ro) {
 957     Label unused;
 958     gen_c2i_adapter(masm, sig_cc_ro, regs_cc_ro, skip_fixup, i2c_entry, oop_maps, frame_complete, frame_size_in_words, false);
 959     skip_fixup = unused;
 960   }
 961 
 962   // Scalarized c2i adapter
 963   address c2i_entry = __ pc();
 964 
 965   // Class initialization barrier for static methods
 966   address c2i_no_clinit_check_entry = NULL;
 967 
 968   if (VM_Version::supports_fast_class_init_checks()) {
 969     Label L_skip_barrier;
 970     { // Bypass the barrier for non-static methods
 971         Register flags  = rscratch1;
 972       __ ldrw(flags, Address(rmethod, Method::access_flags_offset()));
 973       __ tst(flags, JVM_ACC_STATIC);
 974       __ br(Assembler::NE, L_skip_barrier); // non-static
 975     }
 976 
 977     Register klass = rscratch1;
 978     __ load_method_holder(klass, rmethod);
 979     // We pass rthread to this function on x86
 980     __ clinit_barrier(klass, rscratch2, &amp;L_skip_barrier /*L_fast_path*/);
 981 
 982     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub())); // slow path
 983 
 984     __ bind(L_skip_barrier);
 985     c2i_no_clinit_check_entry = __ pc();
 986   }
 987 
 988 //  FIXME: Not Implemented
 989 //  BarrierSetAssembler* bs = BarrierSet::barrier_set()-&gt;barrier_set_assembler();
 990 //  bs-&gt;c2i_entry_barrier(masm);
 991 
 992   gen_c2i_adapter(masm, sig_cc, regs_cc, skip_fixup, i2c_entry, oop_maps, frame_complete, frame_size_in_words, true);
 993 
 994   address c2i_unverified_value_entry = c2i_unverified_entry;
 995 
 996  // Non-scalarized c2i adapter
 997   address c2i_value_entry = c2i_entry;
 998   if (regs != regs_cc) {
 999     Label value_entry_skip_fixup;
1000     c2i_unverified_value_entry = __ pc();
1001     gen_inline_cache_check(masm, value_entry_skip_fixup);
1002 
1003     c2i_value_entry = __ pc();
1004     Label unused;
1005     gen_c2i_adapter(masm, sig, regs, value_entry_skip_fixup, i2c_entry, oop_maps, frame_complete, frame_size_in_words, false);
1006   }
1007 
1008   __ flush();
1009 
1010   // The c2i adapter might safepoint and trigger a GC. The caller must make sure that
1011   // the GC knows about the location of oop argument locations passed to the c2i adapter.
1012 
1013   bool caller_must_gc_arguments = (regs != regs_cc);
1014   new_adapter = AdapterBlob::create(masm-&gt;code(), frame_complete, frame_size_in_words + 10, oop_maps, caller_must_gc_arguments);
1015 
1016   return AdapterHandlerLibrary::new_entry(fingerprint, i2c_entry, c2i_entry, c2i_value_entry, c2i_value_ro_entry, c2i_unverified_entry, c2i_unverified_value_entry, c2i_no_clinit_check_entry);
1017 }
1018 
1019 int SharedRuntime::c_calling_convention(const BasicType *sig_bt,
1020                                          VMRegPair *regs,
1021                                          VMRegPair *regs2,
1022                                          int total_args_passed) {
1023   assert(regs2 == NULL, &quot;not needed on AArch64&quot;);
1024 
1025 // We return the amount of VMRegImpl stack slots we need to reserve for all
1026 // the arguments NOT counting out_preserve_stack_slots.
1027 
1028     static const Register INT_ArgReg[Argument::n_int_register_parameters_c] = {
1029       c_rarg0, c_rarg1, c_rarg2, c_rarg3, c_rarg4, c_rarg5,  c_rarg6,  c_rarg7
1030     };
1031     static const FloatRegister FP_ArgReg[Argument::n_float_register_parameters_c] = {
1032       c_farg0, c_farg1, c_farg2, c_farg3,
1033       c_farg4, c_farg5, c_farg6, c_farg7
1034     };
1035 
1036     uint int_args = 0;
1037     uint fp_args = 0;
1038     uint stk_args = 0; // inc by 2 each time
1039 
1040     for (int i = 0; i &lt; total_args_passed; i++) {
1041       switch (sig_bt[i]) {
1042       case T_BOOLEAN:
1043       case T_CHAR:
1044       case T_BYTE:
1045       case T_SHORT:
1046       case T_INT:
1047         if (int_args &lt; Argument::n_int_register_parameters_c) {
1048           regs[i].set1(INT_ArgReg[int_args++]-&gt;as_VMReg());
1049         } else {
1050           regs[i].set1(VMRegImpl::stack2reg(stk_args));
1051           stk_args += 2;
1052         }
1053         break;
1054       case T_LONG:
1055         assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
1056         // fall through
1057       case T_OBJECT:
1058       case T_ARRAY:
1059       case T_VALUETYPE:
1060       case T_ADDRESS:
1061       case T_METADATA:
1062         if (int_args &lt; Argument::n_int_register_parameters_c) {
1063           regs[i].set2(INT_ArgReg[int_args++]-&gt;as_VMReg());
1064         } else {
1065           regs[i].set2(VMRegImpl::stack2reg(stk_args));
1066           stk_args += 2;
1067         }
1068         break;
1069       case T_FLOAT:
1070         if (fp_args &lt; Argument::n_float_register_parameters_c) {
1071           regs[i].set1(FP_ArgReg[fp_args++]-&gt;as_VMReg());
1072         } else {
1073           regs[i].set1(VMRegImpl::stack2reg(stk_args));
1074           stk_args += 2;
1075         }
1076         break;
1077       case T_DOUBLE:
1078         assert((i + 1) &lt; total_args_passed &amp;&amp; sig_bt[i + 1] == T_VOID, &quot;expecting half&quot;);
1079         if (fp_args &lt; Argument::n_float_register_parameters_c) {
1080           regs[i].set2(FP_ArgReg[fp_args++]-&gt;as_VMReg());
1081         } else {
1082           regs[i].set2(VMRegImpl::stack2reg(stk_args));
1083           stk_args += 2;
1084         }
1085         break;
1086       case T_VOID: // Halves of longs and doubles
1087         assert(i != 0 &amp;&amp; (sig_bt[i - 1] == T_LONG || sig_bt[i - 1] == T_DOUBLE), &quot;expecting half&quot;);
1088         regs[i].set_bad();
1089         break;
1090       default:
1091         ShouldNotReachHere();
1092         break;
1093       }
1094     }
1095 
1096   return stk_args;
1097 }
1098 
1099 // On 64 bit we will store integer like items to the stack as
1100 // 64 bits items (sparc abi) even though java would only store
1101 // 32bits for a parameter. On 32bit it will simply be 32 bits
1102 // So this routine will do 32-&gt;32 on 32bit and 32-&gt;64 on 64bit
1103 static void move32_64(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
1104   if (src.first()-&gt;is_stack()) {
1105     if (dst.first()-&gt;is_stack()) {
1106       // stack to stack
1107       __ ldr(rscratch1, Address(rfp, reg2offset_in(src.first())));
1108       __ str(rscratch1, Address(sp, reg2offset_out(dst.first())));
1109     } else {
1110       // stack to reg
1111       __ ldrsw(dst.first()-&gt;as_Register(), Address(rfp, reg2offset_in(src.first())));
1112     }
1113   } else if (dst.first()-&gt;is_stack()) {
1114     // reg to stack
1115     // Do we really have to sign extend???
1116     // __ movslq(src.first()-&gt;as_Register(), src.first()-&gt;as_Register());
1117     __ str(src.first()-&gt;as_Register(), Address(sp, reg2offset_out(dst.first())));
1118   } else {
1119     if (dst.first() != src.first()) {
1120       __ sxtw(dst.first()-&gt;as_Register(), src.first()-&gt;as_Register());
1121     }
1122   }
1123 }
1124 
1125 // An oop arg. Must pass a handle not the oop itself
1126 static void object_move(MacroAssembler* masm,
1127                         OopMap* map,
1128                         int oop_handle_offset,
1129                         int framesize_in_slots,
1130                         VMRegPair src,
1131                         VMRegPair dst,
1132                         bool is_receiver,
1133                         int* receiver_offset) {
1134 
1135   // must pass a handle. First figure out the location we use as a handle
1136 
1137   Register rHandle = dst.first()-&gt;is_stack() ? rscratch2 : dst.first()-&gt;as_Register();
1138 
1139   // See if oop is NULL if it is we need no handle
1140 
1141   if (src.first()-&gt;is_stack()) {
1142 
1143     // Oop is already on the stack as an argument
1144     int offset_in_older_frame = src.first()-&gt;reg2stack() + SharedRuntime::out_preserve_stack_slots();
1145     map-&gt;set_oop(VMRegImpl::stack2reg(offset_in_older_frame + framesize_in_slots));
1146     if (is_receiver) {
1147       *receiver_offset = (offset_in_older_frame + framesize_in_slots) * VMRegImpl::stack_slot_size;
1148     }
1149 
1150     __ ldr(rscratch1, Address(rfp, reg2offset_in(src.first())));
1151     __ lea(rHandle, Address(rfp, reg2offset_in(src.first())));
1152     // conditionally move a NULL
1153     __ cmp(rscratch1, zr);
1154     __ csel(rHandle, zr, rHandle, Assembler::EQ);
1155   } else {
1156 
1157     // Oop is in an a register we must store it to the space we reserve
1158     // on the stack for oop_handles and pass a handle if oop is non-NULL
1159 
1160     const Register rOop = src.first()-&gt;as_Register();
1161     int oop_slot;
1162     if (rOop == j_rarg0)
1163       oop_slot = 0;
1164     else if (rOop == j_rarg1)
1165       oop_slot = 1;
1166     else if (rOop == j_rarg2)
1167       oop_slot = 2;
1168     else if (rOop == j_rarg3)
1169       oop_slot = 3;
1170     else if (rOop == j_rarg4)
1171       oop_slot = 4;
1172     else if (rOop == j_rarg5)
1173       oop_slot = 5;
1174     else if (rOop == j_rarg6)
1175       oop_slot = 6;
1176     else {
1177       assert(rOop == j_rarg7, &quot;wrong register&quot;);
1178       oop_slot = 7;
1179     }
1180 
1181     oop_slot = oop_slot * VMRegImpl::slots_per_word + oop_handle_offset;
1182     int offset = oop_slot*VMRegImpl::stack_slot_size;
1183 
1184     map-&gt;set_oop(VMRegImpl::stack2reg(oop_slot));
1185     // Store oop in handle area, may be NULL
1186     __ str(rOop, Address(sp, offset));
1187     if (is_receiver) {
1188       *receiver_offset = offset;
1189     }
1190 
1191     __ cmp(rOop, zr);
1192     __ lea(rHandle, Address(sp, offset));
1193     // conditionally move a NULL
1194     __ csel(rHandle, zr, rHandle, Assembler::EQ);
1195   }
1196 
1197   // If arg is on the stack then place it otherwise it is already in correct reg.
1198   if (dst.first()-&gt;is_stack()) {
1199     __ str(rHandle, Address(sp, reg2offset_out(dst.first())));
1200   }
1201 }
1202 
1203 // A float arg may have to do float reg int reg conversion
1204 static void float_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
1205   assert(src.first()-&gt;is_stack() &amp;&amp; dst.first()-&gt;is_stack() ||
1206          src.first()-&gt;is_reg() &amp;&amp; dst.first()-&gt;is_reg(), &quot;Unexpected error&quot;);
1207   if (src.first()-&gt;is_stack()) {
1208     if (dst.first()-&gt;is_stack()) {
1209       __ ldrw(rscratch1, Address(rfp, reg2offset_in(src.first())));
1210       __ strw(rscratch1, Address(sp, reg2offset_out(dst.first())));
1211     } else {
1212       ShouldNotReachHere();
1213     }
1214   } else if (src.first() != dst.first()) {
1215     if (src.is_single_phys_reg() &amp;&amp; dst.is_single_phys_reg())
1216       __ fmovs(dst.first()-&gt;as_FloatRegister(), src.first()-&gt;as_FloatRegister());
1217     else
1218       ShouldNotReachHere();
1219   }
1220 }
1221 
1222 // A long move
1223 static void long_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
1224   if (src.first()-&gt;is_stack()) {
1225     if (dst.first()-&gt;is_stack()) {
1226       // stack to stack
1227       __ ldr(rscratch1, Address(rfp, reg2offset_in(src.first())));
1228       __ str(rscratch1, Address(sp, reg2offset_out(dst.first())));
1229     } else {
1230       // stack to reg
1231       __ ldr(dst.first()-&gt;as_Register(), Address(rfp, reg2offset_in(src.first())));
1232     }
1233   } else if (dst.first()-&gt;is_stack()) {
1234     // reg to stack
1235     // Do we really have to sign extend???
1236     // __ movslq(src.first()-&gt;as_Register(), src.first()-&gt;as_Register());
1237     __ str(src.first()-&gt;as_Register(), Address(sp, reg2offset_out(dst.first())));
1238   } else {
1239     if (dst.first() != src.first()) {
1240       __ mov(dst.first()-&gt;as_Register(), src.first()-&gt;as_Register());
1241     }
1242   }
1243 }
1244 
1245 
1246 // A double move
1247 static void double_move(MacroAssembler* masm, VMRegPair src, VMRegPair dst) {
1248   assert(src.first()-&gt;is_stack() &amp;&amp; dst.first()-&gt;is_stack() ||
1249          src.first()-&gt;is_reg() &amp;&amp; dst.first()-&gt;is_reg(), &quot;Unexpected error&quot;);
1250   if (src.first()-&gt;is_stack()) {
1251     if (dst.first()-&gt;is_stack()) {
1252       __ ldr(rscratch1, Address(rfp, reg2offset_in(src.first())));
1253       __ str(rscratch1, Address(sp, reg2offset_out(dst.first())));
1254     } else {
1255       ShouldNotReachHere();
1256     }
1257   } else if (src.first() != dst.first()) {
1258     if (src.is_single_phys_reg() &amp;&amp; dst.is_single_phys_reg())
1259       __ fmovd(dst.first()-&gt;as_FloatRegister(), src.first()-&gt;as_FloatRegister());
1260     else
1261       ShouldNotReachHere();
1262   }
1263 }
1264 
1265 
1266 void SharedRuntime::save_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
1267   // We always ignore the frame_slots arg and just use the space just below frame pointer
1268   // which by this time is free to use
1269   switch (ret_type) {
1270   case T_FLOAT:
1271     __ strs(v0, Address(rfp, -wordSize));
1272     break;
1273   case T_DOUBLE:
1274     __ strd(v0, Address(rfp, -wordSize));
1275     break;
1276   case T_VOID:  break;
1277   default: {
1278     __ str(r0, Address(rfp, -wordSize));
1279     }
1280   }
1281 }
1282 
1283 void SharedRuntime::restore_native_result(MacroAssembler *masm, BasicType ret_type, int frame_slots) {
1284   // We always ignore the frame_slots arg and just use the space just below frame pointer
1285   // which by this time is free to use
1286   switch (ret_type) {
1287   case T_FLOAT:
1288     __ ldrs(v0, Address(rfp, -wordSize));
1289     break;
1290   case T_DOUBLE:
1291     __ ldrd(v0, Address(rfp, -wordSize));
1292     break;
1293   case T_VOID:  break;
1294   default: {
1295     __ ldr(r0, Address(rfp, -wordSize));
1296     }
1297   }
1298 }
1299 static void save_args(MacroAssembler *masm, int arg_count, int first_arg, VMRegPair *args) {
1300   RegSet x;
1301   for ( int i = first_arg ; i &lt; arg_count ; i++ ) {
1302     if (args[i].first()-&gt;is_Register()) {
1303       x = x + args[i].first()-&gt;as_Register();
1304     } else if (args[i].first()-&gt;is_FloatRegister()) {
1305       __ strd(args[i].first()-&gt;as_FloatRegister(), Address(__ pre(sp, -2 * wordSize)));
1306     }
1307   }
1308   __ push(x, sp);
1309 }
1310 
1311 static void restore_args(MacroAssembler *masm, int arg_count, int first_arg, VMRegPair *args) {
1312   RegSet x;
1313   for ( int i = first_arg ; i &lt; arg_count ; i++ ) {
1314     if (args[i].first()-&gt;is_Register()) {
1315       x = x + args[i].first()-&gt;as_Register();
1316     } else {
1317       ;
1318     }
1319   }
1320   __ pop(x, sp);
1321   for ( int i = arg_count - 1 ; i &gt;= first_arg ; i-- ) {
1322     if (args[i].first()-&gt;is_Register()) {
1323       ;
1324     } else if (args[i].first()-&gt;is_FloatRegister()) {
1325       __ ldrd(args[i].first()-&gt;as_FloatRegister(), Address(__ post(sp, 2 * wordSize)));
1326     }
1327   }
1328 }
1329 
1330 
1331 // Check GCLocker::needs_gc and enter the runtime if it&#39;s true.  This
1332 // keeps a new JNI critical region from starting until a GC has been
1333 // forced.  Save down any oops in registers and describe them in an
1334 // OopMap.
1335 static void check_needs_gc_for_critical_native(MacroAssembler* masm,
1336                                                int stack_slots,
1337                                                int total_c_args,
1338                                                int total_in_args,
1339                                                int arg_save_area,
1340                                                OopMapSet* oop_maps,
1341                                                VMRegPair* in_regs,
1342                                                BasicType* in_sig_bt) { Unimplemented(); }
1343 
1344 // Unpack an array argument into a pointer to the body and the length
1345 // if the array is non-null, otherwise pass 0 for both.
1346 static void unpack_array_argument(MacroAssembler* masm, VMRegPair reg, BasicType in_elem_type, VMRegPair body_arg, VMRegPair length_arg) { Unimplemented(); }
1347 
1348 
1349 class ComputeMoveOrder: public StackObj {
1350   class MoveOperation: public ResourceObj {
1351     friend class ComputeMoveOrder;
1352    private:
1353     VMRegPair        _src;
1354     VMRegPair        _dst;
1355     int              _src_index;
1356     int              _dst_index;
1357     bool             _processed;
1358     MoveOperation*  _next;
1359     MoveOperation*  _prev;
1360 
1361     static int get_id(VMRegPair r) { Unimplemented(); return 0; }
1362 
1363    public:
1364     MoveOperation(int src_index, VMRegPair src, int dst_index, VMRegPair dst):
1365       _src(src)
1366     , _dst(dst)
1367     , _src_index(src_index)
1368     , _dst_index(dst_index)
1369     , _processed(false)
1370     , _next(NULL)
1371     , _prev(NULL) { Unimplemented(); }
1372 
1373     VMRegPair src() const              { Unimplemented(); return _src; }
1374     int src_id() const                 { Unimplemented(); return 0; }
1375     int src_index() const              { Unimplemented(); return 0; }
1376     VMRegPair dst() const              { Unimplemented(); return _src; }
1377     void set_dst(int i, VMRegPair dst) { Unimplemented(); }
1378     int dst_index() const              { Unimplemented(); return 0; }
1379     int dst_id() const                 { Unimplemented(); return 0; }
1380     MoveOperation* next() const        { Unimplemented(); return 0; }
1381     MoveOperation* prev() const        { Unimplemented(); return 0; }
1382     void set_processed()               { Unimplemented(); }
1383     bool is_processed() const          { Unimplemented(); return 0; }
1384 
1385     // insert
1386     void break_cycle(VMRegPair temp_register) { Unimplemented(); }
1387 
1388     void link(GrowableArray&lt;MoveOperation*&gt;&amp; killer) { Unimplemented(); }
1389   };
1390 
1391  private:
1392   GrowableArray&lt;MoveOperation*&gt; edges;
1393 
1394  public:
1395   ComputeMoveOrder(int total_in_args, VMRegPair* in_regs, int total_c_args, VMRegPair* out_regs,
1396                     BasicType* in_sig_bt, GrowableArray&lt;int&gt;&amp; arg_order, VMRegPair tmp_vmreg) { Unimplemented(); }
1397 
1398   // Collected all the move operations
1399   void add_edge(int src_index, VMRegPair src, int dst_index, VMRegPair dst) { Unimplemented(); }
1400 
1401   // Walk the edges breaking cycles between moves.  The result list
1402   // can be walked in order to produce the proper set of loads
1403   GrowableArray&lt;MoveOperation*&gt;* get_store_order(VMRegPair temp_register) { Unimplemented(); return 0; }
1404 };
1405 
1406 
1407 static void rt_call(MacroAssembler* masm, address dest, int gpargs, int fpargs, int type) {
1408   CodeBlob *cb = CodeCache::find_blob(dest);
1409   if (cb) {
1410     __ far_call(RuntimeAddress(dest));
1411   } else {
1412     assert((unsigned)gpargs &lt; 256, &quot;eek!&quot;);
1413     assert((unsigned)fpargs &lt; 32, &quot;eek!&quot;);
1414     __ lea(rscratch1, RuntimeAddress(dest));
1415     __ blr(rscratch1);
1416     __ maybe_isb();
1417   }
1418 }
1419 
1420 static void verify_oop_args(MacroAssembler* masm,
1421                             const methodHandle&amp; method,
1422                             const BasicType* sig_bt,
1423                             const VMRegPair* regs) {
1424   Register temp_reg = r19;  // not part of any compiled calling seq
1425   if (VerifyOops) {
1426     for (int i = 0; i &lt; method-&gt;size_of_parameters(); i++) {
1427       if (sig_bt[i] == T_OBJECT ||
1428           sig_bt[i] == T_ARRAY) {
1429         VMReg r = regs[i].first();
1430         assert(r-&gt;is_valid(), &quot;bad oop arg&quot;);
1431         if (r-&gt;is_stack()) {
1432           __ ldr(temp_reg, Address(sp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size));
1433           __ verify_oop(temp_reg);
1434         } else {
1435           __ verify_oop(r-&gt;as_Register());
1436         }
1437       }
1438     }
1439   }
1440 }
1441 
1442 static void gen_special_dispatch(MacroAssembler* masm,
1443                                  const methodHandle&amp; method,
1444                                  const BasicType* sig_bt,
1445                                  const VMRegPair* regs) {
1446   verify_oop_args(masm, method, sig_bt, regs);
1447   vmIntrinsics::ID iid = method-&gt;intrinsic_id();
1448 
1449   // Now write the args into the outgoing interpreter space
1450   bool     has_receiver   = false;
1451   Register receiver_reg   = noreg;
1452   int      member_arg_pos = -1;
1453   Register member_reg     = noreg;
1454   int      ref_kind       = MethodHandles::signature_polymorphic_intrinsic_ref_kind(iid);
1455   if (ref_kind != 0) {
1456     member_arg_pos = method-&gt;size_of_parameters() - 1;  // trailing MemberName argument
1457     member_reg = r19;  // known to be free at this point
1458     has_receiver = MethodHandles::ref_kind_has_receiver(ref_kind);
1459   } else if (iid == vmIntrinsics::_invokeBasic) {
1460     has_receiver = true;
1461   } else {
1462     fatal(&quot;unexpected intrinsic id %d&quot;, iid);
1463   }
1464 
1465   if (member_reg != noreg) {
1466     // Load the member_arg into register, if necessary.
1467     SharedRuntime::check_member_name_argument_is_last_argument(method, sig_bt, regs);
1468     VMReg r = regs[member_arg_pos].first();
1469     if (r-&gt;is_stack()) {
1470       __ ldr(member_reg, Address(sp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size));
1471     } else {
1472       // no data motion is needed
1473       member_reg = r-&gt;as_Register();
1474     }
1475   }
1476 
1477   if (has_receiver) {
1478     // Make sure the receiver is loaded into a register.
1479     assert(method-&gt;size_of_parameters() &gt; 0, &quot;oob&quot;);
1480     assert(sig_bt[0] == T_OBJECT, &quot;receiver argument must be an object&quot;);
1481     VMReg r = regs[0].first();
1482     assert(r-&gt;is_valid(), &quot;bad receiver arg&quot;);
1483     if (r-&gt;is_stack()) {
1484       // Porting note:  This assumes that compiled calling conventions always
1485       // pass the receiver oop in a register.  If this is not true on some
1486       // platform, pick a temp and load the receiver from stack.
1487       fatal(&quot;receiver always in a register&quot;);
1488       receiver_reg = r2;  // known to be free at this point
1489       __ ldr(receiver_reg, Address(sp, r-&gt;reg2stack() * VMRegImpl::stack_slot_size));
1490     } else {
1491       // no data motion is needed
1492       receiver_reg = r-&gt;as_Register();
1493     }
1494   }
1495 
1496   // Figure out which address we are really jumping to:
1497   MethodHandles::generate_method_handle_dispatch(masm, iid,
1498                                                  receiver_reg, member_reg, /*for_compiler_entry:*/ true);
1499 }
1500 
1501 // ---------------------------------------------------------------------------
1502 // Generate a native wrapper for a given method.  The method takes arguments
1503 // in the Java compiled code convention, marshals them to the native
1504 // convention (handlizes oops, etc), transitions to native, makes the call,
1505 // returns to java state (possibly blocking), unhandlizes any result and
1506 // returns.
1507 //
1508 // Critical native functions are a shorthand for the use of
1509 // GetPrimtiveArrayCritical and disallow the use of any other JNI
1510 // functions.  The wrapper is expected to unpack the arguments before
1511 // passing them to the callee and perform checks before and after the
1512 // native call to ensure that they GCLocker
1513 // lock_critical/unlock_critical semantics are followed.  Some other
1514 // parts of JNI setup are skipped like the tear down of the JNI handle
1515 // block and the check for pending exceptions it&#39;s impossible for them
1516 // to be thrown.
1517 //
1518 // They are roughly structured like this:
1519 //    if (GCLocker::needs_gc())
1520 //      SharedRuntime::block_for_jni_critical();
1521 //    tranistion to thread_in_native
1522 //    unpack arrray arguments and call native entry point
1523 //    check for safepoint in progress
1524 //    check if any thread suspend flags are set
1525 //      call into JVM and possible unlock the JNI critical
1526 //      if a GC was suppressed while in the critical native.
1527 //    transition back to thread_in_Java
1528 //    return to caller
1529 //
1530 nmethod* SharedRuntime::generate_native_wrapper(MacroAssembler* masm,
1531                                                 const methodHandle&amp; method,
1532                                                 int compile_id,
1533                                                 BasicType* in_sig_bt,
1534                                                 VMRegPair* in_regs,
1535                                                 BasicType ret_type,
1536                                                 address critical_entry) {
1537   if (method-&gt;is_method_handle_intrinsic()) {
1538     vmIntrinsics::ID iid = method-&gt;intrinsic_id();
1539     intptr_t start = (intptr_t)__ pc();
1540     int vep_offset = ((intptr_t)__ pc()) - start;
1541 
1542     // First instruction must be a nop as it may need to be patched on deoptimisation
1543     __ nop();
1544     gen_special_dispatch(masm,
1545                          method,
1546                          in_sig_bt,
1547                          in_regs);
1548     int frame_complete = ((intptr_t)__ pc()) - start;  // not complete, period
1549     __ flush();
1550     int stack_slots = SharedRuntime::out_preserve_stack_slots();  // no out slots at all, actually
1551     return nmethod::new_native_nmethod(method,
1552                                        compile_id,
1553                                        masm-&gt;code(),
1554                                        vep_offset,
1555                                        frame_complete,
1556                                        stack_slots / VMRegImpl::slots_per_word,
1557                                        in_ByteSize(-1),
1558                                        in_ByteSize(-1),
1559                                        (OopMapSet*)NULL);
1560   }
1561   bool is_critical_native = true;
1562   address native_func = critical_entry;
1563   if (native_func == NULL) {
1564     native_func = method-&gt;native_function();
1565     is_critical_native = false;
1566   }
1567   assert(native_func != NULL, &quot;must have function&quot;);
1568 
1569   // An OopMap for lock (and class if static)
1570   OopMapSet *oop_maps = new OopMapSet();
1571   intptr_t start = (intptr_t)__ pc();
1572 
1573   // We have received a description of where all the java arg are located
1574   // on entry to the wrapper. We need to convert these args to where
1575   // the jni function will expect them. To figure out where they go
1576   // we convert the java signature to a C signature by inserting
1577   // the hidden arguments as arg[0] and possibly arg[1] (static method)
1578 
1579   const int total_in_args = method-&gt;size_of_parameters();
1580   int total_c_args = total_in_args;
1581   if (!is_critical_native) {
1582     total_c_args += 1;
1583     if (method-&gt;is_static()) {
1584       total_c_args++;
1585     }
1586   } else {
1587     for (int i = 0; i &lt; total_in_args; i++) {
1588       if (in_sig_bt[i] == T_ARRAY) {
1589         total_c_args++;
1590       }
1591     }
1592   }
1593 
1594   BasicType* out_sig_bt = NEW_RESOURCE_ARRAY(BasicType, total_c_args);
1595   VMRegPair* out_regs   = NEW_RESOURCE_ARRAY(VMRegPair, total_c_args);
1596   BasicType* in_elem_bt = NULL;
1597 
1598   int argc = 0;
1599   if (!is_critical_native) {
1600     out_sig_bt[argc++] = T_ADDRESS;
1601     if (method-&gt;is_static()) {
1602       out_sig_bt[argc++] = T_OBJECT;
1603     }
1604 
1605     for (int i = 0; i &lt; total_in_args ; i++ ) {
1606       out_sig_bt[argc++] = in_sig_bt[i];
1607     }
1608   } else {
1609     in_elem_bt = NEW_RESOURCE_ARRAY(BasicType, total_in_args);
1610     SignatureStream ss(method-&gt;signature());
1611     for (int i = 0; i &lt; total_in_args ; i++ ) {
1612       if (in_sig_bt[i] == T_ARRAY) {
1613         // Arrays are passed as int, elem* pair
1614         out_sig_bt[argc++] = T_INT;
1615         out_sig_bt[argc++] = T_ADDRESS;
1616         ss.skip_array_prefix(1);  // skip one &#39;[&#39;
1617         assert(ss.is_primitive(), &quot;primitive type expected&quot;);
1618         in_elem_bt[i] = ss.type();
1619       } else {
1620         out_sig_bt[argc++] = in_sig_bt[i];
1621         in_elem_bt[i] = T_VOID;
1622       }
1623       if (in_sig_bt[i] != T_VOID) {
1624         assert(in_sig_bt[i] == ss.type() ||
1625                in_sig_bt[i] == T_ARRAY, &quot;must match&quot;);
1626         ss.next();
1627       }
1628     }
1629   }
1630 
1631   // Now figure out where the args must be stored and how much stack space
1632   // they require.
1633   int out_arg_slots;
1634   out_arg_slots = c_calling_convention(out_sig_bt, out_regs, NULL, total_c_args);
1635 
1636   // Compute framesize for the wrapper.  We need to handlize all oops in
1637   // incoming registers
1638 
1639   // Calculate the total number of stack slots we will need.
1640 
1641   // First count the abi requirement plus all of the outgoing args
1642   int stack_slots = SharedRuntime::out_preserve_stack_slots() + out_arg_slots;
1643 
1644   // Now the space for the inbound oop handle area
1645   int total_save_slots = 8 * VMRegImpl::slots_per_word;  // 8 arguments passed in registers
1646   if (is_critical_native) {
1647     // Critical natives may have to call out so they need a save area
1648     // for register arguments.
1649     int double_slots = 0;
1650     int single_slots = 0;
1651     for ( int i = 0; i &lt; total_in_args; i++) {
1652       if (in_regs[i].first()-&gt;is_Register()) {
1653         const Register reg = in_regs[i].first()-&gt;as_Register();
1654         switch (in_sig_bt[i]) {
1655           case T_BOOLEAN:
1656           case T_BYTE:
1657           case T_SHORT:
1658           case T_CHAR:
1659           case T_INT:  single_slots++; break;
1660           case T_ARRAY:  // specific to LP64 (7145024)
1661           case T_LONG: double_slots++; break;
1662           default:  ShouldNotReachHere();
1663         }
1664       } else if (in_regs[i].first()-&gt;is_FloatRegister()) {
1665         ShouldNotReachHere();
1666       }
1667     }
1668     total_save_slots = double_slots * 2 + single_slots;
1669     // align the save area
1670     if (double_slots != 0) {
1671       stack_slots = align_up(stack_slots, 2);
1672     }
1673   }
1674 
1675   int oop_handle_offset = stack_slots;
1676   stack_slots += total_save_slots;
1677 
1678   // Now any space we need for handlizing a klass if static method
1679 
1680   int klass_slot_offset = 0;
1681   int klass_offset = -1;
1682   int lock_slot_offset = 0;
1683   bool is_static = false;
1684 
1685   if (method-&gt;is_static()) {
1686     klass_slot_offset = stack_slots;
1687     stack_slots += VMRegImpl::slots_per_word;
1688     klass_offset = klass_slot_offset * VMRegImpl::stack_slot_size;
1689     is_static = true;
1690   }
1691 
1692   // Plus a lock if needed
1693 
1694   if (method-&gt;is_synchronized()) {
1695     lock_slot_offset = stack_slots;
1696     stack_slots += VMRegImpl::slots_per_word;
1697   }
1698 
1699   // Now a place (+2) to save return values or temp during shuffling
1700   // + 4 for return address (which we own) and saved rfp
1701   stack_slots += 6;
1702 
1703   // Ok The space we have allocated will look like:
1704   //
1705   //
1706   // FP-&gt; |                     |
1707   //      |---------------------|
1708   //      | 2 slots for moves   |
1709   //      |---------------------|
1710   //      | lock box (if sync)  |
1711   //      |---------------------| &lt;- lock_slot_offset
1712   //      | klass (if static)   |
1713   //      |---------------------| &lt;- klass_slot_offset
1714   //      | oopHandle area      |
1715   //      |---------------------| &lt;- oop_handle_offset (8 java arg registers)
1716   //      | outbound memory     |
1717   //      | based arguments     |
1718   //      |                     |
1719   //      |---------------------|
1720   //      |                     |
1721   // SP-&gt; | out_preserved_slots |
1722   //
1723   //
1724 
1725 
1726   // Now compute actual number of stack words we need rounding to make
1727   // stack properly aligned.
1728   stack_slots = align_up(stack_slots, StackAlignmentInSlots);
1729 
1730   int stack_size = stack_slots * VMRegImpl::stack_slot_size;
1731 
1732   // First thing make an ic check to see if we should even be here
1733 
1734   // We are free to use all registers as temps without saving them and
1735   // restoring them except rfp. rfp is the only callee save register
1736   // as far as the interpreter and the compiler(s) are concerned.
1737 
1738 
1739   const Register ic_reg = rscratch2;
1740   const Register receiver = j_rarg0;
1741 
1742   Label hit;
1743   Label exception_pending;
1744 
1745   assert_different_registers(ic_reg, receiver, rscratch1);
1746   __ verify_oop(receiver);
1747   __ cmp_klass(receiver, ic_reg, rscratch1);
1748   __ br(Assembler::EQ, hit);
1749 
1750   __ far_jump(RuntimeAddress(SharedRuntime::get_ic_miss_stub()));
1751 
1752   // Verified entry point must be aligned
1753   __ align(8);
1754 
1755   __ bind(hit);
1756 
1757   int vep_offset = ((intptr_t)__ pc()) - start;
1758 
1759   // If we have to make this method not-entrant we&#39;ll overwrite its
1760   // first instruction with a jump.  For this action to be legal we
1761   // must ensure that this first instruction is a B, BL, NOP, BKPT,
1762   // SVC, HVC, or SMC.  Make it a NOP.
1763   __ nop();
1764 
1765   if (VM_Version::supports_fast_class_init_checks() &amp;&amp; method-&gt;needs_clinit_barrier()) {
1766     Label L_skip_barrier;
1767     __ mov_metadata(rscratch2, method-&gt;method_holder()); // InstanceKlass*
1768     __ clinit_barrier(rscratch2, rscratch1, &amp;L_skip_barrier);
1769     __ far_jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
1770 
1771     __ bind(L_skip_barrier);
1772   }
1773 
1774   // Generate stack overflow check
1775   if (UseStackBanging) {
1776     __ bang_stack_with_offset(JavaThread::stack_shadow_zone_size());
1777   } else {
1778     Unimplemented();
1779   }
1780 
1781   // Generate a new frame for the wrapper.
1782   __ enter();
1783   // -2 because return address is already present and so is saved rfp
1784   __ sub(sp, sp, stack_size - 2*wordSize);
1785 
1786   // Frame is now completed as far as size and linkage.
1787   int frame_complete = ((intptr_t)__ pc()) - start;
1788 
1789   // We use r20 as the oop handle for the receiver/klass
1790   // It is callee save so it survives the call to native
1791 
1792   const Register oop_handle_reg = r20;
1793 
1794   if (is_critical_native) {
1795     check_needs_gc_for_critical_native(masm, stack_slots, total_c_args, total_in_args,
1796                                        oop_handle_offset, oop_maps, in_regs, in_sig_bt);
1797   }
1798 
1799   //
1800   // We immediately shuffle the arguments so that any vm call we have to
1801   // make from here on out (sync slow path, jvmti, etc.) we will have
1802   // captured the oops from our caller and have a valid oopMap for
1803   // them.
1804 
1805   // -----------------
1806   // The Grand Shuffle
1807 
1808   // The Java calling convention is either equal (linux) or denser (win64) than the
1809   // c calling convention. However the because of the jni_env argument the c calling
1810   // convention always has at least one more (and two for static) arguments than Java.
1811   // Therefore if we move the args from java -&gt; c backwards then we will never have
1812   // a register-&gt;register conflict and we don&#39;t have to build a dependency graph
1813   // and figure out how to break any cycles.
1814   //
1815 
1816   // Record esp-based slot for receiver on stack for non-static methods
1817   int receiver_offset = -1;
1818 
1819   // This is a trick. We double the stack slots so we can claim
1820   // the oops in the caller&#39;s frame. Since we are sure to have
1821   // more args than the caller doubling is enough to make
1822   // sure we can capture all the incoming oop args from the
1823   // caller.
1824   //
1825   OopMap* map = new OopMap(stack_slots * 2, 0 /* arg_slots*/);
1826 
1827   // Mark location of rfp (someday)
1828   // map-&gt;set_callee_saved(VMRegImpl::stack2reg( stack_slots - 2), stack_slots * 2, 0, vmreg(rfp));
1829 
1830 
1831   int float_args = 0;
1832   int int_args = 0;
1833 
1834 #ifdef ASSERT
1835   bool reg_destroyed[RegisterImpl::number_of_registers];
1836   bool freg_destroyed[FloatRegisterImpl::number_of_registers];
1837   for ( int r = 0 ; r &lt; RegisterImpl::number_of_registers ; r++ ) {
1838     reg_destroyed[r] = false;
1839   }
1840   for ( int f = 0 ; f &lt; FloatRegisterImpl::number_of_registers ; f++ ) {
1841     freg_destroyed[f] = false;
1842   }
1843 
1844 #endif /* ASSERT */
1845 
1846   // This may iterate in two different directions depending on the
1847   // kind of native it is.  The reason is that for regular JNI natives
1848   // the incoming and outgoing registers are offset upwards and for
1849   // critical natives they are offset down.
1850   GrowableArray&lt;int&gt; arg_order(2 * total_in_args);
1851   VMRegPair tmp_vmreg;
1852   tmp_vmreg.set2(r19-&gt;as_VMReg());
1853 
1854   if (!is_critical_native) {
1855     for (int i = total_in_args - 1, c_arg = total_c_args - 1; i &gt;= 0; i--, c_arg--) {
1856       arg_order.push(i);
1857       arg_order.push(c_arg);
1858     }
1859   } else {
1860     // Compute a valid move order, using tmp_vmreg to break any cycles
1861     ComputeMoveOrder cmo(total_in_args, in_regs, total_c_args, out_regs, in_sig_bt, arg_order, tmp_vmreg);
1862   }
1863 
1864   int temploc = -1;
1865   for (int ai = 0; ai &lt; arg_order.length(); ai += 2) {
1866     int i = arg_order.at(ai);
1867     int c_arg = arg_order.at(ai + 1);
1868     __ block_comment(err_msg(&quot;move %d -&gt; %d&quot;, i, c_arg));
1869     if (c_arg == -1) {
1870       assert(is_critical_native, &quot;should only be required for critical natives&quot;);
1871       // This arg needs to be moved to a temporary
1872       __ mov(tmp_vmreg.first()-&gt;as_Register(), in_regs[i].first()-&gt;as_Register());
1873       in_regs[i] = tmp_vmreg;
1874       temploc = i;
1875       continue;
1876     } else if (i == -1) {
1877       assert(is_critical_native, &quot;should only be required for critical natives&quot;);
1878       // Read from the temporary location
1879       assert(temploc != -1, &quot;must be valid&quot;);
1880       i = temploc;
1881       temploc = -1;
1882     }
1883 #ifdef ASSERT
1884     if (in_regs[i].first()-&gt;is_Register()) {
1885       assert(!reg_destroyed[in_regs[i].first()-&gt;as_Register()-&gt;encoding()], &quot;destroyed reg!&quot;);
1886     } else if (in_regs[i].first()-&gt;is_FloatRegister()) {
1887       assert(!freg_destroyed[in_regs[i].first()-&gt;as_FloatRegister()-&gt;encoding()], &quot;destroyed reg!&quot;);
1888     }
1889     if (out_regs[c_arg].first()-&gt;is_Register()) {
1890       reg_destroyed[out_regs[c_arg].first()-&gt;as_Register()-&gt;encoding()] = true;
1891     } else if (out_regs[c_arg].first()-&gt;is_FloatRegister()) {
1892       freg_destroyed[out_regs[c_arg].first()-&gt;as_FloatRegister()-&gt;encoding()] = true;
1893     }
1894 #endif /* ASSERT */
1895     switch (in_sig_bt[i]) {
1896       case T_ARRAY:
1897         if (is_critical_native) {
1898           unpack_array_argument(masm, in_regs[i], in_elem_bt[i], out_regs[c_arg + 1], out_regs[c_arg]);
1899           c_arg++;
1900 #ifdef ASSERT
1901           if (out_regs[c_arg].first()-&gt;is_Register()) {
1902             reg_destroyed[out_regs[c_arg].first()-&gt;as_Register()-&gt;encoding()] = true;
1903           } else if (out_regs[c_arg].first()-&gt;is_FloatRegister()) {
1904             freg_destroyed[out_regs[c_arg].first()-&gt;as_FloatRegister()-&gt;encoding()] = true;
1905           }
1906 #endif
1907           int_args++;
1908           break;
1909         }
1910       case T_VALUETYPE:
1911       case T_OBJECT:
1912         assert(!is_critical_native, &quot;no oop arguments&quot;);
1913         object_move(masm, map, oop_handle_offset, stack_slots, in_regs[i], out_regs[c_arg],
1914                     ((i == 0) &amp;&amp; (!is_static)),
1915                     &amp;receiver_offset);
1916         int_args++;
1917         break;
1918       case T_VOID:
1919         break;
1920 
1921       case T_FLOAT:
1922         float_move(masm, in_regs[i], out_regs[c_arg]);
1923         float_args++;
1924         break;
1925 
1926       case T_DOUBLE:
1927         assert( i + 1 &lt; total_in_args &amp;&amp;
1928                 in_sig_bt[i + 1] == T_VOID &amp;&amp;
1929                 out_sig_bt[c_arg+1] == T_VOID, &quot;bad arg list&quot;);
1930         double_move(masm, in_regs[i], out_regs[c_arg]);
1931         float_args++;
1932         break;
1933 
1934       case T_LONG :
1935         long_move(masm, in_regs[i], out_regs[c_arg]);
1936         int_args++;
1937         break;
1938 
1939       case T_ADDRESS: assert(false, &quot;found T_ADDRESS in java args&quot;);
1940 
1941       default:
1942         move32_64(masm, in_regs[i], out_regs[c_arg]);
1943         int_args++;
1944     }
1945   }
1946 
1947   // point c_arg at the first arg that is already loaded in case we
1948   // need to spill before we call out
1949   int c_arg = total_c_args - total_in_args;
1950 
1951   // Pre-load a static method&#39;s oop into c_rarg1.
1952   if (method-&gt;is_static() &amp;&amp; !is_critical_native) {
1953 
1954     //  load oop into a register
1955     __ movoop(c_rarg1,
1956               JNIHandles::make_local(method-&gt;method_holder()-&gt;java_mirror()),
1957               /*immediate*/true);
1958 
1959     // Now handlize the static class mirror it&#39;s known not-null.
1960     __ str(c_rarg1, Address(sp, klass_offset));
1961     map-&gt;set_oop(VMRegImpl::stack2reg(klass_slot_offset));
1962 
1963     // Now get the handle
1964     __ lea(c_rarg1, Address(sp, klass_offset));
1965     // and protect the arg if we must spill
1966     c_arg--;
1967   }
1968 
1969   // Change state to native (we save the return address in the thread, since it might not
1970   // be pushed on the stack when we do a stack traversal).
1971   // We use the same pc/oopMap repeatedly when we call out
1972 
1973   Label native_return;
1974   __ set_last_Java_frame(sp, noreg, native_return, rscratch1);
1975 
1976   Label dtrace_method_entry, dtrace_method_entry_done;
1977   {
1978     unsigned long offset;
1979     __ adrp(rscratch1, ExternalAddress((address)&amp;DTraceMethodProbes), offset);
1980     __ ldrb(rscratch1, Address(rscratch1, offset));
1981     __ cbnzw(rscratch1, dtrace_method_entry);
1982     __ bind(dtrace_method_entry_done);
1983   }
1984 
1985   // RedefineClasses() tracing support for obsolete method entry
1986   if (log_is_enabled(Trace, redefine, class, obsolete)) {
1987     // protect the args we&#39;ve loaded
1988     save_args(masm, total_c_args, c_arg, out_regs);
1989     __ mov_metadata(c_rarg1, method());
1990     __ call_VM_leaf(
1991       CAST_FROM_FN_PTR(address, SharedRuntime::rc_trace_method_entry),
1992       rthread, c_rarg1);
1993     restore_args(masm, total_c_args, c_arg, out_regs);
1994   }
1995 
1996   // Lock a synchronized method
1997 
1998   // Register definitions used by locking and unlocking
1999 
2000   const Register swap_reg = r0;
2001   const Register obj_reg  = r19;  // Will contain the oop
2002   const Register lock_reg = r13;  // Address of compiler lock object (BasicLock)
2003   const Register old_hdr  = r13;  // value of old header at unlock time
2004   const Register tmp = lr;
2005 
2006   Label slow_path_lock;
2007   Label lock_done;
2008 
2009   if (method-&gt;is_synchronized()) {
2010     assert(!is_critical_native, &quot;unhandled&quot;);
2011 
2012     const int mark_word_offset = BasicLock::displaced_header_offset_in_bytes();
2013 
2014     // Get the handle (the 2nd argument)
2015     __ mov(oop_handle_reg, c_rarg1);
2016 
2017     // Get address of the box
2018 
2019     __ lea(lock_reg, Address(sp, lock_slot_offset * VMRegImpl::stack_slot_size));
2020 
2021     // Load the oop from the handle
2022     __ ldr(obj_reg, Address(oop_handle_reg, 0));
2023 
2024     __ resolve(IS_NOT_NULL, obj_reg);
2025 
2026     if (UseBiasedLocking) {
2027       __ biased_locking_enter(lock_reg, obj_reg, swap_reg, tmp, false, lock_done, &amp;slow_path_lock);
2028     }
2029 
2030     // Load (object-&gt;mark() | 1) into swap_reg %r0
2031     __ ldr(rscratch1, Address(obj_reg, oopDesc::mark_offset_in_bytes()));
2032     __ orr(swap_reg, rscratch1, 1);
2033 
2034     // Save (object-&gt;mark() | 1) into BasicLock&#39;s displaced header
2035     __ str(swap_reg, Address(lock_reg, mark_word_offset));
2036 
2037     // src -&gt; dest iff dest == r0 else r0 &lt;- dest
2038     { Label here;
2039       __ cmpxchg_obj_header(r0, lock_reg, obj_reg, rscratch1, lock_done, /*fallthrough*/NULL);
2040     }
2041 
2042     // Hmm should this move to the slow path code area???
2043 
2044     // Test if the oopMark is an obvious stack pointer, i.e.,
2045     //  1) (mark &amp; 3) == 0, and
2046     //  2) sp &lt;= mark &lt; mark + os::pagesize()
2047     // These 3 tests can be done by evaluating the following
2048     // expression: ((mark - sp) &amp; (3 - os::vm_page_size())),
2049     // assuming both stack pointer and pagesize have their
2050     // least significant 2 bits clear.
2051     // NOTE: the oopMark is in swap_reg %r0 as the result of cmpxchg
2052 
2053     __ sub(swap_reg, sp, swap_reg);
2054     __ neg(swap_reg, swap_reg);
2055     __ ands(swap_reg, swap_reg, 3 - os::vm_page_size());
2056 
2057     // Save the test result, for recursive case, the result is zero
2058     __ str(swap_reg, Address(lock_reg, mark_word_offset));
2059     __ br(Assembler::NE, slow_path_lock);
2060 
2061     // Slow path will re-enter here
2062 
2063     __ bind(lock_done);
2064   }
2065 
2066 
2067   // Finally just about ready to make the JNI call
2068 
2069   // get JNIEnv* which is first argument to native
2070   if (!is_critical_native) {
2071     __ lea(c_rarg0, Address(rthread, in_bytes(JavaThread::jni_environment_offset())));
2072   }
2073 
2074   // Now set thread in native
2075   __ mov(rscratch1, _thread_in_native);
2076   __ lea(rscratch2, Address(rthread, JavaThread::thread_state_offset()));
2077   __ stlrw(rscratch1, rscratch2);
2078 
2079   {
2080     int return_type = 0;
2081     switch (ret_type) {
2082     case T_VOID: break;
2083       return_type = 0; break;
2084     case T_CHAR:
2085     case T_BYTE:
2086     case T_SHORT:
2087     case T_INT:
2088     case T_BOOLEAN:
2089     case T_LONG:
2090       return_type = 1; break;
2091     case T_ARRAY:
2092     case T_VALUETYPE:
2093     case T_OBJECT:
2094       return_type = 1; break;
2095     case T_FLOAT:
2096       return_type = 2; break;
2097     case T_DOUBLE:
2098       return_type = 3; break;
2099     default:
2100       ShouldNotReachHere();
2101     }
2102     rt_call(masm, native_func,
2103             int_args + 2, // AArch64 passes up to 8 args in int registers
2104             float_args,   // and up to 8 float args
2105             return_type);
2106   }
2107 
2108   __ bind(native_return);
2109 
2110   intptr_t return_pc = (intptr_t) __ pc();
2111   oop_maps-&gt;add_gc_map(return_pc - start, map);
2112 
2113   // Unpack native results.
2114   switch (ret_type) {
2115   case T_BOOLEAN: __ c2bool(r0);                     break;
2116   case T_CHAR   : __ ubfx(r0, r0, 0, 16);            break;
2117   case T_BYTE   : __ sbfx(r0, r0, 0, 8);             break;
2118   case T_SHORT  : __ sbfx(r0, r0, 0, 16);            break;
2119   case T_INT    : __ sbfx(r0, r0, 0, 32);            break;
2120   case T_DOUBLE :
2121   case T_FLOAT  :
2122     // Result is in v0 we&#39;ll save as needed
2123     break;
2124   case T_ARRAY:                 // Really a handle
2125   case T_VALUETYPE:
2126   case T_OBJECT:                // Really a handle
2127       break; // can&#39;t de-handlize until after safepoint check
2128   case T_VOID: break;
2129   case T_LONG: break;
2130   default       : ShouldNotReachHere();
2131   }
2132 
2133   // Switch thread to &quot;native transition&quot; state before reading the synchronization state.
2134   // This additional state is necessary because reading and testing the synchronization
2135   // state is not atomic w.r.t. GC, as this scenario demonstrates:
2136   //     Java thread A, in _thread_in_native state, loads _not_synchronized and is preempted.
2137   //     VM thread changes sync state to synchronizing and suspends threads for GC.
2138   //     Thread A is resumed to finish this native method, but doesn&#39;t block here since it
2139   //     didn&#39;t see any synchronization is progress, and escapes.
2140   __ mov(rscratch1, _thread_in_native_trans);
2141 
2142   __ strw(rscratch1, Address(rthread, JavaThread::thread_state_offset()));
2143 
2144   // Force this write out before the read below
2145   __ dmb(Assembler::ISH);
2146 
2147   // check for safepoint operation in progress and/or pending suspend requests
2148   Label safepoint_in_progress, safepoint_in_progress_done;
2149   {
2150     __ safepoint_poll_acquire(safepoint_in_progress);
2151     __ ldrw(rscratch1, Address(rthread, JavaThread::suspend_flags_offset()));
2152     __ cbnzw(rscratch1, safepoint_in_progress);
2153     __ bind(safepoint_in_progress_done);
2154   }
2155 
2156   // change thread state
2157   Label after_transition;
2158   __ mov(rscratch1, _thread_in_Java);
2159   __ lea(rscratch2, Address(rthread, JavaThread::thread_state_offset()));
2160   __ stlrw(rscratch1, rscratch2);
2161   __ bind(after_transition);
2162 
2163   Label reguard;
2164   Label reguard_done;
2165   __ ldrb(rscratch1, Address(rthread, JavaThread::stack_guard_state_offset()));
2166   __ cmpw(rscratch1, JavaThread::stack_guard_yellow_reserved_disabled);
2167   __ br(Assembler::EQ, reguard);
2168   __ bind(reguard_done);
2169 
2170   // native result if any is live
2171 
2172   // Unlock
2173   Label unlock_done;
2174   Label slow_path_unlock;
2175   if (method-&gt;is_synchronized()) {
2176 
2177     // Get locked oop from the handle we passed to jni
2178     __ ldr(obj_reg, Address(oop_handle_reg, 0));
2179 
2180     __ resolve(IS_NOT_NULL, obj_reg);
2181 
2182     Label done;
2183 
2184     if (UseBiasedLocking) {
2185       __ biased_locking_exit(obj_reg, old_hdr, done);
2186     }
2187 
2188     // Simple recursive lock?
2189 
2190     __ ldr(rscratch1, Address(sp, lock_slot_offset * VMRegImpl::stack_slot_size));
2191     __ cbz(rscratch1, done);
2192 
2193     // Must save r0 if if it is live now because cmpxchg must use it
2194     if (ret_type != T_FLOAT &amp;&amp; ret_type != T_DOUBLE &amp;&amp; ret_type != T_VOID) {
2195       save_native_result(masm, ret_type, stack_slots);
2196     }
2197 
2198 
2199     // get address of the stack lock
2200     __ lea(r0, Address(sp, lock_slot_offset * VMRegImpl::stack_slot_size));
2201     //  get old displaced header
2202     __ ldr(old_hdr, Address(r0, 0));
2203 
2204     // Atomic swap old header if oop still contains the stack lock
2205     Label succeed;
2206     __ cmpxchg_obj_header(r0, old_hdr, obj_reg, rscratch1, succeed, &amp;slow_path_unlock);
2207     __ bind(succeed);
2208 
2209     // slow path re-enters here
2210     __ bind(unlock_done);
2211     if (ret_type != T_FLOAT &amp;&amp; ret_type != T_DOUBLE &amp;&amp; ret_type != T_VOID) {
2212       restore_native_result(masm, ret_type, stack_slots);
2213     }
2214 
2215     __ bind(done);
2216   }
2217 
2218   Label dtrace_method_exit, dtrace_method_exit_done;
2219   {
2220     unsigned long offset;
2221     __ adrp(rscratch1, ExternalAddress((address)&amp;DTraceMethodProbes), offset);
2222     __ ldrb(rscratch1, Address(rscratch1, offset));
2223     __ cbnzw(rscratch1, dtrace_method_exit);
2224     __ bind(dtrace_method_exit_done);
2225   }
2226 
2227   __ reset_last_Java_frame(false);
2228 
2229   // Unbox oop result, e.g. JNIHandles::resolve result.
2230   if (is_reference_type(ret_type)) {
2231     __ resolve_jobject(r0, rthread, rscratch2);
2232   }
2233 
2234   if (CheckJNICalls) {
2235     // clear_pending_jni_exception_check
2236     __ str(zr, Address(rthread, JavaThread::pending_jni_exception_check_fn_offset()));
2237   }
2238 
2239   if (!is_critical_native) {
2240     // reset handle block
2241     __ ldr(r2, Address(rthread, JavaThread::active_handles_offset()));
2242     __ str(zr, Address(r2, JNIHandleBlock::top_offset_in_bytes()));
2243   }
2244 
2245   __ leave();
2246 
2247   if (!is_critical_native) {
2248     // Any exception pending?
2249     __ ldr(rscratch1, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2250     __ cbnz(rscratch1, exception_pending);
2251   }
2252 
2253   // We&#39;re done
2254   __ ret(lr);
2255 
2256   // Unexpected paths are out of line and go here
2257 
2258   if (!is_critical_native) {
2259     // forward the exception
2260     __ bind(exception_pending);
2261 
2262     // and forward the exception
2263     __ far_jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
2264   }
2265 
2266   // Slow path locking &amp; unlocking
2267   if (method-&gt;is_synchronized()) {
2268 
2269     __ block_comment(&quot;Slow path lock {&quot;);
2270     __ bind(slow_path_lock);
2271 
2272     // has last_Java_frame setup. No exceptions so do vanilla call not call_VM
2273     // args are (oop obj, BasicLock* lock, JavaThread* thread)
2274 
2275     // protect the args we&#39;ve loaded
2276     save_args(masm, total_c_args, c_arg, out_regs);
2277 
2278     __ mov(c_rarg0, obj_reg);
2279     __ mov(c_rarg1, lock_reg);
2280     __ mov(c_rarg2, rthread);
2281 
2282     // Not a leaf but we have last_Java_frame setup as we want
2283     __ call_VM_leaf(CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_locking_C), 3);
2284     restore_args(masm, total_c_args, c_arg, out_regs);
2285 
2286 #ifdef ASSERT
2287     { Label L;
2288       __ ldr(rscratch1, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2289       __ cbz(rscratch1, L);
2290       __ stop(&quot;no pending exception allowed on exit from monitorenter&quot;);
2291       __ bind(L);
2292     }
2293 #endif
2294     __ b(lock_done);
2295 
2296     __ block_comment(&quot;} Slow path lock&quot;);
2297 
2298     __ block_comment(&quot;Slow path unlock {&quot;);
2299     __ bind(slow_path_unlock);
2300 
2301     // If we haven&#39;t already saved the native result we must save it now as xmm registers
2302     // are still exposed.
2303 
2304     if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
2305       save_native_result(masm, ret_type, stack_slots);
2306     }
2307 
2308     __ mov(c_rarg2, rthread);
2309     __ lea(c_rarg1, Address(sp, lock_slot_offset * VMRegImpl::stack_slot_size));
2310     __ mov(c_rarg0, obj_reg);
2311 
2312     // Save pending exception around call to VM (which contains an EXCEPTION_MARK)
2313     // NOTE that obj_reg == r19 currently
2314     __ ldr(r19, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2315     __ str(zr, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2316 
2317     rt_call(masm, CAST_FROM_FN_PTR(address, SharedRuntime::complete_monitor_unlocking_C), 3, 0, 1);
2318 
2319 #ifdef ASSERT
2320     {
2321       Label L;
2322       __ ldr(rscratch1, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2323       __ cbz(rscratch1, L);
2324       __ stop(&quot;no pending exception allowed on exit complete_monitor_unlocking_C&quot;);
2325       __ bind(L);
2326     }
2327 #endif /* ASSERT */
2328 
2329     __ str(r19, Address(rthread, in_bytes(Thread::pending_exception_offset())));
2330 
2331     if (ret_type == T_FLOAT || ret_type == T_DOUBLE ) {
2332       restore_native_result(masm, ret_type, stack_slots);
2333     }
2334     __ b(unlock_done);
2335 
2336     __ block_comment(&quot;} Slow path unlock&quot;);
2337 
2338   } // synchronized
2339 
2340   // SLOW PATH Reguard the stack if needed
2341 
2342   __ bind(reguard);
2343   save_native_result(masm, ret_type, stack_slots);
2344   rt_call(masm, CAST_FROM_FN_PTR(address, SharedRuntime::reguard_yellow_pages), 0, 0, 0);
2345   restore_native_result(masm, ret_type, stack_slots);
2346   // and continue
2347   __ b(reguard_done);
2348 
2349   // SLOW PATH safepoint
2350   {
2351     __ block_comment(&quot;safepoint {&quot;);
2352     __ bind(safepoint_in_progress);
2353 
2354     // Don&#39;t use call_VM as it will see a possible pending exception and forward it
2355     // and never return here preventing us from clearing _last_native_pc down below.
2356     //
2357     save_native_result(masm, ret_type, stack_slots);
2358     __ mov(c_rarg0, rthread);
2359 #ifndef PRODUCT
2360   assert(frame::arg_reg_save_area_bytes == 0, &quot;not expecting frame reg save area&quot;);
2361 #endif
2362     if (!is_critical_native) {
2363       __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans)));
2364     } else {
2365       __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, JavaThread::check_special_condition_for_native_trans_and_transition)));
2366     }
2367     __ blr(rscratch1);
2368     __ maybe_isb();
2369     // Restore any method result value
2370     restore_native_result(masm, ret_type, stack_slots);
2371 
2372     if (is_critical_native) {
2373       // The call above performed the transition to thread_in_Java so
2374       // skip the transition logic above.
2375       __ b(after_transition);
2376     }
2377 
2378     __ b(safepoint_in_progress_done);
2379     __ block_comment(&quot;} safepoint&quot;);
2380   }
2381 
2382   // SLOW PATH dtrace support
2383   {
2384     __ block_comment(&quot;dtrace entry {&quot;);
2385     __ bind(dtrace_method_entry);
2386 
2387     // We have all of the arguments setup at this point. We must not touch any register
2388     // argument registers at this point (what if we save/restore them there are no oop?
2389 
2390     save_args(masm, total_c_args, c_arg, out_regs);
2391     __ mov_metadata(c_rarg1, method());
2392     __ call_VM_leaf(
2393       CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_entry),
2394       rthread, c_rarg1);
2395     restore_args(masm, total_c_args, c_arg, out_regs);
2396     __ b(dtrace_method_entry_done);
2397     __ block_comment(&quot;} dtrace entry&quot;);
2398   }
2399 
2400   {
2401     __ block_comment(&quot;dtrace exit {&quot;);
2402     __ bind(dtrace_method_exit);
2403     save_native_result(masm, ret_type, stack_slots);
2404     __ mov_metadata(c_rarg1, method());
2405     __ call_VM_leaf(
2406          CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit),
2407          rthread, c_rarg1);
2408     restore_native_result(masm, ret_type, stack_slots);
2409     __ b(dtrace_method_exit_done);
2410     __ block_comment(&quot;} dtrace exit&quot;);
2411   }
2412 
2413 
2414   __ flush();
2415 
2416   nmethod *nm = nmethod::new_native_nmethod(method,
2417                                             compile_id,
2418                                             masm-&gt;code(),
2419                                             vep_offset,
2420                                             frame_complete,
2421                                             stack_slots / VMRegImpl::slots_per_word,
2422                                             (is_static ? in_ByteSize(klass_offset) : in_ByteSize(receiver_offset)),
2423                                             in_ByteSize(lock_slot_offset*VMRegImpl::stack_slot_size),
2424                                             oop_maps);
2425 
2426   if (is_critical_native) {
2427     nm-&gt;set_lazy_critical_native(true);
2428   }
2429 
2430   return nm;
2431 
2432 }
2433 
2434 // this function returns the adjust size (in number of words) to a c2i adapter
2435 // activation for use during deoptimization
2436 int Deoptimization::last_frame_adjust(int callee_parameters, int callee_locals) {
2437   assert(callee_locals &gt;= callee_parameters,
2438           &quot;test and remove; got more parms than locals&quot;);
2439   if (callee_locals &lt; callee_parameters)
2440     return 0;                   // No adjustment for negative locals
2441   int diff = (callee_locals - callee_parameters) * Interpreter::stackElementWords;
2442   // diff is counted in stack words
2443   return align_up(diff, 2);
2444 }
2445 
2446 
2447 //------------------------------generate_deopt_blob----------------------------
2448 void SharedRuntime::generate_deopt_blob() {
2449   // Allocate space for the code
2450   ResourceMark rm;
2451   // Setup code generation tools
2452   int pad = 0;
2453 #if INCLUDE_JVMCI
2454   if (EnableJVMCI || UseAOT) {
2455     pad += 512; // Increase the buffer size when compiling for JVMCI
2456   }
2457 #endif
2458   CodeBuffer buffer(&quot;deopt_blob&quot;, 2048+pad, 1024);
2459   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
2460   int frame_size_in_words;
2461   OopMap* map = NULL;
2462   OopMapSet *oop_maps = new OopMapSet();
2463 
2464   // -------------
2465   // This code enters when returning to a de-optimized nmethod.  A return
2466   // address has been pushed on the the stack, and return values are in
2467   // registers.
2468   // If we are doing a normal deopt then we were called from the patched
2469   // nmethod from the point we returned to the nmethod. So the return
2470   // address on the stack is wrong by NativeCall::instruction_size
2471   // We will adjust the value so it looks like we have the original return
2472   // address on the stack (like when we eagerly deoptimized).
2473   // In the case of an exception pending when deoptimizing, we enter
2474   // with a return address on the stack that points after the call we patched
2475   // into the exception handler. We have the following register state from,
2476   // e.g., the forward exception stub (see stubGenerator_x86_64.cpp).
2477   //    r0: exception oop
2478   //    r19: exception handler
2479   //    r3: throwing pc
2480   // So in this case we simply jam r3 into the useless return address and
2481   // the stack looks just like we want.
2482   //
2483   // At this point we need to de-opt.  We save the argument return
2484   // registers.  We call the first C routine, fetch_unroll_info().  This
2485   // routine captures the return values and returns a structure which
2486   // describes the current frame size and the sizes of all replacement frames.
2487   // The current frame is compiled code and may contain many inlined
2488   // functions, each with their own JVM state.  We pop the current frame, then
2489   // push all the new frames.  Then we call the C routine unpack_frames() to
2490   // populate these frames.  Finally unpack_frames() returns us the new target
2491   // address.  Notice that callee-save registers are BLOWN here; they have
2492   // already been captured in the vframeArray at the time the return PC was
2493   // patched.
2494   address start = __ pc();
2495   Label cont;
2496 
2497   // Prolog for non exception case!
2498 
2499   // Save everything in sight.
2500   map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2501 
2502   // Normal deoptimization.  Save exec mode for unpack_frames.
2503   __ movw(rcpool, Deoptimization::Unpack_deopt); // callee-saved
2504   __ b(cont);
2505 
2506   int reexecute_offset = __ pc() - start;
2507 #if INCLUDE_JVMCI &amp;&amp; !defined(COMPILER1)
2508   if (EnableJVMCI &amp;&amp; UseJVMCICompiler) {
2509     // JVMCI does not use this kind of deoptimization
2510     __ should_not_reach_here();
2511   }
2512 #endif
2513 
2514   // Reexecute case
2515   // return address is the pc describes what bci to do re-execute at
2516 
2517   // No need to update map as each call to save_live_registers will produce identical oopmap
2518   (void) RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2519 
2520   __ movw(rcpool, Deoptimization::Unpack_reexecute); // callee-saved
2521   __ b(cont);
2522 
2523 #if INCLUDE_JVMCI
2524   Label after_fetch_unroll_info_call;
2525   int implicit_exception_uncommon_trap_offset = 0;
2526   int uncommon_trap_offset = 0;
2527 
2528   if (EnableJVMCI || UseAOT) {
2529     implicit_exception_uncommon_trap_offset = __ pc() - start;
2530 
2531     __ ldr(lr, Address(rthread, in_bytes(JavaThread::jvmci_implicit_exception_pc_offset())));
2532     __ str(zr, Address(rthread, in_bytes(JavaThread::jvmci_implicit_exception_pc_offset())));
2533 
2534     uncommon_trap_offset = __ pc() - start;
2535 
2536     // Save everything in sight.
2537     RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2538     // fetch_unroll_info needs to call last_java_frame()
2539     Label retaddr;
2540     __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
2541 
2542     __ ldrw(c_rarg1, Address(rthread, in_bytes(JavaThread::pending_deoptimization_offset())));
2543     __ movw(rscratch1, -1);
2544     __ strw(rscratch1, Address(rthread, in_bytes(JavaThread::pending_deoptimization_offset())));
2545 
2546     __ movw(rcpool, (int32_t)Deoptimization::Unpack_reexecute);
2547     __ mov(c_rarg0, rthread);
2548     __ movw(c_rarg2, rcpool); // exec mode
2549     __ lea(rscratch1,
2550            RuntimeAddress(CAST_FROM_FN_PTR(address,
2551                                            Deoptimization::uncommon_trap)));
2552     __ blr(rscratch1);
2553     __ bind(retaddr);
2554     oop_maps-&gt;add_gc_map( __ pc()-start, map-&gt;deep_copy());
2555 
2556     __ reset_last_Java_frame(false);
2557 
2558     __ b(after_fetch_unroll_info_call);
2559   } // EnableJVMCI
2560 #endif // INCLUDE_JVMCI
2561 
2562   int exception_offset = __ pc() - start;
2563 
2564   // Prolog for exception case
2565 
2566   // all registers are dead at this entry point, except for r0, and
2567   // r3 which contain the exception oop and exception pc
2568   // respectively.  Set them in TLS and fall thru to the
2569   // unpack_with_exception_in_tls entry point.
2570 
2571   __ str(r3, Address(rthread, JavaThread::exception_pc_offset()));
2572   __ str(r0, Address(rthread, JavaThread::exception_oop_offset()));
2573 
2574   int exception_in_tls_offset = __ pc() - start;
2575 
2576   // new implementation because exception oop is now passed in JavaThread
2577 
2578   // Prolog for exception case
2579   // All registers must be preserved because they might be used by LinearScan
2580   // Exceptiop oop and throwing PC are passed in JavaThread
2581   // tos: stack at point of call to method that threw the exception (i.e. only
2582   // args are on the stack, no return address)
2583 
2584   // The return address pushed by save_live_registers will be patched
2585   // later with the throwing pc. The correct value is not available
2586   // now because loading it from memory would destroy registers.
2587 
2588   // NB: The SP at this point must be the SP of the method that is
2589   // being deoptimized.  Deoptimization assumes that the frame created
2590   // here by save_live_registers is immediately below the method&#39;s SP.
2591   // This is a somewhat fragile mechanism.
2592 
2593   // Save everything in sight.
2594   map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
2595 
2596   // Now it is safe to overwrite any register
2597 
2598   // Deopt during an exception.  Save exec mode for unpack_frames.
2599   __ mov(rcpool, Deoptimization::Unpack_exception); // callee-saved
2600 
2601   // load throwing pc from JavaThread and patch it as the return address
2602   // of the current frame. Then clear the field in JavaThread
2603 
2604   __ ldr(r3, Address(rthread, JavaThread::exception_pc_offset()));
2605   __ str(r3, Address(rfp, wordSize));
2606   __ str(zr, Address(rthread, JavaThread::exception_pc_offset()));
2607 
2608 #ifdef ASSERT
2609   // verify that there is really an exception oop in JavaThread
2610   __ ldr(r0, Address(rthread, JavaThread::exception_oop_offset()));
2611   __ verify_oop(r0);
2612 
2613   // verify that there is no pending exception
2614   Label no_pending_exception;
2615   __ ldr(rscratch1, Address(rthread, Thread::pending_exception_offset()));
2616   __ cbz(rscratch1, no_pending_exception);
2617   __ stop(&quot;must not have pending exception here&quot;);
2618   __ bind(no_pending_exception);
2619 #endif
2620 
2621   __ bind(cont);
2622 
2623   // Call C code.  Need thread and this frame, but NOT official VM entry
2624   // crud.  We cannot block on this call, no GC can happen.
2625   //
2626   // UnrollBlock* fetch_unroll_info(JavaThread* thread)
2627 
2628   // fetch_unroll_info needs to call last_java_frame().
2629 
2630   Label retaddr;
2631   __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
2632 #ifdef ASSERT0
2633   { Label L;
2634     __ ldr(rscratch1, Address(rthread,
2635                               JavaThread::last_Java_fp_offset()));
2636     __ cbz(rscratch1, L);
2637     __ stop(&quot;SharedRuntime::generate_deopt_blob: last_Java_fp not cleared&quot;);
2638     __ bind(L);
2639   }
2640 #endif // ASSERT
2641   __ mov(c_rarg0, rthread);
2642   __ mov(c_rarg1, rcpool);
2643   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::fetch_unroll_info)));
2644   __ blr(rscratch1);
2645   __ bind(retaddr);
2646 
2647   // Need to have an oopmap that tells fetch_unroll_info where to
2648   // find any register it might need.
2649   oop_maps-&gt;add_gc_map(__ pc() - start, map);
2650 
2651   __ reset_last_Java_frame(false);
2652 
2653 #if INCLUDE_JVMCI
2654   if (EnableJVMCI || UseAOT) {
2655     __ bind(after_fetch_unroll_info_call);
2656   }
2657 #endif
2658 
2659   // Load UnrollBlock* into r5
2660   __ mov(r5, r0);
2661 
2662   __ ldrw(rcpool, Address(r5, Deoptimization::UnrollBlock::unpack_kind_offset_in_bytes()));
2663    Label noException;
2664   __ cmpw(rcpool, Deoptimization::Unpack_exception);   // Was exception pending?
2665   __ br(Assembler::NE, noException);
2666   __ ldr(r0, Address(rthread, JavaThread::exception_oop_offset()));
2667   // QQQ this is useless it was NULL above
2668   __ ldr(r3, Address(rthread, JavaThread::exception_pc_offset()));
2669   __ str(zr, Address(rthread, JavaThread::exception_oop_offset()));
2670   __ str(zr, Address(rthread, JavaThread::exception_pc_offset()));
2671 
2672   __ verify_oop(r0);
2673 
2674   // Overwrite the result registers with the exception results.
2675   __ str(r0, Address(sp, RegisterSaver::r0_offset_in_bytes()));
2676   // I think this is useless
2677   // __ str(r3, Address(sp, RegisterSaver::r3_offset_in_bytes()));
2678 
2679   __ bind(noException);
2680 
2681   // Only register save data is on the stack.
2682   // Now restore the result registers.  Everything else is either dead
2683   // or captured in the vframeArray.
2684   RegisterSaver::restore_result_registers(masm);
2685 
2686   // All of the register save area has been popped of the stack. Only the
2687   // return address remains.
2688 
2689   // Pop all the frames we must move/replace.
2690   //
2691   // Frame picture (youngest to oldest)
2692   // 1: self-frame (no frame link)
2693   // 2: deopting frame  (no frame link)
2694   // 3: caller of deopting frame (could be compiled/interpreted).
2695   //
2696   // Note: by leaving the return address of self-frame on the stack
2697   // and using the size of frame 2 to adjust the stack
2698   // when we are done the return to frame 3 will still be on the stack.
2699 
2700   // Pop deoptimized frame
2701   __ ldrw(r2, Address(r5, Deoptimization::UnrollBlock::size_of_deoptimized_frame_offset_in_bytes()));
2702   __ sub(r2, r2, 2 * wordSize);
2703   __ add(sp, sp, r2);
2704   __ ldp(rfp, lr, __ post(sp, 2 * wordSize));
2705   // LR should now be the return address to the caller (3)
2706 
2707 #ifdef ASSERT
2708   // Compilers generate code that bang the stack by as much as the
2709   // interpreter would need. So this stack banging should never
2710   // trigger a fault. Verify that it does not on non product builds.
2711   if (UseStackBanging) {
2712     __ ldrw(r19, Address(r5, Deoptimization::UnrollBlock::total_frame_sizes_offset_in_bytes()));
2713     __ bang_stack_size(r19, r2);
2714   }
2715 #endif
2716   // Load address of array of frame pcs into r2
2717   __ ldr(r2, Address(r5, Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
2718 
2719   // Trash the old pc
2720   // __ addptr(sp, wordSize);  FIXME ????
2721 
2722   // Load address of array of frame sizes into r4
2723   __ ldr(r4, Address(r5, Deoptimization::UnrollBlock::frame_sizes_offset_in_bytes()));
2724 
2725   // Load counter into r3
2726   __ ldrw(r3, Address(r5, Deoptimization::UnrollBlock::number_of_frames_offset_in_bytes()));
2727 
2728   // Now adjust the caller&#39;s stack to make up for the extra locals
2729   // but record the original sp so that we can save it in the skeletal interpreter
2730   // frame and the stack walking of interpreter_sender will get the unextended sp
2731   // value and not the &quot;real&quot; sp value.
2732 
2733   const Register sender_sp = r6;
2734 
2735   __ mov(sender_sp, sp);
2736   __ ldrw(r19, Address(r5,
2737                        Deoptimization::UnrollBlock::
2738                        caller_adjustment_offset_in_bytes()));
2739   __ sub(sp, sp, r19);
2740 
2741   // Push interpreter frames in a loop
2742   __ mov(rscratch1, (address)0xDEADDEAD);        // Make a recognizable pattern
2743   __ mov(rscratch2, rscratch1);
2744   Label loop;
2745   __ bind(loop);
2746   __ ldr(r19, Address(__ post(r4, wordSize)));          // Load frame size
2747   __ sub(r19, r19, 2*wordSize);           // We&#39;ll push pc and fp by hand
2748   __ ldr(lr, Address(__ post(r2, wordSize)));  // Load pc
2749   __ enter();                           // Save old &amp; set new fp
2750   __ sub(sp, sp, r19);                  // Prolog
2751   // This value is corrected by layout_activation_impl
2752   __ str(zr, Address(rfp, frame::interpreter_frame_last_sp_offset * wordSize));
2753   __ str(sender_sp, Address(rfp, frame::interpreter_frame_sender_sp_offset * wordSize)); // Make it walkable
2754   __ mov(sender_sp, sp);               // Pass sender_sp to next frame
2755   __ sub(r3, r3, 1);                   // Decrement counter
2756   __ cbnz(r3, loop);
2757 
2758     // Re-push self-frame
2759   __ ldr(lr, Address(r2));
2760   __ enter();
2761 
2762   // Allocate a full sized register save area.  We subtract 2 because
2763   // enter() just pushed 2 words
2764   __ sub(sp, sp, (frame_size_in_words - 2) * wordSize);
2765 
2766   // Restore frame locals after moving the frame
2767   __ strd(v0, Address(sp, RegisterSaver::v0_offset_in_bytes()));
2768   __ str(r0, Address(sp, RegisterSaver::r0_offset_in_bytes()));
2769 
2770   // Call C code.  Need thread but NOT official VM entry
2771   // crud.  We cannot block on this call, no GC can happen.  Call should
2772   // restore return values to their stack-slots with the new SP.
2773   //
2774   // void Deoptimization::unpack_frames(JavaThread* thread, int exec_mode)
2775 
2776   // Use rfp because the frames look interpreted now
2777   // Don&#39;t need the precise return PC here, just precise enough to point into this code blob.
2778   address the_pc = __ pc();
2779   __ set_last_Java_frame(sp, rfp, the_pc, rscratch1);
2780 
2781   __ mov(c_rarg0, rthread);
2782   __ movw(c_rarg1, rcpool); // second arg: exec_mode
2783   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
2784   __ blr(rscratch1);
2785 
2786   // Set an oopmap for the call site
2787   // Use the same PC we used for the last java frame
2788   oop_maps-&gt;add_gc_map(the_pc - start,
2789                        new OopMap( frame_size_in_words, 0 ));
2790 
2791   // Clear fp AND pc
2792   __ reset_last_Java_frame(true);
2793 
2794   // Collect return values
2795   __ ldrd(v0, Address(sp, RegisterSaver::v0_offset_in_bytes()));
2796   __ ldr(r0, Address(sp, RegisterSaver::r0_offset_in_bytes()));
2797   // I think this is useless (throwing pc?)
2798   // __ ldr(r3, Address(sp, RegisterSaver::r3_offset_in_bytes()));
2799 
2800   // Pop self-frame.
2801   __ leave();                           // Epilog
2802 
2803   // Jump to interpreter
2804   __ ret(lr);
2805 
2806   // Make sure all code is generated
2807   masm-&gt;flush();
2808 
2809   _deopt_blob = DeoptimizationBlob::create(&amp;buffer, oop_maps, 0, exception_offset, reexecute_offset, frame_size_in_words);
2810   _deopt_blob-&gt;set_unpack_with_exception_in_tls_offset(exception_in_tls_offset);
2811 #if INCLUDE_JVMCI
2812   if (EnableJVMCI || UseAOT) {
2813     _deopt_blob-&gt;set_uncommon_trap_offset(uncommon_trap_offset);
2814     _deopt_blob-&gt;set_implicit_exception_uncommon_trap_offset(implicit_exception_uncommon_trap_offset);
2815   }
2816 #endif
2817 }
2818 
2819 uint SharedRuntime::out_preserve_stack_slots() {
2820   return 0;
2821 }
2822 
2823 #if COMPILER2_OR_JVMCI
2824 //------------------------------generate_uncommon_trap_blob--------------------
2825 void SharedRuntime::generate_uncommon_trap_blob() {
2826   // Allocate space for the code
2827   ResourceMark rm;
2828   // Setup code generation tools
2829   CodeBuffer buffer(&quot;uncommon_trap_blob&quot;, 2048, 1024);
2830   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
2831 
2832   assert(SimpleRuntimeFrame::framesize % 4 == 0, &quot;sp not 16-byte aligned&quot;);
2833 
2834   address start = __ pc();
2835 
2836   // Push self-frame.  We get here with a return address in LR
2837   // and sp should be 16 byte aligned
2838   // push rfp and retaddr by hand
2839   __ stp(rfp, lr, Address(__ pre(sp, -2 * wordSize)));
2840   // we don&#39;t expect an arg reg save area
2841 #ifndef PRODUCT
2842   assert(frame::arg_reg_save_area_bytes == 0, &quot;not expecting frame reg save area&quot;);
2843 #endif
2844   // compiler left unloaded_class_index in j_rarg0 move to where the
2845   // runtime expects it.
2846   if (c_rarg1 != j_rarg0) {
2847     __ movw(c_rarg1, j_rarg0);
2848   }
2849 
2850   // we need to set the past SP to the stack pointer of the stub frame
2851   // and the pc to the address where this runtime call will return
2852   // although actually any pc in this code blob will do).
2853   Label retaddr;
2854   __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
2855 
2856   // Call C code.  Need thread but NOT official VM entry
2857   // crud.  We cannot block on this call, no GC can happen.  Call should
2858   // capture callee-saved registers as well as return values.
2859   // Thread is in rdi already.
2860   //
2861   // UnrollBlock* uncommon_trap(JavaThread* thread, jint unloaded_class_index);
2862   //
2863   // n.b. 2 gp args, 0 fp args, integral return type
2864 
2865   __ mov(c_rarg0, rthread);
2866   __ movw(c_rarg2, (unsigned)Deoptimization::Unpack_uncommon_trap);
2867   __ lea(rscratch1,
2868          RuntimeAddress(CAST_FROM_FN_PTR(address,
2869                                          Deoptimization::uncommon_trap)));
2870   __ blr(rscratch1);
2871   __ bind(retaddr);
2872 
2873   // Set an oopmap for the call site
2874   OopMapSet* oop_maps = new OopMapSet();
2875   OopMap* map = new OopMap(SimpleRuntimeFrame::framesize, 0);
2876 
2877   // location of rfp is known implicitly by the frame sender code
2878 
2879   oop_maps-&gt;add_gc_map(__ pc() - start, map);
2880 
2881   __ reset_last_Java_frame(false);
2882 
2883   // move UnrollBlock* into r4
2884   __ mov(r4, r0);
2885 
2886 #ifdef ASSERT
2887   { Label L;
2888     __ ldrw(rscratch1, Address(r4, Deoptimization::UnrollBlock::unpack_kind_offset_in_bytes()));
2889     __ cmpw(rscratch1, (unsigned)Deoptimization::Unpack_uncommon_trap);
2890     __ br(Assembler::EQ, L);
2891     __ stop(&quot;SharedRuntime::generate_deopt_blob: last_Java_fp not cleared&quot;);
2892     __ bind(L);
2893   }
2894 #endif
2895 
2896   // Pop all the frames we must move/replace.
2897   //
2898   // Frame picture (youngest to oldest)
2899   // 1: self-frame (no frame link)
2900   // 2: deopting frame  (no frame link)
2901   // 3: caller of deopting frame (could be compiled/interpreted).
2902 
2903   // Pop self-frame.  We have no frame, and must rely only on r0 and sp.
2904   __ add(sp, sp, (SimpleRuntimeFrame::framesize) &lt;&lt; LogBytesPerInt); // Epilog!
2905 
2906   // Pop deoptimized frame (int)
2907   __ ldrw(r2, Address(r4,
2908                       Deoptimization::UnrollBlock::
2909                       size_of_deoptimized_frame_offset_in_bytes()));
2910   __ sub(r2, r2, 2 * wordSize);
2911   __ add(sp, sp, r2);
2912   __ ldp(rfp, lr, __ post(sp, 2 * wordSize));
2913   // LR should now be the return address to the caller (3) frame
2914 
2915 #ifdef ASSERT
2916   // Compilers generate code that bang the stack by as much as the
2917   // interpreter would need. So this stack banging should never
2918   // trigger a fault. Verify that it does not on non product builds.
2919   if (UseStackBanging) {
2920     __ ldrw(r1, Address(r4,
2921                         Deoptimization::UnrollBlock::
2922                         total_frame_sizes_offset_in_bytes()));
2923     __ bang_stack_size(r1, r2);
2924   }
2925 #endif
2926 
2927   // Load address of array of frame pcs into r2 (address*)
2928   __ ldr(r2, Address(r4,
2929                      Deoptimization::UnrollBlock::frame_pcs_offset_in_bytes()));
2930 
2931   // Load address of array of frame sizes into r5 (intptr_t*)
2932   __ ldr(r5, Address(r4,
2933                      Deoptimization::UnrollBlock::
2934                      frame_sizes_offset_in_bytes()));
2935 
2936   // Counter
2937   __ ldrw(r3, Address(r4,
2938                       Deoptimization::UnrollBlock::
2939                       number_of_frames_offset_in_bytes())); // (int)
2940 
2941   // Now adjust the caller&#39;s stack to make up for the extra locals but
2942   // record the original sp so that we can save it in the skeletal
2943   // interpreter frame and the stack walking of interpreter_sender
2944   // will get the unextended sp value and not the &quot;real&quot; sp value.
2945 
2946   const Register sender_sp = r8;
2947 
2948   __ mov(sender_sp, sp);
2949   __ ldrw(r1, Address(r4,
2950                       Deoptimization::UnrollBlock::
2951                       caller_adjustment_offset_in_bytes())); // (int)
2952   __ sub(sp, sp, r1);
2953 
2954   // Push interpreter frames in a loop
2955   Label loop;
2956   __ bind(loop);
2957   __ ldr(r1, Address(r5, 0));       // Load frame size
2958   __ sub(r1, r1, 2 * wordSize);     // We&#39;ll push pc and rfp by hand
2959   __ ldr(lr, Address(r2, 0));       // Save return address
2960   __ enter();                       // and old rfp &amp; set new rfp
2961   __ sub(sp, sp, r1);               // Prolog
2962   __ str(sender_sp, Address(rfp, frame::interpreter_frame_sender_sp_offset * wordSize)); // Make it walkable
2963   // This value is corrected by layout_activation_impl
2964   __ str(zr, Address(rfp, frame::interpreter_frame_last_sp_offset * wordSize));
2965   __ mov(sender_sp, sp);          // Pass sender_sp to next frame
2966   __ add(r5, r5, wordSize);       // Bump array pointer (sizes)
2967   __ add(r2, r2, wordSize);       // Bump array pointer (pcs)
2968   __ subsw(r3, r3, 1);            // Decrement counter
2969   __ br(Assembler::GT, loop);
2970   __ ldr(lr, Address(r2, 0));     // save final return address
2971   // Re-push self-frame
2972   __ enter();                     // &amp; old rfp &amp; set new rfp
2973 
2974   // Use rfp because the frames look interpreted now
2975   // Save &quot;the_pc&quot; since it cannot easily be retrieved using the last_java_SP after we aligned SP.
2976   // Don&#39;t need the precise return PC here, just precise enough to point into this code blob.
2977   address the_pc = __ pc();
2978   __ set_last_Java_frame(sp, rfp, the_pc, rscratch1);
2979 
2980   // Call C code.  Need thread but NOT official VM entry
2981   // crud.  We cannot block on this call, no GC can happen.  Call should
2982   // restore return values to their stack-slots with the new SP.
2983   // Thread is in rdi already.
2984   //
2985   // BasicType unpack_frames(JavaThread* thread, int exec_mode);
2986   //
2987   // n.b. 2 gp args, 0 fp args, integral return type
2988 
2989   // sp should already be aligned
2990   __ mov(c_rarg0, rthread);
2991   __ movw(c_rarg1, (unsigned)Deoptimization::Unpack_uncommon_trap);
2992   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, Deoptimization::unpack_frames)));
2993   __ blr(rscratch1);
2994 
2995   // Set an oopmap for the call site
2996   // Use the same PC we used for the last java frame
2997   oop_maps-&gt;add_gc_map(the_pc - start, new OopMap(SimpleRuntimeFrame::framesize, 0));
2998 
2999   // Clear fp AND pc
3000   __ reset_last_Java_frame(true);
3001 
3002   // Pop self-frame.
3003   __ leave();                 // Epilog
3004 
3005   // Jump to interpreter
3006   __ ret(lr);
3007 
3008   // Make sure all code is generated
3009   masm-&gt;flush();
3010 
3011   _uncommon_trap_blob =  UncommonTrapBlob::create(&amp;buffer, oop_maps,
3012                                                  SimpleRuntimeFrame::framesize &gt;&gt; 1);
3013 }
3014 #endif // COMPILER2_OR_JVMCI
3015 
3016 
3017 //------------------------------generate_handler_blob------
3018 //
3019 // Generate a special Compile2Runtime blob that saves all registers,
3020 // and setup oopmap.
3021 //
3022 SafepointBlob* SharedRuntime::generate_handler_blob(address call_ptr, int poll_type) {
3023   ResourceMark rm;
3024   OopMapSet *oop_maps = new OopMapSet();
3025   OopMap* map;
3026 
3027   // Allocate space for the code.  Setup code generation tools.
3028   CodeBuffer buffer(&quot;handler_blob&quot;, 2048, 1024);
3029   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
3030 
3031   address start   = __ pc();
3032   address call_pc = NULL;
3033   int frame_size_in_words;
3034   bool cause_return = (poll_type == POLL_AT_RETURN);
3035   bool save_vectors = (poll_type == POLL_AT_VECTOR_LOOP);
3036 
3037   // Save Integer and Float registers.
3038   map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words, save_vectors);
3039 
3040   // The following is basically a call_VM.  However, we need the precise
3041   // address of the call in order to generate an oopmap. Hence, we do all the
3042   // work outselves.
3043 
3044   Label retaddr;
3045   __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
3046 
3047   // The return address must always be correct so that frame constructor never
3048   // sees an invalid pc.
3049 
3050   if (!cause_return) {
3051     // overwrite the return address pushed by save_live_registers
3052     // Additionally, r20 is a callee-saved register so we can look at
3053     // it later to determine if someone changed the return address for
3054     // us!
3055     __ ldr(r20, Address(rthread, JavaThread::saved_exception_pc_offset()));
3056     __ str(r20, Address(rfp, wordSize));
3057   }
3058 
3059   // Do the call
3060   __ mov(c_rarg0, rthread);
3061   __ lea(rscratch1, RuntimeAddress(call_ptr));
3062   __ blr(rscratch1);
3063   __ bind(retaddr);
3064 
3065   // Set an oopmap for the call site.  This oopmap will map all
3066   // oop-registers and debug-info registers as callee-saved.  This
3067   // will allow deoptimization at this safepoint to find all possible
3068   // debug-info recordings, as well as let GC find all oops.
3069 
3070   oop_maps-&gt;add_gc_map( __ pc() - start, map);
3071 
3072   Label noException;
3073 
3074   __ reset_last_Java_frame(false);
3075 
3076   __ maybe_isb();
3077   __ membar(Assembler::LoadLoad | Assembler::LoadStore);
3078 
3079   __ ldr(rscratch1, Address(rthread, Thread::pending_exception_offset()));
3080   __ cbz(rscratch1, noException);
3081 
3082   // Exception pending
3083 
3084   RegisterSaver::restore_live_registers(masm, save_vectors);
3085 
3086   __ far_jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
3087 
3088   // No exception case
3089   __ bind(noException);
3090 
3091   Label no_adjust, bail;
3092   if (SafepointMechanism::uses_thread_local_poll() &amp;&amp; !cause_return) {
3093     // If our stashed return pc was modified by the runtime we avoid touching it
3094     __ ldr(rscratch1, Address(rfp, wordSize));
3095     __ cmp(r20, rscratch1);
3096     __ br(Assembler::NE, no_adjust);
3097 
3098 #ifdef ASSERT
3099     // Verify the correct encoding of the poll we&#39;re about to skip.
3100     // See NativeInstruction::is_ldrw_to_zr()
3101     __ ldrw(rscratch1, Address(r20));
3102     __ ubfx(rscratch2, rscratch1, 22, 10);
3103     __ cmpw(rscratch2, 0b1011100101);
3104     __ br(Assembler::NE, bail);
3105     __ ubfx(rscratch2, rscratch1, 0, 5);
3106     __ cmpw(rscratch2, 0b11111);
3107     __ br(Assembler::NE, bail);
3108 #endif
3109     // Adjust return pc forward to step over the safepoint poll instruction
3110     __ add(r20, r20, NativeInstruction::instruction_size);
3111     __ str(r20, Address(rfp, wordSize));
3112   }
3113 
3114   __ bind(no_adjust);
3115   // Normal exit, restore registers and exit.
3116   RegisterSaver::restore_live_registers(masm, save_vectors);
3117 
3118   __ ret(lr);
3119 
3120 #ifdef ASSERT
3121   __ bind(bail);
3122   __ stop(&quot;Attempting to adjust pc to skip safepoint poll but the return point is not what we expected&quot;);
3123 #endif
3124 
3125   // Make sure all code is generated
3126   masm-&gt;flush();
3127 
3128   // Fill-out other meta info
3129   return SafepointBlob::create(&amp;buffer, oop_maps, frame_size_in_words);
3130 }
3131 
3132 //
3133 // generate_resolve_blob - call resolution (static/virtual/opt-virtual/ic-miss
3134 //
3135 // Generate a stub that calls into vm to find out the proper destination
3136 // of a java call. All the argument registers are live at this point
3137 // but since this is generic code we don&#39;t know what they are and the caller
3138 // must do any gc of the args.
3139 //
3140 RuntimeStub* SharedRuntime::generate_resolve_blob(address destination, const char* name) {
3141   assert (StubRoutines::forward_exception_entry() != NULL, &quot;must be generated before&quot;);
3142 
3143   // allocate space for the code
3144   ResourceMark rm;
3145 
3146   CodeBuffer buffer(name, 1000, 512);
3147   MacroAssembler* masm                = new MacroAssembler(&amp;buffer);
3148 
3149   int frame_size_in_words;
3150 
3151   OopMapSet *oop_maps = new OopMapSet();
3152   OopMap* map = NULL;
3153 
3154   int start = __ offset();
3155 
3156   map = RegisterSaver::save_live_registers(masm, 0, &amp;frame_size_in_words);
3157 
3158   int frame_complete = __ offset();
3159 
3160   {
3161     Label retaddr;
3162     __ set_last_Java_frame(sp, noreg, retaddr, rscratch1);
3163 
3164     __ mov(c_rarg0, rthread);
3165     __ lea(rscratch1, RuntimeAddress(destination));
3166 
3167     __ blr(rscratch1);
3168     __ bind(retaddr);
3169   }
3170 
3171   // Set an oopmap for the call site.
3172   // We need this not only for callee-saved registers, but also for volatile
3173   // registers that the compiler might be keeping live across a safepoint.
3174 
3175   oop_maps-&gt;add_gc_map( __ offset() - start, map);
3176 
3177   __ maybe_isb();
3178 
3179   // r0 contains the address we are going to jump to assuming no exception got installed
3180 
3181   // clear last_Java_sp
3182   __ reset_last_Java_frame(false);
3183   // check for pending exceptions
3184   Label pending;
3185   __ ldr(rscratch1, Address(rthread, Thread::pending_exception_offset()));
3186   __ cbnz(rscratch1, pending);
3187 
3188   // get the returned Method*
3189   __ get_vm_result_2(rmethod, rthread);
3190   __ str(rmethod, Address(sp, RegisterSaver::reg_offset_in_bytes(rmethod)));
3191 
3192   // r0 is where we want to jump, overwrite rscratch1 which is saved and scratch
3193   __ str(r0, Address(sp, RegisterSaver::rscratch1_offset_in_bytes()));
3194   RegisterSaver::restore_live_registers(masm);
3195 
3196   // We are back the the original state on entry and ready to go.
3197 
3198   __ br(rscratch1);
3199 
3200   // Pending exception after the safepoint
3201 
3202   __ bind(pending);
3203 
3204   RegisterSaver::restore_live_registers(masm);
3205 
3206   // exception pending =&gt; remove activation and forward to exception handler
3207 
3208   __ str(zr, Address(rthread, JavaThread::vm_result_offset()));
3209 
3210   __ ldr(r0, Address(rthread, Thread::pending_exception_offset()));
3211   __ far_jump(RuntimeAddress(StubRoutines::forward_exception_entry()));
3212 
3213   // -------------
3214   // make sure all code is generated
3215   masm-&gt;flush();
3216 
3217   // return the  blob
3218   // frame_size_words or bytes??
3219   return RuntimeStub::new_runtime_stub(name, &amp;buffer, frame_complete, frame_size_in_words, oop_maps, true);
3220 }
3221 
3222 #if COMPILER2_OR_JVMCI
3223 // This is here instead of runtime_x86_64.cpp because it uses SimpleRuntimeFrame
3224 //
3225 //------------------------------generate_exception_blob---------------------------
3226 // creates exception blob at the end
3227 // Using exception blob, this code is jumped from a compiled method.
3228 // (see emit_exception_handler in x86_64.ad file)
3229 //
3230 // Given an exception pc at a call we call into the runtime for the
3231 // handler in this method. This handler might merely restore state
3232 // (i.e. callee save registers) unwind the frame and jump to the
3233 // exception handler for the nmethod if there is no Java level handler
3234 // for the nmethod.
3235 //
3236 // This code is entered with a jmp.
3237 //
3238 // Arguments:
3239 //   r0: exception oop
3240 //   r3: exception pc
3241 //
3242 // Results:
3243 //   r0: exception oop
3244 //   r3: exception pc in caller or ???
3245 //   destination: exception handler of caller
3246 //
3247 // Note: the exception pc MUST be at a call (precise debug information)
3248 //       Registers r0, r3, r2, r4, r5, r8-r11 are not callee saved.
3249 //
3250 
3251 void OptoRuntime::generate_exception_blob() {
3252   assert(!OptoRuntime::is_callee_saved_register(R3_num), &quot;&quot;);
3253   assert(!OptoRuntime::is_callee_saved_register(R0_num), &quot;&quot;);
3254   assert(!OptoRuntime::is_callee_saved_register(R2_num), &quot;&quot;);
3255 
3256   assert(SimpleRuntimeFrame::framesize % 4 == 0, &quot;sp not 16-byte aligned&quot;);
3257 
3258   // Allocate space for the code
3259   ResourceMark rm;
3260   // Setup code generation tools
3261   CodeBuffer buffer(&quot;exception_blob&quot;, 2048, 1024);
3262   MacroAssembler* masm = new MacroAssembler(&amp;buffer);
3263 
3264   // TODO check various assumptions made here
3265   //
3266   // make sure we do so before running this
3267 
3268   address start = __ pc();
3269 
3270   // push rfp and retaddr by hand
3271   // Exception pc is &#39;return address&#39; for stack walker
3272   __ stp(rfp, lr, Address(__ pre(sp, -2 * wordSize)));
3273   // there are no callee save registers and we don&#39;t expect an
3274   // arg reg save area
3275 #ifndef PRODUCT
3276   assert(frame::arg_reg_save_area_bytes == 0, &quot;not expecting frame reg save area&quot;);
3277 #endif
3278   // Store exception in Thread object. We cannot pass any arguments to the
3279   // handle_exception call, since we do not want to make any assumption
3280   // about the size of the frame where the exception happened in.
3281   __ str(r0, Address(rthread, JavaThread::exception_oop_offset()));
3282   __ str(r3, Address(rthread, JavaThread::exception_pc_offset()));
3283 
3284   // This call does all the hard work.  It checks if an exception handler
3285   // exists in the method.
3286   // If so, it returns the handler address.
3287   // If not, it prepares for stack-unwinding, restoring the callee-save
3288   // registers of the frame being removed.
3289   //
3290   // address OptoRuntime::handle_exception_C(JavaThread* thread)
3291   //
3292   // n.b. 1 gp arg, 0 fp args, integral return type
3293 
3294   // the stack should always be aligned
3295   address the_pc = __ pc();
3296   __ set_last_Java_frame(sp, noreg, the_pc, rscratch1);
3297   __ mov(c_rarg0, rthread);
3298   __ lea(rscratch1, RuntimeAddress(CAST_FROM_FN_PTR(address, OptoRuntime::handle_exception_C)));
3299   __ blr(rscratch1);
3300   __ maybe_isb();
3301 
3302   // Set an oopmap for the call site.  This oopmap will only be used if we
3303   // are unwinding the stack.  Hence, all locations will be dead.
3304   // Callee-saved registers will be the same as the frame above (i.e.,
3305   // handle_exception_stub), since they were restored when we got the
3306   // exception.
3307 
3308   OopMapSet* oop_maps = new OopMapSet();
3309 
3310   oop_maps-&gt;add_gc_map(the_pc - start, new OopMap(SimpleRuntimeFrame::framesize, 0));
3311 
3312   __ reset_last_Java_frame(false);
3313 
3314   // Restore callee-saved registers
3315 
3316   // rfp is an implicitly saved callee saved register (i.e. the calling
3317   // convention will save restore it in prolog/epilog) Other than that
3318   // there are no callee save registers now that adapter frames are gone.
3319   // and we dont&#39; expect an arg reg save area
3320   __ ldp(rfp, r3, Address(__ post(sp, 2 * wordSize)));
3321 
3322   // r0: exception handler
3323 
3324   // We have a handler in r0 (could be deopt blob).
3325   __ mov(r8, r0);
3326 
3327   // Get the exception oop
3328   __ ldr(r0, Address(rthread, JavaThread::exception_oop_offset()));
3329   // Get the exception pc in case we are deoptimized
3330   __ ldr(r4, Address(rthread, JavaThread::exception_pc_offset()));
3331 #ifdef ASSERT
3332   __ str(zr, Address(rthread, JavaThread::exception_handler_pc_offset()));
3333   __ str(zr, Address(rthread, JavaThread::exception_pc_offset()));
3334 #endif
3335   // Clear the exception oop so GC no longer processes it as a root.
3336   __ str(zr, Address(rthread, JavaThread::exception_oop_offset()));
3337 
3338   // r0: exception oop
3339   // r8:  exception handler
3340   // r4: exception pc
3341   // Jump to handler
3342 
3343   __ br(r8);
3344 
3345   // Make sure all code is generated
3346   masm-&gt;flush();
3347 
3348   // Set exception blob
3349   _exception_blob =  ExceptionBlob::create(&amp;buffer, oop_maps, SimpleRuntimeFrame::framesize &gt;&gt; 1);
3350 }
3351 #endif // COMPILER2_OR_JVMCI
3352 
3353 BufferedValueTypeBlob* SharedRuntime::generate_buffered_value_type_adapter(const ValueKlass* vk) {
3354   BufferBlob* buf = BufferBlob::create(&quot;value types pack/unpack&quot;, 16 * K);
3355   CodeBuffer buffer(buf);
3356   short buffer_locs[20];
3357   buffer.insts()-&gt;initialize_shared_locs((relocInfo*)buffer_locs,
3358                                          sizeof(buffer_locs)/sizeof(relocInfo));
3359 
3360   MacroAssembler _masm(&amp;buffer);
3361   MacroAssembler* masm = &amp;_masm;
3362 
3363   const Array&lt;SigEntry&gt;* sig_vk = vk-&gt;extended_sig();
3364   const Array&lt;VMRegPair&gt;* regs = vk-&gt;return_regs();
3365 
3366   int pack_fields_off = __ offset();
3367 
3368   int j = 1;
3369   for (int i = 0; i &lt; sig_vk-&gt;length(); i++) {
3370     BasicType bt = sig_vk-&gt;at(i)._bt;
3371     if (bt == T_VALUETYPE) {
3372       continue;
3373     }
3374     if (bt == T_VOID) {
3375       if (sig_vk-&gt;at(i-1)._bt == T_LONG ||
3376           sig_vk-&gt;at(i-1)._bt == T_DOUBLE) {
3377         j++;
3378       }
3379       continue;
3380     }
3381     int off = sig_vk-&gt;at(i)._offset;
3382     VMRegPair pair = regs-&gt;at(j);
3383     VMReg r_1 = pair.first();
3384     VMReg r_2 = pair.second();
3385     Address to(r0, off);
3386     if (bt == T_FLOAT) {
3387       __ strs(r_1-&gt;as_FloatRegister(), to);
3388     } else if (bt == T_DOUBLE) {
3389       __ strd(r_1-&gt;as_FloatRegister(), to);
3390     } else if (bt == T_OBJECT || bt == T_ARRAY) {
3391       Register val = r_1-&gt;as_Register();
3392       assert_different_registers(r0, val);
3393       // We don&#39;t need barriers because the destination is a newly allocated object.
3394       // Also, we cannot use store_heap_oop(to, val) because it uses r8 as tmp.
3395       if (UseCompressedOops) {
3396         __ encode_heap_oop(val);
3397         __ str(val, to);
3398       } else {
3399         __ str(val, to);
3400       }
3401     } else {
3402       assert(is_java_primitive(bt), &quot;unexpected basic type&quot;);
3403       assert_different_registers(r0, r_1-&gt;as_Register());
3404       size_t size_in_bytes = type2aelembytes(bt);
3405       __ store_sized_value(to, r_1-&gt;as_Register(), size_in_bytes);
3406     }
3407     j++;
3408   }
3409   assert(j == regs-&gt;length(), &quot;missed a field?&quot;);
3410 
3411   __ ret(lr);
3412 
3413   int unpack_fields_off = __ offset();
3414 
3415   j = 1;
3416   for (int i = 0; i &lt; sig_vk-&gt;length(); i++) {
3417     BasicType bt = sig_vk-&gt;at(i)._bt;
3418     if (bt == T_VALUETYPE) {
3419       continue;
3420     }
3421     if (bt == T_VOID) {
3422       if (sig_vk-&gt;at(i-1)._bt == T_LONG ||
3423           sig_vk-&gt;at(i-1)._bt == T_DOUBLE) {
3424         j++;
3425       }
3426       continue;
3427     }
3428     int off = sig_vk-&gt;at(i)._offset;
3429     VMRegPair pair = regs-&gt;at(j);
3430     VMReg r_1 = pair.first();
3431     VMReg r_2 = pair.second();
3432     Address from(r0, off);
3433     if (bt == T_FLOAT) {
3434       __ ldrs(r_1-&gt;as_FloatRegister(), from);
3435     } else if (bt == T_DOUBLE) {
3436       __ ldrd(r_1-&gt;as_FloatRegister(), from);
3437     } else if (bt == T_OBJECT || bt == T_ARRAY) {
3438        assert_different_registers(r0, r_1-&gt;as_Register());
3439        __ load_heap_oop(r_1-&gt;as_Register(), from);
3440     } else {
3441       assert(is_java_primitive(bt), &quot;unexpected basic type&quot;);
3442       assert_different_registers(r0, r_1-&gt;as_Register());
3443 
3444       size_t size_in_bytes = type2aelembytes(bt);
3445       __ load_sized_value(r_1-&gt;as_Register(), from, size_in_bytes, bt != T_CHAR &amp;&amp; bt != T_BOOLEAN);
3446     }
3447     j++;
3448   }
3449   assert(j == regs-&gt;length(), &quot;missed a field?&quot;);
3450 
3451   __ ret(lr);
3452 
3453   __ flush();
3454 
3455   return BufferedValueTypeBlob::create(&amp;buffer, pack_fields_off, unpack_fields_off);
3456 }
    </pre>
  </body>
</html>