

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3'
================================================================
* Date:           Sun Sep  3 07:05:28 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.274 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   589851|   589851|  5.899 ms|  5.899 ms|  589851|  589851|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_W_to_int_i3_l_j3  |   589849|   589849|        27|          1|          1|  589824|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    433|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     497|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     497|    551|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln100_fu_254_p2      |         +|   0|  0|   20|          20|          20|
    |add_ln98_1_fu_166_p2     |         +|   0|  0|   27|          20|           1|
    |add_ln98_fu_178_p2       |         +|   0|  0|   13|          10|           1|
    |add_ln99_fu_206_p2       |         +|   0|  0|   13|          10|           1|
    |sh_amt_2_fu_348_p2       |         -|   0|  0|   14|           1|           9|
    |sh_amt_fu_312_p2         |         -|   0|  0|   14|           8|           9|
    |sub_ln100_fu_245_p2      |         -|   0|  0|   20|          20|          20|
    |v54_V_6_fu_454_p2        |         -|   0|  0|   12|           1|          12|
    |and_ln299_fu_442_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln302_2_fu_389_p2    |       and|   0|  0|    2|           1|           1|
    |and_ln302_fu_383_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln320_fu_425_p2      |       and|   0|  0|    2|           1|           1|
    |icmp_ln295_fu_306_p2     |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln299_fu_318_p2     |      icmp|   0|  0|   11|           8|           8|
    |icmp_ln301_fu_338_p2     |      icmp|   0|  0|   11|           9|           1|
    |icmp_ln302_fu_343_p2     |      icmp|   0|  0|   11|           9|           5|
    |icmp_ln320_fu_353_p2     |      icmp|   0|  0|   11|           9|           4|
    |icmp_ln98_fu_160_p2      |      icmp|   0|  0|   14|          20|          20|
    |icmp_ln99_fu_184_p2      |      icmp|   0|  0|   11|          10|          10|
    |lshr_ln304_fu_363_p2     |      lshr|   0|  0|  100|          32|          32|
    |or_ln299_fu_373_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln301_fu_415_p2       |        or|   0|  0|    2|           1|           1|
    |select_ln98_2_fu_198_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln98_fu_190_p3    |    select|   0|  0|   10|           1|           1|
    |v54_V_3_fu_395_p3        |    select|   0|  0|   12|           1|          12|
    |v54_V_4_fu_430_p3        |    select|   0|  0|   12|           1|          12|
    |v54_V_5_fu_447_p3        |    select|   0|  0|   12|           1|          12|
    |v54_V_7_fu_460_p3        |    select|   0|  0|   12|           1|          12|
    |shl_ln322_fu_410_p2      |       shl|   0|  0|   26|          12|          12|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln295_fu_437_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln299_fu_377_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln301_fu_419_p2      |       xor|   0|  0|    2|           1|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  433|         246|         239|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i3_fu_86                 |   9|          2|   10|         20|
    |indvar_flatten19_fu_90   |   9|          2|   20|         40|
    |j3_fu_82                 |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   43|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i3_fu_86                           |  10|   0|   10|          0|
    |icmp_ln295_reg_560                 |   1|   0|    1|          0|
    |icmp_ln295_reg_560_pp0_iter25_reg  |   1|   0|    1|          0|
    |icmp_ln299_reg_574                 |   1|   0|    1|          0|
    |icmp_ln299_reg_574_pp0_iter25_reg  |   1|   0|    1|          0|
    |icmp_ln301_reg_580                 |   1|   0|    1|          0|
    |icmp_ln320_reg_590                 |   1|   0|    1|          0|
    |indvar_flatten19_fu_90             |  20|   0|   20|          0|
    |j3_fu_82                           |  10|   0|   10|          0|
    |max_W_load_reg_529                 |  32|   0|   32|          0|
    |or_ln299_reg_595                   |   1|   0|    1|          0|
    |p_Result_s_reg_549                 |   1|   0|    1|          0|
    |p_Result_s_reg_549_pp0_iter25_reg  |   1|   0|    1|          0|
    |reg_reg_544                        |  32|   0|   32|          0|
    |select_ln98_2_reg_497              |  10|   0|   10|          0|
    |select_ln98_reg_492                |  10|   0|   10|          0|
    |sh_amt_2_reg_585                   |   9|   0|    9|          0|
    |sh_amt_reg_566                     |   9|   0|    9|          0|
    |v51_reg_534                        |  32|   0|   32|          0|
    |v53_reg_539                        |  32|   0|   32|          0|
    |v54_V_3_reg_600                    |  12|   0|   12|          0|
    |v54_V_7_reg_605                    |  12|   0|   12|          0|
    |v54_V_reg_554                      |  12|   0|   12|          0|
    |v54_V_reg_554_pp0_iter25_reg       |  12|   0|   12|          0|
    |v553_load_reg_514                  |  32|   0|   32|          0|
    |zext_ln100_2_reg_504               |  20|   0|   64|         44|
    |select_ln98_2_reg_497              |  64|  32|   10|          0|
    |zext_ln100_2_reg_504               |  64|  32|   64|         44|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 497|  64|  487|         88|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|grp_fu_638_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|grp_fu_638_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|grp_fu_638_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|grp_fu_638_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|grp_fu_642_p_din0   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|grp_fu_642_p_din1   |  out|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|grp_fu_642_p_dout0  |   in|   32|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|grp_fu_642_p_ce     |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3|  return value|
|max_W_address0      |  out|   10|   ap_memory|                                         max_W|         array|
|max_W_ce0           |  out|    1|   ap_memory|                                         max_W|         array|
|max_W_q0            |   in|   32|   ap_memory|                                         max_W|         array|
|v553_address0       |  out|   20|   ap_memory|                                          v553|         array|
|v553_ce0            |  out|    1|   ap_memory|                                          v553|         array|
|v553_q0             |   in|   32|   ap_memory|                                          v553|         array|
|q_W_V_address0      |  out|   20|   ap_memory|                                         q_W_V|         array|
|q_W_V_ce0           |  out|    1|   ap_memory|                                         q_W_V|         array|
|q_W_V_we0           |  out|    1|   ap_memory|                                         q_W_V|         array|
|q_W_V_d0            |  out|   12|   ap_memory|                                         q_W_V|         array|
+--------------------+-----+-----+------------+----------------------------------------------+--------------+

