=====
SETUP
6.562
6.132
12.693
clk_ibuf
0.000
1.046
led_inst/con_state_1_s1
3.012
3.394
led_inst/n42_s2
3.553
4.050
led_inst/n78_s6
4.210
4.473
led_inst/latch_s1
6.132
=====
SETUP
6.914
6.027
12.941
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n77_s0
3.892
4.353
led_inst/latch_s1
6.027
=====
SETUP
7.870
4.787
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
3.012
3.394
led_inst/n37_s2
3.562
4.078
led_inst/col_addr_1_s0
4.787
=====
SETUP
7.870
4.787
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
3.012
3.394
led_inst/n37_s2
3.562
4.078
led_inst/col_addr_2_s0
4.787
=====
SETUP
7.874
4.783
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n42_s4
3.892
4.353
led_inst/row_addr_4_s0
4.783
=====
SETUP
7.874
4.783
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n42_s4
3.892
4.353
led_inst/row_addr_1_s0
4.783
=====
SETUP
7.874
4.783
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n42_s4
3.892
4.353
led_inst/row_addr_2_s0
4.783
=====
SETUP
7.874
4.783
12.657
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n42_s4
3.892
4.353
led_inst/row_addr_3_s0
4.783
=====
SETUP
8.214
4.734
12.948
clk_ibuf
0.000
1.046
led_inst/col_addr_2_s0
2.968
3.350
led_inst/n65_s9
3.682
4.198
led_inst/n68_s8
4.208
4.734
led_inst/con_state_0_s1
4.734
=====
SETUP
8.214
4.734
12.948
clk_ibuf
0.000
1.046
led_inst/col_addr_2_s0
2.968
3.350
led_inst/n65_s9
3.682
4.198
led_inst/n65_s8
4.208
4.734
led_inst/con_state_1_s1
4.734
=====
SETUP
8.214
4.734
12.948
clk_ibuf
0.000
1.046
led_inst/col_addr_2_s0
2.968
3.350
led_inst/n65_s9
3.682
4.198
led_inst/n22_s2
4.208
4.734
led_inst/col_addr_4_s0
4.734
=====
SETUP
8.214
4.734
12.948
clk_ibuf
0.000
1.046
led_inst/col_addr_2_s0
2.968
3.350
led_inst/n65_s9
3.682
4.198
led_inst/n21_s2
4.208
4.734
led_inst/col_addr_5_s0
4.734
=====
SETUP
8.356
4.344
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_1_s1
3.012
3.394
led_inst/n74_s5
3.575
4.102
led_inst/con_state_0_s1
4.344
=====
SETUP
8.356
4.344
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_1_s1
3.012
3.394
led_inst/n74_s5
3.575
4.102
led_inst/con_state_1_s1
4.344
=====
SETUP
8.374
4.572
12.945
clk_ibuf
0.000
1.046
led_inst/col_addr_1_s0
2.968
3.350
led_inst/n23_s2
4.045
4.572
led_inst/col_addr_3_s0
4.572
=====
SETUP
8.395
4.305
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
3.012
3.394
led_inst/n37_s2
3.562
4.078
led_inst/col_addr_4_s0
4.305
=====
SETUP
8.395
4.305
12.700
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
3.012
3.394
led_inst/n37_s2
3.562
4.078
led_inst/col_addr_5_s0
4.305
=====
SETUP
8.452
4.452
12.904
clk_ibuf
0.000
1.046
led_inst/row_addr_1_s0
2.968
3.350
led_inst/n31_s
3.493
4.055
led_inst/n30_s
4.055
4.105
led_inst/n29_s
4.105
4.155
led_inst/n28_s
4.155
4.452
led_inst/row_addr_4_s0
4.452
=====
SETUP
8.478
4.220
12.698
clk_ibuf
0.000
1.046
led_inst/con_state_0_s1
3.012
3.394
led_inst/n37_s2
3.562
4.078
led_inst/col_addr_3_s0
4.220
=====
SETUP
8.552
4.352
12.904
clk_ibuf
0.000
1.046
led_inst/row_addr_1_s0
2.968
3.350
led_inst/n31_s
3.493
4.055
led_inst/n30_s
4.055
4.352
led_inst/row_addr_2_s0
4.352
=====
SETUP
8.555
4.349
12.904
clk_ibuf
0.000
1.046
led_inst/row_addr_1_s0
2.968
3.350
led_inst/n31_s
3.493
4.055
led_inst/n30_s
4.055
4.105
led_inst/n29_s
4.105
4.349
led_inst/row_addr_3_s0
4.349
=====
SETUP
8.586
4.353
12.938
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n32_s3
3.892
4.353
led_inst/row_addr_0_s1
4.353
=====
SETUP
8.607
4.350
12.957
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n69_s2
3.889
4.350
led_inst/re_s2
4.350
=====
SETUP
8.607
4.350
12.957
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n72_s2
3.889
4.350
led_inst/oe_s2
4.350
=====
SETUP
8.607
4.350
12.957
clk_ibuf
0.000
1.046
led_inst/con_state_2_s2
3.009
3.392
led_inst/n26_s5
3.889
4.350
led_inst/col_addr_0_s1
4.350
=====
HOLD
0.275
1.800
1.525
clk_ibuf
0.000
0.773
led_inst/oe_s2
1.500
1.641
led_inst/n72_s2
1.647
1.800
led_inst/oe_s2
1.800
=====
HOLD
0.275
1.794
1.519
clk_ibuf
0.000
0.773
led_inst/display_clk_s2
1.494
1.635
led_inst/n35_s3
1.641
1.794
led_inst/display_clk_s2
1.794
=====
HOLD
0.275
1.800
1.525
clk_ibuf
0.000
0.773
led_inst/col_addr_0_s1
1.500
1.641
led_inst/n26_s5
1.647
1.800
led_inst/col_addr_0_s1
1.800
=====
HOLD
0.278
1.795
1.517
clk_ibuf
0.000
0.773
led_inst/row_addr_0_s1
1.492
1.633
led_inst/n32_s3
1.642
1.795
led_inst/row_addr_0_s1
1.795
=====
HOLD
0.278
1.797
1.519
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.494
1.635
led_inst/n23_s2
1.644
1.797
led_inst/col_addr_3_s0
1.797
=====
HOLD
0.280
1.791
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_5_s0
1.496
1.637
fb_inst/mem_b_mem_b_0_0_s0
1.791
=====
HOLD
0.280
1.791
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.496
1.637
fb_inst/mem_b_mem_b_0_0_s0
1.791
=====
HOLD
0.316
1.775
1.459
clk_ibuf
0.000
0.773
led_inst/re_s2
1.500
1.644
fb_inst/mem_b_mem_b_0_0_s0
1.775
=====
HOLD
0.320
1.831
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_3_s0
1.494
1.635
fb_inst/mem_b_mem_b_0_0_s
1.831
=====
HOLD
0.326
1.837
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_0_s1
1.492
1.633
fb_inst/mem_b_mem_b_0_0_s0
1.837
=====
HOLD
0.326
1.837
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_0_s1
1.500
1.641
fb_inst/mem_b_mem_b_0_0_s0
1.837
=====
HOLD
0.331
1.826
1.495
clk_ibuf
0.000
0.773
led_inst/col_addr_1_s0
1.470
1.611
led_inst/n25_s2
1.620
1.826
led_inst/col_addr_1_s0
1.826
=====
HOLD
0.339
1.850
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_2_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s
1.850
=====
HOLD
0.339
1.850
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_1_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s
1.850
=====
HOLD
0.350
1.871
1.521
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.496
1.637
led_inst/n68_s8
1.718
1.871
led_inst/con_state_0_s1
1.871
=====
HOLD
0.350
1.871
1.521
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.496
1.637
led_inst/n65_s8
1.718
1.871
led_inst/con_state_1_s1
1.871
=====
HOLD
0.350
1.871
1.521
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.496
1.637
led_inst/n22_s2
1.718
1.871
led_inst/col_addr_4_s0
1.871
=====
HOLD
0.350
1.871
1.521
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.496
1.637
led_inst/n21_s2
1.718
1.871
led_inst/col_addr_5_s0
1.871
=====
HOLD
0.358
1.869
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_2_s0
1.470
1.611
fb_inst/mem_b_mem_b_0_0_s0
1.869
=====
HOLD
0.358
1.869
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_5_s0
1.496
1.637
fb_inst/mem_b_mem_b_0_0_s
1.869
=====
HOLD
0.362
1.873
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_1_s0
1.470
1.611
fb_inst/mem_b_mem_b_0_0_s0
1.873
=====
HOLD
0.373
1.884
1.511
clk_ibuf
0.000
0.773
led_inst/col_addr_4_s0
1.496
1.640
fb_inst/mem_b_mem_b_0_0_s
1.884
=====
HOLD
0.373
1.898
1.525
clk_ibuf
0.000
0.773
led_inst/re_s2
1.500
1.641
led_inst/n69_s2
1.650
1.898
led_inst/re_s2
1.898
=====
HOLD
0.379
1.890
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_4_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.890
=====
HOLD
0.379
1.890
1.511
clk_ibuf
0.000
0.773
led_inst/row_addr_3_s0
1.470
1.614
fb_inst/mem_b_mem_b_0_0_s0
1.890
