<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030001224A1-20030102-D00000.TIF SYSTEM "US20030001224A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00001.TIF SYSTEM "US20030001224A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00002.TIF SYSTEM "US20030001224A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00003.TIF SYSTEM "US20030001224A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00004.TIF SYSTEM "US20030001224A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00005.TIF SYSTEM "US20030001224A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00006.TIF SYSTEM "US20030001224A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00007.TIF SYSTEM "US20030001224A1-20030102-D00007.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00008.TIF SYSTEM "US20030001224A1-20030102-D00008.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00009.TIF SYSTEM "US20030001224A1-20030102-D00009.TIF" NDATA TIF>
<!ENTITY US20030001224A1-20030102-D00010.TIF SYSTEM "US20030001224A1-20030102-D00010.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030001224</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10175306</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020620</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>2001-199128</doc-number>
</priority-application-number>
<filing-date>20010629</filing-date>
<country-code>JP</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>H01L023/58</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>257</class>
<subclass>487000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Semiconductor device having isolating region for suppressing electrical noise</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Hirokazu</given-name>
<family-name>Itakura</family-name>
</name>
<residence>
<residence-non-us>
<city>Hazu-gun</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Hiroyuki</given-name>
<family-name>Ban</family-name>
</name>
<residence>
<residence-non-us>
<city>Hazu-gun</city>
<country-code>JP</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>LAW OFFICES OF DAVID G. POSZ</name-1>
<name-2></name-2>
<address>
<address-1>2000 L STREET, N.W.</address-1>
<address-2>SUITE 200</address-2>
<city>WASHINGTON</city>
<state>DC</state>
<postalcode>20036</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">A semiconductor device includes an output power device, which generates an electrical noise, and an on-chip circuit, to which the noise is transmitted. The output power device is surrounded by two isolating regions. The area between the two isolating regions is electrically connected to a field ground area by a first wiring line. The field ground area is electrically connected to a point of contact, which has ground potential. The area between the outer isolating region of the two isolating regions and another isolating region around the on-chip circuit is also electrically connected to the field ground area by a second wiring line. The first and second wiring lines are separated from each other. The electrical noise is transmitted to the field ground area and released to the point of contact. Therefore, the noise is attenuated and the transmission of the noise to the on-chip circuit is suppressed. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<heading lvl="1">CROSS REFERENCE TO RELATED APPLICATION </heading>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This application is based on and incorporates herein by reference Japanese Patent Application. No. 2001-199128 filed on Jun. 29, 2001.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">BACKGROUND OF THE INVENTION </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> 1. Field of the Invention </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> The present invention relates to a semiconductor device, a circuit in which is isolated and insulated by an isolating region. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> 2. Description of the Related Art </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> A semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 10A</cross-reference> is proposed. In the proposed device, an SOI substrate <highlight><bold>200</bold></highlight> includes a base silicon layer <highlight><bold>200</bold></highlight><highlight><italic>b</italic></highlight>, an active silicon layer <highlight><bold>200</bold></highlight><highlight><italic>c</italic></highlight>, and an insulating layer <highlight><bold>200</bold></highlight><highlight><italic>a </italic></highlight>that separates the silicon layers <highlight><bold>200</bold></highlight><highlight><italic>b</italic></highlight>, <highlight><bold>200</bold></highlight><highlight><italic>c</italic></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 10B</cross-reference>. The active silicon layer <highlight><bold>200</bold></highlight><highlight><italic>c </italic></highlight>includes a power device area S, where an output power device such as a UPDRAIN or an LDMOS is located, and an on-chip circuit area T, where an on-chip circuit that generates reference voltage is located. The power device area S is surrounded by a trench <highlight><bold>200</bold></highlight><highlight><italic>d </italic></highlight>and an insulating material <highlight><bold>201</bold></highlight><highlight><italic>a</italic></highlight>, which is located in the trench <highlight><bold>200</bold></highlight><highlight><italic>d</italic></highlight>. The on-chip circuit area T is surrounded by another trench <highlight><bold>200</bold></highlight><highlight><italic>e </italic></highlight>and another insulating material <highlight><bold>201</bold></highlight><highlight><italic>b</italic></highlight>, which is located in the trench <highlight><bold>200</bold></highlight><highlight><italic>e </italic></highlight>surrounding the on-chip circuit area T. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> The active silicon layer <highlight><bold>200</bold></highlight><highlight><italic>c </italic></highlight>includes a plurality of n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>202</bold></highlight> between the power device area S and the on-chip circuit area T to fix the potential, as shown in <cross-reference target="DRAWINGS">FIGS. 10A and 10B</cross-reference>. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The active silicon layer <highlight><bold>200</bold></highlight><highlight><italic>c </italic></highlight>also includes a field ground (F/G) area <highlight><bold>203</bold></highlight>. The field ground area <highlight><bold>203</bold></highlight> and each n<highlight><superscript>&plus;</superscript></highlight>-type contact region <highlight><bold>202</bold></highlight> are electrically connected by a wiring line <highlight><bold>204</bold></highlight>. </paragraph>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> In the proposed device, the output power device and the on-chip circuit are insulated and electrically separated from each other by the insulating layer <highlight><bold>200</bold></highlight><highlight><italic>a </italic></highlight>and the insulating materials <highlight><bold>201</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>201</bold></highlight><highlight><italic>b</italic></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 10B</cross-reference>. However, when the output power device is switched with relatively high frequency, an electrical noise is generated due to the variation in counter-electromotive force or load current generated by inductive load (L load) in the output power device. The noise can prevent the on-chip circuit from functioning properly. The influence of the noise can be attenuated by increasing the distance between the output power device and the on-chip circuit. However, the size of the SOI substrate <highlight><bold>200</bold></highlight> increases. </paragraph>
</section>
<section>
<heading lvl="1">SUMMARY OF THE INVENTION </heading>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> The present invention has been made in view of the above aspects with an object to provide a semiconductor device having a structure, with which the influence of an electrical noise, which is generated by an output power device, on an on-chip circuit is suppressed. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> In the present invention, the output power device is surrounded by two isolating regions. The area between the two isolating regions is electrically connected to a field ground area by a first wiring line. The field ground area is electrically connected to a point of contact, which has ground potential. The area between the outer isolating region of the two isolating regions and another isolating region around the on-chip circuit is also electrically connected to the field ground area by a second wiring line. The first and second wiring lines are separated from each other. The electrical noise, which is generated by the output power device, is transmitted to the field ground area and released to the point of contact. Therefore, the noise is attenuated and the transmission of the noise to the on-chip circuit is suppressed.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> The above and other objects, features and advantages of the present invention will become more apparent from the following detailed description made with reference to the accompanying drawings. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> In the drawings: </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1A</cross-reference> is a schematic plan view of a semiconductor device according to the first embodiment of the present invention, and <cross-reference target="DRAWINGS">FIG. 1B</cross-reference> is a schematic cross-sectional view of the semiconductor device taken along the line IB-IB in <cross-reference target="DRAWINGS">FIG. 1A</cross-reference>; </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a detailed cross-sectional view of the area S where the output power device is located; </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is a detailed cross-sectional view of the area T where the on-chip circuit is located; </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> is a schematic plan view of a reference semiconductor device used for studying the transmission of an electric noise, and <cross-reference target="DRAWINGS">FIG. 4B</cross-reference> is an equivalent circuit diagram for the parasitic circuit of the device in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>; </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 5A</cross-reference> to <highlight><bold>5</bold></highlight>D are wave form charts showing the electric noise and the outputs corresponding to the noise; </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> is a schematic plan view of a tentative semiconductor device, and <cross-reference target="DRAWINGS">FIG. 6B</cross-reference> is an equivalent circuit diagram for the parasitic circuit of the device in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference>; </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> is a schematic view of the same device as in <cross-reference target="DRAWINGS">FIG. 1</cross-reference>A, and <cross-reference target="DRAWINGS">FIG. 7B</cross-reference> is an equivalent circuit diagram for the parasitic circuit of the device in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference>; </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8A</cross-reference> is a partial plan view of another tentative semiconductor device, and <cross-reference target="DRAWINGS">FIG. 8B</cross-reference> is an equivalent circuit diagram for the parasitic circuit of the device in <cross-reference target="DRAWINGS">FIG. 8A</cross-reference>; </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> <cross-reference target="DRAWINGS">FIGS. 9A</cross-reference> to <highlight><bold>9</bold></highlight>C are cross-sectional views showing structural variations of the second contact region according to the second embodiment of the present invention; and </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 10A</cross-reference> is a schematic plan view of the proposed semiconductor device, and <cross-reference target="DRAWINGS">FIG. 10B</cross-reference> is the cross-sectional view of the proposed semiconductor device taken along the line XB-XB in <cross-reference target="DRAWINGS">FIG. 10A</cross-reference>.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS </heading>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The present invention will be described in detail with reference to various embodiments. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> First Embodiment </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference>, in a semiconductor device according to the first embodiment, an SOI substrate <highlight><bold>100</bold></highlight> includes a base silicon layer <highlight><bold>102</bold></highlight>, an active silicon layer <highlight><bold>103</bold></highlight>, and an insulating layer <highlight><bold>101</bold></highlight> that separates the silicon layers <highlight><bold>102</bold></highlight>, <highlight><bold>103</bold></highlight>. The active silicon layer <highlight><bold>103</bold></highlight> includes an n<highlight><superscript>&plus;</superscript></highlight>-type layer <highlight><bold>103</bold></highlight><highlight><italic>a </italic></highlight>and an n<highlight><superscript>&minus;</superscript></highlight>-type well layer <highlight><bold>103</bold></highlight><highlight><italic>b</italic></highlight>. The active silicon layer <highlight><bold>103</bold></highlight> includes a power device area S (first area), where an output power device such as a UPDRAIN or an LDMOS is located, and an on-chip circuit area T (second area), where an on-chip circuit that generates reference voltage is located. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> In the semiconductor device in <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference>, the output power device is an LDMOS <highlight><bold>3</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>. When the output power device is switched with relatively high frequency, an electrical noise is generated due to the variation in counter-electromotive force or load current generated by inductive load (L load) in the output power device. A first isolating region includes a first trench <highlight><bold>100</bold></highlight><highlight><italic>a </italic></highlight>and a first insulating material <highlight><bold>1</bold></highlight><highlight><italic>a</italic></highlight>, which is located in the first trench <highlight><bold>100</bold></highlight><highlight><italic>a</italic></highlight>. A second isolating region includes a second trench <highlight><bold>100</bold></highlight><highlight><italic>b </italic></highlight>and a second insulating material <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>, which is located in the second trench <highlight><bold>100</bold></highlight><highlight><italic>b</italic></highlight>. The power device area S is surrounded by the first and second isolating regions. The on-chip circuit area T is surrounded by a third isolating region, which includes a third trench <highlight><bold>100</bold></highlight><highlight><italic>c </italic></highlight>and a third insulating material <highlight><bold>1</bold></highlight><highlight><italic>c </italic></highlight>located in the third trench <highlight><bold>100</bold></highlight><highlight><italic>c. </italic></highlight></paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 2, a</cross-reference> p well region <highlight><bold>4</bold></highlight> is located around the LDMOS <highlight><bold>3</bold></highlight>, and a deep n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>5</bold></highlight> is located around the p well region <highlight><bold>4</bold></highlight>. A p well region <highlight><bold>6</bold></highlight> is located on the n<highlight><superscript>&minus;</superscript></highlight>-type well layer <highlight><bold>103</bold></highlight><highlight><italic>b </italic></highlight>of the active silicon layer <highlight><bold>103</bold></highlight>. In a surface of the p well region <highlight><bold>6</bold></highlight>, an n well region <highlight><bold>7</bold></highlight> and a channel p well region <highlight><bold>8</bold></highlight> are located. In a surface of the channel p well region <highlight><bold>8</bold></highlight>, an n<highlight><superscript>&plus;</superscript></highlight>-type source region <highlight><bold>9</bold></highlight> is located. In a surface of the n well region <highlight><bold>7</bold></highlight>, an n<highlight><superscript>&plus;</superscript></highlight>-type drain region <highlight><bold>10</bold></highlight> is located at a position separate from the channel p well region <highlight><bold>8</bold></highlight>. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> A channel region <highlight><bold>11</bold></highlight> is located in the surface of the channel p well region <highlight><bold>8</bold></highlight> between the n<highlight><superscript>&plus;</superscript></highlight>-type source region <highlight><bold>9</bold></highlight> and the n well region <highlight><bold>7</bold></highlight>. On the channel region <highlight><bold>11</bold></highlight>, a gate insulating film is located. On the gate insulating film, a gate electrode <highlight><bold>12</bold></highlight> is located. In <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the gate electrode <highlight><bold>12</bold></highlight> is made of polycrystalline silicon and extended to a surface on a LOCOS oxide film <highlight><bold>13</bold></highlight>, which is formed on the n well region <highlight><bold>7</bold></highlight>. An interlayer insulating film <highlight><bold>14</bold></highlight> is located on the gate electrode <highlight><bold>12</bold></highlight> and the LOCOS oxide film <highlight><bold>13</bold></highlight>. A source electrode <highlight><bold>15</bold></highlight> and a drain electrode <highlight><bold>16</bold></highlight> are respectively connected to the source region <highlight><bold>9</bold></highlight> and the drain region <highlight><bold>10</bold></highlight> through each contact hole in the interlayer insulating film <highlight><bold>14</bold></highlight>. In the LDMOS <highlight><bold>3</bold></highlight>, when a predetermined voltage is applied to the gate electrode <highlight><bold>12</bold></highlight>, a current flows between the source region <highlight><bold>9</bold></highlight> and the drain region <highlight><bold>10</bold></highlight> through the channel region <highlight><bold>11</bold></highlight>. </paragraph>
<paragraph id="P-0029" lvl="0"><number>&lsqb;0029&rsqb;</number> A p<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>37</bold></highlight>, which is adjacent to the source region <highlight><bold>9</bold></highlight> in the surface of the channel p well region <highlight><bold>8</bold></highlight>, is for fixing the potential of the channel p well region <highlight><bold>8</bold></highlight> to that of the source electrode <highlight><bold>15</bold></highlight>. The p well region <highlight><bold>4</bold></highlight> around the LDMOS <highlight><bold>3</bold></highlight> is in contact with the p well region <highlight><bold>6</bold></highlight> of the LDMOS <highlight><bold>3</bold></highlight>. In a surface of the p well region <highlight><bold>4</bold></highlight>, a base region <highlight><bold>17</bold></highlight> is located. In a surface of the base region <highlight><bold>17</bold></highlight>, a contact p<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>17</bold></highlight><highlight><italic>a </italic></highlight>is located. On a surface of the contact p<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>17</bold></highlight><highlight><italic>a</italic></highlight>, an electrode <highlight><bold>18</bold></highlight> that is electrically connected to the source electrode <highlight><bold>15</bold></highlight> is located. The base region <highlight><bold>17</bold></highlight> and the p well region <highlight><bold>4</bold></highlight> around the LDMOS <highlight><bold>3</bold></highlight> are for surely fixing the potential of the p well region <highlight><bold>6</bold></highlight> of the LDMOS <highlight><bold>3</bold></highlight> to that of the source electrode <highlight><bold>15</bold></highlight>. </paragraph>
<paragraph id="P-0030" lvl="0"><number>&lsqb;0030&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the deep n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>5</bold></highlight> is in contact with the first insulating material <highlight><bold>1</bold></highlight><highlight><italic>a</italic></highlight>, which is located in the first trench <highlight><bold>100</bold></highlight><highlight><italic>a</italic></highlight>. In a surface of the deep n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>5</bold></highlight>, a contact n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>5</bold></highlight><highlight><italic>a </italic></highlight>is located. On a surface of the contact n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight>, a bottom electrode <highlight><bold>19</bold></highlight> is located. The deep n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>5</bold></highlight> is electrically connected to the bottom electrode <highlight><bold>19</bold></highlight> by the contact n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>5</bold></highlight><highlight><italic>a</italic></highlight>. When a counter-electromotive force is applied to the drain electrode <highlight><bold>16</bold></highlight>, a current generated by the counter-electromotive force flows to the bottom electrode <highlight><bold>19</bold></highlight> through the active silicon layer <highlight><bold>103</bold></highlight> and the deep n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0031" lvl="0"><number>&lsqb;0031&rsqb;</number> The on-chip circuit includes a circuit such as a band-gap circuit, a charge-pump circuit, or a signal processing circuit. The on-chip circuit can malfunction if an external electric noise is applied. As shown in <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference>, the on-chip circuit is surrounded by the third isolating region, which includes the third trench <highlight><bold>100</bold></highlight><highlight><italic>c </italic></highlight>and the third insulating material <highlight><bold>1</bold></highlight><highlight><italic>c</italic></highlight>. In the semiconductor device in <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference>, the on-chip circuit includes a band-gap circuit having an NPN transistor shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>. </paragraph>
<paragraph id="P-0032" lvl="0"><number>&lsqb;0032&rsqb;</number> As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, the NPN transistor is located in a surface of the active silicon layer <highlight><bold>103</bold></highlight>. A p-type base region <highlight><bold>20</bold></highlight> is located in a surface of the n<highlight><superscript>&minus;</superscript></highlight>-type well layer <highlight><bold>103</bold></highlight><highlight><italic>b </italic></highlight>of the active silicon layer <highlight><bold>103</bold></highlight>. In a surface of the p-type base region <highlight><bold>20</bold></highlight>, a p<highlight><superscript>&plus;</superscript></highlight>-type contact region <highlight><bold>21</bold></highlight> and an n<highlight><superscript>&plus;</superscript></highlight>-type emitter region <highlight><bold>22</bold></highlight> are located. In the surface of the n<highlight><superscript>&minus;</superscript></highlight> well layer <highlight><bold>103</bold></highlight><highlight><italic>b</italic></highlight>, an n<highlight><superscript>&plus;</superscript></highlight>-type collector region <highlight><bold>23</bold></highlight> is located separately from the p-type base region <highlight><bold>20</bold></highlight>. As shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, another deep n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>24</bold></highlight> extends perpendicularly from a surface of the n<highlight><superscript>&plus;</superscript></highlight>-type collector region <highlight><bold>23</bold></highlight> to the n<highlight><superscript>&plus;</superscript></highlight>-type layer <highlight><bold>103</bold></highlight><highlight><italic>a </italic></highlight>through the n<highlight><superscript>&minus;</superscript></highlight>-type well layer <highlight><bold>103</bold></highlight><highlight><italic>b</italic></highlight>. A base electrode <highlight><bold>25</bold></highlight>, an emitter electrode <highlight><bold>26</bold></highlight>, and a collector electrode <highlight><bold>27</bold></highlight> are located on and electrically connected to the p<highlight><superscript>&plus;</superscript></highlight>-type contact region <highlight><bold>21</bold></highlight>, the n<highlight><superscript>&plus;</superscript></highlight>-type emitter region <highlight><bold>22</bold></highlight>, and the n<highlight><superscript>&plus;</superscript></highlight>-type collector region <highlight><bold>23</bold></highlight>, respectively. Each electrode <highlight><bold>25</bold></highlight>, <highlight><bold>26</bold></highlight>, <highlight><bold>27</bold></highlight> is insulated from other regions by the LOCOS oxide film <highlight><bold>13</bold></highlight> and the interlayer insulating film <highlight><bold>14</bold></highlight>. </paragraph>
<paragraph id="P-0033" lvl="0"><number>&lsqb;0033&rsqb;</number> The active silicon layer <highlight><bold>103</bold></highlight> includes a plurality of first n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>30</bold></highlight> (first contact region) in the area (third area) between the second and the third isolating regions, as shown in <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference>. The active silicon layer <highlight><bold>103</bold></highlight> also includes a plurality of second n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>33</bold></highlight> (second contact region) in the area (fourth area) between the first and the second isolating regions. The first and second n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>30</bold></highlight>, <highlight><bold>33</bold></highlight> are for fixing the potentials of the third and fourth areas and have a higher impurity concentration than the n<highlight><superscript>&minus;</superscript></highlight>-type well layer <highlight><bold>103</bold></highlight><highlight><italic>b</italic></highlight>. The active silicon layer <highlight><bold>103</bold></highlight> also includes a field ground area <highlight><bold>31</bold></highlight>. The field ground area <highlight><bold>31</bold></highlight> is electrically connected to a point of contact, which is located outside of the substrate <highlight><bold>100</bold></highlight> and has ground potential. The field ground area <highlight><bold>31</bold></highlight> and the second n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>33</bold></highlight> are electrically connected by a first wiring line <highlight><bold>34</bold></highlight>. The field ground area <highlight><bold>31</bold></highlight> and the first n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>30</bold></highlight> are electrically connected by a second wiring line <highlight><bold>32</bold></highlight>. Therefore, the potentials of the third and fourth areas are fixed to the ground potential. The first wiring line <highlight><bold>34</bold></highlight> and the second wiring line <highlight><bold>32</bold></highlight> are separated from each other and separately connected to the field ground area <highlight><bold>31</bold></highlight> to electrically separate the third and fourth areas, as shown in <cross-reference target="DRAWINGS">FIG. 1A</cross-reference>. </paragraph>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> The transmission of an electric noise from the output power device to the on-chip circuit will be described in detail below. A reference semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> has substantially the same structure as the proposed device shown in <cross-reference target="DRAWINGS">FIGS. 10A and 10B</cross-reference>. The parasitic circuit of the device in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference> is expressed by the equivalent circuit diagram shown in <cross-reference target="DRAWINGS">FIG. 4B</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 4B, a</cross-reference> capacitor C<highlight><bold>1</bold></highlight> has substantially the same capacitance as the parasitic capacitance of an isolating region, which is located around an output power device area S and includes a trench <highlight><bold>100</bold></highlight><highlight><italic>a </italic></highlight>and an insulating material <highlight><bold>1</bold></highlight><highlight><italic>a</italic></highlight>. Another capacitor C<highlight><bold>3</bold></highlight> has substantially the same capacitance as the parasitic capacitance of another isolating region, which is located around an on-chip circuit area T and includes a trench <highlight><bold>100</bold></highlight><highlight><italic>c </italic></highlight>and an insulating material <highlight><bold>1</bold></highlight><highlight><italic>c</italic></highlight>. A resistor R has substantially the same resistance as the parasitic resistance of a wiring line <highlight><bold>32</bold></highlight>. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> When a voltage wave form, the chart of which is shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>A, is inputted, as an electric noise generated by an output power device in the output power device area S, from an electrode E<highlight><bold>1</bold></highlight> toward the capacitor C<highlight><bold>1</bold></highlight>, a corresponding voltage wave form, the chart of which is shown in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>B, is outputted from the capacitor C<highlight><bold>3</bold></highlight> to another electrode E<highlight><bold>2</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 5</cross-reference>B, the maximum voltage is 63 V. The voltage wave form shown in <cross-reference target="DRAWINGS">FIG. 5B</cross-reference> is substantially the same electric noise that is transmitted to the on-chip circuit. The greater the electric noise transmitted to the on-chip circuit, the greater the influence on the on-chip circuit. </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> A tentative semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> includes another isolating region, which includes a trench <highlight><bold>100</bold></highlight><highlight><italic>b </italic></highlight>and an insulating material <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>, around the isolating region, which includes the trench <highlight><bold>100</bold></highlight><highlight><italic>a </italic></highlight>and the insulating material <highlight><bold>1</bold></highlight><highlight><italic>a</italic></highlight>. The area between the two isolating regions is electrically floating. The parasitic circuit of the device in <cross-reference target="DRAWINGS">FIG. 6A</cross-reference> is expressed by the equivalent circuit diagram shown in <cross-reference target="DRAWINGS">FIG. 6B</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 6B, a</cross-reference> capacitor C<highlight><bold>2</bold></highlight> has substantially the same capacitance as the parasitic capacitance of the isolating region, which includes a trench <highlight><bold>100</bold></highlight><highlight><italic>b </italic></highlight>and an insulating material <highlight><bold>1</bold></highlight><highlight><italic>b</italic></highlight>. In the equivalent circuit diagram shown in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>B, the voltage wave form shown in <cross-reference target="DRAWINGS">FIG. 5C</cross-reference> is outputted from the capacitor C<highlight><bold>3</bold></highlight> to another electrode E<highlight><bold>2</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 5</cross-reference>C, the maximum voltage is 43 V. Therefore, the electric noise that is transmitted to the on-chip circuit is lowered in comparison with the one in the reference semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>A, which has substantially the same structure as the proposed device shown in <cross-reference target="DRAWINGS">FIGS. 10A and 10B</cross-reference>. </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> A semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> has substantially the same structure as the device shown in <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference>. The parasitic circuit of the device in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference> is expressed by the equivalent circuit diagram shown in <cross-reference target="DRAWINGS">FIG. 7B</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 7</cross-reference>B, another resistor R, which is connected to a point of contact between the capacitors C<highlight><bold>1</bold></highlight> and C<highlight><bold>2</bold></highlight>, has substantially the same resistance as the parasitic resistance of the wiring line <highlight><bold>34</bold></highlight>. In the equivalent circuit diagram shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>B, the voltage wave form shown in <cross-reference target="DRAWINGS">FIG. 5D</cross-reference> is outputted from the capacitor C<highlight><bold>3</bold></highlight> to another electrode E<highlight><bold>2</bold></highlight>. In <cross-reference target="DRAWINGS">FIG. 5</cross-reference>D, the maximum voltage is 28 V. Therefore, the electric noise that is transmitted to the on-chip circuit is preferably lowered in comparison with the one in the reference semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 7</cross-reference>B, the wiring line between the capacitors C<highlight><bold>2</bold></highlight> and C<highlight><bold>3</bold></highlight> is equivalent to the third area. The wiring line between the capacitors C<highlight><bold>1</bold></highlight> and C<highlight><bold>2</bold></highlight> is equivalent to the fourth area. The point of contact between the capacitors C<highlight><bold>2</bold></highlight> and C<highlight><bold>3</bold></highlight> is equivalent to the first contact region. The point of contact between the capacitors C<highlight><bold>1</bold></highlight> and C<highlight><bold>2</bold></highlight> is equivalent to the second contact region. </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> In another reference semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>A, the fourth area is electrically connected to the third area, not directly connected to the field ground area <highlight><bold>31</bold></highlight> as the device in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference>. The parasitic circuit of the device in <cross-reference target="DRAWINGS">FIG. 8A</cross-reference> is expressed by the equivalent circuit diagram shown in <cross-reference target="DRAWINGS">FIG. 8B</cross-reference>. The equivalent circuit diagram shown in <cross-reference target="DRAWINGS">FIG. 8B</cross-reference> is equivalent to that shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>B, so the electric noise that is transmitted to the on-chip circuit is substantially the same as the one in the reference semiconductor device shown in <cross-reference target="DRAWINGS">FIG. 4A</cross-reference>. Thus, the fourth area needs to be electrically connected to the field ground area <highlight><bold>31</bold></highlight> separately from the wiring line <highlight><bold>32</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 7A</cross-reference>. </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> The semiconductor device according to the first embodiment is manufactured in the same manner as for the proposed device. The only difference is that the first and second trenches <highlight><bold>100</bold></highlight><highlight><italic>a</italic></highlight>, <highlight><bold>100</bold></highlight><highlight><italic>b </italic></highlight>are formed, that the second n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>33</bold></highlight> are formed when the first n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>30</bold></highlight> are formed, and that the first wiring line <highlight><bold>34</bold></highlight> is formed when the second wiring line <highlight><bold>32</bold></highlight> is formed. </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> Second Embodiment </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> In the semiconductor device according to the first embodiment, the second contact region includes only the second n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>33</bold></highlight>, as shown in <cross-reference target="DRAWINGS">FIG. 1B</cross-reference>. In a semiconductor device according to the second embodiment, the second contact region includes the second n<highlight><superscript>&plus;</superscript></highlight>-type contact regions <highlight><bold>33</bold></highlight> (main contact region) and a plurality of n<highlight><superscript>&plus;</superscript></highlight>-type supplementary contact region <highlight><bold>40</bold></highlight>, <highlight><bold>41</bold></highlight>, (supplementary contact region). Each n<highlight><superscript>&plus;</superscript></highlight>-type supplementary contact region <highlight><bold>40</bold></highlight>, <highlight><bold>41</bold></highlight> is connected to each second n<highlight><superscript>&plus;</superscript></highlight>-type contact region <highlight><bold>33</bold></highlight> to reduce the resistance at each second contact region, as shown in <cross-reference target="DRAWINGS">FIGS. 9A</cross-reference> to <highlight><bold>9</bold></highlight>C. Except for the supplementary contact regions <highlight><bold>40</bold></highlight>, <highlight><bold>41</bold></highlight>, the device according to the second embodiment has the same structure as the device in <cross-reference target="DRAWINGS">FIGS. 1A and 1B</cross-reference>. </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> In a device, a part of which is shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>A, each supplementary contact region <highlight><bold>40</bold></highlight>, which has an impurity concentration higher than the n<highlight><superscript>&minus;</superscript></highlight>-type well layer <highlight><bold>103</bold></highlight><highlight><italic>b</italic></highlight>, is located such that each second n<highlight><superscript>&plus;</superscript></highlight>-type contact region <highlight><bold>33</bold></highlight> is located in a surface of each supplementary contact region <highlight><bold>40</bold></highlight>. The supplementary contact regions <highlight><bold>40</bold></highlight> are formed simultaneously, without an additional step, for example, when the n<highlight><superscript>&plus;</superscript></highlight>-type emitter region <highlight><bold>22</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is formed. In another device, apart of which is shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>B, each supplementary contact region <highlight><bold>41</bold></highlight>, which has an impurity concentration higher than the n<highlight><superscript>&minus;</superscript></highlight>-type well layer <highlight><bold>103</bold></highlight><highlight><italic>b</italic></highlight>, extends from each second n<highlight><superscript>&plus;</superscript></highlight>-type contact region <highlight><bold>33</bold></highlight> to the n<highlight><superscript>&plus;</superscript></highlight>-type layer <highlight><bold>103</bold></highlight><highlight><italic>a</italic></highlight>. The supplementary contact regions <highlight><bold>41</bold></highlight> are formed simultaneously, without an additional step, for example, when the deep n<highlight><superscript>&plus;</superscript></highlight> region <highlight><bold>24</bold></highlight> shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is formed. In other device, a part of which is shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>C, the supplementary contact regions <highlight><bold>40</bold></highlight>, <highlight><bold>41</bold></highlight> shown in <cross-reference target="DRAWINGS">FIGS. 9A and 9B</cross-reference> are both used. With respect to the device, a part of which is shown in <cross-reference target="DRAWINGS">FIG. 9</cross-reference>C, the supplementary contact regions <highlight><bold>40</bold></highlight>, <highlight><bold>41</bold></highlight> are also formed without an additional step. </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> In the semiconductor devices according to the first and second embodiments, it is the LDMOS 3 that generates the electrical noise and it is the band-gap circuit that is influenced by the noise. However, the present invention may be applied to other semiconductor devices that have other combinations. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A semiconductor device, which includes a semiconductor substrate comprising: 
<claim-text>a first area, which is located in a surface of the substrate and in which an electrical noise is generated; </claim-text>
<claim-text>a second area, which is located in the surface and to which the noise is transmitted; </claim-text>
<claim-text>a first isolating region, which is located around the first area; </claim-text>
<claim-text>a second isolating region, which is located around the first isolating region; </claim-text>
<claim-text>a third isolating region, which is located around the second area; </claim-text>
<claim-text>a third area, which is located between the second isolating region and the third isolating region; and </claim-text>
<claim-text>a fourth area, which is located between the first and second isolating regions, wherein a potential of the fourth area is fixed. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. The semiconductor device in <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> including: 
<claim-text>a point of contact, which is located outside the substrate and has a predetermined potential; </claim-text>
<claim-text>a field ground area, which is located in the surface and electrically connected to the point of contact to fix the potential of the field ground area; and </claim-text>
<claim-text>a first wiring line, which electrically connects the fourth area and the field ground area, wherein the first wiring line is electrically separated from the third area. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. The semiconductor device in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> including: 
<claim-text>a first contact region, which is located in a surface of the third area; and </claim-text>
<claim-text>a second wiring line, which electrically connects the first contact region and the field ground area, wherein the first wiring line is electrically separated from the second wiring line. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. The semiconductor device in <dependent-claim-reference depends_on="CLM-00002">claim 2</dependent-claim-reference> including a second contact region, which includes a main contact region located in a surface of the fourth area and is electrically connected to the field ground area by the first wiring line. </claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. The semiconductor device in <dependent-claim-reference depends_on="CLM-00004">claim 4</dependent-claim-reference>, wherein the second contact region includes a supplementary contact region, which is in contact with the main contact region, for expanding the second contact region. </claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. The semiconductor device in <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the main contact region is located in a surface of the supplementary contact region. </claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. The semiconductor device in <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein the supplementary contact region extends from the main contact region in the direction perpendicular to the surface of the substrate. </claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. The semiconductor device in <dependent-claim-reference depends_on="CLM-00005">claim 5</dependent-claim-reference>, wherein one of the first and second areas includes a doped region, which has substantially the same impurity concentration and substantially the same depth as those of the supplementary contact region.</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>1B</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030001224A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030001224A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030001224A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030001224A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030001224A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030001224A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030001224A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030001224A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00008">
<image id="EMI-D00008" file="US20030001224A1-20030102-D00008.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00009">
<image id="EMI-D00009" file="US20030001224A1-20030102-D00009.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00010">
<image id="EMI-D00010" file="US20030001224A1-20030102-D00010.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
