[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/Func128Bits/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/Func128Bits/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<651> s<650> l<5:1> el<1:5>
n<module> u<2> t<Module_keyword> p<6> s<3> l<5:1> el<5:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<5:8> el<5:12>
n<> u<4> t<Port> p<5> l<5:13> el<5:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<5:12> el<5:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<5:1> el<5:15>
n<> u<7> t<ENDMODULE> p<8> l<7:1> el<7:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<5:1> el<7:10>
n<> u<9> t<Description> p<650> c<8> s<649> l<5:1> el<7:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<9:1> el<9:7>
n<ScratchPad> u<11> t<StringConst> p<14> s<13> l<9:8> el<9:18>
n<> u<12> t<Port> p<13> l<9:20> el<9:20>
n<> u<13> t<List_of_ports> p<14> c<12> l<9:19> el<9:21>
n<> u<14> t<Module_nonansi_header> p<648> c<10> s<31> l<9:1> el<9:22>
n<> u<15> t<Data_type_or_implicit> p<25> s<24> l<10:11> el<10:11>
n<M_COUNT> u<16> t<StringConst> p<23> s<22> l<10:11> el<10:18>
n<4> u<17> t<IntConst> p<18> l<10:21> el<10:22>
n<> u<18> t<Primary_literal> p<19> c<17> l<10:21> el<10:22>
n<> u<19> t<Constant_primary> p<20> c<18> l<10:21> el<10:22>
n<> u<20> t<Constant_expression> p<21> c<19> l<10:21> el<10:22>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<10:21> el<10:22>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<10:21> el<10:22>
n<> u<23> t<Param_assignment> p<24> c<16> l<10:11> el<10:22>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<10:11> el<10:22>
n<> u<25> t<Parameter_declaration> p<26> c<15> l<10:1> el<10:22>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<10:1> el<10:23>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<10:1> el<10:23>
n<> u<28> t<Module_common_item> p<29> c<27> l<10:1> el<10:23>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<10:1> el<10:23>
n<> u<30> t<Non_port_module_item> p<31> c<29> l<10:1> el<10:23>
n<> u<31> t<Module_item> p<648> c<30> s<48> l<10:1> el<10:23>
n<> u<32> t<Data_type_or_implicit> p<42> s<41> l<11:11> el<11:11>
n<M_REGIONS> u<33> t<StringConst> p<40> s<39> l<11:11> el<11:20>
n<1> u<34> t<IntConst> p<35> l<11:23> el<11:24>
n<> u<35> t<Primary_literal> p<36> c<34> l<11:23> el<11:24>
n<> u<36> t<Constant_primary> p<37> c<35> l<11:23> el<11:24>
n<> u<37> t<Constant_expression> p<38> c<36> l<11:23> el<11:24>
n<> u<38> t<Constant_mintypmax_expression> p<39> c<37> l<11:23> el<11:24>
n<> u<39> t<Constant_param_expression> p<40> c<38> l<11:23> el<11:24>
n<> u<40> t<Param_assignment> p<41> c<33> l<11:11> el<11:24>
n<> u<41> t<List_of_param_assignments> p<42> c<40> l<11:11> el<11:24>
n<> u<42> t<Parameter_declaration> p<43> c<32> l<11:1> el<11:24>
n<> u<43> t<Package_or_generate_item_declaration> p<44> c<42> l<11:1> el<11:25>
n<> u<44> t<Module_or_generate_item_declaration> p<45> c<43> l<11:1> el<11:25>
n<> u<45> t<Module_common_item> p<46> c<44> l<11:1> el<11:25>
n<> u<46> t<Module_or_generate_item> p<47> c<45> l<11:1> el<11:25>
n<> u<47> t<Non_port_module_item> p<48> c<46> l<11:1> el<11:25>
n<> u<48> t<Module_item> p<648> c<47> s<65> l<11:1> el<11:25>
n<> u<49> t<Data_type_or_implicit> p<59> s<58> l<12:11> el<12:11>
n<ADDR_WIDTH> u<50> t<StringConst> p<57> s<56> l<12:11> el<12:21>
n<32> u<51> t<IntConst> p<52> l<12:24> el<12:26>
n<> u<52> t<Primary_literal> p<53> c<51> l<12:24> el<12:26>
n<> u<53> t<Constant_primary> p<54> c<52> l<12:24> el<12:26>
n<> u<54> t<Constant_expression> p<55> c<53> l<12:24> el<12:26>
n<> u<55> t<Constant_mintypmax_expression> p<56> c<54> l<12:24> el<12:26>
n<> u<56> t<Constant_param_expression> p<57> c<55> l<12:24> el<12:26>
n<> u<57> t<Param_assignment> p<58> c<50> l<12:11> el<12:26>
n<> u<58> t<List_of_param_assignments> p<59> c<57> l<12:11> el<12:26>
n<> u<59> t<Parameter_declaration> p<60> c<49> l<12:1> el<12:26>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<12:1> el<12:27>
n<> u<61> t<Module_or_generate_item_declaration> p<62> c<60> l<12:1> el<12:27>
n<> u<62> t<Module_common_item> p<63> c<61> l<12:1> el<12:27>
n<> u<63> t<Module_or_generate_item> p<64> c<62> l<12:1> el<12:27>
n<> u<64> t<Non_port_module_item> p<65> c<63> l<12:1> el<12:27>
n<> u<65> t<Module_item> p<648> c<64> s<98> l<12:1> el<12:27>
n<> u<66> t<Data_type_or_implicit> p<92> s<91> l<13:11> el<13:11>
n<M_ADDR_WIDTH> u<67> t<StringConst> p<90> s<89> l<13:11> el<13:23>
n<M_COUNT> u<68> t<StringConst> p<69> l<13:27> el<13:34>
n<> u<69> t<Primary_literal> p<70> c<68> l<13:27> el<13:34>
n<> u<70> t<Constant_primary> p<71> c<69> l<13:27> el<13:34>
n<> u<71> t<Constant_expression> p<85> c<70> s<84> l<13:27> el<13:34>
n<M_REGIONS> u<72> t<StringConst> p<73> l<13:36> el<13:45>
n<> u<73> t<Primary_literal> p<74> c<72> l<13:36> el<13:45>
n<> u<74> t<Constant_primary> p<75> c<73> l<13:36> el<13:45>
n<> u<75> t<Constant_expression> p<81> c<74> s<80> l<13:36> el<13:45>
n<32'd24> u<76> t<IntConst> p<77> l<13:46> el<13:52>
n<> u<77> t<Primary_literal> p<78> c<76> l<13:46> el<13:52>
n<> u<78> t<Constant_primary> p<79> c<77> l<13:46> el<13:52>
n<> u<79> t<Constant_expression> p<80> c<78> l<13:46> el<13:52>
n<> u<80> t<Constant_concatenation> p<81> c<79> l<13:45> el<13:53>
n<> u<81> t<Constant_multiple_concatenation> p<82> c<75> l<13:35> el<13:54>
n<> u<82> t<Constant_primary> p<83> c<81> l<13:35> el<13:54>
n<> u<83> t<Constant_expression> p<84> c<82> l<13:35> el<13:54>
n<> u<84> t<Constant_concatenation> p<85> c<83> l<13:34> el<13:55>
n<> u<85> t<Constant_multiple_concatenation> p<86> c<71> l<13:26> el<13:56>
n<> u<86> t<Constant_primary> p<87> c<85> l<13:26> el<13:56>
n<> u<87> t<Constant_expression> p<88> c<86> l<13:26> el<13:56>
n<> u<88> t<Constant_mintypmax_expression> p<89> c<87> l<13:26> el<13:56>
n<> u<89> t<Constant_param_expression> p<90> c<88> l<13:26> el<13:56>
n<> u<90> t<Param_assignment> p<91> c<67> l<13:11> el<13:56>
n<> u<91> t<List_of_param_assignments> p<92> c<90> l<13:11> el<13:56>
n<> u<92> t<Parameter_declaration> p<93> c<66> l<13:1> el<13:56>
n<> u<93> t<Package_or_generate_item_declaration> p<94> c<92> l<13:1> el<13:57>
n<> u<94> t<Module_or_generate_item_declaration> p<95> c<93> l<13:1> el<13:57>
n<> u<95> t<Module_common_item> p<96> c<94> l<13:1> el<13:57>
n<> u<96> t<Module_or_generate_item> p<97> c<95> l<13:1> el<13:57>
n<> u<97> t<Non_port_module_item> p<98> c<96> l<13:1> el<13:57>
n<> u<98> t<Module_item> p<648> c<97> s<595> l<13:1> el<13:57>
n<M_COUNT> u<99> t<StringConst> p<100> l<14:11> el<14:18>
n<> u<100> t<Primary_literal> p<101> c<99> l<14:11> el<14:18>
n<> u<101> t<Constant_primary> p<102> c<100> l<14:11> el<14:18>
n<> u<102> t<Constant_expression> p<108> c<101> s<107> l<14:11> el<14:18>
n<M_REGIONS> u<103> t<StringConst> p<104> l<14:19> el<14:28>
n<> u<104> t<Primary_literal> p<105> c<103> l<14:19> el<14:28>
n<> u<105> t<Constant_primary> p<106> c<104> l<14:19> el<14:28>
n<> u<106> t<Constant_expression> p<108> c<105> l<14:19> el<14:28>
n<> u<107> t<BinOp_Mult> p<108> s<106> l<14:18> el<14:19>
n<> u<108> t<Constant_expression> p<114> c<102> s<113> l<14:11> el<14:28>
n<ADDR_WIDTH> u<109> t<StringConst> p<110> l<14:29> el<14:39>
n<> u<110> t<Primary_literal> p<111> c<109> l<14:29> el<14:39>
n<> u<111> t<Constant_primary> p<112> c<110> l<14:29> el<14:39>
n<> u<112> t<Constant_expression> p<114> c<111> l<14:29> el<14:39>
n<> u<113> t<BinOp_Mult> p<114> s<112> l<14:28> el<14:29>
n<> u<114> t<Constant_expression> p<120> c<108> s<119> l<14:11> el<14:39>
n<1> u<115> t<IntConst> p<116> l<14:40> el<14:41>
n<> u<116> t<Primary_literal> p<117> c<115> l<14:40> el<14:41>
n<> u<117> t<Constant_primary> p<118> c<116> l<14:40> el<14:41>
n<> u<118> t<Constant_expression> p<120> c<117> l<14:40> el<14:41>
n<> u<119> t<BinOp_Minus> p<120> s<118> l<14:39> el<14:40>
n<> u<120> t<Constant_expression> p<125> c<114> s<124> l<14:11> el<14:41>
n<0> u<121> t<IntConst> p<122> l<14:42> el<14:43>
n<> u<122> t<Primary_literal> p<123> c<121> l<14:42> el<14:43>
n<> u<123> t<Constant_primary> p<124> c<122> l<14:42> el<14:43>
n<> u<124> t<Constant_expression> p<125> c<123> l<14:42> el<14:43>
n<> u<125> t<Constant_range> p<126> c<120> l<14:11> el<14:43>
n<> u<126> t<Packed_dimension> p<127> c<125> l<14:10> el<14:44>
n<> u<127> t<Function_data_type_or_implicit> p<588> c<126> s<128> l<14:10> el<14:44>
n<calcBaseAddrs> u<128> t<StringConst> p<588> s<143> l<14:45> el<14:58>
n<> u<129> t<TfPortDir_Inp> p<142> s<140> l<14:59> el<14:64>
n<31> u<130> t<IntConst> p<131> l<14:66> el<14:68>
n<> u<131> t<Primary_literal> p<132> c<130> l<14:66> el<14:68>
n<> u<132> t<Constant_primary> p<133> c<131> l<14:66> el<14:68>
n<> u<133> t<Constant_expression> p<138> c<132> s<137> l<14:66> el<14:68>
n<0> u<134> t<IntConst> p<135> l<14:69> el<14:70>
n<> u<135> t<Primary_literal> p<136> c<134> l<14:69> el<14:70>
n<> u<136> t<Constant_primary> p<137> c<135> l<14:69> el<14:70>
n<> u<137> t<Constant_expression> p<138> c<136> l<14:69> el<14:70>
n<> u<138> t<Constant_range> p<139> c<133> l<14:66> el<14:70>
n<> u<139> t<Packed_dimension> p<140> c<138> l<14:65> el<14:71>
n<> u<140> t<Data_type_or_implicit> p<142> c<139> s<141> l<14:65> el<14:71>
n<dummy> u<141> t<StringConst> p<142> l<14:72> el<14:77>
n<> u<142> t<Tf_port_item> p<143> c<129> l<14:59> el<14:77>
n<> u<143> t<Tf_port_list> p<588> c<142> s<151> l<14:59> el<14:77>
n<> u<144> t<IntegerAtomType_Integer> p<145> l<15:5> el<15:12>
n<> u<145> t<Data_type> p<149> c<144> s<148> l<15:5> el<15:12>
n<i> u<146> t<StringConst> p<147> l<15:13> el<15:14>
n<> u<147> t<Variable_decl_assignment> p<148> c<146> l<15:13> el<15:14>
n<> u<148> t<List_of_variable_decl_assignments> p<149> c<147> l<15:13> el<15:14>
n<> u<149> t<Variable_declaration> p<150> c<145> l<15:5> el<15:15>
n<> u<150> t<Data_declaration> p<151> c<149> l<15:5> el<15:15>
n<> u<151> t<Block_item_declaration> p<588> c<150> s<175> l<15:5> el<15:15>
n<> u<152> t<IntVec_TypeReg> p<169> s<168> l<16:5> el<16:8>
n<ADDR_WIDTH> u<153> t<StringConst> p<154> l<16:10> el<16:20>
n<> u<154> t<Primary_literal> p<155> c<153> l<16:10> el<16:20>
n<> u<155> t<Constant_primary> p<156> c<154> l<16:10> el<16:20>
n<> u<156> t<Constant_expression> p<162> c<155> s<161> l<16:10> el<16:20>
n<1> u<157> t<IntConst> p<158> l<16:21> el<16:22>
n<> u<158> t<Primary_literal> p<159> c<157> l<16:21> el<16:22>
n<> u<159> t<Constant_primary> p<160> c<158> l<16:21> el<16:22>
n<> u<160> t<Constant_expression> p<162> c<159> l<16:21> el<16:22>
n<> u<161> t<BinOp_Minus> p<162> s<160> l<16:20> el<16:21>
n<> u<162> t<Constant_expression> p<167> c<156> s<166> l<16:10> el<16:22>
n<0> u<163> t<IntConst> p<164> l<16:23> el<16:24>
n<> u<164> t<Primary_literal> p<165> c<163> l<16:23> el<16:24>
n<> u<165> t<Constant_primary> p<166> c<164> l<16:23> el<16:24>
n<> u<166> t<Constant_expression> p<167> c<165> l<16:23> el<16:24>
n<> u<167> t<Constant_range> p<168> c<162> l<16:10> el<16:24>
n<> u<168> t<Packed_dimension> p<169> c<167> l<16:9> el<16:25>
n<> u<169> t<Data_type> p<173> c<152> s<172> l<16:5> el<16:25>
n<base> u<170> t<StringConst> p<171> l<16:26> el<16:30>
n<> u<171> t<Variable_decl_assignment> p<172> c<170> l<16:26> el<16:30>
n<> u<172> t<List_of_variable_decl_assignments> p<173> c<171> l<16:26> el<16:30>
n<> u<173> t<Variable_declaration> p<174> c<169> l<16:5> el<16:31>
n<> u<174> t<Data_declaration> p<175> c<173> l<16:5> el<16:31>
n<> u<175> t<Block_item_declaration> p<588> c<174> s<199> l<16:5> el<16:31>
n<> u<176> t<IntVec_TypeReg> p<193> s<192> l<17:5> el<17:8>
n<ADDR_WIDTH> u<177> t<StringConst> p<178> l<17:10> el<17:20>
n<> u<178> t<Primary_literal> p<179> c<177> l<17:10> el<17:20>
n<> u<179> t<Constant_primary> p<180> c<178> l<17:10> el<17:20>
n<> u<180> t<Constant_expression> p<186> c<179> s<185> l<17:10> el<17:20>
n<1> u<181> t<IntConst> p<182> l<17:21> el<17:22>
n<> u<182> t<Primary_literal> p<183> c<181> l<17:21> el<17:22>
n<> u<183> t<Constant_primary> p<184> c<182> l<17:21> el<17:22>
n<> u<184> t<Constant_expression> p<186> c<183> l<17:21> el<17:22>
n<> u<185> t<BinOp_Minus> p<186> s<184> l<17:20> el<17:21>
n<> u<186> t<Constant_expression> p<191> c<180> s<190> l<17:10> el<17:22>
n<0> u<187> t<IntConst> p<188> l<17:23> el<17:24>
n<> u<188> t<Primary_literal> p<189> c<187> l<17:23> el<17:24>
n<> u<189> t<Constant_primary> p<190> c<188> l<17:23> el<17:24>
n<> u<190> t<Constant_expression> p<191> c<189> l<17:23> el<17:24>
n<> u<191> t<Constant_range> p<192> c<186> l<17:10> el<17:24>
n<> u<192> t<Packed_dimension> p<193> c<191> l<17:9> el<17:25>
n<> u<193> t<Data_type> p<197> c<176> s<196> l<17:5> el<17:25>
n<width> u<194> t<StringConst> p<195> l<17:26> el<17:31>
n<> u<195> t<Variable_decl_assignment> p<196> c<194> l<17:26> el<17:31>
n<> u<196> t<List_of_variable_decl_assignments> p<197> c<195> l<17:26> el<17:31>
n<> u<197> t<Variable_declaration> p<198> c<193> l<17:5> el<17:32>
n<> u<198> t<Data_declaration> p<199> c<197> l<17:5> el<17:32>
n<> u<199> t<Block_item_declaration> p<588> c<198> s<223> l<17:5> el<17:32>
n<> u<200> t<IntVec_TypeReg> p<217> s<216> l<18:5> el<18:8>
n<ADDR_WIDTH> u<201> t<StringConst> p<202> l<18:10> el<18:20>
n<> u<202> t<Primary_literal> p<203> c<201> l<18:10> el<18:20>
n<> u<203> t<Constant_primary> p<204> c<202> l<18:10> el<18:20>
n<> u<204> t<Constant_expression> p<210> c<203> s<209> l<18:10> el<18:20>
n<1> u<205> t<IntConst> p<206> l<18:21> el<18:22>
n<> u<206> t<Primary_literal> p<207> c<205> l<18:21> el<18:22>
n<> u<207> t<Constant_primary> p<208> c<206> l<18:21> el<18:22>
n<> u<208> t<Constant_expression> p<210> c<207> l<18:21> el<18:22>
n<> u<209> t<BinOp_Minus> p<210> s<208> l<18:20> el<18:21>
n<> u<210> t<Constant_expression> p<215> c<204> s<214> l<18:10> el<18:22>
n<0> u<211> t<IntConst> p<212> l<18:23> el<18:24>
n<> u<212> t<Primary_literal> p<213> c<211> l<18:23> el<18:24>
n<> u<213> t<Constant_primary> p<214> c<212> l<18:23> el<18:24>
n<> u<214> t<Constant_expression> p<215> c<213> l<18:23> el<18:24>
n<> u<215> t<Constant_range> p<216> c<210> l<18:10> el<18:24>
n<> u<216> t<Packed_dimension> p<217> c<215> l<18:9> el<18:25>
n<> u<217> t<Data_type> p<221> c<200> s<220> l<18:5> el<18:25>
n<size> u<218> t<StringConst> p<219> l<18:26> el<18:30>
n<> u<219> t<Variable_decl_assignment> p<220> c<218> l<18:26> el<18:30>
n<> u<220> t<List_of_variable_decl_assignments> p<221> c<219> l<18:26> el<18:30>
n<> u<221> t<Variable_declaration> p<222> c<217> l<18:5> el<18:31>
n<> u<222> t<Data_declaration> p<223> c<221> l<18:5> el<18:31>
n<> u<223> t<Block_item_declaration> p<588> c<222> s<247> l<18:5> el<18:31>
n<> u<224> t<IntVec_TypeReg> p<241> s<240> l<19:5> el<19:8>
n<ADDR_WIDTH> u<225> t<StringConst> p<226> l<19:10> el<19:20>
n<> u<226> t<Primary_literal> p<227> c<225> l<19:10> el<19:20>
n<> u<227> t<Constant_primary> p<228> c<226> l<19:10> el<19:20>
n<> u<228> t<Constant_expression> p<234> c<227> s<233> l<19:10> el<19:20>
n<1> u<229> t<IntConst> p<230> l<19:21> el<19:22>
n<> u<230> t<Primary_literal> p<231> c<229> l<19:21> el<19:22>
n<> u<231> t<Constant_primary> p<232> c<230> l<19:21> el<19:22>
n<> u<232> t<Constant_expression> p<234> c<231> l<19:21> el<19:22>
n<> u<233> t<BinOp_Minus> p<234> s<232> l<19:20> el<19:21>
n<> u<234> t<Constant_expression> p<239> c<228> s<238> l<19:10> el<19:22>
n<0> u<235> t<IntConst> p<236> l<19:23> el<19:24>
n<> u<236> t<Primary_literal> p<237> c<235> l<19:23> el<19:24>
n<> u<237> t<Constant_primary> p<238> c<236> l<19:23> el<19:24>
n<> u<238> t<Constant_expression> p<239> c<237> l<19:23> el<19:24>
n<> u<239> t<Constant_range> p<240> c<234> l<19:10> el<19:24>
n<> u<240> t<Packed_dimension> p<241> c<239> l<19:9> el<19:25>
n<> u<241> t<Data_type> p<245> c<224> s<244> l<19:5> el<19:25>
n<mask> u<242> t<StringConst> p<243> l<19:26> el<19:30>
n<> u<243> t<Variable_decl_assignment> p<244> c<242> l<19:26> el<19:30>
n<> u<244> t<List_of_variable_decl_assignments> p<245> c<243> l<19:26> el<19:30>
n<> u<245> t<Variable_declaration> p<246> c<241> l<19:5> el<19:31>
n<> u<246> t<Data_declaration> p<247> c<245> l<19:5> el<19:31>
n<> u<247> t<Block_item_declaration> p<588> c<246> s<586> l<19:5> el<19:31>
n<calcBaseAddrs> u<248> t<StringConst> p<249> l<21:9> el<21:22>
n<> u<249> t<Ps_or_hierarchical_identifier> p<252> c<248> s<251> l<21:9> el<21:22>
n<> u<250> t<Bit_select> p<251> l<21:23> el<21:23>
n<> u<251> t<Select> p<252> c<250> l<21:23> el<21:23>
n<> u<252> t<Variable_lvalue> p<278> c<249> s<253> l<21:9> el<21:22>
n<> u<253> t<AssignOp_Assign> p<278> s<277> l<21:23> el<21:24>
n<M_COUNT> u<254> t<StringConst> p<255> l<21:26> el<21:33>
n<> u<255> t<Primary_literal> p<256> c<254> l<21:26> el<21:33>
n<> u<256> t<Primary> p<257> c<255> l<21:26> el<21:33>
n<> u<257> t<Expression> p<263> c<256> s<262> l<21:26> el<21:33>
n<M_REGIONS> u<258> t<StringConst> p<259> l<21:34> el<21:43>
n<> u<259> t<Primary_literal> p<260> c<258> l<21:34> el<21:43>
n<> u<260> t<Primary> p<261> c<259> l<21:34> el<21:43>
n<> u<261> t<Expression> p<263> c<260> l<21:34> el<21:43>
n<> u<262> t<BinOp_Mult> p<263> s<261> l<21:33> el<21:34>
n<> u<263> t<Expression> p<269> c<257> s<268> l<21:26> el<21:43>
n<ADDR_WIDTH> u<264> t<StringConst> p<265> l<21:44> el<21:54>
n<> u<265> t<Primary_literal> p<266> c<264> l<21:44> el<21:54>
n<> u<266> t<Primary> p<267> c<265> l<21:44> el<21:54>
n<> u<267> t<Expression> p<269> c<266> l<21:44> el<21:54>
n<> u<268> t<BinOp_Mult> p<269> s<267> l<21:43> el<21:44>
n<> u<269> t<Expression> p<275> c<263> s<274> l<21:26> el<21:54>
n<> u<270> t<Number_1Tickb0> p<271> l<21:55> el<21:59>
n<> u<271> t<Primary_literal> p<272> c<270> l<21:55> el<21:59>
n<> u<272> t<Primary> p<273> c<271> l<21:55> el<21:59>
n<> u<273> t<Expression> p<274> c<272> l<21:55> el<21:59>
n<> u<274> t<Concatenation> p<275> c<273> l<21:54> el<21:60>
n<> u<275> t<Multiple_concatenation> p<276> c<269> l<21:25> el<21:61>
n<> u<276> t<Primary> p<277> c<275> l<21:25> el<21:61>
n<> u<277> t<Expression> p<278> c<276> l<21:25> el<21:61>
n<> u<278> t<Operator_assignment> p<279> c<252> l<21:9> el<21:61>
n<> u<279> t<Blocking_assignment> p<280> c<278> l<21:9> el<21:61>
n<> u<280> t<Statement_item> p<281> c<279> l<21:9> el<21:62>
n<> u<281> t<Statement> p<282> c<280> l<21:9> el<21:62>
n<> u<282> t<Statement_or_null> p<583> c<281> s<297> l<21:9> el<21:62>
n<base> u<283> t<StringConst> p<284> l<22:9> el<22:13>
n<> u<284> t<Ps_or_hierarchical_identifier> p<287> c<283> s<286> l<22:9> el<22:13>
n<> u<285> t<Bit_select> p<286> l<22:14> el<22:14>
n<> u<286> t<Select> p<287> c<285> l<22:14> el<22:14>
n<> u<287> t<Variable_lvalue> p<293> c<284> s<288> l<22:9> el<22:13>
n<> u<288> t<AssignOp_Assign> p<293> s<292> l<22:14> el<22:15>
n<0> u<289> t<IntConst> p<290> l<22:16> el<22:17>
n<> u<290> t<Primary_literal> p<291> c<289> l<22:16> el<22:17>
n<> u<291> t<Primary> p<292> c<290> l<22:16> el<22:17>
n<> u<292> t<Expression> p<293> c<291> l<22:16> el<22:17>
n<> u<293> t<Operator_assignment> p<294> c<287> l<22:9> el<22:17>
n<> u<294> t<Blocking_assignment> p<295> c<293> l<22:9> el<22:17>
n<> u<295> t<Statement_item> p<296> c<294> l<22:9> el<22:18>
n<> u<296> t<Statement> p<297> c<295> l<22:9> el<22:18>
n<> u<297> t<Statement_or_null> p<583> c<296> s<581> l<22:9> el<22:18>
n<i> u<298> t<StringConst> p<299> l<23:14> el<23:15>
n<> u<299> t<Ps_or_hierarchical_identifier> p<302> c<298> s<301> l<23:14> el<23:15>
n<> u<300> t<Bit_select> p<301> l<23:16> el<23:16>
n<> u<301> t<Select> p<302> c<300> l<23:16> el<23:16>
n<> u<302> t<Variable_lvalue> p<307> c<299> s<306> l<23:14> el<23:15>
n<0> u<303> t<IntConst> p<304> l<23:18> el<23:19>
n<> u<304> t<Primary_literal> p<305> c<303> l<23:18> el<23:19>
n<> u<305> t<Primary> p<306> c<304> l<23:18> el<23:19>
n<> u<306> t<Expression> p<307> c<305> l<23:18> el<23:19>
n<> u<307> t<Variable_assignment> p<308> c<302> l<23:14> el<23:19>
n<> u<308> t<List_of_variable_assignments> p<309> c<307> l<23:14> el<23:19>
n<> u<309> t<For_initialization> p<578> c<308> s<325> l<23:14> el<23:19>
n<i> u<310> t<StringConst> p<311> l<23:21> el<23:22>
n<> u<311> t<Primary_literal> p<312> c<310> l<23:21> el<23:22>
n<> u<312> t<Primary> p<313> c<311> l<23:21> el<23:22>
n<> u<313> t<Expression> p<325> c<312> s<324> l<23:21> el<23:22>
n<M_COUNT> u<314> t<StringConst> p<315> l<23:25> el<23:32>
n<> u<315> t<Primary_literal> p<316> c<314> l<23:25> el<23:32>
n<> u<316> t<Primary> p<317> c<315> l<23:25> el<23:32>
n<> u<317> t<Expression> p<323> c<316> s<322> l<23:25> el<23:32>
n<M_REGIONS> u<318> t<StringConst> p<319> l<23:33> el<23:42>
n<> u<319> t<Primary_literal> p<320> c<318> l<23:33> el<23:42>
n<> u<320> t<Primary> p<321> c<319> l<23:33> el<23:42>
n<> u<321> t<Expression> p<323> c<320> l<23:33> el<23:42>
n<> u<322> t<BinOp_Mult> p<323> s<321> l<23:32> el<23:33>
n<> u<323> t<Expression> p<325> c<317> l<23:25> el<23:42>
n<> u<324> t<BinOp_Less> p<325> s<323> l<23:23> el<23:24>
n<> u<325> t<Expression> p<578> c<313> s<344> l<23:21> el<23:42>
n<i> u<326> t<StringConst> p<327> l<23:44> el<23:45>
n<> u<327> t<Ps_or_hierarchical_identifier> p<330> c<326> s<329> l<23:44> el<23:45>
n<> u<328> t<Bit_select> p<329> l<23:46> el<23:46>
n<> u<329> t<Select> p<330> c<328> l<23:46> el<23:46>
n<> u<330> t<Variable_lvalue> p<342> c<327> s<331> l<23:44> el<23:45>
n<> u<331> t<AssignOp_Assign> p<342> s<341> l<23:46> el<23:47>
n<i> u<332> t<StringConst> p<333> l<23:48> el<23:49>
n<> u<333> t<Primary_literal> p<334> c<332> l<23:48> el<23:49>
n<> u<334> t<Primary> p<335> c<333> l<23:48> el<23:49>
n<> u<335> t<Expression> p<341> c<334> s<340> l<23:48> el<23:49>
n<1> u<336> t<IntConst> p<337> l<23:52> el<23:53>
n<> u<337> t<Primary_literal> p<338> c<336> l<23:52> el<23:53>
n<> u<338> t<Primary> p<339> c<337> l<23:52> el<23:53>
n<> u<339> t<Expression> p<341> c<338> l<23:52> el<23:53>
n<> u<340> t<BinOp_Plus> p<341> s<339> l<23:50> el<23:51>
n<> u<341> t<Expression> p<342> c<335> l<23:48> el<23:53>
n<> u<342> t<Operator_assignment> p<343> c<330> l<23:44> el<23:53>
n<> u<343> t<For_step_assignment> p<344> c<342> l<23:44> el<23:53>
n<> u<344> t<For_step> p<578> c<343> s<576> l<23:44> el<23:53>
n<width> u<345> t<StringConst> p<346> l<24:13> el<24:18>
n<> u<346> t<Ps_or_hierarchical_identifier> p<349> c<345> s<348> l<24:13> el<24:18>
n<> u<347> t<Bit_select> p<348> l<24:19> el<24:19>
n<> u<348> t<Select> p<349> c<347> l<24:19> el<24:19>
n<> u<349> t<Variable_lvalue> p<374> c<346> s<350> l<24:13> el<24:18>
n<> u<350> t<AssignOp_Assign> p<374> s<373> l<24:19> el<24:20>
n<M_ADDR_WIDTH> u<351> t<StringConst> p<371> s<370> l<24:21> el<24:33>
n<> u<352> t<Bit_select> p<370> s<369> l<24:33> el<24:33>
n<i> u<353> t<StringConst> p<354> l<24:34> el<24:35>
n<> u<354> t<Primary_literal> p<355> c<353> l<24:34> el<24:35>
n<> u<355> t<Primary> p<356> c<354> l<24:34> el<24:35>
n<> u<356> t<Expression> p<362> c<355> s<361> l<24:34> el<24:35>
n<32> u<357> t<IntConst> p<358> l<24:36> el<24:38>
n<> u<358> t<Primary_literal> p<359> c<357> l<24:36> el<24:38>
n<> u<359> t<Primary> p<360> c<358> l<24:36> el<24:38>
n<> u<360> t<Expression> p<362> c<359> l<24:36> el<24:38>
n<> u<361> t<BinOp_Mult> p<362> s<360> l<24:35> el<24:36>
n<> u<362> t<Expression> p<368> c<356> s<363> l<24:34> el<24:38>
n<> u<363> t<IncPartSelectOp> p<368> s<367> l<24:39> el<24:41>
n<32> u<364> t<IntConst> p<365> l<24:42> el<24:44>
n<> u<365> t<Primary_literal> p<366> c<364> l<24:42> el<24:44>
n<> u<366> t<Constant_primary> p<367> c<365> l<24:42> el<24:44>
n<> u<367> t<Constant_expression> p<368> c<366> l<24:42> el<24:44>
n<> u<368> t<Indexed_range> p<369> c<362> l<24:34> el<24:44>
n<> u<369> t<Part_select_range> p<370> c<368> l<24:34> el<24:44>
n<> u<370> t<Select> p<371> c<352> l<24:33> el<24:45>
n<> u<371> t<Complex_func_call> p<372> c<351> l<24:21> el<24:45>
n<> u<372> t<Primary> p<373> c<371> l<24:21> el<24:45>
n<> u<373> t<Expression> p<374> c<372> l<24:21> el<24:45>
n<> u<374> t<Operator_assignment> p<375> c<349> l<24:13> el<24:45>
n<> u<375> t<Blocking_assignment> p<376> c<374> l<24:13> el<24:45>
n<> u<376> t<Statement_item> p<377> c<375> l<24:13> el<24:46>
n<> u<377> t<Statement> p<378> c<376> l<24:13> el<24:46>
n<> u<378> t<Statement_or_null> p<573> c<377> s<414> l<24:13> el<24:46>
n<mask> u<379> t<StringConst> p<380> l<25:13> el<25:17>
n<> u<380> t<Ps_or_hierarchical_identifier> p<383> c<379> s<382> l<25:13> el<25:17>
n<> u<381> t<Bit_select> p<382> l<25:18> el<25:18>
n<> u<382> t<Select> p<383> c<381> l<25:18> el<25:18>
n<> u<383> t<Variable_lvalue> p<410> c<380> s<384> l<25:13> el<25:17>
n<> u<384> t<AssignOp_Assign> p<410> s<409> l<25:18> el<25:19>
n<ADDR_WIDTH> u<385> t<StringConst> p<386> l<25:21> el<25:31>
n<> u<386> t<Primary_literal> p<387> c<385> l<25:21> el<25:31>
n<> u<387> t<Primary> p<388> c<386> l<25:21> el<25:31>
n<> u<388> t<Expression> p<394> c<387> s<393> l<25:21> el<25:31>
n<> u<389> t<Number_1Tickb1> p<390> l<25:32> el<25:36>
n<> u<390> t<Primary_literal> p<391> c<389> l<25:32> el<25:36>
n<> u<391> t<Primary> p<392> c<390> l<25:32> el<25:36>
n<> u<392> t<Expression> p<393> c<391> l<25:32> el<25:36>
n<> u<393> t<Concatenation> p<394> c<392> l<25:31> el<25:37>
n<> u<394> t<Multiple_concatenation> p<395> c<388> l<25:20> el<25:38>
n<> u<395> t<Primary> p<396> c<394> l<25:20> el<25:38>
n<> u<396> t<Expression> p<409> c<395> s<408> l<25:20> el<25:38>
n<ADDR_WIDTH> u<397> t<StringConst> p<398> l<25:43> el<25:53>
n<> u<398> t<Primary_literal> p<399> c<397> l<25:43> el<25:53>
n<> u<399> t<Primary> p<400> c<398> l<25:43> el<25:53>
n<> u<400> t<Expression> p<406> c<399> s<405> l<25:43> el<25:53>
n<width> u<401> t<StringConst> p<402> l<25:56> el<25:61>
n<> u<402> t<Primary_literal> p<403> c<401> l<25:56> el<25:61>
n<> u<403> t<Primary> p<404> c<402> l<25:56> el<25:61>
n<> u<404> t<Expression> p<406> c<403> l<25:56> el<25:61>
n<> u<405> t<BinOp_Minus> p<406> s<404> l<25:54> el<25:55>
n<> u<406> t<Expression> p<407> c<400> l<25:43> el<25:61>
n<> u<407> t<Expression> p<409> c<406> l<25:42> el<25:62>
n<> u<408> t<BinOp_ShiftRight> p<409> s<407> l<25:39> el<25:41>
n<> u<409> t<Expression> p<410> c<396> l<25:20> el<25:62>
n<> u<410> t<Operator_assignment> p<411> c<383> l<25:13> el<25:62>
n<> u<411> t<Blocking_assignment> p<412> c<410> l<25:13> el<25:62>
n<> u<412> t<Statement_item> p<413> c<411> l<25:13> el<25:63>
n<> u<413> t<Statement> p<414> c<412> l<25:13> el<25:63>
n<> u<414> t<Statement_or_null> p<573> c<413> s<435> l<25:13> el<25:63>
n<size> u<415> t<StringConst> p<416> l<26:13> el<26:17>
n<> u<416> t<Ps_or_hierarchical_identifier> p<419> c<415> s<418> l<26:13> el<26:17>
n<> u<417> t<Bit_select> p<418> l<26:18> el<26:18>
n<> u<418> t<Select> p<419> c<417> l<26:18> el<26:18>
n<> u<419> t<Variable_lvalue> p<431> c<416> s<420> l<26:13> el<26:17>
n<> u<420> t<AssignOp_Assign> p<431> s<430> l<26:18> el<26:19>
n<mask> u<421> t<StringConst> p<422> l<26:20> el<26:24>
n<> u<422> t<Primary_literal> p<423> c<421> l<26:20> el<26:24>
n<> u<423> t<Primary> p<424> c<422> l<26:20> el<26:24>
n<> u<424> t<Expression> p<430> c<423> s<429> l<26:20> el<26:24>
n<1> u<425> t<IntConst> p<426> l<26:27> el<26:28>
n<> u<426> t<Primary_literal> p<427> c<425> l<26:27> el<26:28>
n<> u<427> t<Primary> p<428> c<426> l<26:27> el<26:28>
n<> u<428> t<Expression> p<430> c<427> l<26:27> el<26:28>
n<> u<429> t<BinOp_Plus> p<430> s<428> l<26:25> el<26:26>
n<> u<430> t<Expression> p<431> c<424> l<26:20> el<26:28>
n<> u<431> t<Operator_assignment> p<432> c<419> l<26:13> el<26:28>
n<> u<432> t<Blocking_assignment> p<433> c<431> l<26:13> el<26:28>
n<> u<433> t<Statement_item> p<434> c<432> l<26:13> el<26:29>
n<> u<434> t<Statement> p<435> c<433> l<26:13> el<26:29>
n<> u<435> t<Statement_or_null> p<573> c<434> s<571> l<26:13> el<26:29>
n<width> u<436> t<StringConst> p<437> l<27:17> el<27:22>
n<> u<437> t<Primary_literal> p<438> c<436> l<27:17> el<27:22>
n<> u<438> t<Primary> p<439> c<437> l<27:17> el<27:22>
n<> u<439> t<Expression> p<445> c<438> s<444> l<27:17> el<27:22>
n<0> u<440> t<IntConst> p<441> l<27:25> el<27:26>
n<> u<441> t<Primary_literal> p<442> c<440> l<27:25> el<27:26>
n<> u<442> t<Primary> p<443> c<441> l<27:25> el<27:26>
n<> u<443> t<Expression> p<445> c<442> l<27:25> el<27:26>
n<> u<444> t<BinOp_Great> p<445> s<443> l<27:23> el<27:24>
n<> u<445> t<Expression> p<446> c<439> l<27:17> el<27:26>
n<> u<446> t<Expression_or_cond_pattern> p<447> c<445> l<27:17> el<27:26>
n<> u<447> t<Cond_predicate> p<568> c<446> s<567> l<27:17> el<27:26>
n<base> u<448> t<StringConst> p<449> l<28:22> el<28:26>
n<> u<449> t<Primary_literal> p<450> c<448> l<28:22> el<28:26>
n<> u<450> t<Primary> p<451> c<449> l<28:22> el<28:26>
n<> u<451> t<Expression> p<457> c<450> s<456> l<28:22> el<28:26>
n<mask> u<452> t<StringConst> p<453> l<28:29> el<28:33>
n<> u<453> t<Primary_literal> p<454> c<452> l<28:29> el<28:33>
n<> u<454> t<Primary> p<455> c<453> l<28:29> el<28:33>
n<> u<455> t<Expression> p<457> c<454> l<28:29> el<28:33>
n<> u<456> t<BinOp_BitwAnd> p<457> s<455> l<28:27> el<28:28>
n<> u<457> t<Expression> p<458> c<451> l<28:22> el<28:33>
n<> u<458> t<Expression> p<464> c<457> s<463> l<28:21> el<28:34>
n<0> u<459> t<IntConst> p<460> l<28:38> el<28:39>
n<> u<460> t<Primary_literal> p<461> c<459> l<28:38> el<28:39>
n<> u<461> t<Primary> p<462> c<460> l<28:38> el<28:39>
n<> u<462> t<Expression> p<464> c<461> l<28:38> el<28:39>
n<> u<463> t<BinOp_Not> p<464> s<462> l<28:35> el<28:37>
n<> u<464> t<Expression> p<465> c<458> l<28:21> el<28:39>
n<> u<465> t<Expression_or_cond_pattern> p<466> c<464> l<28:21> el<28:39>
n<> u<466> t<Cond_predicate> p<506> c<465> s<505> l<28:21> el<28:39>
n<base> u<467> t<StringConst> p<468> l<29:20> el<29:24>
n<> u<468> t<Ps_or_hierarchical_identifier> p<471> c<467> s<470> l<29:20> el<29:24>
n<> u<469> t<Bit_select> p<470> l<29:25> el<29:25>
n<> u<470> t<Select> p<471> c<469> l<29:25> el<29:25>
n<> u<471> t<Variable_lvalue> p<496> c<468> s<472> l<29:20> el<29:24>
n<> u<472> t<AssignOp_Assign> p<496> s<495> l<29:25> el<29:26>
n<base> u<473> t<StringConst> p<474> l<29:27> el<29:31>
n<> u<474> t<Primary_literal> p<475> c<473> l<29:27> el<29:31>
n<> u<475> t<Primary> p<476> c<474> l<29:27> el<29:31>
n<> u<476> t<Expression> p<482> c<475> s<481> l<29:27> el<29:31>
n<size> u<477> t<StringConst> p<478> l<29:34> el<29:38>
n<> u<478> t<Primary_literal> p<479> c<477> l<29:34> el<29:38>
n<> u<479> t<Primary> p<480> c<478> l<29:34> el<29:38>
n<> u<480> t<Expression> p<482> c<479> l<29:34> el<29:38>
n<> u<481> t<BinOp_Plus> p<482> s<480> l<29:32> el<29:33>
n<> u<482> t<Expression> p<495> c<476> s<494> l<29:27> el<29:38>
n<base> u<483> t<StringConst> p<484> l<29:42> el<29:46>
n<> u<484> t<Primary_literal> p<485> c<483> l<29:42> el<29:46>
n<> u<485> t<Primary> p<486> c<484> l<29:42> el<29:46>
n<> u<486> t<Expression> p<492> c<485> s<491> l<29:42> el<29:46>
n<mask> u<487> t<StringConst> p<488> l<29:49> el<29:53>
n<> u<488> t<Primary_literal> p<489> c<487> l<29:49> el<29:53>
n<> u<489> t<Primary> p<490> c<488> l<29:49> el<29:53>
n<> u<490> t<Expression> p<492> c<489> l<29:49> el<29:53>
n<> u<491> t<BinOp_BitwAnd> p<492> s<490> l<29:47> el<29:48>
n<> u<492> t<Expression> p<493> c<486> l<29:42> el<29:53>
n<> u<493> t<Expression> p<495> c<492> l<29:41> el<29:54>
n<> u<494> t<BinOp_Minus> p<495> s<493> l<29:39> el<29:40>
n<> u<495> t<Expression> p<496> c<482> l<29:27> el<29:54>
n<> u<496> t<Operator_assignment> p<497> c<471> l<29:20> el<29:54>
n<> u<497> t<Blocking_assignment> p<498> c<496> l<29:20> el<29:54>
n<> u<498> t<Statement_item> p<499> c<497> l<29:20> el<29:55>
n<> u<499> t<Statement> p<500> c<498> l<29:20> el<29:55>
n<> u<500> t<Statement_or_null> p<502> c<499> s<501> l<29:20> el<29:55>
n<> u<501> t<END> p<502> l<30:17> el<30:20>
n<> u<502> t<Seq_block> p<503> c<500> l<28:41> el<30:20>
n<> u<503> t<Statement_item> p<504> c<502> l<28:41> el<30:20>
n<> u<504> t<Statement> p<505> c<503> l<28:41> el<30:20>
n<> u<505> t<Statement_or_null> p<506> c<504> l<28:41> el<30:20>
n<> u<506> t<Conditional_statement> p<507> c<466> l<28:17> el<30:20>
n<> u<507> t<Statement_item> p<508> c<506> l<28:17> el<30:20>
n<> u<508> t<Statement> p<509> c<507> l<28:17> el<30:20>
n<> u<509> t<Statement_or_null> p<564> c<508> s<541> l<28:17> el<30:20>
n<calcBaseAddrs> u<510> t<StringConst> p<511> l<31:17> el<31:30>
n<> u<511> t<Ps_or_hierarchical_identifier> p<531> c<510> s<530> l<31:17> el<31:30>
n<> u<512> t<Bit_select> p<530> s<529> l<31:30> el<31:30>
n<i> u<513> t<StringConst> p<514> l<31:31> el<31:32>
n<> u<514> t<Primary_literal> p<515> c<513> l<31:31> el<31:32>
n<> u<515> t<Primary> p<516> c<514> l<31:31> el<31:32>
n<> u<516> t<Expression> p<522> c<515> s<521> l<31:31> el<31:32>
n<ADDR_WIDTH> u<517> t<StringConst> p<518> l<31:35> el<31:45>
n<> u<518> t<Primary_literal> p<519> c<517> l<31:35> el<31:45>
n<> u<519> t<Primary> p<520> c<518> l<31:35> el<31:45>
n<> u<520> t<Expression> p<522> c<519> l<31:35> el<31:45>
n<> u<521> t<BinOp_Mult> p<522> s<520> l<31:33> el<31:34>
n<> u<522> t<Expression> p<528> c<516> s<523> l<31:31> el<31:45>
n<> u<523> t<IncPartSelectOp> p<528> s<527> l<31:46> el<31:48>
n<ADDR_WIDTH> u<524> t<StringConst> p<525> l<31:49> el<31:59>
n<> u<525> t<Primary_literal> p<526> c<524> l<31:49> el<31:59>
n<> u<526> t<Constant_primary> p<527> c<525> l<31:49> el<31:59>
n<> u<527> t<Constant_expression> p<528> c<526> l<31:49> el<31:59>
n<> u<528> t<Indexed_range> p<529> c<522> l<31:31> el<31:59>
n<> u<529> t<Part_select_range> p<530> c<528> l<31:31> el<31:59>
n<> u<530> t<Select> p<531> c<512> l<31:30> el<31:60>
n<> u<531> t<Variable_lvalue> p<537> c<511> s<532> l<31:17> el<31:60>
n<> u<532> t<AssignOp_Assign> p<537> s<536> l<31:61> el<31:62>
n<base> u<533> t<StringConst> p<534> l<31:63> el<31:67>
n<> u<534> t<Primary_literal> p<535> c<533> l<31:63> el<31:67>
n<> u<535> t<Primary> p<536> c<534> l<31:63> el<31:67>
n<> u<536> t<Expression> p<537> c<535> l<31:63> el<31:67>
n<> u<537> t<Operator_assignment> p<538> c<531> l<31:17> el<31:67>
n<> u<538> t<Blocking_assignment> p<539> c<537> l<31:17> el<31:67>
n<> u<539> t<Statement_item> p<540> c<538> l<31:17> el<31:68>
n<> u<540> t<Statement> p<541> c<539> l<31:17> el<31:68>
n<> u<541> t<Statement_or_null> p<564> c<540> s<562> l<31:17> el<31:68>
n<base> u<542> t<StringConst> p<543> l<32:17> el<32:21>
n<> u<543> t<Ps_or_hierarchical_identifier> p<546> c<542> s<545> l<32:17> el<32:21>
n<> u<544> t<Bit_select> p<545> l<32:22> el<32:22>
n<> u<545> t<Select> p<546> c<544> l<32:22> el<32:22>
n<> u<546> t<Variable_lvalue> p<558> c<543> s<547> l<32:17> el<32:21>
n<> u<547> t<AssignOp_Assign> p<558> s<557> l<32:22> el<32:23>
n<base> u<548> t<StringConst> p<549> l<32:24> el<32:28>
n<> u<549> t<Primary_literal> p<550> c<548> l<32:24> el<32:28>
n<> u<550> t<Primary> p<551> c<549> l<32:24> el<32:28>
n<> u<551> t<Expression> p<557> c<550> s<556> l<32:24> el<32:28>
n<size> u<552> t<StringConst> p<553> l<32:31> el<32:35>
n<> u<553> t<Primary_literal> p<554> c<552> l<32:31> el<32:35>
n<> u<554> t<Primary> p<555> c<553> l<32:31> el<32:35>
n<> u<555> t<Expression> p<557> c<554> l<32:31> el<32:35>
n<> u<556> t<BinOp_Plus> p<557> s<555> l<32:29> el<32:30>
n<> u<557> t<Expression> p<558> c<551> l<32:24> el<32:35>
n<> u<558> t<Operator_assignment> p<559> c<546> l<32:17> el<32:35>
n<> u<559> t<Blocking_assignment> p<560> c<558> l<32:17> el<32:35>
n<> u<560> t<Statement_item> p<561> c<559> l<32:17> el<32:36>
n<> u<561> t<Statement> p<562> c<560> l<32:17> el<32:36>
n<> u<562> t<Statement_or_null> p<564> c<561> s<563> l<32:17> el<32:36>
n<> u<563> t<END> p<564> l<33:13> el<33:16>
n<> u<564> t<Seq_block> p<565> c<509> l<27:28> el<33:16>
n<> u<565> t<Statement_item> p<566> c<564> l<27:28> el<33:16>
n<> u<566> t<Statement> p<567> c<565> l<27:28> el<33:16>
n<> u<567> t<Statement_or_null> p<568> c<566> l<27:28> el<33:16>
n<> u<568> t<Conditional_statement> p<569> c<447> l<27:13> el<33:16>
n<> u<569> t<Statement_item> p<570> c<568> l<27:13> el<33:16>
n<> u<570> t<Statement> p<571> c<569> l<27:13> el<33:16>
n<> u<571> t<Statement_or_null> p<573> c<570> s<572> l<27:13> el<33:16>
n<> u<572> t<END> p<573> l<34:9> el<34:12>
n<> u<573> t<Seq_block> p<574> c<378> l<23:55> el<34:12>
n<> u<574> t<Statement_item> p<575> c<573> l<23:55> el<34:12>
n<> u<575> t<Statement> p<576> c<574> l<23:55> el<34:12>
n<> u<576> t<Statement_or_null> p<578> c<575> l<23:55> el<34:12>
n<> u<577> t<FOR> p<578> s<309> l<23:9> el<23:12>
n<> u<578> t<Loop_statement> p<579> c<577> l<23:9> el<34:12>
n<> u<579> t<Statement_item> p<580> c<578> l<23:9> el<34:12>
n<> u<580> t<Statement> p<581> c<579> l<23:9> el<34:12>
n<> u<581> t<Statement_or_null> p<583> c<580> s<582> l<23:9> el<34:12>
n<> u<582> t<END> p<583> l<35:5> el<35:8>
n<> u<583> t<Seq_block> p<584> c<282> l<20:5> el<35:8>
n<> u<584> t<Statement_item> p<585> c<583> l<20:5> el<35:8>
n<> u<585> t<Statement> p<586> c<584> l<20:5> el<35:8>
n<> u<586> t<Function_statement_or_null> p<588> c<585> s<587> l<20:5> el<35:8>
n<> u<587> t<ENDFUNCTION> p<588> l<36:1> el<36:12>
n<> u<588> t<Function_body_declaration> p<589> c<127> l<14:10> el<36:12>
n<> u<589> t<Function_declaration> p<590> c<588> l<14:1> el<36:12>
n<> u<590> t<Package_or_generate_item_declaration> p<591> c<589> l<14:1> el<36:12>
n<> u<591> t<Module_or_generate_item_declaration> p<592> c<590> l<14:1> el<36:12>
n<> u<592> t<Module_common_item> p<593> c<591> l<14:1> el<36:12>
n<> u<593> t<Module_or_generate_item> p<594> c<592> l<14:1> el<36:12>
n<> u<594> t<Non_port_module_item> p<595> c<593> l<14:1> el<36:12>
n<> u<595> t<Module_item> p<648> c<594> s<617> l<14:1> el<36:12>
n<> u<596> t<Data_type_or_implicit> p<611> s<610> l<38:11> el<38:11>
n<M_BASE_ADDR_INT> u<597> t<StringConst> p<609> s<608> l<38:11> el<38:26>
n<calcBaseAddrs> u<598> t<StringConst> p<604> s<603> l<38:29> el<38:42>
n<0> u<599> t<IntConst> p<600> l<38:43> el<38:44>
n<> u<600> t<Primary_literal> p<601> c<599> l<38:43> el<38:44>
n<> u<601> t<Primary> p<602> c<600> l<38:43> el<38:44>
n<> u<602> t<Expression> p<603> c<601> l<38:43> el<38:44>
n<> u<603> t<List_of_arguments> p<604> c<602> l<38:43> el<38:44>
n<> u<604> t<Subroutine_call> p<605> c<598> l<38:29> el<38:45>
n<> u<605> t<Constant_primary> p<606> c<604> l<38:29> el<38:45>
n<> u<606> t<Constant_expression> p<607> c<605> l<38:29> el<38:45>
n<> u<607> t<Constant_mintypmax_expression> p<608> c<606> l<38:29> el<38:45>
n<> u<608> t<Constant_param_expression> p<609> c<607> l<38:29> el<38:45>
n<> u<609> t<Param_assignment> p<610> c<597> l<38:11> el<38:45>
n<> u<610> t<List_of_param_assignments> p<611> c<609> l<38:11> el<38:45>
n<> u<611> t<Parameter_declaration> p<612> c<596> l<38:1> el<38:45>
n<> u<612> t<Package_or_generate_item_declaration> p<613> c<611> l<38:1> el<38:46>
n<> u<613> t<Module_or_generate_item_declaration> p<614> c<612> l<38:1> el<38:46>
n<> u<614> t<Module_common_item> p<615> c<613> l<38:1> el<38:46>
n<> u<615> t<Module_or_generate_item> p<616> c<614> l<38:1> el<38:46>
n<> u<616> t<Non_port_module_item> p<617> c<615> l<38:1> el<38:46>
n<> u<617> t<Module_item> p<648> c<616> s<646> l<38:1> el<38:46>
n<M_BASE_ADDR_INT> u<618> t<StringConst> p<619> l<40:5> el<40:20>
n<> u<619> t<Primary_literal> p<620> c<618> l<40:5> el<40:20>
n<> u<620> t<Constant_primary> p<621> c<619> l<40:5> el<40:20>
n<> u<621> t<Constant_expression> p<627> c<620> s<626> l<40:5> el<40:20>
n<128'b00000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000000000000000000000> u<622> t<IntConst> p<623> l<40:24> el<40:157>
n<> u<623> t<Primary_literal> p<624> c<622> l<40:24> el<40:157>
n<> u<624> t<Constant_primary> p<625> c<623> l<40:24> el<40:157>
n<> u<625> t<Constant_expression> p<627> c<624> l<40:24> el<40:157>
n<> u<626> t<BinOp_Equiv> p<627> s<625> l<40:21> el<40:23>
n<> u<627> t<Constant_expression> p<641> c<621> s<639> l<40:5> el<40:157>
n<GOOD> u<628> t<StringConst> p<634> s<633> l<41:3> el<41:7>
n<good> u<629> t<StringConst> p<630> l<41:8> el<41:12>
n<> u<630> t<Name_of_instance> p<633> c<629> s<632> l<41:8> el<41:12>
n<> u<631> t<Ordered_port_connection> p<632> l<41:13> el<41:13>
n<> u<632> t<List_of_port_connections> p<633> c<631> l<41:13> el<41:13>
n<> u<633> t<Hierarchical_instance> p<634> c<630> l<41:8> el<41:14>
n<> u<634> t<Module_instantiation> p<635> c<628> l<41:3> el<41:15>
n<> u<635> t<Module_or_generate_item> p<636> c<634> l<41:3> el<41:15>
n<> u<636> t<Generate_item> p<638> c<635> s<637> l<41:3> el<41:15>
n<> u<637> t<END> p<638> l<42:1> el<42:4>
n<> u<638> t<Generate_begin_end_block> p<639> c<636> l<40:159> el<42:4>
n<> u<639> t<Generate_item> p<641> c<638> l<40:159> el<42:4>
n<> u<640> t<IF> p<641> s<627> l<40:1> el<40:3>
n<> u<641> t<If_generate_construct> p<642> c<640> l<40:1> el<42:4>
n<> u<642> t<Conditional_generate_construct> p<643> c<641> l<40:1> el<42:4>
n<> u<643> t<Module_common_item> p<644> c<642> l<40:1> el<42:4>
n<> u<644> t<Module_or_generate_item> p<645> c<643> l<40:1> el<42:4>
n<> u<645> t<Non_port_module_item> p<646> c<644> l<40:1> el<42:4>
n<> u<646> t<Module_item> p<648> c<645> s<647> l<40:1> el<42:4>
n<> u<647> t<ENDMODULE> p<648> l<46:1> el<46:10>
n<> u<648> t<Module_declaration> p<649> c<14> l<9:1> el<46:10>
n<> u<649> t<Description> p<650> c<648> l<9:1> el<46:10>
n<> u<650> t<Source_text> p<651> c<9> l<5:1> el<46:10>
n<> u<651> t<Top_level_rule> c<1> l<5:1> el<47:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Func128Bits/dut.sv:5:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/Func128Bits/dut.sv:9:1: No timescale set for "ScratchPad".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/Func128Bits/dut.sv:5:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/Func128Bits/dut.sv:9:1: Compile module "work@ScratchPad".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/Func128Bits/dut.sv:41:3: Compile generate block "work@ScratchPad.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/Func128Bits/dut.sv:9:1: Top level module "work@ScratchPad".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            6
assignment                                             9
begin                                                  6
constant                                             231
design                                                 1
for_stmt                                               1
func_call                                              2
function                                               1
gen_if                                                 1
gen_scope                                              2
gen_scope_array                                        2
if_stmt                                                2
indexed_part_select                                    2
int_typespec                                          13
integer_typespec                                       1
integer_var                                            1
io_decl                                                1
logic_typespec                                         7
logic_var                                              7
module_inst                                            7
operation                                             45
param_assign                                          38
parameter                                             38
range                                                 11
ref_module                                             2
ref_obj                                               50
ref_typespec                                          33
ref_var                                                1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            7
assignment                                            18
begin                                                 11
constant                                             231
design                                                 1
for_stmt                                               2
func_call                                              2
function                                               2
gen_if                                                 1
gen_scope                                              3
gen_scope_array                                        3
if_stmt                                                4
indexed_part_select                                    4
int_typespec                                          13
integer_typespec                                       1
integer_var                                            3
io_decl                                                2
logic_typespec                                         7
logic_var                                             15
module_inst                                            8
operation                                             66
param_assign                                          38
parameter                                             38
range                                                 11
ref_module                                             2
ref_obj                                               83
ref_typespec                                          44
ref_var                                                2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Func128Bits/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Func128Bits/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Func128Bits/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@ScratchPad)
|vpiElaborated:1
|vpiName:work@ScratchPad
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:5:1, endln:7:10
  |vpiParent:
  \_design: (work@ScratchPad)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
  |vpiParent:
  \_design: (work@ScratchPad)
  |vpiFullName:work@ScratchPad
  |vpiParameter:
  \_parameter: (work@ScratchPad.M_COUNT), line:10:11, endln:10:18
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@ScratchPad.M_COUNT)
      |vpiParent:
      \_parameter: (work@ScratchPad.M_COUNT), line:10:11, endln:10:18
      |vpiFullName:work@ScratchPad.M_COUNT
      |vpiActual:
      \_int_typespec: , line:10:1, endln:10:22
    |vpiName:M_COUNT
    |vpiFullName:work@ScratchPad.M_COUNT
  |vpiParameter:
  \_parameter: (work@ScratchPad.M_REGIONS), line:11:11, endln:11:20
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@ScratchPad.M_REGIONS)
      |vpiParent:
      \_parameter: (work@ScratchPad.M_REGIONS), line:11:11, endln:11:20
      |vpiFullName:work@ScratchPad.M_REGIONS
      |vpiActual:
      \_int_typespec: , line:11:1, endln:11:24
    |vpiName:M_REGIONS
    |vpiFullName:work@ScratchPad.M_REGIONS
  |vpiParameter:
  \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@ScratchPad.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
      |vpiFullName:work@ScratchPad.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:12:1, endln:12:26
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@ScratchPad.ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@ScratchPad.M_ADDR_WIDTH), line:13:11, endln:13:23
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiName:M_ADDR_WIDTH
    |vpiFullName:work@ScratchPad.M_ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@ScratchPad.M_BASE_ADDR_INT), line:38:11, endln:38:26
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiName:M_BASE_ADDR_INT
    |vpiFullName:work@ScratchPad.M_BASE_ADDR_INT
  |vpiParamAssign:
  \_param_assign: , line:10:11, endln:10:22
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_constant: , line:10:21, endln:10:22
      |vpiParent:
      \_param_assign: , line:10:11, endln:10:22
      |vpiDecompile:4
      |vpiSize:64
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad)
        |vpiParent:
        \_constant: , line:10:21, endln:10:22
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_int_typespec: , line:10:1, endln:10:22
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ScratchPad.M_COUNT), line:10:11, endln:10:18
  |vpiParamAssign:
  \_param_assign: , line:11:11, endln:11:24
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_constant: , line:11:23, endln:11:24
      |vpiParent:
      \_param_assign: , line:11:11, endln:11:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad)
        |vpiParent:
        \_constant: , line:11:23, endln:11:24
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_int_typespec: , line:11:1, endln:11:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ScratchPad.M_REGIONS), line:11:11, endln:11:20
  |vpiParamAssign:
  \_param_assign: , line:12:11, endln:12:26
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_constant: , line:12:24, endln:12:26
      |vpiParent:
      \_param_assign: , line:12:11, endln:12:26
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad)
        |vpiParent:
        \_constant: , line:12:24, endln:12:26
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_int_typespec: , line:12:1, endln:12:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
  |vpiParamAssign:
  \_param_assign: , line:13:11, endln:13:56
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_operation: , line:13:26, endln:13:56
      |vpiParent:
      \_param_assign: , line:13:11, endln:13:56
      |vpiOpType:34
      |vpiOperand:
      \_ref_obj: (work@ScratchPad.M_COUNT), line:13:27, endln:13:34
        |vpiParent:
        \_operation: , line:13:26, endln:13:56
        |vpiName:M_COUNT
        |vpiFullName:work@ScratchPad.M_COUNT
      |vpiOperand:
      \_operation: , line:13:34, endln:13:55
        |vpiParent:
        \_operation: , line:13:26, endln:13:56
        |vpiOpType:33
        |vpiOperand:
        \_operation: , line:13:35, endln:13:54
          |vpiParent:
          \_operation: , line:13:34, endln:13:55
          |vpiOpType:34
          |vpiOperand:
          \_ref_obj: (work@ScratchPad.M_REGIONS), line:13:36, endln:13:45
            |vpiParent:
            \_operation: , line:13:35, endln:13:54
            |vpiName:M_REGIONS
            |vpiFullName:work@ScratchPad.M_REGIONS
          |vpiOperand:
          \_operation: , line:13:45, endln:13:53
            |vpiParent:
            \_operation: , line:13:35, endln:13:54
            |vpiOpType:33
            |vpiOperand:
            \_constant: , line:13:46, endln:13:52
              |vpiDecompile:32'd24
              |vpiSize:32
              |DEC:24
              |vpiConstType:1
    |vpiLhs:
    \_parameter: (work@ScratchPad.M_ADDR_WIDTH), line:13:11, endln:13:23
  |vpiParamAssign:
  \_param_assign: , line:38:11, endln:38:45
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_func_call: (calcBaseAddrs), line:38:29, endln:38:42
      |vpiParent:
      \_param_assign: , line:38:11, endln:38:45
      |vpiArgument:
      \_constant: , line:38:43, endln:38:44
        |vpiParent:
        \_func_call: (calcBaseAddrs), line:38:29, endln:38:42
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiName:calcBaseAddrs
      |vpiFunction:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
    |vpiLhs:
    \_parameter: (work@ScratchPad.M_BASE_ADDR_INT), line:38:11, endln:38:26
  |vpiDefName:work@ScratchPad
  |vpiTaskFunc:
  \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiName:calcBaseAddrs
    |vpiFullName:work@ScratchPad.calcBaseAddrs
    |vpiVariables:
    \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
      |vpiParent:
      \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.i)
        |vpiParent:
        \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
        |vpiFullName:work@ScratchPad.calcBaseAddrs.i
        |vpiActual:
        \_integer_typespec: , line:15:5, endln:15:12
      |vpiName:i
      |vpiFullName:work@ScratchPad.calcBaseAddrs.i
      |vpiSigned:1
    |vpiVariables:
    \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
      |vpiParent:
      \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.base)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
        |vpiFullName:work@ScratchPad.calcBaseAddrs.base
        |vpiActual:
        \_logic_typespec: , line:16:5, endln:16:25
      |vpiName:base
      |vpiFullName:work@ScratchPad.calcBaseAddrs.base
    |vpiVariables:
    \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
      |vpiParent:
      \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.width)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
        |vpiFullName:work@ScratchPad.calcBaseAddrs.width
        |vpiActual:
        \_logic_typespec: , line:17:5, endln:17:25
      |vpiName:width
      |vpiFullName:work@ScratchPad.calcBaseAddrs.width
    |vpiVariables:
    \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
      |vpiParent:
      \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.size)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
        |vpiFullName:work@ScratchPad.calcBaseAddrs.size
        |vpiActual:
        \_logic_typespec: , line:18:5, endln:18:25
      |vpiName:size
      |vpiFullName:work@ScratchPad.calcBaseAddrs.size
    |vpiVariables:
    \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
      |vpiParent:
      \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.mask)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
        |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
        |vpiActual:
        \_logic_typespec: , line:19:5, endln:19:25
      |vpiName:mask
      |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@ScratchPad.calcBaseAddrs), line:14:10, endln:14:44
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs), line:14:10, endln:14:44
        |vpiFullName:work@ScratchPad.calcBaseAddrs
        |vpiActual:
        \_logic_typespec: , line:14:10, endln:14:44
      |vpiFullName:work@ScratchPad.calcBaseAddrs
    |vpiIODecl:
    \_io_decl: (dummy), line:14:72, endln:14:77
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiDirection:1
      |vpiName:dummy
      |vpiTypedef:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.dummy)
        |vpiParent:
        \_io_decl: (dummy), line:14:72, endln:14:77
        |vpiFullName:work@ScratchPad.calcBaseAddrs.dummy
        |vpiActual:
        \_logic_typespec: , line:14:65, endln:14:71
    |vpiStmt:
    \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiFullName:work@ScratchPad.calcBaseAddrs
      |vpiVariables:
      \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
      |vpiVariables:
      \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
      |vpiVariables:
      \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
      |vpiVariables:
      \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
      |vpiVariables:
      \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
      |vpiStmt:
      \_begin: (work@ScratchPad.calcBaseAddrs), line:20:5, endln:35:8
        |vpiParent:
        \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
        |vpiFullName:work@ScratchPad.calcBaseAddrs
        |vpiStmt:
        \_assignment: , line:21:9, endln:21:61
          |vpiParent:
          \_begin: (work@ScratchPad.calcBaseAddrs), line:20:5, endln:35:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:21:25, endln:21:61
            |vpiParent:
            \_assignment: , line:21:9, endln:21:61
            |vpiOpType:34
            |vpiOperand:
            \_operation: , line:21:26, endln:21:54
              |vpiParent:
              \_operation: , line:21:25, endln:21:61
              |vpiOpType:25
              |vpiOperand:
              \_operation: , line:21:26, endln:21:43
                |vpiParent:
                \_operation: , line:21:26, endln:21:54
                |vpiOpType:25
                |vpiOperand:
                \_ref_obj: (work@ScratchPad.calcBaseAddrs.M_COUNT), line:21:26, endln:21:33
                  |vpiParent:
                  \_operation: , line:21:26, endln:21:43
                  |vpiName:M_COUNT
                  |vpiFullName:work@ScratchPad.calcBaseAddrs.M_COUNT
                |vpiOperand:
                \_ref_obj: (work@ScratchPad.calcBaseAddrs.M_REGIONS), line:21:34, endln:21:43
                  |vpiParent:
                  \_operation: , line:21:26, endln:21:43
                  |vpiName:M_REGIONS
                  |vpiFullName:work@ScratchPad.calcBaseAddrs.M_REGIONS
              |vpiOperand:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.ADDR_WIDTH), line:21:44, endln:21:54
                |vpiParent:
                \_operation: , line:21:26, endln:21:54
                |vpiName:ADDR_WIDTH
                |vpiFullName:work@ScratchPad.calcBaseAddrs.ADDR_WIDTH
            |vpiOperand:
            \_operation: , line:21:54, endln:21:60
              |vpiParent:
              \_operation: , line:21:25, endln:21:61
              |vpiOpType:33
              |vpiOperand:
              \_constant: , line:21:55, endln:21:59
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
                |vpiConstType:3
          |vpiLhs:
          \_ref_obj: (work@ScratchPad.calcBaseAddrs.calcBaseAddrs), line:21:9, endln:21:22
            |vpiParent:
            \_assignment: , line:21:9, endln:21:61
            |vpiName:calcBaseAddrs
            |vpiFullName:work@ScratchPad.calcBaseAddrs.calcBaseAddrs
            |vpiActual:
            \_logic_var: (work@ScratchPad.calcBaseAddrs), line:14:10, endln:14:44
        |vpiStmt:
        \_assignment: , line:22:9, endln:22:17
          |vpiParent:
          \_begin: (work@ScratchPad.calcBaseAddrs), line:20:5, endln:35:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:22:16, endln:22:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:22:9, endln:22:13
            |vpiParent:
            \_assignment: , line:22:9, endln:22:17
            |vpiName:base
            |vpiFullName:work@ScratchPad.calcBaseAddrs.base
            |vpiActual:
            \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
        |vpiStmt:
        \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
          |vpiParent:
          \_begin: (work@ScratchPad.calcBaseAddrs), line:20:5, endln:35:8
          |vpiFullName:work@ScratchPad.calcBaseAddrs
          |vpiForInitStmt:
          \_assign_stmt: , line:23:14, endln:23:19
            |vpiParent:
            \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
            |vpiRhs:
            \_constant: , line:23:18, endln:23:19
              |vpiParent:
              \_assign_stmt: , line:23:14, endln:23:19
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiLhs:
            \_ref_var: (work@ScratchPad.calcBaseAddrs.i), line:23:14, endln:23:15
              |vpiParent:
              \_assign_stmt: , line:23:14, endln:23:19
              |vpiName:i
              |vpiFullName:work@ScratchPad.calcBaseAddrs.i
          |vpiForIncStmt:
          \_assignment: , line:23:44, endln:23:53
            |vpiParent:
            \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:23:48, endln:23:53
              |vpiParent:
              \_assignment: , line:23:44, endln:23:53
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.i), line:23:48, endln:23:49
                |vpiParent:
                \_operation: , line:23:48, endln:23:53
                |vpiName:i
                |vpiFullName:work@ScratchPad.calcBaseAddrs.i
                |vpiActual:
                \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
              |vpiOperand:
              \_constant: , line:23:52, endln:23:53
                |vpiParent:
                \_operation: , line:23:48, endln:23:53
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@ScratchPad.calcBaseAddrs.i), line:23:44, endln:23:45
              |vpiParent:
              \_assignment: , line:23:44, endln:23:53
              |vpiName:i
              |vpiFullName:work@ScratchPad.calcBaseAddrs.i
              |vpiActual:
              \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
          |vpiCondition:
          \_operation: , line:23:21, endln:23:42
            |vpiParent:
            \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@ScratchPad.calcBaseAddrs.i), line:23:21, endln:23:22
              |vpiParent:
              \_operation: , line:23:21, endln:23:42
              |vpiName:i
              |vpiFullName:work@ScratchPad.calcBaseAddrs.i
              |vpiActual:
              \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
            |vpiOperand:
            \_operation: , line:23:25, endln:23:42
              |vpiParent:
              \_operation: , line:23:21, endln:23:42
              |vpiOpType:25
              |vpiOperand:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.M_COUNT), line:23:25, endln:23:32
                |vpiParent:
                \_operation: , line:23:25, endln:23:42
                |vpiName:M_COUNT
                |vpiFullName:work@ScratchPad.calcBaseAddrs.M_COUNT
              |vpiOperand:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.M_REGIONS), line:23:33, endln:23:42
                |vpiParent:
                \_operation: , line:23:25, endln:23:42
                |vpiName:M_REGIONS
                |vpiFullName:work@ScratchPad.calcBaseAddrs.M_REGIONS
          |vpiStmt:
          \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
            |vpiParent:
            \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
            |vpiFullName:work@ScratchPad.calcBaseAddrs
            |vpiStmt:
            \_assignment: , line:24:13, endln:24:45
              |vpiParent:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_indexed_part_select: M_ADDR_WIDTH (work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH), line:24:34, endln:24:44
                |vpiParent:
                \_assignment: , line:24:13, endln:24:45
                |vpiName:M_ADDR_WIDTH
                |vpiFullName:work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH
                |vpiDefName:M_ADDR_WIDTH
                |vpiConstantSelect:1
                |vpiIndexedPartSelectType:1
                |vpiBaseExpr:
                \_operation: , line:24:34, endln:24:38
                  |vpiParent:
                  \_indexed_part_select: M_ADDR_WIDTH (work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH), line:24:34, endln:24:44
                  |vpiOpType:25
                  |vpiOperand:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH.i), line:24:34, endln:24:35
                    |vpiParent:
                    \_operation: , line:24:34, endln:24:38
                    |vpiName:i
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH.i
                    |vpiActual:
                    \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
                  |vpiOperand:
                  \_constant: , line:24:36, endln:24:38
                    |vpiParent:
                    \_operation: , line:24:34, endln:24:38
                    |vpiDecompile:32
                    |vpiSize:64
                    |UINT:32
                    |vpiConstType:9
                |vpiWidthExpr:
                \_constant: , line:24:42, endln:24:44
                  |vpiDecompile:32
                  |vpiSize:64
                  |UINT:32
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.width), line:24:13, endln:24:18
                |vpiParent:
                \_assignment: , line:24:13, endln:24:45
                |vpiName:width
                |vpiFullName:work@ScratchPad.calcBaseAddrs.width
                |vpiActual:
                \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
            |vpiStmt:
            \_assignment: , line:25:13, endln:25:62
              |vpiParent:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:25:20, endln:25:62
                |vpiParent:
                \_assignment: , line:25:13, endln:25:62
                |vpiOpType:23
                |vpiOperand:
                \_operation: , line:25:20, endln:25:38
                  |vpiParent:
                  \_operation: , line:25:20, endln:25:62
                  |vpiOpType:34
                  |vpiOperand:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.ADDR_WIDTH), line:25:21, endln:25:31
                    |vpiParent:
                    \_operation: , line:25:20, endln:25:38
                    |vpiName:ADDR_WIDTH
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.ADDR_WIDTH
                  |vpiOperand:
                  \_operation: , line:25:31, endln:25:37
                    |vpiParent:
                    \_operation: , line:25:20, endln:25:38
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:25:32, endln:25:36
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                      |vpiConstType:3
                |vpiOperand:
                \_operation: , line:25:43, endln:25:61
                  |vpiParent:
                  \_operation: , line:25:20, endln:25:62
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.ADDR_WIDTH), line:25:43, endln:25:53
                    |vpiParent:
                    \_operation: , line:25:43, endln:25:61
                    |vpiName:ADDR_WIDTH
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.ADDR_WIDTH
                  |vpiOperand:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.width), line:25:56, endln:25:61
                    |vpiParent:
                    \_operation: , line:25:43, endln:25:61
                    |vpiName:width
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.width
                    |vpiActual:
                    \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
              |vpiLhs:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.mask), line:25:13, endln:25:17
                |vpiParent:
                \_assignment: , line:25:13, endln:25:62
                |vpiName:mask
                |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
                |vpiActual:
                \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
            |vpiStmt:
            \_assignment: , line:26:13, endln:26:28
              |vpiParent:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:26:20, endln:26:28
                |vpiParent:
                \_assignment: , line:26:13, endln:26:28
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@ScratchPad.calcBaseAddrs.mask), line:26:20, endln:26:24
                  |vpiParent:
                  \_operation: , line:26:20, endln:26:28
                  |vpiName:mask
                  |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
                  |vpiActual:
                  \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
                |vpiOperand:
                \_constant: , line:26:27, endln:26:28
                  |vpiParent:
                  \_operation: , line:26:20, endln:26:28
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiLhs:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.size), line:26:13, endln:26:17
                |vpiParent:
                \_assignment: , line:26:13, endln:26:28
                |vpiName:size
                |vpiFullName:work@ScratchPad.calcBaseAddrs.size
                |vpiActual:
                \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
            |vpiStmt:
            \_if_stmt: , line:27:13, endln:33:16
              |vpiParent:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
              |vpiCondition:
              \_operation: , line:27:17, endln:27:26
                |vpiParent:
                \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
                |vpiOpType:18
                |vpiOperand:
                \_ref_obj: (work@ScratchPad.calcBaseAddrs.width), line:27:17, endln:27:22
                  |vpiParent:
                  \_operation: , line:27:17, endln:27:26
                  |vpiName:width
                  |vpiFullName:work@ScratchPad.calcBaseAddrs.width
                  |vpiActual:
                  \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
                |vpiOperand:
                \_constant: , line:27:25, endln:27:26
                  |vpiParent:
                  \_operation: , line:27:17, endln:27:26
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiStmt:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                |vpiParent:
                \_if_stmt: , line:27:13, endln:33:16
                |vpiFullName:work@ScratchPad.calcBaseAddrs
                |vpiStmt:
                \_if_stmt: , line:28:17, endln:30:20
                  |vpiParent:
                  \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                  |vpiCondition:
                  \_operation: , line:28:21, endln:28:39
                    |vpiParent:
                    \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                    |vpiOpType:15
                    |vpiOperand:
                    \_operation: , line:28:22, endln:28:33
                      |vpiParent:
                      \_operation: , line:28:21, endln:28:39
                      |vpiOpType:28
                      |vpiOperand:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:28:22, endln:28:26
                        |vpiParent:
                        \_operation: , line:28:22, endln:28:33
                        |vpiName:base
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                        |vpiActual:
                        \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                      |vpiOperand:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.mask), line:28:29, endln:28:33
                        |vpiParent:
                        \_operation: , line:28:22, endln:28:33
                        |vpiName:mask
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
                        |vpiActual:
                        \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
                    |vpiOperand:
                    \_constant: , line:28:38, endln:28:39
                      |vpiParent:
                      \_operation: , line:28:21, endln:28:39
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                  |vpiStmt:
                  \_begin: (work@ScratchPad.calcBaseAddrs), line:28:41, endln:30:20
                    |vpiParent:
                    \_if_stmt: , line:28:17, endln:30:20
                    |vpiFullName:work@ScratchPad.calcBaseAddrs
                    |vpiStmt:
                    \_assignment: , line:29:20, endln:29:54
                      |vpiParent:
                      \_begin: (work@ScratchPad.calcBaseAddrs), line:28:41, endln:30:20
                      |vpiOpType:82
                      |vpiBlocking:1
                      |vpiRhs:
                      \_operation: , line:29:27, endln:29:54
                        |vpiParent:
                        \_assignment: , line:29:20, endln:29:54
                        |vpiOpType:11
                        |vpiOperand:
                        \_operation: , line:29:27, endln:29:38
                          |vpiParent:
                          \_operation: , line:29:27, endln:29:54
                          |vpiOpType:24
                          |vpiOperand:
                          \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:29:27, endln:29:31
                            |vpiParent:
                            \_operation: , line:29:27, endln:29:38
                            |vpiName:base
                            |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                            |vpiActual:
                            \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                          |vpiOperand:
                          \_ref_obj: (work@ScratchPad.calcBaseAddrs.size), line:29:34, endln:29:38
                            |vpiParent:
                            \_operation: , line:29:27, endln:29:38
                            |vpiName:size
                            |vpiFullName:work@ScratchPad.calcBaseAddrs.size
                            |vpiActual:
                            \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
                        |vpiOperand:
                        \_operation: , line:29:42, endln:29:53
                          |vpiParent:
                          \_operation: , line:29:27, endln:29:54
                          |vpiOpType:28
                          |vpiOperand:
                          \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:29:42, endln:29:46
                            |vpiParent:
                            \_operation: , line:29:42, endln:29:53
                            |vpiName:base
                            |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                            |vpiActual:
                            \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                          |vpiOperand:
                          \_ref_obj: (work@ScratchPad.calcBaseAddrs.mask), line:29:49, endln:29:53
                            |vpiParent:
                            \_operation: , line:29:42, endln:29:53
                            |vpiName:mask
                            |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
                            |vpiActual:
                            \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
                      |vpiLhs:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:29:20, endln:29:24
                        |vpiParent:
                        \_assignment: , line:29:20, endln:29:54
                        |vpiName:base
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                        |vpiActual:
                        \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                |vpiStmt:
                \_assignment: , line:31:17, endln:31:67
                  |vpiParent:
                  \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:31:63, endln:31:67
                    |vpiParent:
                    \_assignment: , line:31:17, endln:31:67
                    |vpiName:base
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                    |vpiActual:
                    \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                  |vpiLhs:
                  \_indexed_part_select: calcBaseAddrs (work@ScratchPad.calcBaseAddrs.calcBaseAddrs), line:31:17, endln:31:60
                    |vpiParent:
                    \_assignment: , line:31:17, endln:31:67
                    |vpiName:calcBaseAddrs
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.calcBaseAddrs
                    |vpiDefName:calcBaseAddrs
                    |vpiActual:
                    \_logic_var: (work@ScratchPad.calcBaseAddrs), line:14:10, endln:14:44
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_operation: , line:31:31, endln:31:45
                      |vpiParent:
                      \_indexed_part_select: calcBaseAddrs (work@ScratchPad.calcBaseAddrs.calcBaseAddrs), line:31:17, endln:31:60
                      |vpiOpType:25
                      |vpiOperand:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.calcBaseAddrs.i), line:31:31, endln:31:32
                        |vpiParent:
                        \_operation: , line:31:31, endln:31:45
                        |vpiName:i
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.calcBaseAddrs.i
                        |vpiActual:
                        \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
                      |vpiOperand:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.calcBaseAddrs.ADDR_WIDTH), line:31:35, endln:31:45
                        |vpiParent:
                        \_operation: , line:31:31, endln:31:45
                        |vpiName:ADDR_WIDTH
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.calcBaseAddrs.ADDR_WIDTH
                    |vpiWidthExpr:
                    \_ref_obj: (work@ScratchPad.calcBaseAddrs.ADDR_WIDTH), line:31:49, endln:31:59
                      |vpiParent:
                      \_indexed_part_select: calcBaseAddrs (work@ScratchPad.calcBaseAddrs.calcBaseAddrs), line:31:17, endln:31:60
                      |vpiName:ADDR_WIDTH
                      |vpiFullName:work@ScratchPad.calcBaseAddrs.ADDR_WIDTH
                |vpiStmt:
                \_assignment: , line:32:17, endln:32:35
                  |vpiParent:
                  \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_operation: , line:32:24, endln:32:35
                    |vpiParent:
                    \_assignment: , line:32:17, endln:32:35
                    |vpiOpType:24
                    |vpiOperand:
                    \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:32:24, endln:32:28
                      |vpiParent:
                      \_operation: , line:32:24, endln:32:35
                      |vpiName:base
                      |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                      |vpiActual:
                      \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                    |vpiOperand:
                    \_ref_obj: (work@ScratchPad.calcBaseAddrs.size), line:32:31, endln:32:35
                      |vpiParent:
                      \_operation: , line:32:24, endln:32:35
                      |vpiName:size
                      |vpiFullName:work@ScratchPad.calcBaseAddrs.size
                      |vpiActual:
                      \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
                  |vpiLhs:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:32:17, endln:32:21
                    |vpiParent:
                    \_assignment: , line:32:17, endln:32:35
                    |vpiName:base
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                    |vpiActual:
                    \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
    |vpiInstance:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
  |vpiGenStmt:
  \_gen_if: , line:40:1, endln:40:3
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiCondition:
    \_operation: , line:40:5, endln:40:157
      |vpiParent:
      \_gen_if: , line:40:1, endln:40:3
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@ScratchPad.M_BASE_ADDR_INT), line:40:5, endln:40:20
        |vpiParent:
        \_operation: , line:40:5, endln:40:157
        |vpiName:M_BASE_ADDR_INT
        |vpiFullName:work@ScratchPad.M_BASE_ADDR_INT
      |vpiOperand:
      \_constant: , line:40:24, endln:40:157
        |vpiParent:
        \_operation: , line:40:5, endln:40:157
        |vpiDecompile:128'b00000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
        |vpiSize:128
        |BIN:00000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
        |vpiConstType:3
    |vpiStmt:
    \_begin: (work@ScratchPad)
      |vpiParent:
      \_gen_if: , line:40:1, endln:40:3
      |vpiFullName:work@ScratchPad
      |vpiStmt:
      \_ref_module: work@GOOD (good), line:41:8, endln:41:12
        |vpiParent:
        \_begin: (work@ScratchPad)
        |vpiName:good
        |vpiDefName:work@GOOD
|uhdmtopModules:
\_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
  |vpiName:work@ScratchPad
  |vpiParameter:
  \_parameter: (work@ScratchPad.M_COUNT), line:10:11, endln:10:18
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |UINT:4
    |vpiTypespec:
    \_ref_typespec: (work@ScratchPad.M_COUNT)
      |vpiParent:
      \_parameter: (work@ScratchPad.M_COUNT), line:10:11, endln:10:18
      |vpiFullName:work@ScratchPad.M_COUNT
      |vpiActual:
      \_int_typespec: , line:10:1, endln:10:22
    |vpiName:M_COUNT
    |vpiFullName:work@ScratchPad.M_COUNT
  |vpiParameter:
  \_parameter: (work@ScratchPad.M_REGIONS), line:11:11, endln:11:20
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@ScratchPad.M_REGIONS)
      |vpiParent:
      \_parameter: (work@ScratchPad.M_REGIONS), line:11:11, endln:11:20
      |vpiFullName:work@ScratchPad.M_REGIONS
      |vpiActual:
      \_int_typespec: , line:11:1, endln:11:24
    |vpiName:M_REGIONS
    |vpiFullName:work@ScratchPad.M_REGIONS
  |vpiParameter:
  \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@ScratchPad.ADDR_WIDTH)
      |vpiParent:
      \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
      |vpiFullName:work@ScratchPad.ADDR_WIDTH
      |vpiActual:
      \_int_typespec: , line:12:1, endln:12:26
    |vpiName:ADDR_WIDTH
    |vpiFullName:work@ScratchPad.ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@ScratchPad.M_ADDR_WIDTH), line:13:11, endln:13:23
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiName:M_ADDR_WIDTH
    |vpiFullName:work@ScratchPad.M_ADDR_WIDTH
  |vpiParameter:
  \_parameter: (work@ScratchPad.M_BASE_ADDR_INT), line:38:11, endln:38:26
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiName:M_BASE_ADDR_INT
    |vpiFullName:work@ScratchPad.M_BASE_ADDR_INT
  |vpiParamAssign:
  \_param_assign: , line:10:11, endln:10:22
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_constant: , line:10:21, endln:10:22
      |vpiParent:
      \_param_assign: , line:10:11, endln:10:22
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad)
        |vpiParent:
        \_constant: , line:10:21, endln:10:22
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_int_typespec: , line:10:1, endln:10:22
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ScratchPad.M_COUNT), line:10:11, endln:10:18
  |vpiParamAssign:
  \_param_assign: , line:11:11, endln:11:24
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_constant: , line:11:23, endln:11:24
      |vpiParent:
      \_param_assign: , line:11:11, endln:11:24
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad)
        |vpiParent:
        \_constant: , line:11:23, endln:11:24
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_int_typespec: , line:11:1, endln:11:24
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ScratchPad.M_REGIONS), line:11:11, endln:11:20
  |vpiParamAssign:
  \_param_assign: , line:12:11, endln:12:26
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_constant: , line:12:24, endln:12:26
      |vpiParent:
      \_param_assign: , line:12:11, endln:12:26
      |vpiDecompile:32
      |vpiSize:32
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad)
        |vpiParent:
        \_constant: , line:12:24, endln:12:26
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_int_typespec: , line:12:1, endln:12:26
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
  |vpiParamAssign:
  \_param_assign: , line:13:11, endln:13:56
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_constant: , line:13:26, endln:13:56
      |vpiParent:
      \_param_assign: , line:13:11, endln:13:56
      |vpiDecompile:128'b00000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000
      |vpiSize:128
      |BIN:00000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad)
        |vpiParent:
        \_constant: , line:13:26, endln:13:56
        |vpiFullName:work@ScratchPad
        |vpiActual:
        \_int_typespec: 
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@ScratchPad.M_ADDR_WIDTH), line:13:11, endln:13:23
  |vpiParamAssign:
  \_param_assign: , line:38:11, endln:38:45
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiRhs:
    \_constant: , line:38:29, endln:38:45
      |vpiParent:
      \_param_assign: , line:38:11, endln:38:45
      |vpiDecompile:128'b00000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
      |vpiSize:128
      |BIN:00000011000000000000000000000000000000100000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@ScratchPad.M_BASE_ADDR_INT), line:38:11, endln:38:26
  |vpiDefName:work@ScratchPad
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiName:calcBaseAddrs
    |vpiFullName:work@ScratchPad.calcBaseAddrs
    |vpiVariables:
    \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.i)
        |vpiParent:
        \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
        |vpiFullName:work@ScratchPad.calcBaseAddrs.i
        |vpiActual:
        \_integer_typespec: , line:15:5, endln:15:12
      |vpiName:i
      |vpiFullName:work@ScratchPad.calcBaseAddrs.i
      |vpiSigned:1
    |vpiVariables:
    \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.base)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
        |vpiFullName:work@ScratchPad.calcBaseAddrs.base
        |vpiActual:
        \_logic_typespec: , line:16:5, endln:16:25
      |vpiName:base
      |vpiFullName:work@ScratchPad.calcBaseAddrs.base
    |vpiVariables:
    \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.width)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
        |vpiFullName:work@ScratchPad.calcBaseAddrs.width
        |vpiActual:
        \_logic_typespec: , line:17:5, endln:17:25
      |vpiName:width
      |vpiFullName:work@ScratchPad.calcBaseAddrs.width
    |vpiVariables:
    \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.size)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
        |vpiFullName:work@ScratchPad.calcBaseAddrs.size
        |vpiActual:
        \_logic_typespec: , line:18:5, endln:18:25
      |vpiName:size
      |vpiFullName:work@ScratchPad.calcBaseAddrs.size
    |vpiVariables:
    \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiTypespec:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.mask)
        |vpiParent:
        \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
        |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
        |vpiActual:
        \_logic_typespec: , line:19:5, endln:19:25
      |vpiName:mask
      |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@ScratchPad.calcBaseAddrs), line:14:10, endln:14:44
    |vpiIODecl:
    \_io_decl: (dummy), line:14:72, endln:14:77
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiDirection:1
      |vpiName:dummy
      |vpiTypedef:
      \_ref_typespec: (work@ScratchPad.calcBaseAddrs.dummy)
        |vpiParent:
        \_io_decl: (dummy), line:14:72, endln:14:77
        |vpiFullName:work@ScratchPad.calcBaseAddrs.dummy
        |vpiActual:
        \_logic_typespec: , line:14:65, endln:14:71
    |vpiStmt:
    \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
      |vpiParent:
      \_function: (work@ScratchPad.calcBaseAddrs), line:14:1, endln:36:12
      |vpiFullName:work@ScratchPad.calcBaseAddrs
      |vpiVariables:
      \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
        |vpiParent:
        \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
        |vpiTypespec:
        \_ref_typespec: (work@ScratchPad.calcBaseAddrs.i)
          |vpiParent:
          \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
          |vpiFullName:work@ScratchPad.calcBaseAddrs.i
          |vpiActual:
          \_integer_typespec: , line:15:5, endln:15:12
        |vpiName:i
        |vpiFullName:work@ScratchPad.calcBaseAddrs.i
        |vpiSigned:1
      |vpiVariables:
      \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
        |vpiParent:
        \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
        |vpiTypespec:
        \_ref_typespec: (work@ScratchPad.calcBaseAddrs.base)
          |vpiParent:
          \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
          |vpiFullName:work@ScratchPad.calcBaseAddrs.base
          |vpiActual:
          \_logic_typespec: , line:16:5, endln:16:25
        |vpiName:base
        |vpiFullName:work@ScratchPad.calcBaseAddrs.base
      |vpiVariables:
      \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
        |vpiParent:
        \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
        |vpiTypespec:
        \_ref_typespec: (work@ScratchPad.calcBaseAddrs.width)
          |vpiParent:
          \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
          |vpiFullName:work@ScratchPad.calcBaseAddrs.width
          |vpiActual:
          \_logic_typespec: , line:17:5, endln:17:25
        |vpiName:width
        |vpiFullName:work@ScratchPad.calcBaseAddrs.width
      |vpiVariables:
      \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
        |vpiParent:
        \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
        |vpiTypespec:
        \_ref_typespec: (work@ScratchPad.calcBaseAddrs.size)
          |vpiParent:
          \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
          |vpiFullName:work@ScratchPad.calcBaseAddrs.size
          |vpiActual:
          \_logic_typespec: , line:18:5, endln:18:25
        |vpiName:size
        |vpiFullName:work@ScratchPad.calcBaseAddrs.size
      |vpiVariables:
      \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
        |vpiParent:
        \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
        |vpiTypespec:
        \_ref_typespec: (work@ScratchPad.calcBaseAddrs.mask)
          |vpiParent:
          \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
          |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
          |vpiActual:
          \_logic_typespec: , line:19:5, endln:19:25
        |vpiName:mask
        |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
      |vpiStmt:
      \_begin: (work@ScratchPad.calcBaseAddrs), line:20:5, endln:35:8
        |vpiParent:
        \_begin: (work@ScratchPad.calcBaseAddrs), line:16:5, endln:16:31
        |vpiFullName:work@ScratchPad.calcBaseAddrs
        |vpiStmt:
        \_assignment: , line:21:9, endln:21:61
          |vpiParent:
          \_begin: (work@ScratchPad.calcBaseAddrs), line:20:5, endln:35:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:21:25, endln:21:61
            |vpiParent:
            \_assignment: , line:21:9, endln:21:61
            |vpiOpType:34
            |vpiOperand:
            \_constant: , line:21:26, endln:21:54
              |vpiDecompile:128
              |vpiSize:64
              |INT:128
              |vpiConstType:7
            |vpiOperand:
            \_operation: , line:21:54, endln:21:60
              |vpiParent:
              \_operation: , line:21:25, endln:21:61
              |vpiOpType:33
              |vpiOperand:
              \_constant: , line:21:55, endln:21:59
          |vpiLhs:
          \_ref_obj: (work@ScratchPad.calcBaseAddrs.calcBaseAddrs), line:21:9, endln:21:22
            |vpiParent:
            \_assignment: , line:21:9, endln:21:61
            |vpiName:calcBaseAddrs
            |vpiFullName:work@ScratchPad.calcBaseAddrs.calcBaseAddrs
            |vpiActual:
            \_logic_var: (work@ScratchPad.calcBaseAddrs), line:14:10, endln:14:44
        |vpiStmt:
        \_assignment: , line:22:9, endln:22:17
          |vpiParent:
          \_begin: (work@ScratchPad.calcBaseAddrs), line:20:5, endln:35:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:22:16, endln:22:17
          |vpiLhs:
          \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:22:9, endln:22:13
            |vpiParent:
            \_assignment: , line:22:9, endln:22:17
            |vpiName:base
            |vpiFullName:work@ScratchPad.calcBaseAddrs.base
            |vpiActual:
            \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
        |vpiStmt:
        \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
          |vpiParent:
          \_begin: (work@ScratchPad.calcBaseAddrs), line:20:5, endln:35:8
          |vpiFullName:work@ScratchPad.calcBaseAddrs
          |vpiForInitStmt:
          \_assign_stmt: , line:23:14, endln:23:19
            |vpiParent:
            \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
            |vpiRhs:
            \_constant: , line:23:18, endln:23:19
            |vpiLhs:
            \_ref_var: (work@ScratchPad.calcBaseAddrs.i), line:23:14, endln:23:15
              |vpiParent:
              \_assign_stmt: , line:23:14, endln:23:19
              |vpiName:i
              |vpiFullName:work@ScratchPad.calcBaseAddrs.i
              |vpiActual:
              \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
          |vpiForIncStmt:
          \_assignment: , line:23:44, endln:23:53
            |vpiParent:
            \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:23:48, endln:23:53
              |vpiParent:
              \_assignment: , line:23:44, endln:23:53
              |vpiOpType:24
              |vpiOperand:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.i), line:23:48, endln:23:49
                |vpiParent:
                \_operation: , line:23:48, endln:23:53
                |vpiName:i
                |vpiFullName:work@ScratchPad.calcBaseAddrs.i
                |vpiActual:
                \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
              |vpiOperand:
              \_constant: , line:23:52, endln:23:53
            |vpiLhs:
            \_ref_obj: (work@ScratchPad.calcBaseAddrs.i), line:23:44, endln:23:45
              |vpiParent:
              \_assignment: , line:23:44, endln:23:53
              |vpiName:i
              |vpiFullName:work@ScratchPad.calcBaseAddrs.i
              |vpiActual:
              \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
          |vpiCondition:
          \_operation: , line:23:21, endln:23:42
            |vpiParent:
            \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
            |vpiOpType:20
            |vpiOperand:
            \_ref_obj: (work@ScratchPad.calcBaseAddrs.i), line:23:21, endln:23:22
              |vpiParent:
              \_operation: , line:23:21, endln:23:42
              |vpiName:i
              |vpiFullName:work@ScratchPad.calcBaseAddrs.i
              |vpiActual:
              \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
            |vpiOperand:
            \_constant: , line:23:25, endln:23:42
              |vpiDecompile:4
              |vpiSize:64
              |INT:4
              |vpiConstType:7
          |vpiStmt:
          \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
            |vpiParent:
            \_for_stmt: (work@ScratchPad.calcBaseAddrs), line:23:9, endln:23:12
            |vpiFullName:work@ScratchPad.calcBaseAddrs
            |vpiStmt:
            \_assignment: , line:24:13, endln:24:45
              |vpiParent:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_indexed_part_select: M_ADDR_WIDTH (work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH), line:24:34, endln:24:44
                |vpiParent:
                \_assignment: , line:24:13, endln:24:45
                |vpiName:M_ADDR_WIDTH
                |vpiFullName:work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH
                |vpiDefName:M_ADDR_WIDTH
                |vpiActual:
                \_parameter: (work@ScratchPad.M_ADDR_WIDTH), line:13:11, endln:13:23
                |vpiConstantSelect:1
                |vpiIndexedPartSelectType:1
                |vpiBaseExpr:
                \_operation: , line:24:34, endln:24:38
                  |vpiParent:
                  \_indexed_part_select: M_ADDR_WIDTH (work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH), line:24:34, endln:24:44
                  |vpiOpType:25
                  |vpiOperand:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH.i), line:24:34, endln:24:35
                    |vpiParent:
                    \_operation: , line:24:34, endln:24:38
                    |vpiName:i
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.M_ADDR_WIDTH.i
                    |vpiActual:
                    \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
                  |vpiOperand:
                  \_constant: , line:24:36, endln:24:38
                |vpiWidthExpr:
                \_constant: , line:24:42, endln:24:44
              |vpiLhs:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.width), line:24:13, endln:24:18
                |vpiParent:
                \_assignment: , line:24:13, endln:24:45
                |vpiName:width
                |vpiFullName:work@ScratchPad.calcBaseAddrs.width
                |vpiActual:
                \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
            |vpiStmt:
            \_assignment: , line:25:13, endln:25:62
              |vpiParent:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:25:20, endln:25:62
                |vpiParent:
                \_assignment: , line:25:13, endln:25:62
                |vpiOpType:23
                |vpiOperand:
                \_operation: , line:25:20, endln:25:38
                  |vpiParent:
                  \_operation: , line:25:20, endln:25:62
                  |vpiOpType:34
                  |vpiOperand:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.ADDR_WIDTH), line:25:21, endln:25:31
                    |vpiParent:
                    \_operation: , line:25:20, endln:25:38
                    |vpiName:ADDR_WIDTH
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.ADDR_WIDTH
                    |vpiActual:
                    \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
                  |vpiOperand:
                  \_operation: , line:25:31, endln:25:37
                    |vpiParent:
                    \_operation: , line:25:20, endln:25:38
                    |vpiOpType:33
                    |vpiOperand:
                    \_constant: , line:25:32, endln:25:36
                |vpiOperand:
                \_operation: , line:25:43, endln:25:61
                  |vpiParent:
                  \_operation: , line:25:20, endln:25:62
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.ADDR_WIDTH), line:25:43, endln:25:53
                    |vpiParent:
                    \_operation: , line:25:43, endln:25:61
                    |vpiName:ADDR_WIDTH
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.ADDR_WIDTH
                    |vpiActual:
                    \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
                  |vpiOperand:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.width), line:25:56, endln:25:61
                    |vpiParent:
                    \_operation: , line:25:43, endln:25:61
                    |vpiName:width
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.width
                    |vpiActual:
                    \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
              |vpiLhs:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.mask), line:25:13, endln:25:17
                |vpiParent:
                \_assignment: , line:25:13, endln:25:62
                |vpiName:mask
                |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
                |vpiActual:
                \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
            |vpiStmt:
            \_assignment: , line:26:13, endln:26:28
              |vpiParent:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_operation: , line:26:20, endln:26:28
                |vpiParent:
                \_assignment: , line:26:13, endln:26:28
                |vpiOpType:24
                |vpiOperand:
                \_ref_obj: (work@ScratchPad.calcBaseAddrs.mask), line:26:20, endln:26:24
                  |vpiParent:
                  \_operation: , line:26:20, endln:26:28
                  |vpiName:mask
                  |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
                  |vpiActual:
                  \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
                |vpiOperand:
                \_constant: , line:26:27, endln:26:28
              |vpiLhs:
              \_ref_obj: (work@ScratchPad.calcBaseAddrs.size), line:26:13, endln:26:17
                |vpiParent:
                \_assignment: , line:26:13, endln:26:28
                |vpiName:size
                |vpiFullName:work@ScratchPad.calcBaseAddrs.size
                |vpiActual:
                \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
            |vpiStmt:
            \_if_stmt: , line:27:13, endln:33:16
              |vpiParent:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:23:55, endln:34:12
              |vpiCondition:
              \_operation: , line:27:17, endln:27:26
                |vpiParent:
                \_if_stmt: , line:27:13, endln:33:16
                |vpiOpType:18
                |vpiOperand:
                \_ref_obj: (work@ScratchPad.calcBaseAddrs.width), line:27:17, endln:27:22
                  |vpiParent:
                  \_operation: , line:27:17, endln:27:26
                  |vpiName:width
                  |vpiFullName:work@ScratchPad.calcBaseAddrs.width
                  |vpiActual:
                  \_logic_var: (work@ScratchPad.calcBaseAddrs.width), line:17:26, endln:17:31
                |vpiOperand:
                \_constant: , line:27:25, endln:27:26
              |vpiStmt:
              \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                |vpiParent:
                \_if_stmt: , line:27:13, endln:33:16
                |vpiFullName:work@ScratchPad.calcBaseAddrs
                |vpiStmt:
                \_if_stmt: , line:28:17, endln:30:20
                  |vpiParent:
                  \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                  |vpiCondition:
                  \_operation: , line:28:21, endln:28:39
                    |vpiParent:
                    \_if_stmt: , line:28:17, endln:30:20
                    |vpiOpType:15
                    |vpiOperand:
                    \_operation: , line:28:22, endln:28:33
                      |vpiParent:
                      \_operation: , line:28:21, endln:28:39
                      |vpiOpType:28
                      |vpiOperand:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:28:22, endln:28:26
                        |vpiParent:
                        \_operation: , line:28:22, endln:28:33
                        |vpiName:base
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                        |vpiActual:
                        \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                      |vpiOperand:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.mask), line:28:29, endln:28:33
                        |vpiParent:
                        \_operation: , line:28:22, endln:28:33
                        |vpiName:mask
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
                        |vpiActual:
                        \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
                    |vpiOperand:
                    \_constant: , line:28:38, endln:28:39
                  |vpiStmt:
                  \_begin: (work@ScratchPad.calcBaseAddrs), line:28:41, endln:30:20
                    |vpiParent:
                    \_if_stmt: , line:28:17, endln:30:20
                    |vpiFullName:work@ScratchPad.calcBaseAddrs
                    |vpiStmt:
                    \_assignment: , line:29:20, endln:29:54
                      |vpiParent:
                      \_begin: (work@ScratchPad.calcBaseAddrs), line:28:41, endln:30:20
                      |vpiOpType:82
                      |vpiBlocking:1
                      |vpiRhs:
                      \_operation: , line:29:27, endln:29:54
                        |vpiParent:
                        \_assignment: , line:29:20, endln:29:54
                        |vpiOpType:11
                        |vpiOperand:
                        \_operation: , line:29:27, endln:29:38
                          |vpiParent:
                          \_operation: , line:29:27, endln:29:54
                          |vpiOpType:24
                          |vpiOperand:
                          \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:29:27, endln:29:31
                            |vpiParent:
                            \_operation: , line:29:27, endln:29:38
                            |vpiName:base
                            |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                            |vpiActual:
                            \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                          |vpiOperand:
                          \_ref_obj: (work@ScratchPad.calcBaseAddrs.size), line:29:34, endln:29:38
                            |vpiParent:
                            \_operation: , line:29:27, endln:29:38
                            |vpiName:size
                            |vpiFullName:work@ScratchPad.calcBaseAddrs.size
                            |vpiActual:
                            \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
                        |vpiOperand:
                        \_operation: , line:29:42, endln:29:53
                          |vpiParent:
                          \_operation: , line:29:27, endln:29:54
                          |vpiOpType:28
                          |vpiOperand:
                          \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:29:42, endln:29:46
                            |vpiParent:
                            \_operation: , line:29:42, endln:29:53
                            |vpiName:base
                            |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                            |vpiActual:
                            \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                          |vpiOperand:
                          \_ref_obj: (work@ScratchPad.calcBaseAddrs.mask), line:29:49, endln:29:53
                            |vpiParent:
                            \_operation: , line:29:42, endln:29:53
                            |vpiName:mask
                            |vpiFullName:work@ScratchPad.calcBaseAddrs.mask
                            |vpiActual:
                            \_logic_var: (work@ScratchPad.calcBaseAddrs.mask), line:19:26, endln:19:30
                      |vpiLhs:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:29:20, endln:29:24
                        |vpiParent:
                        \_assignment: , line:29:20, endln:29:54
                        |vpiName:base
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                        |vpiActual:
                        \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                |vpiStmt:
                \_assignment: , line:31:17, endln:31:67
                  |vpiParent:
                  \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:31:63, endln:31:67
                    |vpiParent:
                    \_assignment: , line:31:17, endln:31:67
                    |vpiName:base
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                    |vpiActual:
                    \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                  |vpiLhs:
                  \_indexed_part_select: calcBaseAddrs (work@ScratchPad.calcBaseAddrs.calcBaseAddrs), line:31:17, endln:31:60
                    |vpiParent:
                    \_assignment: , line:31:17, endln:31:67
                    |vpiName:calcBaseAddrs
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.calcBaseAddrs
                    |vpiDefName:calcBaseAddrs
                    |vpiActual:
                    \_logic_var: (work@ScratchPad.calcBaseAddrs), line:14:10, endln:14:44
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_operation: , line:31:31, endln:31:45
                      |vpiParent:
                      \_indexed_part_select: calcBaseAddrs (work@ScratchPad.calcBaseAddrs.calcBaseAddrs), line:31:17, endln:31:60
                      |vpiOpType:25
                      |vpiOperand:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.calcBaseAddrs.i), line:31:31, endln:31:32
                        |vpiParent:
                        \_operation: , line:31:31, endln:31:45
                        |vpiName:i
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.calcBaseAddrs.i
                        |vpiActual:
                        \_integer_var: (work@ScratchPad.calcBaseAddrs.i), line:15:13, endln:15:14
                      |vpiOperand:
                      \_ref_obj: (work@ScratchPad.calcBaseAddrs.calcBaseAddrs.ADDR_WIDTH), line:31:35, endln:31:45
                        |vpiParent:
                        \_operation: , line:31:31, endln:31:45
                        |vpiName:ADDR_WIDTH
                        |vpiFullName:work@ScratchPad.calcBaseAddrs.calcBaseAddrs.ADDR_WIDTH
                        |vpiActual:
                        \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
                    |vpiWidthExpr:
                    \_ref_obj: (work@ScratchPad.calcBaseAddrs.ADDR_WIDTH), line:31:49, endln:31:59
                      |vpiParent:
                      \_indexed_part_select: calcBaseAddrs (work@ScratchPad.calcBaseAddrs.calcBaseAddrs), line:31:17, endln:31:60
                      |vpiName:ADDR_WIDTH
                      |vpiFullName:work@ScratchPad.calcBaseAddrs.ADDR_WIDTH
                      |vpiActual:
                      \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
                |vpiStmt:
                \_assignment: , line:32:17, endln:32:35
                  |vpiParent:
                  \_begin: (work@ScratchPad.calcBaseAddrs), line:27:28, endln:33:16
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_operation: , line:32:24, endln:32:35
                    |vpiParent:
                    \_assignment: , line:32:17, endln:32:35
                    |vpiOpType:24
                    |vpiOperand:
                    \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:32:24, endln:32:28
                      |vpiParent:
                      \_operation: , line:32:24, endln:32:35
                      |vpiName:base
                      |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                      |vpiActual:
                      \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
                    |vpiOperand:
                    \_ref_obj: (work@ScratchPad.calcBaseAddrs.size), line:32:31, endln:32:35
                      |vpiParent:
                      \_operation: , line:32:24, endln:32:35
                      |vpiName:size
                      |vpiFullName:work@ScratchPad.calcBaseAddrs.size
                      |vpiActual:
                      \_logic_var: (work@ScratchPad.calcBaseAddrs.size), line:18:26, endln:18:30
                  |vpiLhs:
                  \_ref_obj: (work@ScratchPad.calcBaseAddrs.base), line:32:17, endln:32:21
                    |vpiParent:
                    \_assignment: , line:32:17, endln:32:35
                    |vpiName:base
                    |vpiFullName:work@ScratchPad.calcBaseAddrs.base
                    |vpiActual:
                    \_logic_var: (work@ScratchPad.calcBaseAddrs.base), line:16:26, endln:16:30
    |vpiInstance:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@ScratchPad.genblk1), line:41:3, endln:41:15
    |vpiParent:
    \_module_inst: work@ScratchPad (work@ScratchPad), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:9:1, endln:46:10
    |vpiName:genblk1
    |vpiFullName:work@ScratchPad.genblk1
    |vpiGenScope:
    \_gen_scope: (work@ScratchPad.genblk1), line:41:3, endln:41:15
      |vpiParent:
      \_gen_scope_array: (work@ScratchPad.genblk1), line:41:3, endln:41:15
      |vpiFullName:work@ScratchPad.genblk1
      |vpiModule:
      \_module_inst: work@GOOD (work@ScratchPad.genblk1.good), file:${SURELOG_DIR}/tests/Func128Bits/dut.sv, line:41:3, endln:41:15
        |vpiParent:
        \_gen_scope: (work@ScratchPad.genblk1), line:41:3, endln:41:15
        |vpiName:good
        |vpiFullName:work@ScratchPad.genblk1.good
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/Func128Bits/dut.sv
        |vpiDefLineNo:5
\_weaklyReferenced:
\_int_typespec: , line:10:1, endln:10:22
\_int_typespec: , line:11:1, endln:11:24
\_int_typespec: , line:12:1, endln:12:26
\_logic_typespec: , line:14:10, endln:14:44
  |vpiRange:
  \_range: , line:14:10, endln:14:44
    |vpiParent:
    \_logic_typespec: , line:14:10, endln:14:44
    |vpiLeftRange:
    \_operation: , line:14:11, endln:14:41
      |vpiParent:
      \_range: , line:14:10, endln:14:44
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:14:11, endln:14:39
        |vpiDecompile:128
        |vpiSize:64
        |INT:128
        |vpiConstType:7
      |vpiOperand:
      \_constant: , line:14:40, endln:14:41
        |vpiParent:
        \_operation: , line:14:11, endln:14:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:42, endln:14:43
      |vpiParent:
      \_range: , line:14:10, endln:14:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:65, endln:14:71
  |vpiRange:
  \_range: , line:14:65, endln:14:71
    |vpiParent:
    \_logic_typespec: , line:14:65, endln:14:71
    |vpiLeftRange:
    \_constant: , line:14:66, endln:14:68
      |vpiParent:
      \_range: , line:14:65, endln:14:71
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:69, endln:14:70
      |vpiParent:
      \_range: , line:14:65, endln:14:71
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_integer_typespec: , line:15:5, endln:15:12
  |vpiSigned:1
\_logic_typespec: , line:16:5, endln:16:25
  |vpiRange:
  \_range: , line:16:9, endln:16:25
    |vpiParent:
    \_logic_typespec: , line:16:5, endln:16:25
    |vpiLeftRange:
    \_operation: , line:16:10, endln:16:22
      |vpiParent:
      \_range: , line:16:9, endln:16:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:16:10, endln:16:20
        |vpiParent:
        \_operation: , line:16:10, endln:16:22
        |vpiName:ADDR_WIDTH
        |vpiActual:
        \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
      |vpiOperand:
      \_constant: , line:16:21, endln:16:22
        |vpiParent:
        \_operation: , line:16:10, endln:16:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:16:23, endln:16:24
      |vpiParent:
      \_range: , line:16:9, endln:16:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:17:5, endln:17:25
  |vpiRange:
  \_range: , line:17:9, endln:17:25
    |vpiParent:
    \_logic_typespec: , line:17:5, endln:17:25
    |vpiLeftRange:
    \_operation: , line:17:10, endln:17:22
      |vpiParent:
      \_range: , line:17:9, endln:17:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:17:10, endln:17:20
        |vpiParent:
        \_operation: , line:17:10, endln:17:22
        |vpiName:ADDR_WIDTH
        |vpiActual:
        \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
      |vpiOperand:
      \_constant: , line:17:21, endln:17:22
        |vpiParent:
        \_operation: , line:17:10, endln:17:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:23, endln:17:24
      |vpiParent:
      \_range: , line:17:9, endln:17:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:5, endln:18:25
  |vpiRange:
  \_range: , line:18:9, endln:18:25
    |vpiParent:
    \_logic_typespec: , line:18:5, endln:18:25
    |vpiLeftRange:
    \_operation: , line:18:10, endln:18:22
      |vpiParent:
      \_range: , line:18:9, endln:18:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:18:10, endln:18:20
        |vpiParent:
        \_operation: , line:18:10, endln:18:22
        |vpiName:ADDR_WIDTH
        |vpiActual:
        \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
      |vpiOperand:
      \_constant: , line:18:21, endln:18:22
        |vpiParent:
        \_operation: , line:18:10, endln:18:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:23, endln:18:24
      |vpiParent:
      \_range: , line:18:9, endln:18:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:5, endln:19:25
  |vpiRange:
  \_range: , line:19:9, endln:19:25
    |vpiParent:
    \_logic_typespec: , line:19:5, endln:19:25
    |vpiLeftRange:
    \_operation: , line:19:10, endln:19:22
      |vpiParent:
      \_range: , line:19:9, endln:19:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDR_WIDTH), line:19:10, endln:19:20
        |vpiParent:
        \_operation: , line:19:10, endln:19:22
        |vpiName:ADDR_WIDTH
        |vpiActual:
        \_parameter: (work@ScratchPad.ADDR_WIDTH), line:12:11, endln:12:21
      |vpiOperand:
      \_constant: , line:19:21, endln:19:22
        |vpiParent:
        \_operation: , line:19:10, endln:19:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:19:23, endln:19:24
      |vpiParent:
      \_range: , line:19:9, endln:19:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: 
  |UINT:32
\_int_typespec: , line:10:1, endln:10:22
  |vpiParent:
  \_ref_typespec: (work@ScratchPad.M_COUNT)
\_int_typespec: , line:11:1, endln:11:24
  |vpiParent:
  \_ref_typespec: (work@ScratchPad.M_REGIONS)
\_int_typespec: , line:12:1, endln:12:26
  |vpiParent:
  \_ref_typespec: (work@ScratchPad.ADDR_WIDTH)
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
