<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pinctrl › spear › pinctrl-spear320.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pinctrl-spear320.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for the ST Microelectronics SPEAr320 pinmux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 ST Microelectronics</span>
<span class="cm"> * Viresh Kumar &lt;viresh.linux@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &quot;pinctrl-spear3xx.h&quot;</span>

<span class="cp">#define DRIVER_NAME &quot;spear320-pinmux&quot;</span>

<span class="cm">/* addresses */</span>
<span class="cp">#define PMX_CONFIG_REG			0x0C</span>
<span class="cp">#define MODE_CONFIG_REG			0x10</span>
<span class="cp">#define MODE_EXT_CONFIG_REG		0x18</span>

<span class="cm">/* modes */</span>
<span class="cp">#define AUTO_NET_SMII_MODE	(1 &lt;&lt; 0)</span>
<span class="cp">#define AUTO_NET_MII_MODE	(1 &lt;&lt; 1)</span>
<span class="cp">#define AUTO_EXP_MODE		(1 &lt;&lt; 2)</span>
<span class="cp">#define SMALL_PRINTERS_MODE	(1 &lt;&lt; 3)</span>
<span class="cp">#define EXTENDED_MODE		(1 &lt;&lt; 4)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pmx_mode</span> <span class="n">pmx_mode_auto_net_smii</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Automation Networking SMII mode&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">MODE_CONFIG_REG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
	<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pmx_mode</span> <span class="n">pmx_mode_auto_net_mii</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Automation Networking MII mode&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">AUTO_NET_MII_MODE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">MODE_CONFIG_REG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
	<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pmx_mode</span> <span class="n">pmx_mode_auto_exp</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Automation Expanded mode&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">AUTO_EXP_MODE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">MODE_CONFIG_REG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
	<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pmx_mode</span> <span class="n">pmx_mode_small_printers</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Small Printers mode&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">SMALL_PRINTERS_MODE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">MODE_CONFIG_REG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000007</span><span class="p">,</span>
	<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pmx_mode</span> <span class="n">pmx_mode_extended</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;extended mode&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mode</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">MODE_EXT_CONFIG_REG</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="mh">0x00000001</span><span class="p">,</span>
	<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pmx_mode</span> <span class="o">*</span><span class="n">spear320_pmx_modes</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">pmx_mode_auto_net_smii</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pmx_mode_auto_net_mii</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pmx_mode_auto_exp</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pmx_mode_small_printers</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pmx_mode_extended</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Extended mode registers and their offsets */</span>
<span class="cp">#define EXT_CTRL_REG				0x0018</span>
	<span class="cp">#define MII_MDIO_MASK			(1 &lt;&lt; 4)</span>
	<span class="cp">#define MII_MDIO_10_11_VAL		0</span>
	<span class="cp">#define MII_MDIO_81_VAL			(1 &lt;&lt; 4)</span>
	<span class="cp">#define EMI_FSMC_DYNAMIC_MUX_MASK	(1 &lt;&lt; 5)</span>
	<span class="cp">#define MAC_MODE_MII			0</span>
	<span class="cp">#define MAC_MODE_RMII			1</span>
	<span class="cp">#define MAC_MODE_SMII			2</span>
	<span class="cp">#define MAC_MODE_SS_SMII		3</span>
	<span class="cp">#define MAC_MODE_MASK			0x3</span>
	<span class="cp">#define MAC1_MODE_SHIFT			16</span>
	<span class="cp">#define MAC2_MODE_SHIFT			18</span>

<span class="cp">#define IP_SEL_PAD_0_9_REG			0x00A4</span>
	<span class="cp">#define PMX_PL_0_1_MASK			(0x3F &lt;&lt; 0)</span>
	<span class="cp">#define PMX_UART2_PL_0_1_VAL		0x0</span>
	<span class="cp">#define PMX_I2C2_PL_0_1_VAL		(0x4 | (0x4 &lt;&lt; 3))</span>

	<span class="cp">#define PMX_PL_2_3_MASK			(0x3F &lt;&lt; 6)</span>
	<span class="cp">#define PMX_I2C2_PL_2_3_VAL		0x0</span>
	<span class="cp">#define PMX_UART6_PL_2_3_VAL		((0x1 &lt;&lt; 6) | (0x1 &lt;&lt; 9))</span>
	<span class="cp">#define PMX_UART1_ENH_PL_2_3_VAL	((0x4 &lt;&lt; 6) | (0x4 &lt;&lt; 9))</span>

	<span class="cp">#define PMX_PL_4_5_MASK			(0x3F &lt;&lt; 12)</span>
	<span class="cp">#define PMX_UART5_PL_4_5_VAL		((0x1 &lt;&lt; 12) | (0x1 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_UART1_ENH_PL_4_5_VAL	((0x4 &lt;&lt; 12) | (0x4 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_PL_5_MASK			(0x7 &lt;&lt; 15)</span>
	<span class="cp">#define PMX_TOUCH_Y_PL_5_VAL		0x0</span>

	<span class="cp">#define PMX_PL_6_7_MASK			(0x3F &lt;&lt; 18)</span>
	<span class="cp">#define PMX_PL_6_MASK			(0x7 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_PL_7_MASK			(0x7 &lt;&lt; 21)</span>
	<span class="cp">#define PMX_UART4_PL_6_7_VAL		((0x1 &lt;&lt; 18) | (0x1 &lt;&lt; 21))</span>
	<span class="cp">#define PMX_PWM_3_PL_6_VAL		(0x2 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_PWM_2_PL_7_VAL		(0x2 &lt;&lt; 21)</span>
	<span class="cp">#define PMX_UART1_ENH_PL_6_7_VAL	((0x4 &lt;&lt; 18) | (0x4 &lt;&lt; 21))</span>

	<span class="cp">#define PMX_PL_8_9_MASK			(0x3F &lt;&lt; 24)</span>
	<span class="cp">#define PMX_UART3_PL_8_9_VAL		((0x1 &lt;&lt; 24) | (0x1 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_PWM_0_1_PL_8_9_VAL		((0x2 &lt;&lt; 24) | (0x2 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_I2C1_PL_8_9_VAL		((0x4 &lt;&lt; 24) | (0x4 &lt;&lt; 27))</span>

<span class="cp">#define IP_SEL_PAD_10_19_REG			0x00A8</span>
	<span class="cp">#define PMX_PL_10_11_MASK		(0x3F &lt;&lt; 0)</span>
	<span class="cp">#define PMX_SMII_PL_10_11_VAL		0</span>
	<span class="cp">#define PMX_RMII_PL_10_11_VAL		((0x4 &lt;&lt; 0) | (0x4 &lt;&lt; 3))</span>

	<span class="cp">#define PMX_PL_12_MASK			(0x7 &lt;&lt; 6)</span>
	<span class="cp">#define PMX_PWM3_PL_12_VAL		0</span>
	<span class="cp">#define PMX_SDHCI_CD_PL_12_VAL		(0x4 &lt;&lt; 6)</span>

	<span class="cp">#define PMX_PL_13_14_MASK		(0x3F &lt;&lt; 9)</span>
	<span class="cp">#define PMX_PL_13_MASK			(0x7 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_PL_14_MASK			(0x7 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_SSP2_PL_13_14_15_16_VAL	0</span>
	<span class="cp">#define PMX_UART4_PL_13_14_VAL		((0x1 &lt;&lt; 9) | (0x1 &lt;&lt; 12))</span>
	<span class="cp">#define PMX_RMII_PL_13_14_VAL		((0x4 &lt;&lt; 9) | (0x4 &lt;&lt; 12))</span>
	<span class="cp">#define PMX_PWM2_PL_13_VAL		(0x2 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_PWM1_PL_14_VAL		(0x2 &lt;&lt; 12)</span>

	<span class="cp">#define PMX_PL_15_MASK			(0x7 &lt;&lt; 15)</span>
	<span class="cp">#define PMX_PWM0_PL_15_VAL		(0x2 &lt;&lt; 15)</span>
	<span class="cp">#define PMX_PL_15_16_MASK		(0x3F &lt;&lt; 15)</span>
	<span class="cp">#define PMX_UART3_PL_15_16_VAL		((0x1 &lt;&lt; 15) | (0x1 &lt;&lt; 18))</span>
	<span class="cp">#define PMX_RMII_PL_15_16_VAL		((0x4 &lt;&lt; 15) | (0x4 &lt;&lt; 18))</span>

	<span class="cp">#define PMX_PL_17_18_MASK		(0x3F &lt;&lt; 21)</span>
	<span class="cp">#define PMX_SSP1_PL_17_18_19_20_VAL	0</span>
	<span class="cp">#define PMX_RMII_PL_17_18_VAL		((0x4 &lt;&lt; 21) | (0x4 &lt;&lt; 24))</span>

	<span class="cp">#define PMX_PL_19_MASK			(0x7 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_I2C2_PL_19_VAL		(0x1 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_RMII_PL_19_VAL		(0x4 &lt;&lt; 27)</span>

<span class="cp">#define IP_SEL_PAD_20_29_REG			0x00AC</span>
	<span class="cp">#define PMX_PL_20_MASK			(0x7 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_I2C2_PL_20_VAL		(0x1 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_RMII_PL_20_VAL		(0x4 &lt;&lt; 0)</span>

	<span class="cp">#define PMX_PL_21_TO_27_MASK		(0x1FFFFF &lt;&lt; 3)</span>
	<span class="cp">#define PMX_SMII_PL_21_TO_27_VAL	0</span>
	<span class="cp">#define PMX_RMII_PL_21_TO_27_VAL	((0x4 &lt;&lt; 3) | (0x4 &lt;&lt; 6) | (0x4 &lt;&lt; 9) | (0x4 &lt;&lt; 12) | (0x4 &lt;&lt; 15) | (0x4 &lt;&lt; 18) | (0x4 &lt;&lt; 21))</span>

	<span class="cp">#define PMX_PL_28_29_MASK		(0x3F &lt;&lt; 24)</span>
	<span class="cp">#define PMX_PL_28_MASK			(0x7 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_PL_29_MASK			(0x7 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_UART1_PL_28_29_VAL		0</span>
	<span class="cp">#define PMX_PWM_3_PL_28_VAL		(0x4 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_PWM_2_PL_29_VAL		(0x4 &lt;&lt; 27)</span>

<span class="cp">#define IP_SEL_PAD_30_39_REG			0x00B0</span>
	<span class="cp">#define PMX_PL_30_31_MASK		(0x3F &lt;&lt; 0)</span>
	<span class="cp">#define PMX_CAN1_PL_30_31_VAL		(0)</span>
	<span class="cp">#define PMX_PL_30_MASK			(0x7 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_PL_31_MASK			(0x7 &lt;&lt; 3)</span>
	<span class="cp">#define PMX_PWM1_EXT_PL_30_VAL		(0x4 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_PWM0_EXT_PL_31_VAL		(0x4 &lt;&lt; 3)</span>
	<span class="cp">#define PMX_UART1_ENH_PL_31_VAL		(0x3 &lt;&lt; 3)</span>

	<span class="cp">#define PMX_PL_32_33_MASK		(0x3F &lt;&lt; 6)</span>
	<span class="cp">#define PMX_CAN0_PL_32_33_VAL		0</span>
	<span class="cp">#define PMX_UART1_ENH_PL_32_33_VAL	((0x3 &lt;&lt; 6) | (0x3 &lt;&lt; 9))</span>
	<span class="cp">#define PMX_SSP2_PL_32_33_VAL		((0x4 &lt;&lt; 6) | (0x4 &lt;&lt; 9))</span>

	<span class="cp">#define PMX_PL_34_MASK			(0x7 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_PWM2_PL_34_VAL		0</span>
	<span class="cp">#define PMX_UART1_ENH_PL_34_VAL		(0x2 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_SSP2_PL_34_VAL		(0x4 &lt;&lt; 12)</span>

	<span class="cp">#define PMX_PL_35_MASK			(0x7 &lt;&lt; 15)</span>
	<span class="cp">#define PMX_I2S_REF_CLK_PL_35_VAL	0</span>
	<span class="cp">#define PMX_UART1_ENH_PL_35_VAL		(0x2 &lt;&lt; 15)</span>
	<span class="cp">#define PMX_SSP2_PL_35_VAL		(0x4 &lt;&lt; 15)</span>

	<span class="cp">#define PMX_PL_36_MASK			(0x7 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_TOUCH_X_PL_36_VAL		0</span>
	<span class="cp">#define PMX_UART1_ENH_PL_36_VAL		(0x2 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_SSP1_PL_36_VAL		(0x4 &lt;&lt; 18)</span>

	<span class="cp">#define PMX_PL_37_38_MASK		(0x3F &lt;&lt; 21)</span>
	<span class="cp">#define PMX_PWM0_1_PL_37_38_VAL		0</span>
	<span class="cp">#define PMX_UART5_PL_37_38_VAL		((0x2 &lt;&lt; 21) | (0x2 &lt;&lt; 24))</span>
	<span class="cp">#define PMX_SSP1_PL_37_38_VAL		((0x4 &lt;&lt; 21) | (0x4 &lt;&lt; 24))</span>

	<span class="cp">#define PMX_PL_39_MASK			(0x7 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_I2S_PL_39_VAL		0</span>
	<span class="cp">#define PMX_UART4_PL_39_VAL		(0x2 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_SSP1_PL_39_VAL		(0x4 &lt;&lt; 27)</span>

<span class="cp">#define IP_SEL_PAD_40_49_REG			0x00B4</span>
	<span class="cp">#define PMX_PL_40_MASK			(0x7 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_I2S_PL_40_VAL		0</span>
	<span class="cp">#define PMX_UART4_PL_40_VAL		(0x2 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_PWM3_PL_40_VAL		(0x4 &lt;&lt; 0)</span>

	<span class="cp">#define PMX_PL_41_42_MASK		(0x3F &lt;&lt; 3)</span>
	<span class="cp">#define PMX_PL_41_MASK			(0x7 &lt;&lt; 3)</span>
	<span class="cp">#define PMX_PL_42_MASK			(0x7 &lt;&lt; 6)</span>
	<span class="cp">#define PMX_I2S_PL_41_42_VAL		0</span>
	<span class="cp">#define PMX_UART3_PL_41_42_VAL		((0x2 &lt;&lt; 3) | (0x2 &lt;&lt; 6))</span>
	<span class="cp">#define PMX_PWM2_PL_41_VAL		(0x4 &lt;&lt; 3)</span>
	<span class="cp">#define PMX_PWM1_PL_42_VAL		(0x4 &lt;&lt; 6)</span>

	<span class="cp">#define PMX_PL_43_MASK			(0x7 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_SDHCI_PL_43_VAL		0</span>
	<span class="cp">#define PMX_UART1_ENH_PL_43_VAL		(0x2 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_PWM0_PL_43_VAL		(0x4 &lt;&lt; 9)</span>

	<span class="cp">#define PMX_PL_44_45_MASK		(0x3F &lt;&lt; 12)</span>
	<span class="cp">#define PMX_SDHCI_PL_44_45_VAL	0</span>
	<span class="cp">#define PMX_UART1_ENH_PL_44_45_VAL	((0x2 &lt;&lt; 12) | (0x2 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_SSP2_PL_44_45_VAL		((0x4 &lt;&lt; 12) | (0x4 &lt;&lt; 15))</span>

	<span class="cp">#define PMX_PL_46_47_MASK		(0x3F &lt;&lt; 18)</span>
	<span class="cp">#define PMX_SDHCI_PL_46_47_VAL	0</span>
	<span class="cp">#define PMX_FSMC_EMI_PL_46_47_VAL	((0x2 &lt;&lt; 18) | (0x2 &lt;&lt; 21))</span>
	<span class="cp">#define PMX_SSP2_PL_46_47_VAL		((0x4 &lt;&lt; 18) | (0x4 &lt;&lt; 21))</span>

	<span class="cp">#define PMX_PL_48_49_MASK		(0x3F &lt;&lt; 24)</span>
	<span class="cp">#define PMX_SDHCI_PL_48_49_VAL	0</span>
	<span class="cp">#define PMX_FSMC_EMI_PL_48_49_VAL	((0x2 &lt;&lt; 24) | (0x2 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_SSP1_PL_48_49_VAL		((0x4 &lt;&lt; 24) | (0x4 &lt;&lt; 27))</span>

<span class="cp">#define IP_SEL_PAD_50_59_REG			0x00B8</span>
	<span class="cp">#define PMX_PL_50_51_MASK		(0x3F &lt;&lt; 0)</span>
	<span class="cp">#define PMX_EMI_PL_50_51_VAL		((0x2 &lt;&lt; 0) | (0x2 &lt;&lt; 3))</span>
	<span class="cp">#define PMX_SSP1_PL_50_51_VAL		((0x4 &lt;&lt; 0) | (0x4 &lt;&lt; 3))</span>
	<span class="cp">#define PMX_PL_50_MASK			(0x7 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_PL_51_MASK			(0x7 &lt;&lt; 3)</span>
	<span class="cp">#define PMX_SDHCI_PL_50_VAL		0</span>
	<span class="cp">#define PMX_SDHCI_CD_PL_51_VAL		0</span>

	<span class="cp">#define PMX_PL_52_53_MASK		(0x3F &lt;&lt; 6)</span>
	<span class="cp">#define PMX_FSMC_PL_52_53_VAL		0</span>
	<span class="cp">#define PMX_EMI_PL_52_53_VAL		((0x2 &lt;&lt; 6) | (0x2 &lt;&lt; 9))</span>
	<span class="cp">#define PMX_UART3_PL_52_53_VAL		((0x4 &lt;&lt; 6) | (0x4 &lt;&lt; 9))</span>

	<span class="cp">#define PMX_PL_54_55_56_MASK		(0x1FF &lt;&lt; 12)</span>
	<span class="cp">#define PMX_FSMC_EMI_PL_54_55_56_VAL	((0x2 &lt;&lt; 12) | (0x2 &lt;&lt; 15) | (0x2 &lt;&lt; 18))</span>

	<span class="cp">#define PMX_PL_57_MASK			(0x7 &lt;&lt; 21)</span>
	<span class="cp">#define PMX_FSMC_PL_57_VAL		0</span>
	<span class="cp">#define PMX_PWM3_PL_57_VAL		(0x4 &lt;&lt; 21)</span>

	<span class="cp">#define PMX_PL_58_59_MASK		(0x3F &lt;&lt; 24)</span>
	<span class="cp">#define PMX_PL_58_MASK			(0x7 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_PL_59_MASK			(0x7 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_FSMC_EMI_PL_58_59_VAL	((0x2 &lt;&lt; 24) | (0x2 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_PWM2_PL_58_VAL		(0x4 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_PWM1_PL_59_VAL		(0x4 &lt;&lt; 27)</span>

<span class="cp">#define IP_SEL_PAD_60_69_REG			0x00BC</span>
	<span class="cp">#define PMX_PL_60_MASK			(0x7 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_FSMC_PL_60_VAL		0</span>
	<span class="cp">#define PMX_PWM0_PL_60_VAL		(0x4 &lt;&lt; 0)</span>

	<span class="cp">#define PMX_PL_61_TO_64_MASK		(0xFFF &lt;&lt; 3)</span>
	<span class="cp">#define PMX_FSMC_PL_61_TO_64_VAL	((0x2 &lt;&lt; 3) | (0x2 &lt;&lt; 6) | (0x2 &lt;&lt; 9) | (0x2 &lt;&lt; 12))</span>
	<span class="cp">#define PMX_SSP2_PL_61_TO_64_VAL	((0x4 &lt;&lt; 3) | (0x4 &lt;&lt; 6) | (0x4 &lt;&lt; 9) | (0x4 &lt;&lt; 12))</span>

	<span class="cp">#define PMX_PL_65_TO_68_MASK		(0xFFF &lt;&lt; 15)</span>
	<span class="cp">#define PMX_FSMC_PL_65_TO_68_VAL	((0x2 &lt;&lt; 15) | (0x2 &lt;&lt; 18) | (0x2 &lt;&lt; 21) | (0x2 &lt;&lt; 24))</span>
	<span class="cp">#define PMX_SSP1_PL_65_TO_68_VAL	((0x4 &lt;&lt; 15) | (0x4 &lt;&lt; 18) | (0x4 &lt;&lt; 21) | (0x4 &lt;&lt; 24))</span>

	<span class="cp">#define PMX_PL_69_MASK			(0x7 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_CLCD_PL_69_VAL		(0)</span>
	<span class="cp">#define PMX_EMI_PL_69_VAL		(0x2 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_SPP_PL_69_VAL		(0x3 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_UART5_PL_69_VAL		(0x4 &lt;&lt; 27)</span>

<span class="cp">#define IP_SEL_PAD_70_79_REG			0x00C0</span>
	<span class="cp">#define PMX_PL_70_MASK			(0x7 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_CLCD_PL_70_VAL		(0)</span>
	<span class="cp">#define PMX_FSMC_EMI_PL_70_VAL		(0x2 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_SPP_PL_70_VAL		(0x3 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_UART5_PL_70_VAL		(0x4 &lt;&lt; 0)</span>

	<span class="cp">#define PMX_PL_71_72_MASK		(0x3F &lt;&lt; 3)</span>
	<span class="cp">#define PMX_CLCD_PL_71_72_VAL		(0)</span>
	<span class="cp">#define PMX_FSMC_EMI_PL_71_72_VAL	((0x2 &lt;&lt; 3) | (0x2 &lt;&lt; 6))</span>
	<span class="cp">#define PMX_SPP_PL_71_72_VAL		((0x3 &lt;&lt; 3) | (0x3 &lt;&lt; 6))</span>
	<span class="cp">#define PMX_UART4_PL_71_72_VAL		((0x4 &lt;&lt; 3) | (0x4 &lt;&lt; 6))</span>

	<span class="cp">#define PMX_PL_73_MASK			(0x7 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_CLCD_PL_73_VAL		(0)</span>
	<span class="cp">#define PMX_FSMC_EMI_PL_73_VAL		(0x2 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_SPP_PL_73_VAL		(0x3 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_UART3_PL_73_VAL		(0x4 &lt;&lt; 9)</span>

	<span class="cp">#define PMX_PL_74_MASK			(0x7 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_CLCD_PL_74_VAL		(0)</span>
	<span class="cp">#define PMX_EMI_PL_74_VAL		(0x2 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_SPP_PL_74_VAL		(0x3 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_UART3_PL_74_VAL		(0x4 &lt;&lt; 12)</span>

	<span class="cp">#define PMX_PL_75_76_MASK		(0x3F &lt;&lt; 15)</span>
	<span class="cp">#define PMX_CLCD_PL_75_76_VAL		(0)</span>
	<span class="cp">#define PMX_EMI_PL_75_76_VAL		((0x2 &lt;&lt; 15) | (0x2 &lt;&lt; 18))</span>
	<span class="cp">#define PMX_SPP_PL_75_76_VAL		((0x3 &lt;&lt; 15) | (0x3 &lt;&lt; 18))</span>
	<span class="cp">#define PMX_I2C2_PL_75_76_VAL		((0x4 &lt;&lt; 15) | (0x4 &lt;&lt; 18))</span>

	<span class="cp">#define PMX_PL_77_78_79_MASK		(0x1FF &lt;&lt; 21)</span>
	<span class="cp">#define PMX_CLCD_PL_77_78_79_VAL	(0)</span>
	<span class="cp">#define PMX_EMI_PL_77_78_79_VAL		((0x2 &lt;&lt; 21) | (0x2 &lt;&lt; 24) | (0x2 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_SPP_PL_77_78_79_VAL		((0x3 &lt;&lt; 21) | (0x3 &lt;&lt; 24) | (0x3 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_RS485_PL_77_78_79_VAL	((0x4 &lt;&lt; 21) | (0x4 &lt;&lt; 24) | (0x4 &lt;&lt; 27))</span>

<span class="cp">#define IP_SEL_PAD_80_89_REG			0x00C4</span>
	<span class="cp">#define PMX_PL_80_TO_85_MASK		(0x3FFFF &lt;&lt; 0)</span>
	<span class="cp">#define PMX_CLCD_PL_80_TO_85_VAL	0</span>
	<span class="cp">#define PMX_MII2_PL_80_TO_85_VAL	((0x1 &lt;&lt; 0) | (0x1 &lt;&lt; 3) | (0x1 &lt;&lt; 6) | (0x1 &lt;&lt; 9) | (0x1 &lt;&lt; 12) | (0x1 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_EMI_PL_80_TO_85_VAL		((0x2 &lt;&lt; 0) | (0x2 &lt;&lt; 3) | (0x2 &lt;&lt; 6) | (0x2 &lt;&lt; 9) | (0x2 &lt;&lt; 12) | (0x2 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_SPP_PL_80_TO_85_VAL		((0x3 &lt;&lt; 0) | (0x3 &lt;&lt; 3) | (0x3 &lt;&lt; 6) | (0x3 &lt;&lt; 9) | (0x3 &lt;&lt; 12) | (0x3 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_UART1_ENH_PL_80_TO_85_VAL	((0x4 &lt;&lt; 0) | (0x4 &lt;&lt; 3) | (0x4 &lt;&lt; 6) | (0x4 &lt;&lt; 9) | (0x4 &lt;&lt; 12) | (0x4 &lt;&lt; 15))</span>

	<span class="cp">#define PMX_PL_86_87_MASK		(0x3F &lt;&lt; 18)</span>
	<span class="cp">#define PMX_PL_86_MASK			(0x7 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_PL_87_MASK			(0x7 &lt;&lt; 21)</span>
	<span class="cp">#define PMX_CLCD_PL_86_87_VAL		0</span>
	<span class="cp">#define PMX_MII2_PL_86_87_VAL		((0x1 &lt;&lt; 18) | (0x1 &lt;&lt; 21))</span>
	<span class="cp">#define PMX_EMI_PL_86_87_VAL		((0x2 &lt;&lt; 18) | (0x2 &lt;&lt; 21))</span>
	<span class="cp">#define PMX_PWM3_PL_86_VAL		(0x4 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_PWM2_PL_87_VAL		(0x4 &lt;&lt; 21)</span>

	<span class="cp">#define PMX_PL_88_89_MASK		(0x3F &lt;&lt; 24)</span>
	<span class="cp">#define PMX_CLCD_PL_88_89_VAL		0</span>
	<span class="cp">#define PMX_MII2_PL_88_89_VAL		((0x1 &lt;&lt; 24) | (0x1 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_EMI_PL_88_89_VAL		((0x2 &lt;&lt; 24) | (0x2 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_UART6_PL_88_89_VAL		((0x3 &lt;&lt; 24) | (0x3 &lt;&lt; 27))</span>
	<span class="cp">#define PMX_PWM0_1_PL_88_89_VAL		((0x4 &lt;&lt; 24) | (0x4 &lt;&lt; 27))</span>

<span class="cp">#define IP_SEL_PAD_90_99_REG			0x00C8</span>
	<span class="cp">#define PMX_PL_90_91_MASK		(0x3F &lt;&lt; 0)</span>
	<span class="cp">#define PMX_CLCD_PL_90_91_VAL		0</span>
	<span class="cp">#define PMX_MII2_PL_90_91_VAL		((0x1 &lt;&lt; 0) | (0x1 &lt;&lt; 3))</span>
	<span class="cp">#define PMX_EMI1_PL_90_91_VAL		((0x2 &lt;&lt; 0) | (0x2 &lt;&lt; 3))</span>
	<span class="cp">#define PMX_UART5_PL_90_91_VAL		((0x3 &lt;&lt; 0) | (0x3 &lt;&lt; 3))</span>
	<span class="cp">#define PMX_SSP2_PL_90_91_VAL		((0x4 &lt;&lt; 0) | (0x4 &lt;&lt; 3))</span>

	<span class="cp">#define PMX_PL_92_93_MASK		(0x3F &lt;&lt; 6)</span>
	<span class="cp">#define PMX_CLCD_PL_92_93_VAL		0</span>
	<span class="cp">#define PMX_MII2_PL_92_93_VAL		((0x1 &lt;&lt; 6) | (0x1 &lt;&lt; 9))</span>
	<span class="cp">#define PMX_EMI1_PL_92_93_VAL		((0x2 &lt;&lt; 6) | (0x2 &lt;&lt; 9))</span>
	<span class="cp">#define PMX_UART4_PL_92_93_VAL		((0x3 &lt;&lt; 6) | (0x3 &lt;&lt; 9))</span>
	<span class="cp">#define PMX_SSP2_PL_92_93_VAL		((0x4 &lt;&lt; 6) | (0x4 &lt;&lt; 9))</span>

	<span class="cp">#define PMX_PL_94_95_MASK		(0x3F &lt;&lt; 12)</span>
	<span class="cp">#define PMX_CLCD_PL_94_95_VAL		0</span>
	<span class="cp">#define PMX_MII2_PL_94_95_VAL		((0x1 &lt;&lt; 12) | (0x1 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_EMI1_PL_94_95_VAL		((0x2 &lt;&lt; 12) | (0x2 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_UART3_PL_94_95_VAL		((0x3 &lt;&lt; 12) | (0x3 &lt;&lt; 15))</span>
	<span class="cp">#define PMX_SSP1_PL_94_95_VAL		((0x4 &lt;&lt; 12) | (0x4 &lt;&lt; 15))</span>

	<span class="cp">#define PMX_PL_96_97_MASK		(0x3F &lt;&lt; 18)</span>
	<span class="cp">#define PMX_CLCD_PL_96_97_VAL		0</span>
	<span class="cp">#define PMX_MII2_PL_96_97_VAL		((0x1 &lt;&lt; 18) | (0x1 &lt;&lt; 21))</span>
	<span class="cp">#define PMX_EMI1_PL_96_97_VAL		((0x2 &lt;&lt; 18) | (0x2 &lt;&lt; 21))</span>
	<span class="cp">#define PMX_I2C2_PL_96_97_VAL		((0x3 &lt;&lt; 18) | (0x3 &lt;&lt; 21))</span>
	<span class="cp">#define PMX_SSP1_PL_96_97_VAL		((0x4 &lt;&lt; 18) | (0x4 &lt;&lt; 21))</span>

	<span class="cp">#define PMX_PL_98_MASK			(0x7 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_CLCD_PL_98_VAL		0</span>
	<span class="cp">#define PMX_I2C1_PL_98_VAL		(0x2 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_UART3_PL_98_VAL		(0x4 &lt;&lt; 24)</span>

	<span class="cp">#define PMX_PL_99_MASK			(0x7 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_SDHCI_PL_99_VAL		0</span>
	<span class="cp">#define PMX_I2C1_PL_99_VAL		(0x2 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_UART3_PL_99_VAL		(0x4 &lt;&lt; 27)</span>

<span class="cp">#define IP_SEL_MIX_PAD_REG			0x00CC</span>
	<span class="cp">#define PMX_PL_100_101_MASK		(0x3F &lt;&lt; 0)</span>
	<span class="cp">#define PMX_SDHCI_PL_100_101_VAL	0</span>
	<span class="cp">#define PMX_UART4_PL_100_101_VAL	((0x4 &lt;&lt; 0) | (0x4 &lt;&lt; 3))</span>

	<span class="cp">#define PMX_SSP1_PORT_SEL_MASK		(0x7 &lt;&lt; 8)</span>
	<span class="cp">#define PMX_SSP1_PORT_94_TO_97_VAL	0</span>
	<span class="cp">#define PMX_SSP1_PORT_65_TO_68_VAL	(0x1 &lt;&lt; 8)</span>
	<span class="cp">#define PMX_SSP1_PORT_48_TO_51_VAL	(0x2 &lt;&lt; 8)</span>
	<span class="cp">#define PMX_SSP1_PORT_36_TO_39_VAL	(0x3 &lt;&lt; 8)</span>
	<span class="cp">#define PMX_SSP1_PORT_17_TO_20_VAL	(0x4 &lt;&lt; 8)</span>

	<span class="cp">#define PMX_SSP2_PORT_SEL_MASK		(0x7 &lt;&lt; 11)</span>
	<span class="cp">#define PMX_SSP2_PORT_90_TO_93_VAL	0</span>
	<span class="cp">#define PMX_SSP2_PORT_61_TO_64_VAL	(0x1 &lt;&lt; 11)</span>
	<span class="cp">#define PMX_SSP2_PORT_44_TO_47_VAL	(0x2 &lt;&lt; 11)</span>
	<span class="cp">#define PMX_SSP2_PORT_32_TO_35_VAL	(0x3 &lt;&lt; 11)</span>
	<span class="cp">#define PMX_SSP2_PORT_13_TO_16_VAL	(0x4 &lt;&lt; 11)</span>

	<span class="cp">#define PMX_UART1_ENH_PORT_SEL_MASK		(0x3 &lt;&lt; 14)</span>
	<span class="cp">#define PMX_UART1_ENH_PORT_81_TO_85_VAL		0</span>
	<span class="cp">#define PMX_UART1_ENH_PORT_44_45_34_36_VAL	(0x1 &lt;&lt; 14)</span>
	<span class="cp">#define PMX_UART1_ENH_PORT_32_TO_34_36_VAL	(0x2 &lt;&lt; 14)</span>
	<span class="cp">#define PMX_UART1_ENH_PORT_3_TO_5_7_VAL		(0x3 &lt;&lt; 14)</span>

	<span class="cp">#define PMX_UART3_PORT_SEL_MASK		(0x7 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_UART3_PORT_94_VAL		0</span>
	<span class="cp">#define PMX_UART3_PORT_73_VAL		(0x1 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_UART3_PORT_52_VAL		(0x2 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_UART3_PORT_41_VAL		(0x3 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_UART3_PORT_15_VAL		(0x4 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_UART3_PORT_8_VAL		(0x5 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_UART3_PORT_99_VAL		(0x6 &lt;&lt; 16)</span>

	<span class="cp">#define PMX_UART4_PORT_SEL_MASK		(0x7 &lt;&lt; 19)</span>
	<span class="cp">#define PMX_UART4_PORT_92_VAL		0</span>
	<span class="cp">#define PMX_UART4_PORT_71_VAL		(0x1 &lt;&lt; 19)</span>
	<span class="cp">#define PMX_UART4_PORT_39_VAL		(0x2 &lt;&lt; 19)</span>
	<span class="cp">#define PMX_UART4_PORT_13_VAL		(0x3 &lt;&lt; 19)</span>
	<span class="cp">#define PMX_UART4_PORT_6_VAL		(0x4 &lt;&lt; 19)</span>
	<span class="cp">#define PMX_UART4_PORT_101_VAL		(0x5 &lt;&lt; 19)</span>

	<span class="cp">#define PMX_UART5_PORT_SEL_MASK		(0x3 &lt;&lt; 22)</span>
	<span class="cp">#define PMX_UART5_PORT_90_VAL		0</span>
	<span class="cp">#define PMX_UART5_PORT_69_VAL		(0x1 &lt;&lt; 22)</span>
	<span class="cp">#define PMX_UART5_PORT_37_VAL		(0x2 &lt;&lt; 22)</span>
	<span class="cp">#define PMX_UART5_PORT_4_VAL		(0x3 &lt;&lt; 22)</span>

	<span class="cp">#define PMX_UART6_PORT_SEL_MASK		(0x1 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_UART6_PORT_88_VAL		0</span>
	<span class="cp">#define PMX_UART6_PORT_2_VAL		(0x1 &lt;&lt; 24)</span>

	<span class="cp">#define PMX_I2C1_PORT_SEL_MASK		(0x1 &lt;&lt; 25)</span>
	<span class="cp">#define PMX_I2C1_PORT_8_9_VAL		0</span>
	<span class="cp">#define PMX_I2C1_PORT_98_99_VAL		(0x1 &lt;&lt; 25)</span>

	<span class="cp">#define PMX_I2C2_PORT_SEL_MASK		(0x3 &lt;&lt; 26)</span>
	<span class="cp">#define PMX_I2C2_PORT_96_97_VAL		0</span>
	<span class="cp">#define PMX_I2C2_PORT_75_76_VAL		(0x1 &lt;&lt; 26)</span>
	<span class="cp">#define PMX_I2C2_PORT_19_20_VAL		(0x2 &lt;&lt; 26)</span>
	<span class="cp">#define PMX_I2C2_PORT_2_3_VAL		(0x3 &lt;&lt; 26)</span>
	<span class="cp">#define PMX_I2C2_PORT_0_1_VAL		(0x4 &lt;&lt; 26)</span>

	<span class="cp">#define PMX_SDHCI_CD_PORT_SEL_MASK	(0x1 &lt;&lt; 29)</span>
	<span class="cp">#define PMX_SDHCI_CD_PORT_12_VAL	0</span>
	<span class="cp">#define PMX_SDHCI_CD_PORT_51_VAL	(0x1 &lt;&lt; 29)</span>

<span class="cm">/* Pad multiplexing for CLCD device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clcd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">71</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">74</span><span class="p">,</span> <span class="mi">75</span><span class="p">,</span> <span class="mi">76</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">78</span><span class="p">,</span>
	<span class="mi">79</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">81</span><span class="p">,</span> <span class="mi">82</span><span class="p">,</span> <span class="mi">83</span><span class="p">,</span> <span class="mi">84</span><span class="p">,</span> <span class="mi">85</span><span class="p">,</span> <span class="mi">86</span><span class="p">,</span> <span class="mi">87</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span><span class="p">,</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">91</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">95</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span>
	<span class="mi">97</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">clcd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_60_69_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_69_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_CLCD_PL_69_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_70_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_71_72_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_73_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_74_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_75_76_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_77_78_79_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_CLCD_PL_70_VAL</span> <span class="o">|</span> <span class="n">PMX_CLCD_PL_71_72_VAL</span> <span class="o">|</span>
			<span class="n">PMX_CLCD_PL_73_VAL</span> <span class="o">|</span> <span class="n">PMX_CLCD_PL_74_VAL</span> <span class="o">|</span>
			<span class="n">PMX_CLCD_PL_75_76_VAL</span> <span class="o">|</span> <span class="n">PMX_CLCD_PL_77_78_79_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_80_TO_85_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_86_87_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_88_89_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_CLCD_PL_80_TO_85_VAL</span> <span class="o">|</span> <span class="n">PMX_CLCD_PL_86_87_VAL</span> <span class="o">|</span>
			<span class="n">PMX_CLCD_PL_88_89_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_90_91_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_92_93_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_94_95_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_96_97_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_98_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_CLCD_PL_90_91_VAL</span> <span class="o">|</span> <span class="n">PMX_CLCD_PL_92_93_VAL</span> <span class="o">|</span>
			<span class="n">PMX_CLCD_PL_94_95_VAL</span> <span class="o">|</span> <span class="n">PMX_CLCD_PL_96_97_VAL</span> <span class="o">|</span>
			<span class="n">PMX_CLCD_PL_98_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">clcd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">clcd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">clcd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clcd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">clcd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">clcd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">clcd_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;clcd_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">clcd_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clcd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">clcd_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for EMI (Parallel NOR flash) device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">emi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span>
	<span class="mi">57</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">65</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">67</span><span class="p">,</span> <span class="mi">68</span><span class="p">,</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">71</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">74</span><span class="p">,</span>
	<span class="mi">75</span><span class="p">,</span> <span class="mi">76</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">78</span><span class="p">,</span> <span class="mi">79</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">81</span><span class="p">,</span> <span class="mi">82</span><span class="p">,</span> <span class="mi">83</span><span class="p">,</span> <span class="mi">84</span><span class="p">,</span> <span class="mi">85</span><span class="p">,</span> <span class="mi">86</span><span class="p">,</span> <span class="mi">87</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span><span class="p">,</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">91</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span>
	<span class="mi">93</span><span class="p">,</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">95</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">97</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">emi_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_TIMER_0_1_MASK</span> <span class="o">|</span> <span class="n">PMX_TIMER_2_3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">emi_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_46_47_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_48_49_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_FSMC_EMI_PL_46_47_VAL</span> <span class="o">|</span> <span class="n">PMX_FSMC_EMI_PL_48_49_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_50_51_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_52_53_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_54_55_56_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_58_59_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_EMI_PL_50_51_VAL</span> <span class="o">|</span> <span class="n">PMX_EMI_PL_52_53_VAL</span> <span class="o">|</span>
			<span class="n">PMX_FSMC_EMI_PL_54_55_56_VAL</span> <span class="o">|</span>
			<span class="n">PMX_FSMC_EMI_PL_58_59_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_60_69_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_69_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_EMI_PL_69_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_70_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_71_72_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_73_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_74_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_75_76_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_77_78_79_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_FSMC_EMI_PL_70_VAL</span> <span class="o">|</span> <span class="n">PMX_FSMC_EMI_PL_71_72_VAL</span> <span class="o">|</span>
			<span class="n">PMX_FSMC_EMI_PL_73_VAL</span> <span class="o">|</span> <span class="n">PMX_EMI_PL_74_VAL</span> <span class="o">|</span>
			<span class="n">PMX_EMI_PL_75_76_VAL</span> <span class="o">|</span> <span class="n">PMX_EMI_PL_77_78_79_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_80_TO_85_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_86_87_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_88_89_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_EMI_PL_80_TO_85_VAL</span> <span class="o">|</span> <span class="n">PMX_EMI_PL_86_87_VAL</span> <span class="o">|</span>
			<span class="n">PMX_EMI_PL_88_89_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_90_91_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_92_93_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_94_95_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_96_97_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_EMI1_PL_90_91_VAL</span> <span class="o">|</span> <span class="n">PMX_EMI1_PL_92_93_VAL</span> <span class="o">|</span>
			<span class="n">PMX_EMI1_PL_94_95_VAL</span> <span class="o">|</span> <span class="n">PMX_EMI1_PL_96_97_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXT_CTRL_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">EMI_FSMC_DYNAMIC_MUX_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">EMI_FSMC_DYNAMIC_MUX_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">emi_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_EXP_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">emi_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emi_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">emi_ext_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emi_ext_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">emi_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emi_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">emi_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emi_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">emi_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emi_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">emi_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;emi_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">emi_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;emi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">emi_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">emi_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for FSMC (NAND flash) device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">fsmc_8bit_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">57</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span>
	<span class="mi">61</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">65</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">67</span><span class="p">,</span> <span class="mi">68</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">fsmc_8bit_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_52_53_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_54_55_56_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_57_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_58_59_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_FSMC_PL_52_53_VAL</span> <span class="o">|</span> <span class="n">PMX_FSMC_EMI_PL_54_55_56_VAL</span> <span class="o">|</span>
			<span class="n">PMX_FSMC_PL_57_VAL</span> <span class="o">|</span> <span class="n">PMX_FSMC_EMI_PL_58_59_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_60_69_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_60_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_61_TO_64_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_65_TO_68_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_FSMC_PL_60_VAL</span> <span class="o">|</span> <span class="n">PMX_FSMC_PL_61_TO_64_VAL</span> <span class="o">|</span>
			<span class="n">PMX_FSMC_PL_65_TO_68_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXT_CTRL_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">EMI_FSMC_DYNAMIC_MUX_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">EMI_FSMC_DYNAMIC_MUX_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">fsmc_8bit_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">fsmc_8bit_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_8bit_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">fsmc_8bit_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fsmc_8bit_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">fsmc_8bit_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_8bit_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">fsmc_8bit_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_8bit_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">fsmc_16bit_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span><span class="p">,</span> <span class="mi">56</span><span class="p">,</span>
	<span class="mi">57</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span> <span class="mi">65</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">67</span><span class="p">,</span> <span class="mi">68</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">71</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">73</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">fsmc_16bit_autoexp_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_TIMER_0_1_MASK</span> <span class="o">|</span> <span class="n">PMX_TIMER_2_3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">fsmc_16bit_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_46_47_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_48_49_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_FSMC_EMI_PL_46_47_VAL</span> <span class="o">|</span> <span class="n">PMX_FSMC_EMI_PL_48_49_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_70_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_71_72_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_73_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_FSMC_EMI_PL_70_VAL</span> <span class="o">|</span> <span class="n">PMX_FSMC_EMI_PL_71_72_VAL</span> <span class="o">|</span>
			<span class="n">PMX_FSMC_EMI_PL_73_VAL</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">fsmc_16bit_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">fsmc_8bit_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_8bit_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_EXP_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">fsmc_16bit_autoexp_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_16bit_autoexp_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">fsmc_16bit_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_16bit_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">fsmc_16bit_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fsmc_16bit_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">fsmc_16bit_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_16bit_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">fsmc_16bit_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_16bit_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">fsmc_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;fsmc_8bit_grp&quot;</span><span class="p">,</span> <span class="s">&quot;fsmc_16bit_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">fsmc_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;fsmc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">fsmc_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">fsmc_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for SPP device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">spp_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">71</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">74</span><span class="p">,</span> <span class="mi">75</span><span class="p">,</span> <span class="mi">76</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">78</span><span class="p">,</span> <span class="mi">79</span><span class="p">,</span>
	<span class="mi">80</span><span class="p">,</span> <span class="mi">81</span><span class="p">,</span> <span class="mi">82</span><span class="p">,</span> <span class="mi">83</span><span class="p">,</span> <span class="mi">84</span><span class="p">,</span> <span class="mi">85</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">spp_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_60_69_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_69_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SPP_PL_69_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_70_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_71_72_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_73_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_74_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_75_76_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_77_78_79_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SPP_PL_70_VAL</span> <span class="o">|</span> <span class="n">PMX_SPP_PL_71_72_VAL</span> <span class="o">|</span>
			<span class="n">PMX_SPP_PL_73_VAL</span> <span class="o">|</span> <span class="n">PMX_SPP_PL_74_VAL</span> <span class="o">|</span>
			<span class="n">PMX_SPP_PL_75_76_VAL</span> <span class="o">|</span> <span class="n">PMX_SPP_PL_77_78_79_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_80_TO_85_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SPP_PL_80_TO_85_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">spp_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">spp_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spp_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">spp_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spp_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">spp_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spp_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">spp_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spp_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">spp_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;spp_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">spp_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">spp_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spp_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for SDHCI device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdhci_led_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">34</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sdhci_led_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sdhci_led_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_34_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM2_PL_34_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sdhci_led_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_MII_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sdhci_led_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_led_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sdhci_led_ext_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_led_ext_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sdhci_led_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sdhci_led_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">sdhci_led_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_led_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sdhci_led_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_led_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdhci_cd_12_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span>
	<span class="mi">50</span><span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">sdhci_cd_51_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">51</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sdhci_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_TIMER_0_1_MASK</span> <span class="o">|</span> <span class="n">PMX_TIMER_2_3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sdhci_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_43_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_44_45_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_46_47_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_48_49_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SDHCI_PL_43_VAL</span> <span class="o">|</span> <span class="n">PMX_SDHCI_PL_44_45_VAL</span> <span class="o">|</span>
			<span class="n">PMX_SDHCI_PL_46_47_VAL</span> <span class="o">|</span> <span class="n">PMX_SDHCI_PL_48_49_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_50_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SDHCI_PL_50_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_99_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SDHCI_PL_99_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_100_101_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SDHCI_PL_100_101_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sdhci_cd_12_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_12_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SDHCI_CD_PL_12_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SDHCI_CD_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SDHCI_CD_PORT_12_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sdhci_cd_51_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_51_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SDHCI_CD_PL_51_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SDHCI_CD_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SDHCI_CD_PORT_51_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define pmx_sdhci_common_modemux					\</span>
<span class="cp">	{								\</span>
<span class="cp">		.modes = AUTO_NET_SMII_MODE | AUTO_NET_MII_MODE |	\</span>
<span class="cp">			SMALL_PRINTERS_MODE | EXTENDED_MODE,		\</span>
<span class="cp">		.muxregs = sdhci_muxreg,				\</span>
<span class="cp">		.nmuxregs = ARRAY_SIZE(sdhci_muxreg),			\</span>
<span class="cp">	}, {								\</span>
<span class="cp">		.modes = EXTENDED_MODE,					\</span>
<span class="cp">		.muxregs = sdhci_ext_muxreg,				\</span>
<span class="cp">		.nmuxregs = ARRAY_SIZE(sdhci_ext_muxreg),		\</span>
<span class="cp">	}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sdhci_modemux</span><span class="p">[][</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* select pin 12 for cd */</span>
		<span class="n">pmx_sdhci_common_modemux</span><span class="p">,</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sdhci_cd_12_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_cd_12_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* select pin 51 for cd */</span>
		<span class="n">pmx_sdhci_common_modemux</span><span class="p">,</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sdhci_cd_51_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_cd_51_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sdhci_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sdhci_cd_12_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">sdhci_cd_12_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_cd_12_pins</span><span class="p">),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sdhci_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sdhci_cd_51_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">sdhci_cd_51_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_cd_51_pins</span><span class="p">),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sdhci_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">sdhci_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;sdhci_cd_12_grp&quot;</span><span class="p">,</span> <span class="s">&quot;sdhci_cd_51_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;sdhci_led_grp&quot;</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">sdhci_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sdhci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">sdhci_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for I2S device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2s_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">42</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2s_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2s_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_35_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_39_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2S_REF_CLK_PL_35_VAL</span> <span class="o">|</span> <span class="n">PMX_I2S_PL_39_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_40_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_41_42_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2S_PL_40_VAL</span> <span class="o">|</span> <span class="n">PMX_I2S_PL_41_42_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2s_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_MII_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2s_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2s_ext_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_ext_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2s_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2s_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2s_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2s_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2s_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2s_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2s_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for UART1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">29</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPIO_PIN0_MASK</span> <span class="o">|</span> <span class="n">PMX_GPIO_PIN1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_20_29_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_28_29_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_PL_28_29_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_MII_MODE</span> <span class="o">|</span> <span class="n">AUTO_EXP_MODE</span>
			<span class="o">|</span> <span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_ext_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_ext_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for UART1 Modem device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart1_modem_2_to_7_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart1_modem_31_to_36_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart1_modem_34_to_45_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">34</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart1_modem_80_to_85_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">81</span><span class="p">,</span> <span class="mi">82</span><span class="p">,</span> <span class="mi">83</span><span class="p">,</span> <span class="mi">84</span><span class="p">,</span> <span class="mi">85</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_modem_ext_2_to_7_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MASK</span> <span class="o">|</span> <span class="n">PMX_I2C_MASK</span> <span class="o">|</span> <span class="n">PMX_SSP_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_2_3_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_6_7_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PL_2_3_VAL</span> <span class="o">|</span> <span class="n">PMX_UART1_ENH_PL_4_5_VAL</span> <span class="o">|</span>
			<span class="n">PMX_UART1_ENH_PL_6_7_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PORT_3_TO_5_7_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_modem_31_to_36_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPIO_PIN3_MASK</span> <span class="o">|</span> <span class="n">PMX_GPIO_PIN4_MASK</span> <span class="o">|</span>
			<span class="n">PMX_GPIO_PIN5_MASK</span> <span class="o">|</span> <span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_modem_ext_31_to_36_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_31_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_32_33_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_34_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_35_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_36_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PL_31_VAL</span> <span class="o">|</span> <span class="n">PMX_UART1_ENH_PL_32_33_VAL</span> <span class="o">|</span>
			<span class="n">PMX_UART1_ENH_PL_34_VAL</span> <span class="o">|</span> <span class="n">PMX_UART1_ENH_PL_35_VAL</span> <span class="o">|</span>
			<span class="n">PMX_UART1_ENH_PL_36_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PORT_32_TO_34_36_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_modem_34_to_45_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_TIMER_0_1_MASK</span> <span class="o">|</span> <span class="n">PMX_TIMER_2_3_MASK</span> <span class="o">|</span>
			<span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_modem_ext_34_to_45_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_34_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_35_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_36_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PL_34_VAL</span> <span class="o">|</span> <span class="n">PMX_UART1_ENH_PL_35_VAL</span> <span class="o">|</span>
			<span class="n">PMX_UART1_ENH_PL_36_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_43_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_44_45_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PL_43_VAL</span> <span class="o">|</span> <span class="n">PMX_UART1_ENH_PL_44_45_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PORT_44_45_34_36_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_modem_ext_80_to_85_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_80_TO_85_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PL_80_TO_85_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_43_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_44_45_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PL_43_VAL</span> <span class="o">|</span> <span class="n">PMX_UART1_ENH_PL_44_45_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART1_ENH_PORT_81_TO_85_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart1_modem_2_to_7_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_modem_ext_2_to_7_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_ext_2_to_7_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart1_modem_31_to_36_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_modem_31_to_36_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_31_to_36_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_modem_ext_31_to_36_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_ext_31_to_36_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart1_modem_34_to_45_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_EXP_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_modem_34_to_45_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_34_to_45_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_modem_ext_34_to_45_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_ext_34_to_45_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart1_modem_80_to_85_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_modem_ext_80_to_85_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_ext_80_to_85_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart1_modem_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_modem_2_to_7_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart1_modem_2_to_7_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_2_to_7_pins</span><span class="p">),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart1_modem_2_to_7_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_2_to_7_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_modem_31_to_36_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart1_modem_31_to_36_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_31_to_36_pins</span><span class="p">),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart1_modem_31_to_36_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_31_to_36_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_modem_34_to_45_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart1_modem_34_to_45_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_34_to_45_pins</span><span class="p">),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart1_modem_34_to_45_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_34_to_45_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_modem_80_to_85_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart1_modem_80_to_85_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_80_to_85_pins</span><span class="p">),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart1_modem_80_to_85_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_80_to_85_modemux</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart1_modem_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart1_modem_2_to_7_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart1_modem_31_to_36_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart1_modem_34_to_45_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart1_modem_80_to_85_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart1_modem_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_modem&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart1_modem_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_modem_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for UART2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_FIRDA_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart2_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_0_1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART2_PL_0_1_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_MII_MODE</span> <span class="o">|</span> <span class="n">AUTO_EXP_MODE</span>
			<span class="o">|</span> <span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart2_ext_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_ext_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart2_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart2_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart2_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart2_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart3 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart3_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">42</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">74</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">95</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">98</span><span class="p">,</span> <span class="mi">99</span> <span class="p">}</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart3_ext_8_9_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_8_9_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PL_8_9_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_8_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart3_ext_15_16_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_15_16_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PL_15_16_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_15_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart3_ext_41_42_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_41_42_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PL_41_42_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_41_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart3_ext_52_53_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_52_53_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PL_52_53_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_52_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart3_ext_73_74_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_73_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_74_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PL_73_VAL</span> <span class="o">|</span> <span class="n">PMX_UART3_PL_74_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_73_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart3_ext_94_95_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_94_95_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PL_94_95_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_94_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart3_ext_98_99_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_98_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_99_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PL_98_VAL</span> <span class="o">|</span> <span class="n">PMX_UART3_PL_99_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART3_PORT_99_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart3_modemux</span><span class="p">[][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Select signals on pins 8_9 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart3_ext_8_9_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_ext_8_9_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 15_16 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart3_ext_15_16_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_ext_15_16_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 41_42 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart3_ext_41_42_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_ext_41_42_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 52_53 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart3_ext_52_53_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_ext_52_53_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 73_74 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart3_ext_73_74_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_ext_73_74_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 94_95 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart3_ext_94_95_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_ext_94_95_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 98_99 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart3_ext_98_99_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_ext_98_99_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart3_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart3_8_9_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart3_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart3_15_16_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart3_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart3_41_42_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart3_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart3_52_53_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart3_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart3_73_74_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart3_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart3_94_95_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart3_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart3_98_99_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart3_pins</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_pins</span><span class="p">[</span><span class="mi">6</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_modemux</span><span class="p">[</span><span class="mi">6</span><span class="p">]),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart3_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart3_8_9_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart3_15_16_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_41_42_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart3_52_53_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart3_73_74_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart3_94_95_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart3_98_99_grp&quot;</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart3_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart3_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart3_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart4 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart4_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">39</span><span class="p">,</span> <span class="mi">40</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">71</span><span class="p">,</span> <span class="mi">72</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">101</span> <span class="p">}</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart4_ext_6_7_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_6_7_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PL_6_7_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_6_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart4_ext_13_14_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_13_14_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PL_13_14_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_13_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart4_ext_39_40_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_39_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PL_39_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_40_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PL_40_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_39_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart4_ext_71_72_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_71_72_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PL_71_72_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_71_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart4_ext_92_93_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_92_93_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PL_92_93_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PORT_92_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart4_ext_100_101_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_100_101_MASK</span> <span class="o">|</span>
			<span class="n">PMX_UART4_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART4_PL_100_101_VAL</span> <span class="o">|</span>
			<span class="n">PMX_UART4_PORT_101_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart4_modemux</span><span class="p">[][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Select signals on pins 6_7 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart4_ext_6_7_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_ext_6_7_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 13_14 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart4_ext_13_14_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_ext_13_14_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 39_40 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart4_ext_39_40_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_ext_39_40_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 71_72 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart4_ext_71_72_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_ext_71_72_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 92_93 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart4_ext_92_93_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_ext_92_93_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 100_101_ */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart4_ext_100_101_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_ext_100_101_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart4_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4_6_7_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart4_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4_13_14_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart4_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4_39_40_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart4_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4_71_72_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart4_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4_92_93_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart4_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4_100_101_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart4_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_modemux</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart4_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart4_6_7_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart4_13_14_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart4_39_40_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart4_71_72_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart4_92_93_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart4_100_101_grp&quot;</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart4_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart4_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart5 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart5_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">37</span><span class="p">,</span> <span class="mi">38</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">91</span> <span class="p">}</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart5_ext_4_5_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_4_5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PL_4_5_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART5_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PORT_4_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart5_ext_37_38_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_37_38_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PL_37_38_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART5_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PORT_37_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart5_ext_69_70_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_60_69_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_69_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PL_69_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_70_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PL_70_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART5_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PORT_69_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart5_ext_90_91_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_90_91_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PL_90_91_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART5_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART5_PORT_90_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart5_modemux</span><span class="p">[][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Select signals on pins 4_5 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart5_ext_4_5_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_ext_4_5_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 37_38 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart5_ext_37_38_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_ext_37_38_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 69_70 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart5_ext_69_70_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_ext_69_70_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 90_91 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart5_ext_90_91_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_ext_90_91_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart5_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart5_4_5_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart5_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart5_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart5_37_38_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart5_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart5_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart5_69_70_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart5_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart5_modemux</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_modemux</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart5_90_91_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart5_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart5_modemux</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_modemux</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart5_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart5_4_5_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart5_37_38_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart5_69_70_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart5_90_91_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart5_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart5&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart5_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart6 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart6_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span> <span class="p">}</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart6_ext_2_3_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_2_3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART6_PL_2_3_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART6_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART6_PORT_2_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart6_ext_88_89_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_88_89_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART6_PL_88_89_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART6_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART6_PORT_88_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart6_modemux</span><span class="p">[][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Select signals on pins 2_3 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart6_ext_2_3_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart6_ext_2_3_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 88_89 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart6_ext_88_89_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart6_ext_88_89_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart6_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart6_2_3_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart6_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart6_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart6_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart6_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart6_88_89_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart6_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart6_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart6_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart6_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart6_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart6_2_3_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart6_88_89_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart6_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart6&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart6_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart6_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* UART - RS485 pmx */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">rs485_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">78</span><span class="p">,</span> <span class="mi">79</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">rs485_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_77_78_79_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_RS485_PL_77_78_79_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">rs485_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">rs485_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs485_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">rs485_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rs485_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">rs485_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs485_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">rs485_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs485_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">rs485_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;rs485_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">rs485_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rs485&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">rs485_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs485_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for Touchscreen device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">touchscreen_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">36</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">touchscreen_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C_MASK</span> <span class="o">|</span> <span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">touchscreen_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_TOUCH_Y_PL_5_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_36_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_TOUCH_X_PL_36_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">touchscreen_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">touchscreen_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touchscreen_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">touchscreen_ext_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touchscreen_ext_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">touchscreen_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;touchscreen_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">touchscreen_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touchscreen_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">touchscreen_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touchscreen_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">touchscreen_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;touchscreen_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">touchscreen_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;touchscreen&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">touchscreen_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touchscreen_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for CAN device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">can0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">33</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">can0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPIO_PIN4_MASK</span> <span class="o">|</span> <span class="n">PMX_GPIO_PIN5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">can0_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_32_33_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_CAN0_PL_32_33_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">can0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_MII_MODE</span> <span class="o">|</span> <span class="n">AUTO_EXP_MODE</span>
			<span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">can0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">can0_ext_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_ext_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">can0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">can0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">can0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">can0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;can0_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">can0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">can0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">can1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">31</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">can1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPIO_PIN2_MASK</span> <span class="o">|</span> <span class="n">PMX_GPIO_PIN3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">can1_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_30_31_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_CAN1_PL_30_31_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">can1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_MII_MODE</span> <span class="o">|</span> <span class="n">AUTO_EXP_MODE</span>
			<span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">can1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">can1_ext_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_ext_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">can1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">can1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">can1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">can1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;can1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">can1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">can1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for PWM0_1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwm0_1_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">37</span><span class="p">,</span> <span class="mi">38</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">15</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">31</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">43</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span> <span class="p">}</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_pin_8_9_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_8_9_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM_0_1_PL_8_9_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_autoexpsmallpri_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_pin_14_15_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_14_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_15_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM1_PL_14_VAL</span> <span class="o">|</span> <span class="n">PMX_PWM0_PL_15_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_pin_30_31_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPIO_PIN2_MASK</span> <span class="o">|</span> <span class="n">PMX_GPIO_PIN3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_30_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_31_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM1_EXT_PL_30_VAL</span> <span class="o">|</span> <span class="n">PMX_PWM0_EXT_PL_31_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_net_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_pin_37_38_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_37_38_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM0_1_PL_37_38_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_pin_42_43_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span> <span class="o">|</span> <span class="n">PMX_TIMER_0_1_MASK</span> <span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_42_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_43_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM1_PL_42_VAL</span> <span class="o">|</span>
			<span class="n">PMX_PWM0_PL_43_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_pin_59_60_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_59_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM1_PL_59_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_60_69_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_60_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM0_PL_60_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm0_1_pin_88_89_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_88_89_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM0_1_PL_88_89_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm0_1_pin_8_9_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_8_9_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_8_9_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm0_1_pin_14_15_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_EXP_MODE</span> <span class="o">|</span> <span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_autoexpsmallpri_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_autoexpsmallpri_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_14_15_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_14_15_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm0_1_pin_30_31_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_30_31_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_30_31_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm0_1_pin_37_38_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_MII_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_net_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_net_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_37_38_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_37_38_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm0_1_pin_42_43_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_42_43_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_42_43_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm0_1_pin_59_60_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_59_60_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_59_60_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm0_1_pin_88_89_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_88_89_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_88_89_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pwm0_1_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_1_pin_8_9_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_8_9_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_8_9_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_1_pin_14_15_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_14_15_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_14_15_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_1_pin_30_31_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_30_31_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_30_31_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_1_pin_37_38_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_37_38_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_37_38_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_1_pin_42_43_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_42_43_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_42_43_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_1_pin_59_60_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_59_60_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_59_60_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_1_pin_88_89_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pins</span><span class="p">[</span><span class="mi">6</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm0_1_pin_88_89_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_pin_88_89_modemux</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">pwm0_1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pwm0_1_pin_8_9_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwm0_1_pin_14_15_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm0_1_pin_30_31_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm0_1_pin_37_38_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwm0_1_pin_42_43_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm0_1_pin_59_60_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm0_1_pin_88_89_grp&quot;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">pwm0_1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm0_1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">pwm0_1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm0_1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for PWM2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwm2_pins</span><span class="p">[][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">7</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">13</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">29</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">34</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">41</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">58</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">87</span> <span class="p">}</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_net_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_pin_7_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_7_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM_2_PL_7_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_autoexpsmallpri_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_pin_13_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_13_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM2_PL_13_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_pin_29_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPIO_PIN1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_20_29_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_29_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM_2_PL_29_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_pin_34_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_34_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM2_PL_34_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_pin_41_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_41_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM2_PL_41_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_pin_58_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_58_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM2_PL_58_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm2_pin_87_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_87_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM2_PL_87_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm2_pin_7_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_MII_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_net_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_net_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_pin_7_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_7_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm2_pin_13_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_EXP_MODE</span> <span class="o">|</span> <span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_autoexpsmallpri_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_autoexpsmallpri_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_pin_13_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_13_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm2_pin_29_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_pin_29_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_29_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm2_pin_34_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_pin_34_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_34_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm2_pin_41_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_pin_41_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_41_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm2_pin_58_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_pin_58_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_58_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm2_pin_87_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm2_pin_87_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_87_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pwm2_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2_pin_7_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm2_pin_7_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_7_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2_pin_13_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm2_pin_13_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_13_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2_pin_29_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm2_pin_29_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_29_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2_pin_34_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm2_pin_34_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_34_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2_pin_41_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm2_pin_41_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_41_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2_pin_58_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm2_pin_58_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_58_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2_pin_87_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pins</span><span class="p">[</span><span class="mi">6</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm2_pin_87_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_pin_87_modemux</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">pwm2_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pwm2_pin_7_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm2_pin_13_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwm2_pin_29_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm2_pin_34_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm2_pin_41_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwm2_pin_58_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm2_pin_87_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">pwm2_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">pwm2_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm2_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for PWM3 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pwm3_pins</span><span class="p">[][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">6</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">12</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">28</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">40</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">57</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">86</span> <span class="p">}</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm3_pin_6_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_6_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM_3_PL_6_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm3_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm3_pin_12_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_12_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM3_PL_12_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm3_pin_28_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPIO_PIN0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_20_29_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_28_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM_3_PL_28_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm3_pin_40_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_40_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM3_PL_40_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm3_pin_57_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_57_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM3_PL_57_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pwm3_pin_86_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_86_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_PWM3_PL_86_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm3_pin_6_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm3_pin_6_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_6_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm3_pin_12_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_EXP_MODE</span> <span class="o">|</span> <span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span>
			<span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm3_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm3_pin_12_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_12_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm3_pin_28_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm3_pin_28_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_28_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm3_pin_40_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm3_pin_40_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_40_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm3_pin_57_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm3_pin_57_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_57_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pwm3_pin_86_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pwm3_pin_86_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_86_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pwm3_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3_pin_6_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm3_pin_6_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_6_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3_pin_12_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm3_pin_12_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_12_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3_pin_28_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm3_pin_28_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_28_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3_pin_40_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm3_pin_40_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_40_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3_pin_57_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm3_pin_57_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_57_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3_pin_86_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pins</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pwm3_pin_86_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_pin_86_modemux</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">pwm3_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pwm3_pin_6_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm3_pin_12_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwm3_pin_28_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm3_pin_40_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pwm3_pin_57_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;pwm3_pin_86_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">pwm3_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pwm3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">pwm3_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pwm3_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for SSP1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp1_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">20</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">39</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">51</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">65</span><span class="p">,</span> <span class="mi">68</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">97</span> <span class="p">}</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp1_ext_17_20_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_17_18_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_19_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PL_17_18_19_20_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_20_29_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_20_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PL_17_18_19_20_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_17_TO_20_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp1_ext_36_39_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span> <span class="o">|</span> <span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_36_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_37_38_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_39_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PL_36_VAL</span> <span class="o">|</span> <span class="n">PMX_SSP1_PL_37_38_VAL</span> <span class="o">|</span>
			<span class="n">PMX_SSP1_PL_39_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_36_TO_39_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp1_ext_48_51_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_TIMER_0_1_MASK</span> <span class="o">|</span> <span class="n">PMX_TIMER_2_3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_48_49_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PL_48_49_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_50_59_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_50_51_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PL_50_51_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_48_TO_51_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp1_ext_65_68_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_60_69_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_65_TO_68_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PL_65_TO_68_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_65_TO_68_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp1_ext_94_97_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_94_95_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_96_97_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PL_94_95_VAL</span> <span class="o">|</span> <span class="n">PMX_SSP1_PL_96_97_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP1_PORT_94_TO_97_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp1_17_20_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span>
			<span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp1_ext_17_20_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_ext_17_20_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp1_36_39_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp1_ext_36_39_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_ext_36_39_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp1_48_51_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp1_ext_48_51_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_ext_48_51_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp1_65_68_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp1_ext_65_68_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_ext_65_68_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp1_94_97_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp1_ext_94_97_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_ext_94_97_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp1_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1_17_20_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp1_17_20_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_17_20_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1_36_39_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp1_36_39_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_36_39_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1_48_51_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp1_48_51_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_48_51_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1_65_68_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp1_65_68_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_65_68_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1_94_97_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp1_94_97_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_94_97_modemux</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">ssp1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ssp1_17_20_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp1_36_39_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;ssp1_48_51_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp1_65_68_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp1_94_97_grp&quot;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">ssp1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">ssp1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for SSP2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp2_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">16</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">35</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">47</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">61</span><span class="p">,</span> <span class="mi">64</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">93</span> <span class="p">}</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp2_ext_13_16_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_13_14_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_15_16_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PL_13_14_15_16_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_13_TO_16_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp2_ext_32_35_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_CS_MASK</span> <span class="o">|</span> <span class="n">PMX_GPIO_PIN4_MASK</span> <span class="o">|</span>
			<span class="n">PMX_GPIO_PIN5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_30_39_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_32_33_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_34_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_35_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PL_32_33_VAL</span> <span class="o">|</span> <span class="n">PMX_SSP2_PL_34_VAL</span> <span class="o">|</span>
			<span class="n">PMX_SSP2_PL_35_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_32_TO_35_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp2_ext_44_47_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_TIMER_0_1_MASK</span> <span class="o">|</span> <span class="n">PMX_TIMER_2_3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_40_49_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_44_45_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_46_47_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PL_44_45_VAL</span> <span class="o">|</span> <span class="n">PMX_SSP2_PL_46_47_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_44_TO_47_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp2_ext_61_64_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_60_69_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_61_TO_64_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PL_61_TO_64_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_61_TO_64_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp2_ext_90_93_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_90_91_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_92_93_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PL_90_91_VAL</span> <span class="o">|</span> <span class="n">PMX_SSP2_PL_92_93_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP2_PORT_90_TO_93_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp2_13_16_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_muxreg</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp2_ext_13_16_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_ext_13_16_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp2_32_35_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp2_ext_32_35_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_ext_32_35_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp2_44_47_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp2_ext_44_47_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_ext_44_47_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp2_61_64_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp2_ext_61_64_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_ext_61_64_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp2_90_93_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp2_ext_90_93_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_ext_90_93_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp2_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp2_13_16_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp2_13_16_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_13_16_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp2_32_35_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp2_32_35_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_32_35_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp2_44_47_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp2_44_47_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_44_47_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp2_61_64_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp2_61_64_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_61_64_modemux</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp2_90_93_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp2_90_93_modemux</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_90_93_modemux</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">ssp2_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ssp2_13_16_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp2_32_35_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;ssp2_44_47_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp2_61_64_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp2_90_93_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">ssp2_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">ssp2_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp2_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for cadence mii2 as mii device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">mii2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">81</span><span class="p">,</span> <span class="mi">82</span><span class="p">,</span> <span class="mi">83</span><span class="p">,</span> <span class="mi">84</span><span class="p">,</span> <span class="mi">85</span><span class="p">,</span> <span class="mi">86</span><span class="p">,</span> <span class="mi">87</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span><span class="p">,</span>
	<span class="mi">90</span><span class="p">,</span> <span class="mi">91</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">95</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">97</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">mii2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_80_89_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_80_TO_85_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_86_87_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_88_89_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_MII2_PL_80_TO_85_VAL</span> <span class="o">|</span> <span class="n">PMX_MII2_PL_86_87_VAL</span> <span class="o">|</span>
			<span class="n">PMX_MII2_PL_88_89_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_90_91_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_92_93_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_94_95_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_96_97_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_MII2_PL_90_91_VAL</span> <span class="o">|</span> <span class="n">PMX_MII2_PL_92_93_VAL</span> <span class="o">|</span>
			<span class="n">PMX_MII2_PL_94_95_VAL</span> <span class="o">|</span> <span class="n">PMX_MII2_PL_96_97_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXT_CTRL_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">MAC_MODE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">MAC2_MODE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">MAC_MODE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">MAC1_MODE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">MII_MDIO_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">MAC_MODE_MII</span> <span class="o">&lt;&lt;</span> <span class="n">MAC2_MODE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">MAC_MODE_MII</span> <span class="o">&lt;&lt;</span> <span class="n">MAC1_MODE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">MII_MDIO_81_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">mii2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">mii2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">mii2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mii2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">mii2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">mii2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">mii2_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;mii2_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">mii2_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mii2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">mii2_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii2_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for cadence mii 1_2 as smii or rmii device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">smii0_1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">17</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span>
	<span class="mi">21</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">rmii0_1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">mii0_1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">smii0_1_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_10_11_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SMII_PL_10_11_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_20_29_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_21_TO_27_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SMII_PL_21_TO_27_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXT_CTRL_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">MAC_MODE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">MAC2_MODE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">MAC_MODE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">MAC1_MODE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">MII_MDIO_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">MAC_MODE_SMII</span> <span class="o">&lt;&lt;</span> <span class="n">MAC2_MODE_SHIFT</span><span class="p">)</span>
			<span class="o">|</span> <span class="p">(</span><span class="n">MAC_MODE_SMII</span> <span class="o">&lt;&lt;</span> <span class="n">MAC1_MODE_SHIFT</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">MII_MDIO_10_11_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">rmii0_1_ext_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_10_11_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_13_14_MASK</span> <span class="o">|</span>
			<span class="n">PMX_PL_15_16_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_17_18_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_19_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_RMII_PL_10_11_VAL</span> <span class="o">|</span> <span class="n">PMX_RMII_PL_13_14_VAL</span> <span class="o">|</span>
			<span class="n">PMX_RMII_PL_15_16_VAL</span> <span class="o">|</span> <span class="n">PMX_RMII_PL_17_18_VAL</span> <span class="o">|</span>
			<span class="n">PMX_RMII_PL_19_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_20_29_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_20_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_21_TO_27_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_RMII_PL_20_VAL</span> <span class="o">|</span> <span class="n">PMX_RMII_PL_21_TO_27_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">EXT_CTRL_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">MAC_MODE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">MAC2_MODE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">MAC_MODE_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">MAC1_MODE_SHIFT</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">MII_MDIO_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="n">MAC_MODE_RMII</span> <span class="o">&lt;&lt;</span> <span class="n">MAC2_MODE_SHIFT</span><span class="p">)</span>
			<span class="o">|</span> <span class="p">(</span><span class="n">MAC_MODE_RMII</span> <span class="o">&lt;&lt;</span> <span class="n">MAC1_MODE_SHIFT</span><span class="p">)</span>
			<span class="o">|</span> <span class="n">MII_MDIO_10_11_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">mii0_1_modemux</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* configure as smii */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_EXP_MODE</span> <span class="o">|</span>
				<span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">mii0_1_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii0_1_muxreg</span><span class="p">),</span>
		<span class="p">},</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">smii0_1_ext_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smii0_1_ext_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* configure as rmii */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">AUTO_NET_SMII_MODE</span> <span class="o">|</span> <span class="n">AUTO_EXP_MODE</span> <span class="o">|</span>
				<span class="n">SMALL_PRINTERS_MODE</span> <span class="o">|</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">mii0_1_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii0_1_muxreg</span><span class="p">),</span>
		<span class="p">},</span> <span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">rmii0_1_ext_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rmii0_1_ext_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">mii0_1_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;smii0_1_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">smii0_1_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smii0_1_pins</span><span class="p">),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">mii0_1_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii0_1_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rmii0_1_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">rmii0_1_pins</span><span class="p">,</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rmii0_1_pins</span><span class="p">),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">mii0_1_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii0_1_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">mii0_1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;smii0_1_grp&quot;</span><span class="p">,</span> <span class="s">&quot;rmii0_1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">mii0_1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mii0_1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">mii0_1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mii0_1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c1_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">98</span><span class="p">,</span> <span class="mi">99</span> <span class="p">}</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c1_ext_8_9_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP_CS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_8_9_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C1_PL_8_9_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C1_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C1_PORT_8_9_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c1_ext_98_99_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_98_MASK</span> <span class="o">|</span> <span class="n">PMX_PL_99_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C1_PL_98_VAL</span> <span class="o">|</span> <span class="n">PMX_I2C1_PL_99_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C1_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C1_PORT_98_99_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c1_modemux</span><span class="p">[][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Select signals on pins 8-9 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c1_ext_8_9_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_ext_8_9_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 98-99 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c1_ext_98_99_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_ext_98_99_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c1_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c1_8_9_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c1_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c1_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c1_98_99_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c1_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c1_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c1_8_9_grp&quot;</span><span class="p">,</span> <span class="s">&quot;i2c1_98_99_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c2_pins</span><span class="p">[][</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">20</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">75</span><span class="p">,</span> <span class="mi">76</span> <span class="p">},</span> <span class="p">{</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">97</span> <span class="p">}</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c2_ext_0_1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_FIRDA_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_0_1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PL_0_1_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_0_1_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c2_ext_2_3_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_0_9_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_2_3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PL_2_3_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_2_3_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c2_ext_19_20_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PMX_CONFIG_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_10_19_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_19_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PL_19_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_20_29_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_20_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PL_20_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_19_20_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c2_ext_75_76_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_70_79_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_75_76_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PL_75_76_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_75_76_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c2_ext_96_97_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_PAD_90_99_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_PL_96_97_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PL_96_97_VAL</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">IP_SEL_MIX_PAD_REG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C2_PORT_96_97_VAL</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c2_modemux</span><span class="p">[][</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Select signals on pins 0_1 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c2_ext_0_1_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_ext_0_1_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 2_3 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c2_ext_2_3_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_ext_2_3_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 19_20 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c2_ext_19_20_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_ext_19_20_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 75_76 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c2_ext_75_76_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_ext_75_76_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="cm">/* Select signals on pins 96_97 */</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">modes</span> <span class="o">=</span> <span class="n">EXTENDED_MODE</span><span class="p">,</span>
			<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c2_ext_96_97_muxreg</span><span class="p">,</span>
			<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_ext_96_97_muxreg</span><span class="p">),</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c2_pingroup</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c2_0_1_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c2_2_3_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c2_19_20_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c2_75_76_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c2_96_97_grp&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_pins</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
		<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
		<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_modemux</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c2_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c2_0_1_grp&quot;</span><span class="p">,</span> <span class="s">&quot;i2c2_2_3_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2c2_19_20_grp&quot;</span><span class="p">,</span> <span class="s">&quot;i2c2_75_76_grp&quot;</span><span class="p">,</span> <span class="s">&quot;i2c2_96_97_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c2_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c2_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c2_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pingroups */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="o">*</span><span class="n">spear320_pingroups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SPEAR3XX_COMMON_PINGROUPS</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clcd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">emi_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">fsmc_8bit_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">fsmc_16bit_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spp_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sdhci_led_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sdhci_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">sdhci_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">i2s_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_modem_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart1_modem_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart1_modem_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart1_modem_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart3_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart3_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart3_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart3_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart3_pingroup</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart3_pingroup</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart3_pingroup</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart4_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart4_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart4_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart4_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart4_pingroup</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart4_pingroup</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart5_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart5_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart5_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart5_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart6_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">uart6_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">rs485_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">touchscreen_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm0_1_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm0_1_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm0_1_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm0_1_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm0_1_pingroup</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm0_1_pingroup</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm0_1_pingroup</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm2_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm2_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm2_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm2_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm2_pingroup</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm2_pingroup</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm2_pingroup</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm3_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm3_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm3_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm3_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm3_pingroup</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">pwm3_pingroup</span><span class="p">[</span><span class="mi">5</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp1_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp1_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp1_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp1_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp1_pingroup</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp2_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp2_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp2_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp2_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">ssp2_pingroup</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">mii2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mii0_1_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">mii0_1_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">i2c1_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">i2c1_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">i2c2_pingroup</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">i2c2_pingroup</span><span class="p">[</span><span class="mi">1</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">i2c2_pingroup</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">i2c2_pingroup</span><span class="p">[</span><span class="mi">3</span><span class="p">],</span>
	<span class="o">&amp;</span><span class="n">i2c2_pingroup</span><span class="p">[</span><span class="mi">4</span><span class="p">],</span>
<span class="p">};</span>

<span class="cm">/* functions */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="o">*</span><span class="n">spear320_functions</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SPEAR3XX_COMMON_FUNCTIONS</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clcd_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">emi_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">fsmc_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spp_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sdhci_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_modem_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart2_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart3_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart4_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart5_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart6_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rs485_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">touchscreen_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm0_1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm2_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pwm3_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp2_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mii2_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">mii0_1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c2_function</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">spear320_pinctrl_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;st,spear320-pinmux&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">spear320_pinctrl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spear3xx_machdata</span><span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">spear320_pingroups</span><span class="p">;</span>
	<span class="n">spear3xx_machdata</span><span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear320_pingroups</span><span class="p">);</span>
	<span class="n">spear3xx_machdata</span><span class="p">.</span><span class="n">functions</span> <span class="o">=</span> <span class="n">spear320_functions</span><span class="p">;</span>
	<span class="n">spear3xx_machdata</span><span class="p">.</span><span class="n">nfunctions</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear320_functions</span><span class="p">);</span>

	<span class="n">spear3xx_machdata</span><span class="p">.</span><span class="n">modes_supported</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">spear3xx_machdata</span><span class="p">.</span><span class="n">pmx_modes</span> <span class="o">=</span> <span class="n">spear320_pmx_modes</span><span class="p">;</span>
	<span class="n">spear3xx_machdata</span><span class="p">.</span><span class="n">npmx_modes</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear320_pmx_modes</span><span class="p">);</span>

	<span class="n">pmx_init_addr</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spear3xx_machdata</span><span class="p">,</span> <span class="n">PMX_CONFIG_REG</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">spear_pinctrl_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spear3xx_machdata</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">spear320_pinctrl_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">spear_pinctrl_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">spear320_pinctrl_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">spear320_pinctrl_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">spear320_pinctrl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">spear320_pinctrl_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">spear320_pinctrl_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spear320_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">spear320_pinctrl_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">spear320_pinctrl_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spear320_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">spear320_pinctrl_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Viresh Kumar &lt;viresh.linux@gmail.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ST Microelectronics SPEAr320 pinctrl driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">spear320_pinctrl_of_match</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
