

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_315.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           1 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   100 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat              4294967396 # memory access runtime profiling sampling5d3a94d341ba65b74b440ac1b08f0073  /home/pars/Documents/sim_5/spmv_base
Extracting PTX file and ptxas options    1: spmv_base.1.sm_75.ptx -arch=sm_75
 freq
-L1D_metrics                            1 # memory access runtime profiling for L1 data cache
-IPC_per_prof_interval                    1 # IPC per profiling interval
-instruction_monitor                    1 # Instruction monitor
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             1 # memory access runtime profiling for L2 cache
-DRAM_metrics                           1 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           1 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage          21474836480001 # Error percentage for the flushes - (default = 1)
-dump_sampling_cycle       21474836485000 # Dump sampling frequency - (default = 5000)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                 5000 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pars/Documents/sim_5/spmv_base
self exe links to: /home/pars/Documents/sim_5/spmv_base
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/sim_5/spmv_base
Running md5sum using "md5sum /home/pars/Documents/sim_5/spmv_base "
self exe links to: /home/pars/Documents/sim_5/spmv_base
Extracting specific PTX file named spmv_base.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15spmv_csr_scalariPKmPKiPKfS4_Pf : hostFun 0x0x560c20f6fa33, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from spmv_base.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' : regs=58, lmem=0, smem=0, cmem=400
Sparse Matrix-Vector Multiplication by Xuhao Chen
Reading (.mtx) input file ../CudaBenchmarks/gardenia/datasets/higgs-twitter_retweet.mtx
Removing redundent edges... 0 redundent edges are removed
|V| 456626 |E| 328132
This graph maintains both incomming and outgoing edge-list
Launching CUDA SpMV solver (1784 CTAs, 256 threads/CTA) ...
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc11e9c8dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc11e9c8d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc11e9c8c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc11e9c8c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc11e9c8b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc11e9c8b0..

GPGPU-Sim PTX: cudaLaunch for 0x0x560c20f6fa33 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'...
GPGPU-Sim PTX: reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x070 (spmv_base.1.sm_75.ptx:44) @%p1 bra $L__BB0_9;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8 (spmv_base.1.sm_75.ptx:130) ret;

GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0c8 (spmv_base.1.sm_75.ptx:56) @%p2 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (spmv_base.1.sm_75.ptx:62) @%p3 bra $L__BB0_5;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x170 (spmv_base.1.sm_75.ptx:82) @%p4 bra $L__BB0_4;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (spmv_base.1.sm_75.ptx:85) not.b32 %r18, %r2;

GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x190 (spmv_base.1.sm_75.ptx:88) @%p5 bra $L__BB0_8;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x298 (spmv_base.1.sm_75.ptx:124) @%p6 bra $L__BB0_7;

GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (spmv_base.1.sm_75.ptx:127) st.global.f32 [%rd4], %f27;

GPGPU-Sim PTX: ... end of reconvergence points for _Z15spmv_csr_scalariPKmPKiPKfS4_Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'.
GPGPU-Sim PTX: pushing kernel '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf' to stream 0, gridDim= (1784,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z15spmv_csr_scalariPKmPKiPKfS4_Pf'
Destroy streams for kernel 1: size 0
kernel_name = _Z15spmv_csr_scalariPKmPKiPKfS4_Pf 
kernel_launch_uid = 1 
gpu_sim_cycle = 5203104
gpu_sim_insn = 15398264
gpu_ipc =       2.9594
gpu_tot_sim_cycle = 5203104
gpu_tot_sim_insn = 15398264
gpu_tot_ipc =       2.9594
gpu_tot_issued_cta = 1784
gpu_occupancy = 13.4426% 
gpu_tot_occupancy = 13.4426% 
max_total_param_size = 0
gpu_stall_dramfull = 862
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1211
partiton_level_parallism_total  =       0.1211
partiton_level_parallism_util =       2.2081
partiton_level_parallism_util_total  =       2.2081
L2_BW  =       5.2894 GB/Sec
L2_BW_total  =       5.2894 GB/Sec
gpu_total_sim_rate=2086

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 105518, Miss = 42981, Miss_rate = 0.407, Pending_hits = 2863, Reservation_fails = 5638
	L1D_cache_core[1]: Access = 74445, Miss = 32039, Miss_rate = 0.430, Pending_hits = 4643, Reservation_fails = 8568
	L1D_cache_core[2]: Access = 60218, Miss = 26295, Miss_rate = 0.437, Pending_hits = 4601, Reservation_fails = 8250
	L1D_cache_core[3]: Access = 42088, Miss = 19056, Miss_rate = 0.453, Pending_hits = 5086, Reservation_fails = 8579
	L1D_cache_core[4]: Access = 33882, Miss = 14453, Miss_rate = 0.427, Pending_hits = 1251, Reservation_fails = 4220
	L1D_cache_core[5]: Access = 34710, Miss = 15889, Miss_rate = 0.458, Pending_hits = 4608, Reservation_fails = 7672
	L1D_cache_core[6]: Access = 31855, Miss = 14919, Miss_rate = 0.468, Pending_hits = 5547, Reservation_fails = 8400
	L1D_cache_core[7]: Access = 55912, Miss = 24763, Miss_rate = 0.443, Pending_hits = 6362, Reservation_fails = 9655
	L1D_cache_core[8]: Access = 35979, Miss = 15927, Miss_rate = 0.443, Pending_hits = 3232, Reservation_fails = 5715
	L1D_cache_core[9]: Access = 39236, Miss = 17784, Miss_rate = 0.453, Pending_hits = 4314, Reservation_fails = 6830
	L1D_cache_core[10]: Access = 27588, Miss = 12249, Miss_rate = 0.444, Pending_hits = 2197, Reservation_fails = 4042
	L1D_cache_core[11]: Access = 40269, Miss = 18540, Miss_rate = 0.460, Pending_hits = 6575, Reservation_fails = 9840
	L1D_cache_core[12]: Access = 32364, Miss = 14452, Miss_rate = 0.447, Pending_hits = 2916, Reservation_fails = 5092
	L1D_cache_core[13]: Access = 50497, Miss = 22732, Miss_rate = 0.450, Pending_hits = 6215, Reservation_fails = 9563
	L1D_cache_core[14]: Access = 34506, Miss = 15916, Miss_rate = 0.461, Pending_hits = 4521, Reservation_fails = 7351
	L1D_cache_core[15]: Access = 37389, Miss = 17442, Miss_rate = 0.467, Pending_hits = 6030, Reservation_fails = 9369
	L1D_cache_core[16]: Access = 38883, Miss = 18170, Miss_rate = 0.467, Pending_hits = 6073, Reservation_fails = 9192
	L1D_cache_core[17]: Access = 33846, Miss = 15128, Miss_rate = 0.447, Pending_hits = 3557, Reservation_fails = 5731
	L1D_cache_core[18]: Access = 39837, Miss = 18522, Miss_rate = 0.465, Pending_hits = 7129, Reservation_fails = 10743
	L1D_cache_core[19]: Access = 39301, Miss = 18339, Miss_rate = 0.467, Pending_hits = 5541, Reservation_fails = 9676
	L1D_cache_core[20]: Access = 42111, Miss = 19368, Miss_rate = 0.460, Pending_hits = 5989, Reservation_fails = 9361
	L1D_cache_core[21]: Access = 36600, Miss = 16442, Miss_rate = 0.449, Pending_hits = 4475, Reservation_fails = 7375
	L1D_cache_core[22]: Access = 29695, Miss = 13489, Miss_rate = 0.454, Pending_hits = 3250, Reservation_fails = 5625
	L1D_cache_core[23]: Access = 37538, Miss = 17252, Miss_rate = 0.460, Pending_hits = 5331, Reservation_fails = 8335
	L1D_cache_core[24]: Access = 31650, Miss = 14376, Miss_rate = 0.454, Pending_hits = 3759, Reservation_fails = 6144
	L1D_cache_core[25]: Access = 42010, Miss = 19742, Miss_rate = 0.470, Pending_hits = 6938, Reservation_fails = 10824
	L1D_cache_core[26]: Access = 68056, Miss = 29922, Miss_rate = 0.440, Pending_hits = 6663, Reservation_fails = 10148
	L1D_cache_core[27]: Access = 44958, Miss = 19166, Miss_rate = 0.426, Pending_hits = 2477, Reservation_fails = 4715
	L1D_cache_core[28]: Access = 35417, Miss = 16429, Miss_rate = 0.464, Pending_hits = 5674, Reservation_fails = 9251
	L1D_cache_core[29]: Access = 38696, Miss = 17298, Miss_rate = 0.447, Pending_hits = 3733, Reservation_fails = 7167
	L1D_total_cache_accesses = 1295054
	L1D_total_cache_misses = 579080
	L1D_total_cache_miss_rate = 0.4471
	L1D_total_cache_pending_hits = 141550
	L1D_total_cache_reservation_fails = 233071
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 523433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 141550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 363114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 232965
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 209878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 141550
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 50991
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4566
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1237975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 195305
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 37660
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 106
ctas_completed 1784, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6954, 1821, 102016, 313, 10434, 980, 12145, 5359, 5040, 371, 2285, 1038, 284, 168, 603, 342, 714, 891, 693, 1354, 777, 4412, 975, 594, 4022, 2077, 2178, 1946, 1522, 2101, 1638, 1748, 
gpgpu_n_tot_thrd_icount = 70657280
gpgpu_n_tot_w_icount = 2208040
gpgpu_n_stall_shd_mem = 172596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572992
gpgpu_n_mem_write_global = 57079
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2354274
gpgpu_n_store_insn = 456626
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2740224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 126704
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45892
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:307657	W0_Idle:48653096	W0_Scoreboard:45101111	W1:1256438	W2:257160	W3:113074	W4:62371	W5:38192	W6:26487	W7:17933	W8:11682	W9:8147	W10:5945	W11:3961	W12:2194	W13:1598	W14:1247	W15:714	W16:430	W17:283	W18:232	W19:79	W20:81	W21:84	W22:92	W23:9	W24:9	W25:9	W26:0	W27:9	W28:0	W29:0	W30:0	W31:0	W32:399580
single_issue_nums: WS0:509854	WS1:517848	WS2:649996	WS3:530342	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4583936 {8:572992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2283160 {40:57079,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 22919680 {40:572992,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 456632 {8:57079,}
maxmflatency = 1885 
max_icnt2mem_latency = 786 
maxmrqlatency = 630 
max_icnt2sh_latency = 134 
averagemflatency = 326 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 4 
mrq_lat_table:246257 	7811 	9409 	17751 	35110 	15876 	8979 	5134 	1290 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	277649 	330500 	19143 	2779 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	562446 	54557 	2489 	7643 	2936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	475665 	56515 	50296 	35889 	11103 	602 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10770 	17417 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        56        64 
dram[1]:        64        64        64        64        63        64        60        64        64        64        64        61        64        60        60        64 
dram[2]:        64        64        62        64        64        55        52        64        64        64        64        64        64        64        52        56 
dram[3]:        64        64        64        63        46        47        63        64        64        64        64        64        64        64        48        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        51        64        64        56 
dram[5]:        64        64        64        64        64        63        64        64        64        64        64        58        64        64        64        64 
dram[6]:        64        64        64        62        64        55        64        64        64        64        64        64        60        64        62        64 
dram[7]:        64        64        63        64        64        63        64        64        64        64        64        64        57        64        64        60 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        53 
dram[9]:        64        64        64        64        64        64        50        64        64        64        56        64        64        64        64        64 
dram[10]:        64        64        62        63        56        64        64        64        64        64        64        64        60        64        64        64 
dram[11]:        64        64        64        64        63        64        64        63        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:   1162533   1110828    812939    439870   1015863    959970    562193    969336   1709966   1103948    828087    554942    919607    886253   1193482   1141507 
dram[1]:   1148471   1890657    795820    999982    979140    923571    819359   1657331   1765973   1753047   1014675    660344    514887    877557   1173997   1117159 
dram[2]:   1075568   1097479    880595    859941   1316481    957160    935206    916092   1136491   1239225    983416    936922    875592    624510   1928425   1140072 
dram[3]:    738872    790180    685436    992234   1026127    975844   1616674    903380    265029   1066383    826277    733802    859847    833474   1073887   1110857 
dram[4]:   1052055    672103    797934    948963    996097    956235    900498    936680   1060388   1085549    876299    737909   1715919    794517   1108261   1102693 
dram[5]:   1028629   1878424    987196    797419   2866565    951745    412481    859378   1722826   1171803    999012   1229559    822945    773644   1144799   1015330 
dram[6]:   1112519   1032972    881782    825151   1040490   1842840    838856   1476732   1083762   1113240    581206   1209749    852035    782016   1170812   1082032 
dram[7]:   1140085   1954542   1553979    825209   1789450   1064006   1106059    888277   1077562   1121406    822191    640727    799620    772680    686158   1980622 
dram[8]:   1111636   1104052    816960    923848    644720    999176   1458382    809115   1622106   1098882    764399    877607    825102    727617   1057167   1171200 
dram[9]:   1118332   1086722    764709    832739   1079905   1059337    927367    778090   1680705   1747413    785245    858490    804360    746543   1025522   1191797 
dram[10]:   1120744   1130129    764282    850605   1001515    993904   1064109   1729745   1058252   1162878    825374    750638    707249    748645   1128406   1128519 
dram[11]:    686474   1157903    817162    959992    994388    993610    744246   1031764   1113013   1105375    825663    912804    706411    723669   1139078   1051736 
average row accesses per activate:
dram[0]:  2.572222  2.648801  2.445455  2.514865  2.283416  2.315589  2.524590  2.570225  2.347259  2.460598  2.503639  2.477401  2.501453  2.521230  2.397078  2.467586 
dram[1]:  2.652542  2.601100  2.496094  2.499338  2.393979  2.385118  2.495902  2.487075  2.360208  2.494460  2.446304  2.498567  2.432815  2.532751  2.410498  2.467586 
dram[2]:  2.565278  2.632022  2.492085  2.548473  2.388889  2.262315  2.481732  2.484311  2.370861  2.461539  2.480114  2.480797  2.651163  2.566265  2.477115  2.345052 
dram[3]:  2.653791  2.724490  2.430038  2.554804  2.348158  2.293233  2.536653  2.548611  2.462060  2.306513  2.358768  2.459803  2.689275  2.488539  2.391711  2.552975 
dram[4]:  2.608635  2.614206  2.538051  2.364205  2.249694  2.343188  2.535764  2.491035  2.321705  2.372215  2.466381  2.502874  2.456091  2.524854  2.431694  2.372368 
dram[5]:  2.638691  2.595862  2.359069  2.480366  2.389764  2.357506  2.420844  2.516484  2.370861  2.427596  2.476259  2.478076  2.536296  2.533528  2.404539  2.561684 
dram[6]:  2.614206  2.667141  2.482850  2.565517  2.304511  2.294564  2.505420  2.485636  2.417333  2.381770  2.653905  2.453521  2.426184  2.415746  2.542980  2.543909 
dram[7]:  2.627809  2.492754  2.555403  2.562074  2.337209  2.379845  2.404227  2.418327  2.408602  2.409946  2.448080  2.670827  2.474212  2.602679  2.518518  2.391655 
dram[8]:  2.586111  2.543243  2.549795  2.479275  2.289246  2.230676  2.495225  2.425393  2.398396  2.393140  2.440725  2.487288  2.519006  2.565537  2.377807  2.377005 
dram[9]:  2.555402  2.491275  2.472441  2.406716  2.278527  2.394737  2.479730  2.464237  2.410884  2.341527  2.505036  2.531884  2.556380  2.689708  2.487535  2.469613 
dram[10]:  2.510667  2.542857  2.434615  2.438776  2.321204  2.292866  2.413564  2.432115  2.368490  2.372523  2.393151  2.392076  2.620061  2.464034  2.395973  2.517631 
dram[11]:  2.557666  2.697234  2.493386  2.551351  2.302615  2.338875  2.581330  2.422163  2.283375  2.422131  2.415746  2.458449  2.503618  2.498559  2.462395  2.431849 
average row locality = 347716/141102 = 2.464288
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1791      1819      1819      1798      1784      1764      1795      1776      1747      1763      1649      1681      1657      1660      1742      1726 
dram[1]:      1819      1830      1853      1824      1768      1765      1774      1775      1765      1752      1681      1669      1657      1677      1727      1725 
dram[2]:      1786      1813      1825      1856      1787      1779      1781      1771      1741      1744      1673      1675      1645      1640      1723      1737 
dram[3]:      1792      1808      1829      1824      1786      1768      1783      1785      1767      1758      1692      1674      1641      1673      1725      1695 
dram[4]:      1812      1815      1837      1826      1776      1760      1759      1754      1747      1760      1652      1672      1671      1664      1716      1739 
dram[5]:      1793      1823      1863      1832      1759      1791      1784      1781      1739      1726      1655      1685      1649      1675      1737      1701 
dram[6]:      1816      1813      1819      1797      1776      1756      1797      1766      1764      1753      1662      1673      1678      1684      1711      1732 
dram[7]:      1811      1836      1805      1814      1749      1781      1767      1772      1740      1742      1654      1638      1662      1683      1705      1714 
dram[8]:      1800      1821      1805      1851      1790      1784      1776      1800      1745      1763      1676      1688      1659      1678      1736      1715 
dram[9]:      1785      1796      1823      1871      1796      1759      1781      1775      1721      1760      1671      1677      1659      1687      1732      1724 
dram[10]:      1821      1807      1836      1848      1788      1771      1763      1811      1767      1744      1676      1682      1660      1683      1722      1721 
dram[11]:      1824      1792      1823      1824      1787      1768      1774      1782      1761      1721      1677      1705      1665      1668      1704      1738 
total dram reads = 336048
bank skew: 1871/1638 = 1.14
chip skew: 28100/27873 = 1.01
number of total write accesses:
dram[0]:       244       236       256       252       244       252       212       216       204       192       284       292       256       248       252       252 
dram[1]:       236       244       256       252       244       248       212       212       200       196       292       300       252       252       256       256 
dram[2]:       244       244       256       252       248       232       212       200       196       192       292       276       260       256       252       256 
dram[3]:       252       244       256       256       248       248       204       200       200       192       280       280       256       256       256       256 
dram[4]:       244       248       256       252       248       252       196       208       200       200       288       280       252       252       256       256 
dram[5]:       248       236       248       252       248       248       204       204       204       204       264       268       252       252       256       256 
dram[6]:       244       248       252       252       252       236       208       204       196       200       284       276       256       260       256       256 
dram[7]:       240       224       252       256       240       244       212       196       208       204       268       296       260       264       252       252 
dram[8]:       248       244       256       252       248       252       212       212       196       204       296       292       256       256       256       252 
dram[9]:       240       240       244       256       244       244       216       204       204       200       280       280       256       256       256       256 
dram[10]:       248       248       252       256       248       244       208       208       208       208       284       276       256       256       252       256 
dram[11]:       244       244       248       256       248       244       204       216       208       208       288       280       260       264       256       256 
total dram writes = 46672
bank skew: 300/192 = 1.56
chip skew: 3932/3844 = 1.02
average mf latency per bank:
dram[0]:        558       555       563       568       557       546       565       556       571       558       536       512       524       539       512       509
dram[1]:        548       534       530       554       546       550       535       559       557       572       506       508       520       511       497       512
dram[2]:        557       544       546       538       536       537       551       551       554       567       510       504       517       523       527       494
dram[3]:        557       575       524       556       535       544       551       560       554       576       499       503       540       524       513       521
dram[4]:        549       543       552       548       557       544       554       553       571       548       519       514       515       516       529       508
dram[5]:        553       540       517       538       543       551       541       544       567       573       519       503       524       525       515       514
dram[6]:        561       560       554       565       539       535       535       540       563       562       514       502       514       522       515       517
dram[7]:        542       568       550       545       544       546       535       537       553       576       505       507       527       508       525       521
dram[8]:        562       543       562       541       551       544       556       540       555       550       503       504       532       506       524       510
dram[9]:        551       562       529       528       540       549       543       551       563       557       513       512       520       514       520       514
dram[10]:        562       552       552       562       534       543       559       540       552       561       506       508       530       517       520       507
dram[11]:        549       561       558       542       529       540       544       545       547       573       500       503       514       515       521       521
maximum mf latency per bank:
dram[0]:       1181      1251      1185      1192      1101      1130      1226      1251      1197      1430       874       929      1067      1022       910      1082
dram[1]:       1009      1143      1229      1241      1259      1294      1284      1299      1569      1726       909      1141      1041       827      1020      1046
dram[2]:       1244      1221      1050      1070      1201      1161      1340      1252      1374      1635       996       921       984       889      1144      1045
dram[3]:       1208      1025      1030      1220      1184      1247      1349      1330      1545      1722       867      1036      1210      1061      1144      1245
dram[4]:       1102      1102      1116      1122      1070      1082      1190      1204      1179      1319       867       890       755       785       913       879
dram[5]:       1006      1234      1207      1232      1219      1241      1254      1275      1561      1772       986      1088       949       996      1258      1260
dram[6]:        952      1136      1215      1177      1096      1133      1237      1244      1370      1572       976       870       905      1029      1105      1105
dram[7]:        928       959      1103      1040      1179      1173      1215      1211      1501      1704       772      1033       904      1123       978      1213
dram[8]:       1282      1303      1313      1308      1093      1041      1265      1302      1313      1415       964       788      1111       936       966      1028
dram[9]:        950       935      1198      1209      1191      1212      1219      1234      1631      1817       945       972      1007       871       980       818
dram[10]:       1093      1345      1238      1205      1137      1141      1350      1223      1736      1885      1296      1016      1037       973      1161      1074
dram[11]:        894      1232      1113      1123      1198      1140      1168      1149      1577      1707      1065       941       863       982      1029      1236

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288794 n_act=11737 n_pre=11721 n_ref_event=0 n_req=28944 n_rd=27971 n_rd_L2_A=0 n_write=0 n_wr_bk=3892 bw_util=0.009552
n_activity=687755 dram_eff=0.1853
bk0: 1791a 13290395i bk1: 1819a 13289804i bk2: 1819a 13286422i bk3: 1798a 13285359i bk4: 1784a 13284116i bk5: 1764a 13284310i bk6: 1795a 13288195i bk7: 1776a 13289041i bk8: 1747a 13286979i bk9: 1763a 13288224i bk10: 1649a 13291756i bk11: 1681a 13289164i bk12: 1657a 13292876i bk13: 1660a 13293647i bk14: 1742a 13289904i bk15: 1726a 13291002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594873
Row_Buffer_Locality_read = 0.605878
Row_Buffer_Locality_write = 0.278520
Bank_Level_Parallism = 1.977968
Bank_Level_Parallism_Col = 1.565167
Bank_Level_Parallism_Ready = 1.282105
write_to_read_ratio_blp_rw_average = 0.131586
GrpLevelPara = 1.375364 

BW Util details:
bwutil = 0.009552 
total_CMD = 13343196 
util_bw = 127452 
Wasted_Col = 213272 
Wasted_Row = 132916 
Idle = 12869556 

BW Util Bottlenecks: 
RCDc_limit = 213602 
RCDWRc_limit = 7170 
WTRc_limit = 20390 
RTWc_limit = 21101 
CCDLc_limit = 18551 
rwq = 0 
CCDLc_limit_alone = 16054 
WTRc_limit_alone = 19090 
RTWc_limit_alone = 19904 

Commands details: 
total_CMD = 13343196 
n_nop = 13288794 
Read = 27971 
Write = 0 
L2_Alloc = 0 
L2_WB = 3892 
n_act = 11737 
n_pre = 11721 
n_ref = 0 
n_req = 28944 
total_req = 31863 

Dual Bus Interface Util: 
issued_total_row = 23458 
issued_total_col = 31863 
Row_Bus_Util =  0.001758 
CoL_Bus_Util = 0.002388 
Either_Row_CoL_Bus_Util = 0.004077 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.016893 
queue_avg = 0.065812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0658116
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288617 n_act=11733 n_pre=11717 n_ref_event=0 n_req=29038 n_rd=28061 n_rd_L2_A=0 n_write=0 n_wr_bk=3908 bw_util=0.009584
n_activity=673498 dram_eff=0.1899
bk0: 1819a 13290499i bk1: 1830a 13289422i bk2: 1853a 13286066i bk3: 1824a 13287773i bk4: 1768a 13287655i bk5: 1765a 13285812i bk6: 1774a 13289521i bk7: 1775a 13288441i bk8: 1765a 13285744i bk9: 1752a 13287937i bk10: 1681a 13289562i bk11: 1669a 13289575i bk12: 1657a 13292229i bk13: 1677a 13294630i bk14: 1727a 13290066i bk15: 1725a 13292222i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596288
Row_Buffer_Locality_read = 0.608638
Row_Buffer_Locality_write = 0.241556
Bank_Level_Parallism = 1.986317
Bank_Level_Parallism_Col = 1.569645
Bank_Level_Parallism_Ready = 1.274501
write_to_read_ratio_blp_rw_average = 0.131968
GrpLevelPara = 1.386783 

BW Util details:
bwutil = 0.009584 
total_CMD = 13343196 
util_bw = 127876 
Wasted_Col = 210059 
Wasted_Row = 130517 
Idle = 12874744 

BW Util Bottlenecks: 
RCDc_limit = 211624 
RCDWRc_limit = 7586 
WTRc_limit = 18830 
RTWc_limit = 21223 
CCDLc_limit = 19208 
rwq = 0 
CCDLc_limit_alone = 16684 
WTRc_limit_alone = 17669 
RTWc_limit_alone = 19860 

Commands details: 
total_CMD = 13343196 
n_nop = 13288617 
Read = 28061 
Write = 0 
L2_Alloc = 0 
L2_WB = 3908 
n_act = 11733 
n_pre = 11717 
n_ref = 0 
n_req = 29038 
total_req = 31969 

Dual Bus Interface Util: 
issued_total_row = 23450 
issued_total_col = 31969 
Row_Bus_Util =  0.001757 
CoL_Bus_Util = 0.002396 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.015391 
queue_avg = 0.063425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0634248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288792 n_act=11699 n_pre=11683 n_ref_event=0 n_req=28943 n_rd=27976 n_rd_L2_A=0 n_write=0 n_wr_bk=3868 bw_util=0.009546
n_activity=681118 dram_eff=0.187
bk0: 1786a 13290870i bk1: 1813a 13291694i bk2: 1825a 13287962i bk3: 1856a 13287803i bk4: 1787a 13286647i bk5: 1779a 13285362i bk6: 1781a 13288591i bk7: 1771a 13288455i bk8: 1741a 13287890i bk9: 1744a 13288083i bk10: 1673a 13291017i bk11: 1675a 13290867i bk12: 1645a 13297201i bk13: 1640a 13296288i bk14: 1723a 13291388i bk15: 1737a 13288999i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596137
Row_Buffer_Locality_read = 0.607128
Row_Buffer_Locality_write = 0.278180
Bank_Level_Parallism = 1.952083
Bank_Level_Parallism_Col = 1.571108
Bank_Level_Parallism_Ready = 1.294683
write_to_read_ratio_blp_rw_average = 0.130077
GrpLevelPara = 1.373880 

BW Util details:
bwutil = 0.009546 
total_CMD = 13343196 
util_bw = 127376 
Wasted_Col = 212332 
Wasted_Row = 131006 
Idle = 12872482 

BW Util Bottlenecks: 
RCDc_limit = 214532 
RCDWRc_limit = 6781 
WTRc_limit = 19018 
RTWc_limit = 21329 
CCDLc_limit = 18899 
rwq = 0 
CCDLc_limit_alone = 16305 
WTRc_limit_alone = 17729 
RTWc_limit_alone = 20024 

Commands details: 
total_CMD = 13343196 
n_nop = 13288792 
Read = 27976 
Write = 0 
L2_Alloc = 0 
L2_WB = 3868 
n_act = 11699 
n_pre = 11683 
n_ref = 0 
n_req = 28943 
total_req = 31844 

Dual Bus Interface Util: 
issued_total_row = 23382 
issued_total_col = 31844 
Row_Bus_Util =  0.001752 
CoL_Bus_Util = 0.002387 
Either_Row_CoL_Bus_Util = 0.004077 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.015109 
queue_avg = 0.062577 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0625771
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288845 n_act=11687 n_pre=11671 n_ref_event=0 n_req=28971 n_rd=28000 n_rd_L2_A=0 n_write=0 n_wr_bk=3884 bw_util=0.009558
n_activity=675865 dram_eff=0.1887
bk0: 1792a 13291455i bk1: 1808a 13292942i bk2: 1829a 13286799i bk3: 1824a 13286804i bk4: 1786a 13286919i bk5: 1768a 13285642i bk6: 1783a 13289786i bk7: 1785a 13288823i bk8: 1767a 13288735i bk9: 1758a 13286031i bk10: 1692a 13290684i bk11: 1674a 13291498i bk12: 1641a 13295400i bk13: 1673a 13293140i bk14: 1725a 13289770i bk15: 1695a 13291575i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596942
Row_Buffer_Locality_read = 0.608571
Row_Buffer_Locality_write = 0.261586
Bank_Level_Parallism = 1.965374
Bank_Level_Parallism_Col = 1.569264
Bank_Level_Parallism_Ready = 1.279798
write_to_read_ratio_blp_rw_average = 0.132741
GrpLevelPara = 1.382498 

BW Util details:
bwutil = 0.009558 
total_CMD = 13343196 
util_bw = 127536 
Wasted_Col = 209619 
Wasted_Row = 132184 
Idle = 12873857 

BW Util Bottlenecks: 
RCDc_limit = 211988 
RCDWRc_limit = 7099 
WTRc_limit = 19432 
RTWc_limit = 21399 
CCDLc_limit = 18445 
rwq = 0 
CCDLc_limit_alone = 15769 
WTRc_limit_alone = 18162 
RTWc_limit_alone = 19993 

Commands details: 
total_CMD = 13343196 
n_nop = 13288845 
Read = 28000 
Write = 0 
L2_Alloc = 0 
L2_WB = 3884 
n_act = 11687 
n_pre = 11671 
n_ref = 0 
n_req = 28971 
total_req = 31884 

Dual Bus Interface Util: 
issued_total_row = 23358 
issued_total_col = 31884 
Row_Bus_Util =  0.001751 
CoL_Bus_Util = 0.002390 
Either_Row_CoL_Bus_Util = 0.004073 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.016393 
queue_avg = 0.061335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0613351
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288529 n_act=11841 n_pre=11825 n_ref_event=0 n_req=28932 n_rd=27960 n_rd_L2_A=0 n_write=0 n_wr_bk=3888 bw_util=0.009547
n_activity=674752 dram_eff=0.1888
bk0: 1812a 13290294i bk1: 1815a 13289485i bk2: 1837a 13286442i bk3: 1826a 13283900i bk4: 1776a 13284430i bk5: 1760a 13286379i bk6: 1759a 13291411i bk7: 1754a 13289859i bk8: 1747a 13288440i bk9: 1760a 13288039i bk10: 1652a 13293764i bk11: 1672a 13292597i bk12: 1671a 13293497i bk13: 1664a 13292790i bk14: 1716a 13291132i bk15: 1739a 13289632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.591076
Row_Buffer_Locality_read = 0.602933
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.965747
Bank_Level_Parallism_Col = 1.579215
Bank_Level_Parallism_Ready = 1.306521
write_to_read_ratio_blp_rw_average = 0.129456
GrpLevelPara = 1.388707 

BW Util details:
bwutil = 0.009547 
total_CMD = 13343196 
util_bw = 127392 
Wasted_Col = 212054 
Wasted_Row = 130569 
Idle = 12873181 

BW Util Bottlenecks: 
RCDc_limit = 214431 
RCDWRc_limit = 7302 
WTRc_limit = 20346 
RTWc_limit = 20202 
CCDLc_limit = 18538 
rwq = 0 
CCDLc_limit_alone = 16119 
WTRc_limit_alone = 19048 
RTWc_limit_alone = 19081 

Commands details: 
total_CMD = 13343196 
n_nop = 13288529 
Read = 27960 
Write = 0 
L2_Alloc = 0 
L2_WB = 3888 
n_act = 11841 
n_pre = 11825 
n_ref = 0 
n_req = 28932 
total_req = 31848 

Dual Bus Interface Util: 
issued_total_row = 23666 
issued_total_col = 31848 
Row_Bus_Util =  0.001774 
CoL_Bus_Util = 0.002387 
Either_Row_CoL_Bus_Util = 0.004097 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.015494 
queue_avg = 0.059648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0596476
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288757 n_act=11740 n_pre=11724 n_ref_event=0 n_req=28954 n_rd=27993 n_rd_L2_A=0 n_write=0 n_wr_bk=3844 bw_util=0.009544
n_activity=665479 dram_eff=0.1914
bk0: 1793a 13291189i bk1: 1823a 13288506i bk2: 1863a 13283932i bk3: 1832a 13287101i bk4: 1759a 13287024i bk5: 1791a 13285309i bk6: 1784a 13287004i bk7: 1781a 13288897i bk8: 1739a 13288424i bk9: 1726a 13289126i bk10: 1655a 13291048i bk11: 1685a 13290239i bk12: 1649a 13294008i bk13: 1675a 13294682i bk14: 1737a 13290533i bk15: 1701a 13293123i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594875
Row_Buffer_Locality_read = 0.606687
Row_Buffer_Locality_write = 0.250780
Bank_Level_Parallism = 1.992651
Bank_Level_Parallism_Col = 1.601097
Bank_Level_Parallism_Ready = 1.311460
write_to_read_ratio_blp_rw_average = 0.129928
GrpLevelPara = 1.397737 

BW Util details:
bwutil = 0.009544 
total_CMD = 13343196 
util_bw = 127348 
Wasted_Col = 209409 
Wasted_Row = 127887 
Idle = 12878552 

BW Util Bottlenecks: 
RCDc_limit = 211341 
RCDWRc_limit = 7166 
WTRc_limit = 20340 
RTWc_limit = 21243 
CCDLc_limit = 19064 
rwq = 0 
CCDLc_limit_alone = 16377 
WTRc_limit_alone = 18992 
RTWc_limit_alone = 19904 

Commands details: 
total_CMD = 13343196 
n_nop = 13288757 
Read = 27993 
Write = 0 
L2_Alloc = 0 
L2_WB = 3844 
n_act = 11740 
n_pre = 11724 
n_ref = 0 
n_req = 28954 
total_req = 31837 

Dual Bus Interface Util: 
issued_total_row = 23464 
issued_total_col = 31837 
Row_Bus_Util =  0.001758 
CoL_Bus_Util = 0.002386 
Either_Row_CoL_Bus_Util = 0.004080 
Issued_on_Two_Bus_Simul_Util = 0.000065 
issued_two_Eff = 0.015834 
queue_avg = 0.060784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0607845
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288783 n_act=11688 n_pre=11672 n_ref_event=0 n_req=28967 n_rd=27997 n_rd_L2_A=0 n_write=0 n_wr_bk=3880 bw_util=0.009556
n_activity=666547 dram_eff=0.1913
bk0: 1816a 13289059i bk1: 1813a 13290228i bk2: 1819a 13286889i bk3: 1797a 13286938i bk4: 1776a 13287283i bk5: 1756a 13286894i bk6: 1797a 13288328i bk7: 1766a 13289703i bk8: 1764a 13288718i bk9: 1753a 13287543i bk10: 1662a 13292986i bk11: 1673a 13291753i bk12: 1678a 13291791i bk13: 1684a 13290571i bk14: 1711a 13292632i bk15: 1732a 13292014i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596852
Row_Buffer_Locality_read = 0.608029
Row_Buffer_Locality_write = 0.274227
Bank_Level_Parallism = 1.987632
Bank_Level_Parallism_Col = 1.610792
Bank_Level_Parallism_Ready = 1.320713
write_to_read_ratio_blp_rw_average = 0.131001
GrpLevelPara = 1.396931 

BW Util details:
bwutil = 0.009556 
total_CMD = 13343196 
util_bw = 127508 
Wasted_Col = 209900 
Wasted_Row = 126999 
Idle = 12878789 

BW Util Bottlenecks: 
RCDc_limit = 210986 
RCDWRc_limit = 7055 
WTRc_limit = 20719 
RTWc_limit = 21602 
CCDLc_limit = 19707 
rwq = 0 
CCDLc_limit_alone = 16979 
WTRc_limit_alone = 19392 
RTWc_limit_alone = 20201 

Commands details: 
total_CMD = 13343196 
n_nop = 13288783 
Read = 27997 
Write = 0 
L2_Alloc = 0 
L2_WB = 3880 
n_act = 11688 
n_pre = 11672 
n_ref = 0 
n_req = 28967 
total_req = 31877 

Dual Bus Interface Util: 
issued_total_row = 23360 
issued_total_col = 31877 
Row_Bus_Util =  0.001751 
CoL_Bus_Util = 0.002389 
Either_Row_CoL_Bus_Util = 0.004078 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.015143 
queue_avg = 0.064436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.064436
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288959 n_act=11650 n_pre=11634 n_ref_event=0 n_req=28840 n_rd=27873 n_rd_L2_A=0 n_write=0 n_wr_bk=3868 bw_util=0.009515
n_activity=672057 dram_eff=0.1889
bk0: 1811a 13290700i bk1: 1836a 13287513i bk2: 1805a 13287457i bk3: 1814a 13287463i bk4: 1749a 13286459i bk5: 1781a 13287709i bk6: 1767a 13287028i bk7: 1772a 13287862i bk8: 1740a 13288488i bk9: 1742a 13287723i bk10: 1654a 13290665i bk11: 1638a 13294299i bk12: 1662a 13292156i bk13: 1683a 13293421i bk14: 1705a 13292644i bk15: 1714a 13291719i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596394
Row_Buffer_Locality_read = 0.608187
Row_Buffer_Locality_write = 0.256463
Bank_Level_Parallism = 1.973774
Bank_Level_Parallism_Col = 1.592941
Bank_Level_Parallism_Ready = 1.310243
write_to_read_ratio_blp_rw_average = 0.133309
GrpLevelPara = 1.389362 

BW Util details:
bwutil = 0.009515 
total_CMD = 13343196 
util_bw = 126964 
Wasted_Col = 209951 
Wasted_Row = 131009 
Idle = 12875272 

BW Util Bottlenecks: 
RCDc_limit = 211671 
RCDWRc_limit = 7239 
WTRc_limit = 20795 
RTWc_limit = 21809 
CCDLc_limit = 17888 
rwq = 0 
CCDLc_limit_alone = 15421 
WTRc_limit_alone = 19629 
RTWc_limit_alone = 20508 

Commands details: 
total_CMD = 13343196 
n_nop = 13288959 
Read = 27873 
Write = 0 
L2_Alloc = 0 
L2_WB = 3868 
n_act = 11650 
n_pre = 11634 
n_ref = 0 
n_req = 28840 
total_req = 31741 

Dual Bus Interface Util: 
issued_total_row = 23284 
issued_total_col = 31741 
Row_Bus_Util =  0.001745 
CoL_Bus_Util = 0.002379 
Either_Row_CoL_Bus_Util = 0.004065 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.014529 
queue_avg = 0.063188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0631881
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288138 n_act=11908 n_pre=11892 n_ref_event=0 n_req=29070 n_rd=28087 n_rd_L2_A=0 n_write=0 n_wr_bk=3932 bw_util=0.009599
n_activity=687241 dram_eff=0.1864
bk0: 1800a 13291247i bk1: 1821a 13289422i bk2: 1805a 13289935i bk3: 1851a 13287164i bk4: 1790a 13285014i bk5: 1784a 13284167i bk6: 1776a 13289988i bk7: 1800a 13287066i bk8: 1745a 13289462i bk9: 1763a 13288246i bk10: 1676a 13292086i bk11: 1688a 13291908i bk12: 1659a 13294898i bk13: 1678a 13295460i bk14: 1736a 13290375i bk15: 1715a 13290703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590712
Row_Buffer_Locality_read = 0.602485
Row_Buffer_Locality_write = 0.254324
Bank_Level_Parallism = 1.932260
Bank_Level_Parallism_Col = 1.553409
Bank_Level_Parallism_Ready = 1.267099
write_to_read_ratio_blp_rw_average = 0.130989
GrpLevelPara = 1.369243 

BW Util details:
bwutil = 0.009599 
total_CMD = 13343196 
util_bw = 128076 
Wasted_Col = 213288 
Wasted_Row = 134843 
Idle = 12866989 

BW Util Bottlenecks: 
RCDc_limit = 216230 
RCDWRc_limit = 7342 
WTRc_limit = 18939 
RTWc_limit = 20559 
CCDLc_limit = 18402 
rwq = 0 
CCDLc_limit_alone = 15907 
WTRc_limit_alone = 17848 
RTWc_limit_alone = 19155 

Commands details: 
total_CMD = 13343196 
n_nop = 13288138 
Read = 28087 
Write = 0 
L2_Alloc = 0 
L2_WB = 3932 
n_act = 11908 
n_pre = 11892 
n_ref = 0 
n_req = 29070 
total_req = 32019 

Dual Bus Interface Util: 
issued_total_row = 23800 
issued_total_col = 32019 
Row_Bus_Util =  0.001784 
CoL_Bus_Util = 0.002400 
Either_Row_CoL_Bus_Util = 0.004126 
Issued_on_Two_Bus_Simul_Util = 0.000057 
issued_two_Eff = 0.013822 
queue_avg = 0.059278 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0592785
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288576 n_act=11763 n_pre=11747 n_ref_event=0 n_req=28986 n_rd=28017 n_rd_L2_A=0 n_write=0 n_wr_bk=3876 bw_util=0.009561
n_activity=679529 dram_eff=0.1877
bk0: 1785a 13290672i bk1: 1796a 13289039i bk2: 1823a 13287272i bk3: 1871a 13285727i bk4: 1796a 13284971i bk5: 1759a 13286681i bk6: 1781a 13288227i bk7: 1775a 13288673i bk8: 1721a 13289918i bk9: 1760a 13287793i bk10: 1671a 13291349i bk11: 1677a 13291417i bk12: 1659a 13295481i bk13: 1687a 13295832i bk14: 1732a 13292397i bk15: 1724a 13292474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.594528
Row_Buffer_Locality_read = 0.606453
Row_Buffer_Locality_write = 0.249742
Bank_Level_Parallism = 1.953647
Bank_Level_Parallism_Col = 1.594924
Bank_Level_Parallism_Ready = 1.309521
write_to_read_ratio_blp_rw_average = 0.129259
GrpLevelPara = 1.380982 

BW Util details:
bwutil = 0.009561 
total_CMD = 13343196 
util_bw = 127572 
Wasted_Col = 212049 
Wasted_Row = 130965 
Idle = 12872610 

BW Util Bottlenecks: 
RCDc_limit = 213991 
RCDWRc_limit = 7328 
WTRc_limit = 20253 
RTWc_limit = 20768 
CCDLc_limit = 19270 
rwq = 0 
CCDLc_limit_alone = 16665 
WTRc_limit_alone = 19004 
RTWc_limit_alone = 19412 

Commands details: 
total_CMD = 13343196 
n_nop = 13288576 
Read = 28017 
Write = 0 
L2_Alloc = 0 
L2_WB = 3876 
n_act = 11763 
n_pre = 11747 
n_ref = 0 
n_req = 28986 
total_req = 31893 

Dual Bus Interface Util: 
issued_total_row = 23510 
issued_total_col = 31893 
Row_Bus_Util =  0.001762 
CoL_Bus_Util = 0.002390 
Either_Row_CoL_Bus_Util = 0.004093 
Issued_on_Two_Bus_Simul_Util = 0.000059 
issued_two_Eff = 0.014335 
queue_avg = 0.060478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0604781
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288080 n_act=11981 n_pre=11965 n_ref_event=0 n_req=29077 n_rd=28100 n_rd_L2_A=0 n_write=0 n_wr_bk=3908 bw_util=0.009595
n_activity=680497 dram_eff=0.1881
bk0: 1821a 13289372i bk1: 1807a 13288519i bk2: 1836a 13284623i bk3: 1848a 13284632i bk4: 1788a 13285365i bk5: 1771a 13284699i bk6: 1763a 13287508i bk7: 1811a 13287057i bk8: 1767a 13288160i bk9: 1744a 13287292i bk10: 1676a 13289436i bk11: 1682a 13289902i bk12: 1660a 13295962i bk13: 1683a 13293497i bk14: 1722a 13290232i bk15: 1721a 13292610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.588300
Row_Buffer_Locality_read = 0.600641
Row_Buffer_Locality_write = 0.233367
Bank_Level_Parallism = 1.980633
Bank_Level_Parallism_Col = 1.609330
Bank_Level_Parallism_Ready = 1.320093
write_to_read_ratio_blp_rw_average = 0.129447
GrpLevelPara = 1.394297 

BW Util details:
bwutil = 0.009595 
total_CMD = 13343196 
util_bw = 128032 
Wasted_Col = 214005 
Wasted_Row = 131339 
Idle = 12869820 

BW Util Bottlenecks: 
RCDc_limit = 215995 
RCDWRc_limit = 7363 
WTRc_limit = 21288 
RTWc_limit = 22702 
CCDLc_limit = 19653 
rwq = 0 
CCDLc_limit_alone = 16935 
WTRc_limit_alone = 19968 
RTWc_limit_alone = 21304 

Commands details: 
total_CMD = 13343196 
n_nop = 13288080 
Read = 28100 
Write = 0 
L2_Alloc = 0 
L2_WB = 3908 
n_act = 11981 
n_pre = 11965 
n_ref = 0 
n_req = 29077 
total_req = 32008 

Dual Bus Interface Util: 
issued_total_row = 23946 
issued_total_col = 32008 
Row_Bus_Util =  0.001795 
CoL_Bus_Util = 0.002399 
Either_Row_CoL_Bus_Util = 0.004131 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.015204 
queue_avg = 0.066928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0669281
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=13343196 n_nop=13288529 n_act=11796 n_pre=11780 n_ref_event=0 n_req=28994 n_rd=28013 n_rd_L2_A=0 n_write=0 n_wr_bk=3924 bw_util=0.009574
n_activity=675320 dram_eff=0.1892
bk0: 1824a 13290554i bk1: 1792a 13292201i bk2: 1823a 13288263i bk3: 1824a 13287747i bk4: 1787a 13285641i bk5: 1768a 13287463i bk6: 1774a 13291131i bk7: 1782a 13286737i bk8: 1761a 13286081i bk9: 1721a 13288926i bk10: 1677a 13291179i bk11: 1705a 13290034i bk12: 1665a 13295327i bk13: 1668a 13293993i bk14: 1704a 13292077i bk15: 1738a 13289239i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.593502
Row_Buffer_Locality_read = 0.605183
Row_Buffer_Locality_write = 0.259939
Bank_Level_Parallism = 1.965774
Bank_Level_Parallism_Col = 1.594579
Bank_Level_Parallism_Ready = 1.302129
write_to_read_ratio_blp_rw_average = 0.130946
GrpLevelPara = 1.385779 

BW Util details:
bwutil = 0.009574 
total_CMD = 13343196 
util_bw = 127748 
Wasted_Col = 210435 
Wasted_Row = 130176 
Idle = 12874837 

BW Util Bottlenecks: 
RCDc_limit = 213184 
RCDWRc_limit = 7194 
WTRc_limit = 20202 
RTWc_limit = 21733 
CCDLc_limit = 18395 
rwq = 0 
CCDLc_limit_alone = 15769 
WTRc_limit_alone = 18946 
RTWc_limit_alone = 20363 

Commands details: 
total_CMD = 13343196 
n_nop = 13288529 
Read = 28013 
Write = 0 
L2_Alloc = 0 
L2_WB = 3924 
n_act = 11796 
n_pre = 11780 
n_ref = 0 
n_req = 28994 
total_req = 31937 

Dual Bus Interface Util: 
issued_total_row = 23576 
issued_total_col = 31937 
Row_Bus_Util =  0.001767 
CoL_Bus_Util = 0.002394 
Either_Row_CoL_Bus_Util = 0.004097 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.015476 
queue_avg = 0.060469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0604692

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26842, Miss = 14028, Miss_rate = 0.523, Pending_hits = 561, Reservation_fails = 0
L2_cache_bank[1]: Access = 26481, Miss = 14031, Miss_rate = 0.530, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[2]: Access = 25919, Miss = 14108, Miss_rate = 0.544, Pending_hits = 125, Reservation_fails = 0
L2_cache_bank[3]: Access = 26458, Miss = 14065, Miss_rate = 0.532, Pending_hits = 115, Reservation_fails = 0
L2_cache_bank[4]: Access = 26244, Miss = 14013, Miss_rate = 0.534, Pending_hits = 151, Reservation_fails = 0
L2_cache_bank[5]: Access = 25908, Miss = 14055, Miss_rate = 0.542, Pending_hits = 133, Reservation_fails = 0
L2_cache_bank[6]: Access = 26026, Miss = 14059, Miss_rate = 0.540, Pending_hits = 163, Reservation_fails = 78
L2_cache_bank[7]: Access = 26462, Miss = 14033, Miss_rate = 0.530, Pending_hits = 145, Reservation_fails = 100
L2_cache_bank[8]: Access = 26708, Miss = 14006, Miss_rate = 0.524, Pending_hits = 518, Reservation_fails = 0
L2_cache_bank[9]: Access = 26225, Miss = 14022, Miss_rate = 0.535, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[10]: Access = 26145, Miss = 14015, Miss_rate = 0.536, Pending_hits = 121, Reservation_fails = 90
L2_cache_bank[11]: Access = 26207, Miss = 14062, Miss_rate = 0.537, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[12]: Access = 26310, Miss = 14063, Miss_rate = 0.535, Pending_hits = 158, Reservation_fails = 0
L2_cache_bank[13]: Access = 26140, Miss = 14006, Miss_rate = 0.536, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[14]: Access = 25918, Miss = 13937, Miss_rate = 0.538, Pending_hits = 143, Reservation_fails = 104
L2_cache_bank[15]: Access = 26073, Miss = 14028, Miss_rate = 0.538, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[16]: Access = 26703, Miss = 14031, Miss_rate = 0.525, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[17]: Access = 26152, Miss = 14140, Miss_rate = 0.541, Pending_hits = 120, Reservation_fails = 25
L2_cache_bank[18]: Access = 26217, Miss = 14036, Miss_rate = 0.535, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[19]: Access = 26444, Miss = 14093, Miss_rate = 0.533, Pending_hits = 118, Reservation_fails = 0
L2_cache_bank[20]: Access = 26261, Miss = 14089, Miss_rate = 0.536, Pending_hits = 142, Reservation_fails = 28
L2_cache_bank[21]: Access = 26091, Miss = 14123, Miss_rate = 0.541, Pending_hits = 124, Reservation_fails = 0
L2_cache_bank[22]: Access = 26076, Miss = 14055, Miss_rate = 0.539, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[23]: Access = 26061, Miss = 14018, Miss_rate = 0.538, Pending_hits = 139, Reservation_fails = 0
L2_total_cache_accesses = 630071
L2_total_cache_misses = 337116
L2_total_cache_miss_rate = 0.5350
L2_total_cache_pending_hits = 4467
L2_total_cache_reservation_fails = 425
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 232477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4467
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 90477
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 425
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 245571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4467
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 56011
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 267
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 572992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 57079
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 425
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=630071
icnt_total_pkts_simt_to_mem=630071
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 630071
Req_Network_cycles = 5203104
Req_Network_injected_packets_per_cycle =       0.1211 
Req_Network_conflicts_per_cycle =       0.0112
Req_Network_conflicts_per_cycle_util =       0.2037
Req_Bank_Level_Parallism =       2.2081
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0279
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0053

Reply_Network_injected_packets_num = 630071
Reply_Network_cycles = 5203104
Reply_Network_injected_packets_per_cycle =        0.1211
Reply_Network_conflicts_per_cycle =        0.1230
Reply_Network_conflicts_per_cycle_util =       2.2390
Reply_Bank_Level_Parallism =       2.2044
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0149
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0040
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 59 sec (7379 sec)
gpgpu_simulation_rate = 2086 (inst/sec)
gpgpu_simulation_rate = 705 (cycle/sec)
gpgpu_silicon_slowdown = 1936170x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
	runtime [cuda_base] = 7376922.9820 ms (  0.00 GFLOP/s   0.0 GB/s) [L2 error 0.000000]
Verifying...
	runtime [serial] = 14.331000 ms.
	[max error  0.000000]
Correct
GPGPU-Sim: *** exit detected ***
