
UART_RX_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000307c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08003188  08003188  00013188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003284  08003284  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003284  08003284  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003284  08003284  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003284  08003284  00013284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003288  08003288  00013288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800328c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  20000070  080032fc  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b0  080032fc  000201b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c62b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002274  00000000  00000000  0002c6c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000c90  00000000  00000000  0002e938  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b78  00000000  00000000  0002f5c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016678  00000000  00000000  00030140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c028  00000000  00000000  000467b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00076db4  00000000  00000000  000527e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c9594  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000368c  00000000  00000000  000c9610  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08003170 	.word	0x08003170

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08003170 	.word	0x08003170

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8000166:	683b      	ldr	r3, [r7, #0]
 8000168:	3b01      	subs	r3, #1
 800016a:	4a0a      	ldr	r2, [pc, #40]	; (8000194 <LL_DMA_EnableChannel+0x38>)
 800016c:	5cd3      	ldrb	r3, [r2, r3]
 800016e:	461a      	mov	r2, r3
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	4413      	add	r3, r2
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	683a      	ldr	r2, [r7, #0]
 8000178:	3a01      	subs	r2, #1
 800017a:	4906      	ldr	r1, [pc, #24]	; (8000194 <LL_DMA_EnableChannel+0x38>)
 800017c:	5c8a      	ldrb	r2, [r1, r2]
 800017e:	4611      	mov	r1, r2
 8000180:	687a      	ldr	r2, [r7, #4]
 8000182:	440a      	add	r2, r1
 8000184:	f043 0301 	orr.w	r3, r3, #1
 8000188:	6013      	str	r3, [r2, #0]
}
 800018a:	bf00      	nop
 800018c:	370c      	adds	r7, #12
 800018e:	46bd      	mov	sp, r7
 8000190:	bc80      	pop	{r7}
 8000192:	4770      	bx	lr
 8000194:	08003220 	.word	0x08003220

08000198 <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000198:	b480      	push	{r7}
 800019a:	b083      	sub	sp, #12
 800019c:	af00      	add	r7, sp, #0
 800019e:	6078      	str	r0, [r7, #4]
 80001a0:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80001a2:	683b      	ldr	r3, [r7, #0]
 80001a4:	3b01      	subs	r3, #1
 80001a6:	4a06      	ldr	r2, [pc, #24]	; (80001c0 <LL_DMA_GetDataLength+0x28>)
 80001a8:	5cd3      	ldrb	r3, [r2, r3]
 80001aa:	461a      	mov	r2, r3
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	4413      	add	r3, r2
 80001b0:	685b      	ldr	r3, [r3, #4]
 80001b2:	b29b      	uxth	r3, r3
                   DMA_CNDTR_NDT));
}
 80001b4:	4618      	mov	r0, r3
 80001b6:	370c      	adds	r7, #12
 80001b8:	46bd      	mov	sp, r7
 80001ba:	bc80      	pop	{r7}
 80001bc:	4770      	bx	lr
 80001be:	bf00      	nop
 80001c0:	08003220 	.word	0x08003220

080001c4 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80001c4:	b480      	push	{r7}
 80001c6:	b083      	sub	sp, #12
 80001c8:	af00      	add	r7, sp, #0
 80001ca:	6078      	str	r0, [r7, #4]
 80001cc:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80001ce:	683b      	ldr	r3, [r7, #0]
 80001d0:	3b01      	subs	r3, #1
 80001d2:	4a0a      	ldr	r2, [pc, #40]	; (80001fc <LL_DMA_EnableIT_TC+0x38>)
 80001d4:	5cd3      	ldrb	r3, [r2, r3]
 80001d6:	461a      	mov	r2, r3
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	4413      	add	r3, r2
 80001dc:	681b      	ldr	r3, [r3, #0]
 80001de:	683a      	ldr	r2, [r7, #0]
 80001e0:	3a01      	subs	r2, #1
 80001e2:	4906      	ldr	r1, [pc, #24]	; (80001fc <LL_DMA_EnableIT_TC+0x38>)
 80001e4:	5c8a      	ldrb	r2, [r1, r2]
 80001e6:	4611      	mov	r1, r2
 80001e8:	687a      	ldr	r2, [r7, #4]
 80001ea:	440a      	add	r2, r1
 80001ec:	f043 0302 	orr.w	r3, r3, #2
 80001f0:	6013      	str	r3, [r2, #0]
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	bc80      	pop	{r7}
 80001fa:	4770      	bx	lr
 80001fc:	08003220 	.word	0x08003220

08000200 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000200:	b480      	push	{r7}
 8000202:	b083      	sub	sp, #12
 8000204:	af00      	add	r7, sp, #0
 8000206:	6078      	str	r0, [r7, #4]
 8000208:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	3b01      	subs	r3, #1
 800020e:	4a0a      	ldr	r2, [pc, #40]	; (8000238 <LL_DMA_EnableIT_HT+0x38>)
 8000210:	5cd3      	ldrb	r3, [r2, r3]
 8000212:	461a      	mov	r2, r3
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	4413      	add	r3, r2
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	683a      	ldr	r2, [r7, #0]
 800021c:	3a01      	subs	r2, #1
 800021e:	4906      	ldr	r1, [pc, #24]	; (8000238 <LL_DMA_EnableIT_HT+0x38>)
 8000220:	5c8a      	ldrb	r2, [r1, r2]
 8000222:	4611      	mov	r1, r2
 8000224:	687a      	ldr	r2, [r7, #4]
 8000226:	440a      	add	r2, r1
 8000228:	f043 0304 	orr.w	r3, r3, #4
 800022c:	6013      	str	r3, [r2, #0]
}
 800022e:	bf00      	nop
 8000230:	370c      	adds	r7, #12
 8000232:	46bd      	mov	sp, r7
 8000234:	bc80      	pop	{r7}
 8000236:	4770      	bx	lr
 8000238:	08003220 	.word	0x08003220

0800023c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800023c:	b480      	push	{r7}
 800023e:	b083      	sub	sp, #12
 8000240:	af00      	add	r7, sp, #0
 8000242:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000244:	687b      	ldr	r3, [r7, #4]
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	60da      	str	r2, [r3, #12]
}
 8000250:	bf00      	nop
 8000252:	370c      	adds	r7, #12
 8000254:	46bd      	mov	sp, r7
 8000256:	bc80      	pop	{r7}
 8000258:	4770      	bx	lr

0800025a <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800025a:	b480      	push	{r7}
 800025c:	b083      	sub	sp, #12
 800025e:	af00      	add	r7, sp, #0
 8000260:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000262:	687b      	ldr	r3, [r7, #4]
 8000264:	691b      	ldr	r3, [r3, #16]
 8000266:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	695b      	ldr	r3, [r3, #20]
 8000272:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	615a      	str	r2, [r3, #20]
}
 800027a:	bf00      	nop
 800027c:	370c      	adds	r7, #12
 800027e:	46bd      	mov	sp, r7
 8000280:	bc80      	pop	{r7}
 8000282:	4770      	bx	lr

08000284 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
 800028a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000294:	2b40      	cmp	r3, #64	; 0x40
 8000296:	bf0c      	ite	eq
 8000298:	2301      	moveq	r3, #1
 800029a:	2300      	movne	r3, #0
 800029c:	b2db      	uxtb	r3, r3
}
 800029e:	4618      	mov	r0, r3
 80002a0:	370c      	adds	r7, #12
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr

080002a8 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 80002a8:	b480      	push	{r7}
 80002aa:	b083      	sub	sp, #12
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	68db      	ldr	r3, [r3, #12]
 80002b4:	f043 0210 	orr.w	r2, r3, #16
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	60da      	str	r2, [r3, #12]
}
 80002bc:	bf00      	nop
 80002be:	370c      	adds	r7, #12
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bc80      	pop	{r7}
 80002c4:	4770      	bx	lr

080002c6 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 80002c6:	b480      	push	{r7}
 80002c8:	b083      	sub	sp, #12
 80002ca:	af00      	add	r7, sp, #0
 80002cc:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80002d6:	687b      	ldr	r3, [r7, #4]
 80002d8:	615a      	str	r2, [r3, #20]
}
 80002da:	bf00      	nop
 80002dc:	370c      	adds	r7, #12
 80002de:	46bd      	mov	sp, r7
 80002e0:	bc80      	pop	{r7}
 80002e2:	4770      	bx	lr

080002e4 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80002e4:	b480      	push	{r7}
 80002e6:	b083      	sub	sp, #12
 80002e8:	af00      	add	r7, sp, #0
 80002ea:	6078      	str	r0, [r7, #4]
 80002ec:	460b      	mov	r3, r1
 80002ee:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 80002f0:	78fa      	ldrb	r2, [r7, #3]
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	605a      	str	r2, [r3, #4]
}
 80002f6:	bf00      	nop
 80002f8:	370c      	adds	r7, #12
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bc80      	pop	{r7}
 80002fe:	4770      	bx	lr

08000300 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000300:	b480      	push	{r7}
 8000302:	b085      	sub	sp, #20
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000308:	4b08      	ldr	r3, [pc, #32]	; (800032c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800030a:	695a      	ldr	r2, [r3, #20]
 800030c:	4907      	ldr	r1, [pc, #28]	; (800032c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	4313      	orrs	r3, r2
 8000312:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000314:	4b05      	ldr	r3, [pc, #20]	; (800032c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000316:	695a      	ldr	r2, [r3, #20]
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	4013      	ands	r3, r2
 800031c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800031e:	68fb      	ldr	r3, [r7, #12]
}
 8000320:	bf00      	nop
 8000322:	3714      	adds	r7, #20
 8000324:	46bd      	mov	sp, r7
 8000326:	bc80      	pop	{r7}
 8000328:	4770      	bx	lr
 800032a:	bf00      	nop
 800032c:	40021000 	.word	0x40021000

08000330 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000330:	b480      	push	{r7}
 8000332:	b085      	sub	sp, #20
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000338:	4b08      	ldr	r3, [pc, #32]	; (800035c <LL_APB1_GRP1_EnableClock+0x2c>)
 800033a:	69da      	ldr	r2, [r3, #28]
 800033c:	4907      	ldr	r1, [pc, #28]	; (800035c <LL_APB1_GRP1_EnableClock+0x2c>)
 800033e:	687b      	ldr	r3, [r7, #4]
 8000340:	4313      	orrs	r3, r2
 8000342:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000344:	4b05      	ldr	r3, [pc, #20]	; (800035c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000346:	69da      	ldr	r2, [r3, #28]
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	4013      	ands	r3, r2
 800034c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800034e:	68fb      	ldr	r3, [r7, #12]
}
 8000350:	bf00      	nop
 8000352:	3714      	adds	r7, #20
 8000354:	46bd      	mov	sp, r7
 8000356:	bc80      	pop	{r7}
 8000358:	4770      	bx	lr
 800035a:	bf00      	nop
 800035c:	40021000 	.word	0x40021000

08000360 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000360:	b480      	push	{r7}
 8000362:	b085      	sub	sp, #20
 8000364:	af00      	add	r7, sp, #0
 8000366:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000368:	4b08      	ldr	r3, [pc, #32]	; (800038c <LL_APB2_GRP1_EnableClock+0x2c>)
 800036a:	699a      	ldr	r2, [r3, #24]
 800036c:	4907      	ldr	r1, [pc, #28]	; (800038c <LL_APB2_GRP1_EnableClock+0x2c>)
 800036e:	687b      	ldr	r3, [r7, #4]
 8000370:	4313      	orrs	r3, r2
 8000372:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000374:	4b05      	ldr	r3, [pc, #20]	; (800038c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000376:	699a      	ldr	r2, [r3, #24]
 8000378:	687b      	ldr	r3, [r7, #4]
 800037a:	4013      	ands	r3, r2
 800037c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800037e:	68fb      	ldr	r3, [r7, #12]
}
 8000380:	bf00      	nop
 8000382:	3714      	adds	r7, #20
 8000384:	46bd      	mov	sp, r7
 8000386:	bc80      	pop	{r7}
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	40021000 	.word	0x40021000

08000390 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000390:	b5b0      	push	{r4, r5, r7, lr}
 8000392:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000394:	f000 fd9e 	bl	8000ed4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000398:	f000 f85e 	bl	8000458 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800039c:	f000 f970 	bl	8000680 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80003a0:	f000 f8a0 	bl	80004e4 <MX_USART2_UART_Init>
	offAllLed
 80003a4:	2201      	movs	r2, #1
 80003a6:	2120      	movs	r1, #32
 80003a8:	4824      	ldr	r0, [pc, #144]	; (800043c <main+0xac>)
 80003aa:	f001 f821 	bl	80013f0 <HAL_GPIO_WritePin>
 80003ae:	2201      	movs	r2, #1
 80003b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003b4:	4822      	ldr	r0, [pc, #136]	; (8000440 <main+0xb0>)
 80003b6:	f001 f81b 	bl	80013f0 <HAL_GPIO_WritePin>
 80003ba:	2201      	movs	r2, #1
 80003bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003c0:	481f      	ldr	r0, [pc, #124]	; (8000440 <main+0xb0>)
 80003c2:	f001 f815 	bl	80013f0 <HAL_GPIO_WritePin>
 80003c6:	2201      	movs	r2, #1
 80003c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003cc:	481b      	ldr	r0, [pc, #108]	; (800043c <main+0xac>)
 80003ce:	f001 f80f 	bl	80013f0 <HAL_GPIO_WritePin>
	;
	/* USER CODE BEGIN 2 */
	if (xErrorCount != 0) {
 80003d2:	4b1c      	ldr	r3, [pc, #112]	; (8000444 <main+0xb4>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d017      	beq.n	800040a <main+0x7a>
		print("Initialize failed\r\n");
 80003da:	4a1b      	ldr	r2, [pc, #108]	; (8000448 <main+0xb8>)
 80003dc:	4b1b      	ldr	r3, [pc, #108]	; (800044c <main+0xbc>)
 80003de:	4615      	mov	r5, r2
 80003e0:	461c      	mov	r4, r3
 80003e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80003e4:	6028      	str	r0, [r5, #0]
 80003e6:	6069      	str	r1, [r5, #4]
 80003e8:	60aa      	str	r2, [r5, #8]
 80003ea:	60eb      	str	r3, [r5, #12]
 80003ec:	6820      	ldr	r0, [r4, #0]
 80003ee:	6128      	str	r0, [r5, #16]
 80003f0:	4915      	ldr	r1, [pc, #84]	; (8000448 <main+0xb8>)
 80003f2:	4817      	ldr	r0, [pc, #92]	; (8000450 <main+0xc0>)
 80003f4:	f000 fa90 	bl	8000918 <vUARTSend>
		print(&xErrorCount);
 80003f8:	4912      	ldr	r1, [pc, #72]	; (8000444 <main+0xb4>)
 80003fa:	4813      	ldr	r0, [pc, #76]	; (8000448 <main+0xb8>)
 80003fc:	f002 fabe 	bl	800297c <strcpy>
 8000400:	4911      	ldr	r1, [pc, #68]	; (8000448 <main+0xb8>)
 8000402:	4813      	ldr	r0, [pc, #76]	; (8000450 <main+0xc0>)
 8000404:	f000 fa88 	bl	8000918 <vUARTSend>
 8000408:	e00f      	b.n	800042a <main+0x9a>
	} else {
		print("Initialize successful\r\n");
 800040a:	4a0f      	ldr	r2, [pc, #60]	; (8000448 <main+0xb8>)
 800040c:	4b11      	ldr	r3, [pc, #68]	; (8000454 <main+0xc4>)
 800040e:	4615      	mov	r5, r2
 8000410:	461c      	mov	r4, r3
 8000412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000414:	6028      	str	r0, [r5, #0]
 8000416:	6069      	str	r1, [r5, #4]
 8000418:	60aa      	str	r2, [r5, #8]
 800041a:	60eb      	str	r3, [r5, #12]
 800041c:	cc03      	ldmia	r4!, {r0, r1}
 800041e:	6128      	str	r0, [r5, #16]
 8000420:	6169      	str	r1, [r5, #20]
 8000422:	4909      	ldr	r1, [pc, #36]	; (8000448 <main+0xb8>)
 8000424:	480a      	ldr	r0, [pc, #40]	; (8000450 <main+0xc0>)
 8000426:	f000 fa77 	bl	8000918 <vUARTSend>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		toggleLed4
 800042a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800042e:	4803      	ldr	r0, [pc, #12]	; (800043c <main+0xac>)
 8000430:	f000 fff6 	bl	8001420 <HAL_GPIO_TogglePin>
		;
		HAL_Delay(200);
 8000434:	20c8      	movs	r0, #200	; 0xc8
 8000436:	f000 fd7f 	bl	8000f38 <HAL_Delay>
		toggleLed4
 800043a:	e7f6      	b.n	800042a <main+0x9a>
 800043c:	40010c00 	.word	0x40010c00
 8000440:	40010800 	.word	0x40010800
 8000444:	2000008c 	.word	0x2000008c
 8000448:	200000a0 	.word	0x200000a0
 800044c:	08003188 	.word	0x08003188
 8000450:	40004400 	.word	0x40004400
 8000454:	0800319c 	.word	0x0800319c

08000458 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000458:	b580      	push	{r7, lr}
 800045a:	b090      	sub	sp, #64	; 0x40
 800045c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800045e:	f107 0318 	add.w	r3, r7, #24
 8000462:	2228      	movs	r2, #40	; 0x28
 8000464:	2100      	movs	r1, #0
 8000466:	4618      	mov	r0, r3
 8000468:	f002 fa60 	bl	800292c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	2200      	movs	r2, #0
 8000470:	601a      	str	r2, [r3, #0]
 8000472:	605a      	str	r2, [r3, #4]
 8000474:	609a      	str	r2, [r3, #8]
 8000476:	60da      	str	r2, [r3, #12]
 8000478:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800047a:	2301      	movs	r3, #1
 800047c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800047e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000482:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000484:	2300      	movs	r3, #0
 8000486:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000488:	2301      	movs	r3, #1
 800048a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800048c:	2302      	movs	r3, #2
 800048e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000490:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000494:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000496:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800049a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800049c:	f107 0318 	add.w	r3, r7, #24
 80004a0:	4618      	mov	r0, r3
 80004a2:	f000 fff7 	bl	8001494 <HAL_RCC_OscConfig>
 80004a6:	4603      	mov	r3, r0
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d001      	beq.n	80004b0 <SystemClock_Config+0x58>
		Error_Handler();
 80004ac:	f000 fa0e 	bl	80008cc <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80004b0:	230f      	movs	r3, #15
 80004b2:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004b4:	2302      	movs	r3, #2
 80004b6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004b8:	2300      	movs	r3, #0
 80004ba:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004c0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004c2:	2300      	movs	r3, #0
 80004c4:	617b      	str	r3, [r7, #20]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80004c6:	1d3b      	adds	r3, r7, #4
 80004c8:	2102      	movs	r1, #2
 80004ca:	4618      	mov	r0, r3
 80004cc:	f001 fa62 	bl	8001994 <HAL_RCC_ClockConfig>
 80004d0:	4603      	mov	r3, r0
 80004d2:	2b00      	cmp	r3, #0
 80004d4:	d001      	beq.n	80004da <SystemClock_Config+0x82>
		Error_Handler();
 80004d6:	f000 f9f9 	bl	80008cc <Error_Handler>
	}
}
 80004da:	bf00      	nop
 80004dc:	3740      	adds	r7, #64	; 0x40
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}
	...

080004e4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80004e4:	b580      	push	{r7, lr}
 80004e6:	b098      	sub	sp, #96	; 0x60
 80004e8:	af00      	add	r7, sp, #0
	uint32_t xStatus = 0;
 80004ea:	2300      	movs	r3, #0
 80004ec:	65fb      	str	r3, [r7, #92]	; 0x5c
	/* USER CODE BEGIN USART2_Init 0 */
	// LL_DMA_InitTypeDef DMA_TX_Handle = {0};
	LL_DMA_InitTypeDef DMA_RX_Handle = { 0 };
 80004ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80004f2:	2228      	movs	r2, #40	; 0x28
 80004f4:	2100      	movs	r1, #0
 80004f6:	4618      	mov	r0, r3
 80004f8:	f002 fa18 	bl	800292c <memset>
	/* USER CODE END USART2_Init 0 */
	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 80004fc:	f107 0318 	add.w	r3, r7, #24
 8000500:	2200      	movs	r2, #0
 8000502:	601a      	str	r2, [r3, #0]
 8000504:	605a      	str	r2, [r3, #4]
 8000506:	609a      	str	r2, [r3, #8]
 8000508:	60da      	str	r2, [r3, #12]
 800050a:	611a      	str	r2, [r3, #16]
 800050c:	615a      	str	r2, [r3, #20]
 800050e:	619a      	str	r2, [r3, #24]
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000510:	1d3b      	adds	r3, r7, #4
 8000512:	2200      	movs	r2, #0
 8000514:	601a      	str	r2, [r3, #0]
 8000516:	605a      	str	r2, [r3, #4]
 8000518:	609a      	str	r2, [r3, #8]
 800051a:	60da      	str	r2, [r3, #12]
 800051c:	611a      	str	r2, [r3, #16]

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 800051e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000522:	f7ff ff05 	bl	8000330 <LL_APB1_GRP1_EnableClock>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8000526:	2004      	movs	r0, #4
 8000528:	f7ff ff1a 	bl	8000360 <LL_APB2_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800052c:	2001      	movs	r0, #1
 800052e:	f7ff fee7 	bl	8000300 <LL_AHB1_GRP1_EnableClock>

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000532:	2003      	movs	r0, #3
 8000534:	f000 fdcc 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA3   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000538:	f240 4304 	movw	r3, #1028	; 0x404
 800053c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800053e:	2309      	movs	r3, #9
 8000540:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8000542:	2303      	movs	r3, #3
 8000544:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000546:	2300      	movs	r3, #0
 8000548:	613b      	str	r3, [r7, #16]
	xStatus = LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800054a:	1d3b      	adds	r3, r7, #4
 800054c:	4619      	mov	r1, r3
 800054e:	4846      	ldr	r0, [pc, #280]	; (8000668 <MX_USART2_UART_Init+0x184>)
 8000550:	f001 ff5e 	bl	8002410 <LL_GPIO_Init>
 8000554:	4603      	mov	r3, r0
 8000556:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (xStatus != SUCCESS)
 8000558:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800055a:	2b00      	cmp	r3, #0
 800055c:	d004      	beq.n	8000568 <MX_USART2_UART_Init+0x84>
		xErrorCount++;
 800055e:	4b43      	ldr	r3, [pc, #268]	; (800066c <MX_USART2_UART_Init+0x188>)
 8000560:	681b      	ldr	r3, [r3, #0]
 8000562:	3301      	adds	r3, #1
 8000564:	4a41      	ldr	r2, [pc, #260]	; (800066c <MX_USART2_UART_Init+0x188>)
 8000566:	6013      	str	r3, [r2, #0]

	GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000568:	f640 0308 	movw	r3, #2056	; 0x808
 800056c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 800056e:	2304      	movs	r3, #4
 8000570:	60bb      	str	r3, [r7, #8]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000572:	1d3b      	adds	r3, r7, #4
 8000574:	4619      	mov	r1, r3
 8000576:	483c      	ldr	r0, [pc, #240]	; (8000668 <MX_USART2_UART_Init+0x184>)
 8000578:	f001 ff4a 	bl	8002410 <LL_GPIO_Init>

	/* USART2 DMA Init */
	/* Configure DMA for USART RX */

	LL_DMA_StructInit(&DMA_RX_Handle);
 800057c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000580:	4618      	mov	r0, r3
 8000582:	f001 fe66 	bl	8002252 <LL_DMA_StructInit>
	DMA_RX_Handle.MemoryOrM2MDstAddress = (uint32_t) UART_Buffer;
 8000586:	4b3a      	ldr	r3, [pc, #232]	; (8000670 <MX_USART2_UART_Init+0x18c>)
 8000588:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_RX_Handle.PeriphOrM2MSrcAddress = (uint32_t) &USART2->DR;
 800058a:	4b3a      	ldr	r3, [pc, #232]	; (8000674 <MX_USART2_UART_Init+0x190>)
 800058c:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_RX_Handle.NbData = UART_RX_BUFFER_SIZE;
 800058e:	2364      	movs	r3, #100	; 0x64
 8000590:	657b      	str	r3, [r7, #84]	; 0x54
	DMA_RX_Handle.Priority = LL_DMA_PRIORITY_VERYHIGH;
 8000592:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000596:	65bb      	str	r3, [r7, #88]	; 0x58
	DMA_RX_Handle.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8000598:	2300      	movs	r3, #0
 800059a:	63fb      	str	r3, [r7, #60]	; 0x3c
	DMA_RX_Handle.Mode = LL_DMA_MODE_CIRCULAR;
 800059c:	2320      	movs	r3, #32
 800059e:	643b      	str	r3, [r7, #64]	; 0x40
	DMA_RX_Handle.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80005a0:	2380      	movs	r3, #128	; 0x80
 80005a2:	64bb      	str	r3, [r7, #72]	; 0x48
	DMA_RX_Handle.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 80005a4:	2300      	movs	r3, #0
 80005a6:	647b      	str	r3, [r7, #68]	; 0x44
	DMA_RX_Handle.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80005a8:	2300      	movs	r3, #0
 80005aa:	64fb      	str	r3, [r7, #76]	; 0x4c
	DMA_RX_Handle.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80005ac:	2300      	movs	r3, #0
 80005ae:	653b      	str	r3, [r7, #80]	; 0x50
	xStatus = LL_DMA_Init(DMA1, LL_DMA_CHANNEL_6, &DMA_RX_Handle);
 80005b0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80005b4:	461a      	mov	r2, r3
 80005b6:	2106      	movs	r1, #6
 80005b8:	482f      	ldr	r0, [pc, #188]	; (8000678 <MX_USART2_UART_Init+0x194>)
 80005ba:	f001 fe11 	bl	80021e0 <LL_DMA_Init>
 80005be:	65f8      	str	r0, [r7, #92]	; 0x5c
	if (xStatus != SUCCESS)
 80005c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d004      	beq.n	80005d0 <MX_USART2_UART_Init+0xec>
		xErrorCount++;
 80005c6:	4b29      	ldr	r3, [pc, #164]	; (800066c <MX_USART2_UART_Init+0x188>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	3301      	adds	r3, #1
 80005cc:	4a27      	ldr	r2, [pc, #156]	; (800066c <MX_USART2_UART_Init+0x188>)
 80005ce:	6013      	str	r3, [r2, #0]

	/* Enable DMA1 Channel6 Tranmission Complete Interrupt DMA_CCR_TCIE & DMA_CCR_HTIE*/
	/* Enable HT & TC interrupts */
	LL_DMA_EnableIT_HT(DMA1, LL_DMA_CHANNEL_6);
 80005d0:	2106      	movs	r1, #6
 80005d2:	4829      	ldr	r0, [pc, #164]	; (8000678 <MX_USART2_UART_Init+0x194>)
 80005d4:	f7ff fe14 	bl	8000200 <LL_DMA_EnableIT_HT>
	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_6);
 80005d8:	2106      	movs	r1, #6
 80005da:	4827      	ldr	r0, [pc, #156]	; (8000678 <MX_USART2_UART_Init+0x194>)
 80005dc:	f7ff fdf2 	bl	80001c4 <LL_DMA_EnableIT_TC>

	/* DMA1_Channel6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80005e0:	2200      	movs	r2, #0
 80005e2:	2100      	movs	r1, #0
 80005e4:	2010      	movs	r0, #16
 80005e6:	f000 fd7e 	bl	80010e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80005ea:	2010      	movs	r0, #16
 80005ec:	f000 fd97 	bl	800111e <HAL_NVIC_EnableIRQ>
	// if(xStatus != SUCCESS) xErrorCount++;
	/* DMA1_Channel7_IRQn interrupt configuration */
	// HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 2, 0);
	// HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
	/* USER CODE BEGIN USART2_Init 1 */
	USART_InitStruct.BaudRate = 115200;
 80005f0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80005f4:	61bb      	str	r3, [r7, #24]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80005f6:	2300      	movs	r3, #0
 80005f8:	61fb      	str	r3, [r7, #28]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80005fa:	2300      	movs	r3, #0
 80005fc:	623b      	str	r3, [r7, #32]
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80005fe:	2300      	movs	r3, #0
 8000600:	627b      	str	r3, [r7, #36]	; 0x24
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000602:	230c      	movs	r3, #12
 8000604:	62bb      	str	r3, [r7, #40]	; 0x28
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000606:	2300      	movs	r3, #0
 8000608:	62fb      	str	r3, [r7, #44]	; 0x2c
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800060a:	2300      	movs	r3, #0
 800060c:	633b      	str	r3, [r7, #48]	; 0x30
	xStatus = LL_USART_Init(USART2, &USART_InitStruct);
 800060e:	f107 0318 	add.w	r3, r7, #24
 8000612:	4619      	mov	r1, r3
 8000614:	4819      	ldr	r0, [pc, #100]	; (800067c <MX_USART2_UART_Init+0x198>)
 8000616:	f002 f8ff 	bl	8002818 <LL_USART_Init>
 800061a:	4603      	mov	r3, r0
 800061c:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (xStatus != SUCCESS)
 800061e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000620:	2b00      	cmp	r3, #0
 8000622:	d004      	beq.n	800062e <MX_USART2_UART_Init+0x14a>
		xErrorCount++;
 8000624:	4b11      	ldr	r3, [pc, #68]	; (800066c <MX_USART2_UART_Init+0x188>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	3301      	adds	r3, #1
 800062a:	4a10      	ldr	r2, [pc, #64]	; (800066c <MX_USART2_UART_Init+0x188>)
 800062c:	6013      	str	r3, [r2, #0]

	LL_USART_ConfigAsyncMode(USART2);
 800062e:	4813      	ldr	r0, [pc, #76]	; (800067c <MX_USART2_UART_Init+0x198>)
 8000630:	f7ff fe13 	bl	800025a <LL_USART_ConfigAsyncMode>
	/* Enable RX DMA Request USART_CR3_DMAR*/
	LL_USART_EnableDMAReq_RX(USART2);
 8000634:	4811      	ldr	r0, [pc, #68]	; (800067c <MX_USART2_UART_Init+0x198>)
 8000636:	f7ff fe46 	bl	80002c6 <LL_USART_EnableDMAReq_RX>
	/* Enable IDLE Interrupt USART_CR1_IDLEIE*/
	LL_USART_EnableIT_IDLE(USART2);
 800063a:	4810      	ldr	r0, [pc, #64]	; (800067c <MX_USART2_UART_Init+0x198>)
 800063c:	f7ff fe34 	bl	80002a8 <LL_USART_EnableIT_IDLE>
	// /* Enable TX DMA Request USART_CR3_DMAT*/
	// LL_USART_EnableDMAReq_TX(USART2);
	/* USART2 interrupt Init */
	HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000640:	2200      	movs	r2, #0
 8000642:	2100      	movs	r1, #0
 8000644:	2026      	movs	r0, #38	; 0x26
 8000646:	f000 fd4e 	bl	80010e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 800064a:	2026      	movs	r0, #38	; 0x26
 800064c:	f000 fd67 	bl	800111e <HAL_NVIC_EnableIRQ>

	/* Set bit USART_CR1_UE */
	LL_USART_Enable(USART2);
 8000650:	480a      	ldr	r0, [pc, #40]	; (800067c <MX_USART2_UART_Init+0x198>)
 8000652:	f7ff fdf3 	bl	800023c <LL_USART_Enable>
	/* Enable DMA USART RX Stream DMA_CCR_EN*/
	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8000656:	2106      	movs	r1, #6
 8000658:	4807      	ldr	r0, [pc, #28]	; (8000678 <MX_USART2_UART_Init+0x194>)
 800065a:	f7ff fd7f 	bl	800015c <LL_DMA_EnableChannel>
}
 800065e:	bf00      	nop
 8000660:	3760      	adds	r7, #96	; 0x60
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}
 8000666:	bf00      	nop
 8000668:	40010800 	.word	0x40010800
 800066c:	2000008c 	.word	0x2000008c
 8000670:	20000104 	.word	0x20000104
 8000674:	40004404 	.word	0x40004404
 8000678:	40020000 	.word	0x40020000
 800067c:	40004400 	.word	0x40004400

08000680 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000680:	b580      	push	{r7, lr}
 8000682:	b088      	sub	sp, #32
 8000684:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000686:	f107 0310 	add.w	r3, r7, #16
 800068a:	2200      	movs	r2, #0
 800068c:	601a      	str	r2, [r3, #0]
 800068e:	605a      	str	r2, [r3, #4]
 8000690:	609a      	str	r2, [r3, #8]
 8000692:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000694:	4b33      	ldr	r3, [pc, #204]	; (8000764 <MX_GPIO_Init+0xe4>)
 8000696:	699b      	ldr	r3, [r3, #24]
 8000698:	4a32      	ldr	r2, [pc, #200]	; (8000764 <MX_GPIO_Init+0xe4>)
 800069a:	f043 0320 	orr.w	r3, r3, #32
 800069e:	6193      	str	r3, [r2, #24]
 80006a0:	4b30      	ldr	r3, [pc, #192]	; (8000764 <MX_GPIO_Init+0xe4>)
 80006a2:	699b      	ldr	r3, [r3, #24]
 80006a4:	f003 0320 	and.w	r3, r3, #32
 80006a8:	60fb      	str	r3, [r7, #12]
 80006aa:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80006ac:	4b2d      	ldr	r3, [pc, #180]	; (8000764 <MX_GPIO_Init+0xe4>)
 80006ae:	699b      	ldr	r3, [r3, #24]
 80006b0:	4a2c      	ldr	r2, [pc, #176]	; (8000764 <MX_GPIO_Init+0xe4>)
 80006b2:	f043 0304 	orr.w	r3, r3, #4
 80006b6:	6193      	str	r3, [r2, #24]
 80006b8:	4b2a      	ldr	r3, [pc, #168]	; (8000764 <MX_GPIO_Init+0xe4>)
 80006ba:	699b      	ldr	r3, [r3, #24]
 80006bc:	f003 0304 	and.w	r3, r3, #4
 80006c0:	60bb      	str	r3, [r7, #8]
 80006c2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80006c4:	4b27      	ldr	r3, [pc, #156]	; (8000764 <MX_GPIO_Init+0xe4>)
 80006c6:	699b      	ldr	r3, [r3, #24]
 80006c8:	4a26      	ldr	r2, [pc, #152]	; (8000764 <MX_GPIO_Init+0xe4>)
 80006ca:	f043 0308 	orr.w	r3, r3, #8
 80006ce:	6193      	str	r3, [r2, #24]
 80006d0:	4b24      	ldr	r3, [pc, #144]	; (8000764 <MX_GPIO_Init+0xe4>)
 80006d2:	699b      	ldr	r3, [r3, #24]
 80006d4:	f003 0308 	and.w	r3, r3, #8
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, USER_LED_3_Pin | USER_LED_2_Pin, GPIO_PIN_RESET);
 80006dc:	2200      	movs	r2, #0
 80006de:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 80006e2:	4821      	ldr	r0, [pc, #132]	; (8000768 <MX_GPIO_Init+0xe8>)
 80006e4:	f000 fe84 	bl	80013f0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, USER_LED_1_Pin | USER_LED_4_Pin, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	f44f 7190 	mov.w	r1, #288	; 0x120
 80006ee:	481f      	ldr	r0, [pc, #124]	; (800076c <MX_GPIO_Init+0xec>)
 80006f0:	f000 fe7e 	bl	80013f0 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : BT_UP_Pin BT_CENTER_Pin BT_DOWN_Pin */
	GPIO_InitStruct.Pin = BT_UP_Pin | BT_CENTER_Pin | BT_DOWN_Pin;
 80006f4:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80006f8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006fa:	4b1d      	ldr	r3, [pc, #116]	; (8000770 <MX_GPIO_Init+0xf0>)
 80006fc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006fe:	2301      	movs	r3, #1
 8000700:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000702:	f107 0310 	add.w	r3, r7, #16
 8000706:	4619      	mov	r1, r3
 8000708:	4817      	ldr	r0, [pc, #92]	; (8000768 <MX_GPIO_Init+0xe8>)
 800070a:	f000 fd17 	bl	800113c <HAL_GPIO_Init>

	/*Configure GPIO pins : USER_LED_3_Pin USER_LED_2_Pin */
	GPIO_InitStruct.Pin = USER_LED_3_Pin | USER_LED_2_Pin;
 800070e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000712:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000714:	2301      	movs	r3, #1
 8000716:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800071c:	2302      	movs	r3, #2
 800071e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000720:	f107 0310 	add.w	r3, r7, #16
 8000724:	4619      	mov	r1, r3
 8000726:	4810      	ldr	r0, [pc, #64]	; (8000768 <MX_GPIO_Init+0xe8>)
 8000728:	f000 fd08 	bl	800113c <HAL_GPIO_Init>

	/*Configure GPIO pins : USER_LED_1_Pin USER_LED_4_Pin */
	GPIO_InitStruct.Pin = USER_LED_1_Pin | USER_LED_4_Pin;
 800072c:	f44f 7390 	mov.w	r3, #288	; 0x120
 8000730:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000732:	2301      	movs	r3, #1
 8000734:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073a:	2302      	movs	r3, #2
 800073c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800073e:	f107 0310 	add.w	r3, r7, #16
 8000742:	4619      	mov	r1, r3
 8000744:	4809      	ldr	r0, [pc, #36]	; (800076c <MX_GPIO_Init+0xec>)
 8000746:	f000 fcf9 	bl	800113c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 800074a:	2200      	movs	r2, #0
 800074c:	2102      	movs	r1, #2
 800074e:	2017      	movs	r0, #23
 8000750:	f000 fcc9 	bl	80010e6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000754:	2017      	movs	r0, #23
 8000756:	f000 fce2 	bl	800111e <HAL_NVIC_EnableIRQ>
}
 800075a:	bf00      	nop
 800075c:	3720      	adds	r7, #32
 800075e:	46bd      	mov	sp, r7
 8000760:	bd80      	pop	{r7, pc}
 8000762:	bf00      	nop
 8000764:	40021000 	.word	0x40021000
 8000768:	40010800 	.word	0x40010800
 800076c:	40010c00 	.word	0x40010c00
 8000770:	10210000 	.word	0x10210000

08000774 <vUSART_Check>:

/* USER CODE BEGIN 4 */
void vUSART_Check(void) {
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
	static size_t old_pos;
	size_t pos;

	/* Calculate current position in buffer */
	pos = UART_RX_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 800077a:	2106      	movs	r1, #6
 800077c:	4825      	ldr	r0, [pc, #148]	; (8000814 <vUSART_Check+0xa0>)
 800077e:	f7ff fd0b 	bl	8000198 <LL_DMA_GetDataLength>
 8000782:	4603      	mov	r3, r0
 8000784:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000788:	607b      	str	r3, [r7, #4]
	printVar(pos);
 800078a:	687a      	ldr	r2, [r7, #4]
 800078c:	4922      	ldr	r1, [pc, #136]	; (8000818 <vUSART_Check+0xa4>)
 800078e:	4823      	ldr	r0, [pc, #140]	; (800081c <vUSART_Check+0xa8>)
 8000790:	f002 f8d4 	bl	800293c <siprintf>
 8000794:	4921      	ldr	r1, [pc, #132]	; (800081c <vUSART_Check+0xa8>)
 8000796:	4822      	ldr	r0, [pc, #136]	; (8000820 <vUSART_Check+0xac>)
 8000798:	f000 f8be 	bl	8000918 <vUARTSend>
	endln;
 800079c:	4921      	ldr	r1, [pc, #132]	; (8000824 <vUSART_Check+0xb0>)
 800079e:	4820      	ldr	r0, [pc, #128]	; (8000820 <vUSART_Check+0xac>)
 80007a0:	f000 f8ba 	bl	8000918 <vUARTSend>
	if (pos != old_pos) { /* Check change in received data */
 80007a4:	4b20      	ldr	r3, [pc, #128]	; (8000828 <vUSART_Check+0xb4>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	687a      	ldr	r2, [r7, #4]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d023      	beq.n	80007f6 <vUSART_Check+0x82>
		if (pos > old_pos) { /* Current position is over previous one */
 80007ae:	4b1e      	ldr	r3, [pc, #120]	; (8000828 <vUSART_Check+0xb4>)
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	687a      	ldr	r2, [r7, #4]
 80007b4:	429a      	cmp	r2, r3
 80007b6:	d90b      	bls.n	80007d0 <vUSART_Check+0x5c>
			/* We are in "linear" mode */
			/* Process data directly by subtracting "pointers" */
			vUSART_ProcessData((uint8_t*) (UART_Buffer + old_pos),
 80007b8:	4b1b      	ldr	r3, [pc, #108]	; (8000828 <vUSART_Check+0xb4>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a1b      	ldr	r2, [pc, #108]	; (800082c <vUSART_Check+0xb8>)
 80007be:	1898      	adds	r0, r3, r2
 80007c0:	4b19      	ldr	r3, [pc, #100]	; (8000828 <vUSART_Check+0xb4>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	687a      	ldr	r2, [r7, #4]
 80007c6:	1ad3      	subs	r3, r2, r3
 80007c8:	4619      	mov	r1, r3
 80007ca:	f000 f831 	bl	8000830 <vUSART_ProcessData>
 80007ce:	e012      	b.n	80007f6 <vUSART_Check+0x82>
					pos - old_pos);
		} else {
			/* We are in "overflow" mode */
			/* First process data to the end of buffer */
			vUSART_ProcessData((uint8_t*) (UART_Buffer + old_pos),
 80007d0:	4b15      	ldr	r3, [pc, #84]	; (8000828 <vUSART_Check+0xb4>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a15      	ldr	r2, [pc, #84]	; (800082c <vUSART_Check+0xb8>)
 80007d6:	441a      	add	r2, r3
 80007d8:	4b13      	ldr	r3, [pc, #76]	; (8000828 <vUSART_Check+0xb4>)
 80007da:	681b      	ldr	r3, [r3, #0]
			UART_RX_BUFFER_SIZE - old_pos);
 80007dc:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
			vUSART_ProcessData((uint8_t*) (UART_Buffer + old_pos),
 80007e0:	4619      	mov	r1, r3
 80007e2:	4610      	mov	r0, r2
 80007e4:	f000 f824 	bl	8000830 <vUSART_ProcessData>
			/* Check and continue with beginning of buffer */
			if (pos > 0) {
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d003      	beq.n	80007f6 <vUSART_Check+0x82>
				vUSART_ProcessData((uint8_t*) (UART_Buffer + 0), pos);
 80007ee:	6879      	ldr	r1, [r7, #4]
 80007f0:	480e      	ldr	r0, [pc, #56]	; (800082c <vUSART_Check+0xb8>)
 80007f2:	f000 f81d 	bl	8000830 <vUSART_ProcessData>
			}
		}
	}
	old_pos = pos; /* Save current position as old */
 80007f6:	4a0c      	ldr	r2, [pc, #48]	; (8000828 <vUSART_Check+0xb4>)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	6013      	str	r3, [r2, #0]

	/* Check and manually update if we reached end of buffer */
	if (old_pos == UART_RX_BUFFER_SIZE) {
 80007fc:	4b0a      	ldr	r3, [pc, #40]	; (8000828 <vUSART_Check+0xb4>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	2b64      	cmp	r3, #100	; 0x64
 8000802:	d102      	bne.n	800080a <vUSART_Check+0x96>
		old_pos = 0;
 8000804:	4b08      	ldr	r3, [pc, #32]	; (8000828 <vUSART_Check+0xb4>)
 8000806:	2200      	movs	r2, #0
 8000808:	601a      	str	r2, [r3, #0]
	}
}
 800080a:	bf00      	nop
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}
 8000812:	bf00      	nop
 8000814:	40020000 	.word	0x40020000
 8000818:	080031b4 	.word	0x080031b4
 800081c:	200000a0 	.word	0x200000a0
 8000820:	40004400 	.word	0x40004400
 8000824:	080031c8 	.word	0x080031c8
 8000828:	20000090 	.word	0x20000090
 800082c:	20000104 	.word	0x20000104

08000830 <vUSART_ProcessData>:
 * \brief           Process received data over UART
 * \note            Either process them directly or copy to other bigger buffer
 * \param[in]       data: Data to process
 * \param[in]       len: Length in units of bytes
 */
void vUSART_ProcessData(uint8_t *data, size_t len) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
 8000838:	6039      	str	r1, [r7, #0]
	const uint8_t *d = data;
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	60fb      	str	r3, [r7, #12]
	uint32_t ulBlockTime = 1000;
 800083e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000842:	60bb      	str	r3, [r7, #8]
	 * This function is called on DMA TC and HT events, as well as on UART IDLE (if enabled) line event.
	 *
	 * For the sake of this example, function does a loop-back data over UART in polling mode.
	 * Check ringbuff RX-based example for implementation with TX & RX DMA transfer.
	 */
	toggleLed1
 8000844:	2120      	movs	r1, #32
 8000846:	4816      	ldr	r0, [pc, #88]	; (80008a0 <vUSART_ProcessData+0x70>)
 8000848:	f000 fdea 	bl	8001420 <HAL_GPIO_TogglePin>
	;
	for (; len > 0; --len, ++d) {
 800084c:	e019      	b.n	8000882 <vUSART_ProcessData+0x52>
		LL_USART_TransmitData8(USART2, (uint8_t) *d);
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	781b      	ldrb	r3, [r3, #0]
 8000852:	4619      	mov	r1, r3
 8000854:	4813      	ldr	r0, [pc, #76]	; (80008a4 <vUSART_ProcessData+0x74>)
 8000856:	f7ff fd45 	bl	80002e4 <LL_USART_TransmitData8>
		while (!LL_USART_IsActiveFlag_TC(USART2)) {
 800085a:	e004      	b.n	8000866 <vUSART_ProcessData+0x36>
			if ((ulBlockTime--) == 0)
 800085c:	68bb      	ldr	r3, [r7, #8]
 800085e:	1e5a      	subs	r2, r3, #1
 8000860:	60ba      	str	r2, [r7, #8]
 8000862:	2b00      	cmp	r3, #0
 8000864:	d006      	beq.n	8000874 <vUSART_ProcessData+0x44>
		while (!LL_USART_IsActiveFlag_TC(USART2)) {
 8000866:	480f      	ldr	r0, [pc, #60]	; (80008a4 <vUSART_ProcessData+0x74>)
 8000868:	f7ff fd0c 	bl	8000284 <LL_USART_IsActiveFlag_TC>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d0f4      	beq.n	800085c <vUSART_ProcessData+0x2c>
 8000872:	e000      	b.n	8000876 <vUSART_ProcessData+0x46>
				break;
 8000874:	bf00      	nop
	for (; len > 0; --len, ++d) {
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	3b01      	subs	r3, #1
 800087a:	603b      	str	r3, [r7, #0]
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	3301      	adds	r3, #1
 8000880:	60fb      	str	r3, [r7, #12]
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	2b00      	cmp	r3, #0
 8000886:	d1e2      	bne.n	800084e <vUSART_ProcessData+0x1e>
		}
	}
	LL_USART_TransmitData8(USART2, (uint8_t) 13);
 8000888:	210d      	movs	r1, #13
 800088a:	4806      	ldr	r0, [pc, #24]	; (80008a4 <vUSART_ProcessData+0x74>)
 800088c:	f7ff fd2a 	bl	80002e4 <LL_USART_TransmitData8>
	LL_USART_TransmitData8(USART2, (uint8_t) 10);
 8000890:	210a      	movs	r1, #10
 8000892:	4804      	ldr	r0, [pc, #16]	; (80008a4 <vUSART_ProcessData+0x74>)
 8000894:	f7ff fd26 	bl	80002e4 <LL_USART_TransmitData8>
}
 8000898:	bf00      	nop
 800089a:	3710      	adds	r7, #16
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	40010c00 	.word	0x40010c00
 80008a4:	40004400 	.word	0x40004400

080008a8 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4a04      	ldr	r2, [pc, #16]	; (80008c8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80008b6:	4293      	cmp	r3, r2
 80008b8:	d101      	bne.n	80008be <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 80008ba:	f000 fb21 	bl	8000f00 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40000800 	.word	0x40000800

080008cc <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 80008d0:	bf00      	nop
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bc80      	pop	{r7}
 80008d6:	4770      	bx	lr

080008d8 <LL_USART_IsActiveFlag_TC>:
{
 80008d8:	b480      	push	{r7}
 80008da:	b083      	sub	sp, #12
 80008dc:	af00      	add	r7, sp, #0
 80008de:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	681b      	ldr	r3, [r3, #0]
 80008e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008e8:	2b40      	cmp	r3, #64	; 0x40
 80008ea:	bf0c      	ite	eq
 80008ec:	2301      	moveq	r3, #1
 80008ee:	2300      	movne	r3, #0
 80008f0:	b2db      	uxtb	r3, r3
}
 80008f2:	4618      	mov	r0, r3
 80008f4:	370c      	adds	r7, #12
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bc80      	pop	{r7}
 80008fa:	4770      	bx	lr

080008fc <LL_USART_TransmitData8>:
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	460b      	mov	r3, r1
 8000906:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000908:	78fa      	ldrb	r2, [r7, #3]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	605a      	str	r2, [r3, #4]
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr

08000918 <vUARTSend>:
}
#endif /*  configHAL_UART */

#if defined(configLL_UART)

void vUARTSend(USART_TypeDef *USARTx, uint8_t *String) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b086      	sub	sp, #24
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
	uint32_t ulStringLen = 0;
 8000922:	2300      	movs	r3, #0
 8000924:	617b      	str	r3, [r7, #20]
	uint32_t i = 0;
 8000926:	2300      	movs	r3, #0
 8000928:	613b      	str	r3, [r7, #16]
	uint32_t ulBlockTime = 10000;
 800092a:	f242 7310 	movw	r3, #10000	; 0x2710
 800092e:	60fb      	str	r3, [r7, #12]
	ulStringLen = strlen((char*) String);
 8000930:	6838      	ldr	r0, [r7, #0]
 8000932:	f7ff fc0b 	bl	800014c <strlen>
 8000936:	6178      	str	r0, [r7, #20]

	while (ulStringLen) {
 8000938:	e01a      	b.n	8000970 <vUARTSend+0x58>
		LL_USART_TransmitData8(USARTx, (uint8_t) String[i]);
 800093a:	683a      	ldr	r2, [r7, #0]
 800093c:	693b      	ldr	r3, [r7, #16]
 800093e:	4413      	add	r3, r2
 8000940:	781b      	ldrb	r3, [r3, #0]
 8000942:	4619      	mov	r1, r3
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f7ff ffd9 	bl	80008fc <LL_USART_TransmitData8>
		i++;
 800094a:	693b      	ldr	r3, [r7, #16]
 800094c:	3301      	adds	r3, #1
 800094e:	613b      	str	r3, [r7, #16]
        ulStringLen--;
 8000950:	697b      	ldr	r3, [r7, #20]
 8000952:	3b01      	subs	r3, #1
 8000954:	617b      	str	r3, [r7, #20]
        /* Check if transfer 1 byte completed */
		while (!LL_USART_IsActiveFlag_TC(USARTx)) {
 8000956:	e005      	b.n	8000964 <vUARTSend+0x4c>
			if ((ulBlockTime--) == 0)
 8000958:	68fb      	ldr	r3, [r7, #12]
 800095a:	1e5a      	subs	r2, r3, #1
 800095c:	60fa      	str	r2, [r7, #12]
 800095e:	2b00      	cmp	r3, #0
 8000960:	d100      	bne.n	8000964 <vUARTSend+0x4c>
				break;
 8000962:	e005      	b.n	8000970 <vUARTSend+0x58>
		while (!LL_USART_IsActiveFlag_TC(USARTx)) {
 8000964:	6878      	ldr	r0, [r7, #4]
 8000966:	f7ff ffb7 	bl	80008d8 <LL_USART_IsActiveFlag_TC>
 800096a:	4603      	mov	r3, r0
 800096c:	2b00      	cmp	r3, #0
 800096e:	d0f3      	beq.n	8000958 <vUARTSend+0x40>
	while (ulStringLen) {
 8000970:	697b      	ldr	r3, [r7, #20]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d1e1      	bne.n	800093a <vUARTSend+0x22>
		}
	}
}
 8000976:	bf00      	nop
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
	...

08000980 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000980:	b480      	push	{r7}
 8000982:	b085      	sub	sp, #20
 8000984:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000986:	4b15      	ldr	r3, [pc, #84]	; (80009dc <HAL_MspInit+0x5c>)
 8000988:	699b      	ldr	r3, [r3, #24]
 800098a:	4a14      	ldr	r2, [pc, #80]	; (80009dc <HAL_MspInit+0x5c>)
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	6193      	str	r3, [r2, #24]
 8000992:	4b12      	ldr	r3, [pc, #72]	; (80009dc <HAL_MspInit+0x5c>)
 8000994:	699b      	ldr	r3, [r3, #24]
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	60bb      	str	r3, [r7, #8]
 800099c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800099e:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <HAL_MspInit+0x5c>)
 80009a0:	69db      	ldr	r3, [r3, #28]
 80009a2:	4a0e      	ldr	r2, [pc, #56]	; (80009dc <HAL_MspInit+0x5c>)
 80009a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009a8:	61d3      	str	r3, [r2, #28]
 80009aa:	4b0c      	ldr	r3, [pc, #48]	; (80009dc <HAL_MspInit+0x5c>)
 80009ac:	69db      	ldr	r3, [r3, #28]
 80009ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009b2:	607b      	str	r3, [r7, #4]
 80009b4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80009b6:	4b0a      	ldr	r3, [pc, #40]	; (80009e0 <HAL_MspInit+0x60>)
 80009b8:	685b      	ldr	r3, [r3, #4]
 80009ba:	60fb      	str	r3, [r7, #12]
 80009bc:	68fb      	ldr	r3, [r7, #12]
 80009be:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
 80009c6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80009ca:	60fb      	str	r3, [r7, #12]
 80009cc:	4a04      	ldr	r2, [pc, #16]	; (80009e0 <HAL_MspInit+0x60>)
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009d2:	bf00      	nop
 80009d4:	3714      	adds	r7, #20
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bc80      	pop	{r7}
 80009da:	4770      	bx	lr
 80009dc:	40021000 	.word	0x40021000
 80009e0:	40010000 	.word	0x40010000

080009e4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b08c      	sub	sp, #48	; 0x30
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009ec:	2300      	movs	r3, #0
 80009ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009f0:	2300      	movs	r3, #0
 80009f2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 80009f4:	2200      	movs	r2, #0
 80009f6:	6879      	ldr	r1, [r7, #4]
 80009f8:	201e      	movs	r0, #30
 80009fa:	f000 fb74 	bl	80010e6 <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80009fe:	201e      	movs	r0, #30
 8000a00:	f000 fb8d 	bl	800111e <HAL_NVIC_EnableIRQ>
  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8000a04:	4b1f      	ldr	r3, [pc, #124]	; (8000a84 <HAL_InitTick+0xa0>)
 8000a06:	69db      	ldr	r3, [r3, #28]
 8000a08:	4a1e      	ldr	r2, [pc, #120]	; (8000a84 <HAL_InitTick+0xa0>)
 8000a0a:	f043 0304 	orr.w	r3, r3, #4
 8000a0e:	61d3      	str	r3, [r2, #28]
 8000a10:	4b1c      	ldr	r3, [pc, #112]	; (8000a84 <HAL_InitTick+0xa0>)
 8000a12:	69db      	ldr	r3, [r3, #28]
 8000a14:	f003 0304 	and.w	r3, r3, #4
 8000a18:	60fb      	str	r3, [r7, #12]
 8000a1a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a1c:	f107 0210 	add.w	r2, r7, #16
 8000a20:	f107 0314 	add.w	r3, r7, #20
 8000a24:	4611      	mov	r1, r2
 8000a26:	4618      	mov	r0, r3
 8000a28:	f001 f91e 	bl	8001c68 <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000a2c:	f001 f908 	bl	8001c40 <HAL_RCC_GetPCLK1Freq>
 8000a30:	4603      	mov	r3, r0
 8000a32:	005b      	lsls	r3, r3, #1
 8000a34:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a38:	4a13      	ldr	r2, [pc, #76]	; (8000a88 <HAL_InitTick+0xa4>)
 8000a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8000a3e:	0c9b      	lsrs	r3, r3, #18
 8000a40:	3b01      	subs	r3, #1
 8000a42:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8000a44:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <HAL_InitTick+0xa8>)
 8000a46:	4a12      	ldr	r2, [pc, #72]	; (8000a90 <HAL_InitTick+0xac>)
 8000a48:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000 / 1000) - 1;
 8000a4a:	4b10      	ldr	r3, [pc, #64]	; (8000a8c <HAL_InitTick+0xa8>)
 8000a4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a50:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8000a52:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <HAL_InitTick+0xa8>)
 8000a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a56:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000a58:	4b0c      	ldr	r3, [pc, #48]	; (8000a8c <HAL_InitTick+0xa8>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a5e:	4b0b      	ldr	r3, [pc, #44]	; (8000a8c <HAL_InitTick+0xa8>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8000a64:	4809      	ldr	r0, [pc, #36]	; (8000a8c <HAL_InitTick+0xa8>)
 8000a66:	f001 f94d 	bl	8001d04 <HAL_TIM_Base_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d104      	bne.n	8000a7a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8000a70:	4806      	ldr	r0, [pc, #24]	; (8000a8c <HAL_InitTick+0xa8>)
 8000a72:	f001 f97b 	bl	8001d6c <HAL_TIM_Base_Start_IT>
 8000a76:	4603      	mov	r3, r0
 8000a78:	e000      	b.n	8000a7c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	4618      	mov	r0, r3
 8000a7e:	3730      	adds	r7, #48	; 0x30
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}
 8000a84:	40021000 	.word	0x40021000
 8000a88:	431bde83 	.word	0x431bde83
 8000a8c:	20000168 	.word	0x20000168
 8000a90:	40000800 	.word	0x40000800

08000a94 <LL_DMA_IsActiveFlag_TC6>:
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aa4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000aa8:	bf0c      	ite	eq
 8000aaa:	2301      	moveq	r3, #1
 8000aac:	2300      	movne	r3, #0
 8000aae:	b2db      	uxtb	r3, r3
}
 8000ab0:	4618      	mov	r0, r3
 8000ab2:	370c      	adds	r7, #12
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bc80      	pop	{r7}
 8000ab8:	4770      	bx	lr

08000aba <LL_DMA_IsActiveFlag_TC7>:
{
 8000aba:	b480      	push	{r7}
 8000abc:	b083      	sub	sp, #12
 8000abe:	af00      	add	r7, sp, #0
 8000ac0:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000aca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8000ace:	bf0c      	ite	eq
 8000ad0:	2301      	moveq	r3, #1
 8000ad2:	2300      	movne	r3, #0
 8000ad4:	b2db      	uxtb	r3, r3
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bc80      	pop	{r7}
 8000ade:	4770      	bx	lr

08000ae0 <LL_DMA_IsActiveFlag_HT6>:
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000af0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000af4:	bf0c      	ite	eq
 8000af6:	2301      	moveq	r3, #1
 8000af8:	2300      	movne	r3, #0
 8000afa:	b2db      	uxtb	r3, r3
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bc80      	pop	{r7}
 8000b04:	4770      	bx	lr

08000b06 <LL_DMA_ClearFlag_TC6>:
{
 8000b06:	b480      	push	{r7}
 8000b08:	b083      	sub	sp, #12
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000b14:	605a      	str	r2, [r3, #4]
}
 8000b16:	bf00      	nop
 8000b18:	370c      	adds	r7, #12
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr

08000b20 <LL_DMA_ClearFlag_HT6>:
{
 8000b20:	b480      	push	{r7}
 8000b22:	b083      	sub	sp, #12
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000b2e:	605a      	str	r2, [r3, #4]
}
 8000b30:	bf00      	nop
 8000b32:	370c      	adds	r7, #12
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bc80      	pop	{r7}
 8000b38:	4770      	bx	lr
	...

08000b3c <LL_DMA_IsEnabledIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	3b01      	subs	r3, #1
 8000b4a:	4a09      	ldr	r2, [pc, #36]	; (8000b70 <LL_DMA_IsEnabledIT_TC+0x34>)
 8000b4c:	5cd3      	ldrb	r3, [r2, r3]
 8000b4e:	461a      	mov	r2, r3
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4413      	add	r3, r2
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	f003 0302 	and.w	r3, r3, #2
                   DMA_CCR_TCIE) == (DMA_CCR_TCIE));
 8000b5a:	2b02      	cmp	r3, #2
 8000b5c:	bf0c      	ite	eq
 8000b5e:	2301      	moveq	r3, #1
 8000b60:	2300      	movne	r3, #0
 8000b62:	b2db      	uxtb	r3, r3
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bc80      	pop	{r7}
 8000b6c:	4770      	bx	lr
 8000b6e:	bf00      	nop
 8000b70:	08003228 	.word	0x08003228

08000b74 <LL_DMA_IsEnabledIT_HT>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b083      	sub	sp, #12
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	3b01      	subs	r3, #1
 8000b82:	4a09      	ldr	r2, [pc, #36]	; (8000ba8 <LL_DMA_IsEnabledIT_HT+0x34>)
 8000b84:	5cd3      	ldrb	r3, [r2, r3]
 8000b86:	461a      	mov	r2, r3
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	4413      	add	r3, r2
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f003 0304 	and.w	r3, r3, #4
                   DMA_CCR_HTIE) == (DMA_CCR_HTIE));
 8000b92:	2b04      	cmp	r3, #4
 8000b94:	bf0c      	ite	eq
 8000b96:	2301      	moveq	r3, #1
 8000b98:	2300      	movne	r3, #0
 8000b9a:	b2db      	uxtb	r3, r3
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc80      	pop	{r7}
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	08003228 	.word	0x08003228

08000bac <LL_USART_IsActiveFlag_IDLE>:
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f003 0310 	and.w	r3, r3, #16
 8000bbc:	2b10      	cmp	r3, #16
 8000bbe:	bf0c      	ite	eq
 8000bc0:	2301      	moveq	r3, #1
 8000bc2:	2300      	movne	r3, #0
 8000bc4:	b2db      	uxtb	r3, r3
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	370c      	adds	r7, #12
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bc80      	pop	{r7}
 8000bce:	4770      	bx	lr

08000bd0 <LL_USART_ClearFlag_IDLE>:
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b085      	sub	sp, #20
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  tmpreg = USARTx->SR;
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000bde:	68fb      	ldr	r3, [r7, #12]
  tmpreg = USARTx->DR;
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	685b      	ldr	r3, [r3, #4]
 8000be4:	60fb      	str	r3, [r7, #12]
  (void) tmpreg;
 8000be6:	68fb      	ldr	r3, [r7, #12]
}
 8000be8:	bf00      	nop
 8000bea:	3714      	adds	r7, #20
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bc80      	pop	{r7}
 8000bf0:	4770      	bx	lr

08000bf2 <LL_USART_IsEnabledIT_IDLE>:
{
 8000bf2:	b480      	push	{r7}
 8000bf4:	b083      	sub	sp, #12
 8000bf6:	af00      	add	r7, sp, #0
 8000bf8:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE));
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	68db      	ldr	r3, [r3, #12]
 8000bfe:	f003 0310 	and.w	r3, r3, #16
 8000c02:	2b10      	cmp	r3, #16
 8000c04:	bf0c      	ite	eq
 8000c06:	2301      	moveq	r3, #1
 8000c08:	2300      	movne	r3, #0
 8000c0a:	b2db      	uxtb	r3, r3
}
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	370c      	adds	r7, #12
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr

08000c16 <NMI_Handler>:
/*           Cortex-M3 Processor Interruption and Exception Handlers          */
/******************************************************************************/
/**
 * @brief This function handles Non maskable interrupt.
 */
void NMI_Handler(void) {
 8000c16:	b480      	push	{r7}
 8000c18:	af00      	add	r7, sp, #0

	/* USER CODE END NonMaskableInt_IRQn 0 */
	/* USER CODE BEGIN NonMaskableInt_IRQn 1 */

	/* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000c1a:	bf00      	nop
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bc80      	pop	{r7}
 8000c20:	4770      	bx	lr

08000c22 <HardFault_Handler>:

/**
 * @brief This function handles Hard fault interrupt.
 */
void HardFault_Handler(void) {
 8000c22:	b480      	push	{r7}
 8000c24:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN HardFault_IRQn 0 */

	/* USER CODE END HardFault_IRQn 0 */
	while (1) {
 8000c26:	e7fe      	b.n	8000c26 <HardFault_Handler+0x4>

08000c28 <MemManage_Handler>:
}

/**
 * @brief This function handles Memory management fault.
 */
void MemManage_Handler(void) {
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MemoryManagement_IRQn 0 */

	/* USER CODE END MemoryManagement_IRQn 0 */
	while (1) {
 8000c2c:	e7fe      	b.n	8000c2c <MemManage_Handler+0x4>

08000c2e <BusFault_Handler>:
}

/**
 * @brief This function handles Prefetch fault, memory access fault.
 */
void BusFault_Handler(void) {
 8000c2e:	b480      	push	{r7}
 8000c30:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN BusFault_IRQn 0 */

	/* USER CODE END BusFault_IRQn 0 */
	while (1) {
 8000c32:	e7fe      	b.n	8000c32 <BusFault_Handler+0x4>

08000c34 <UsageFault_Handler>:
}

/**
 * @brief This function handles Undefined instruction or illegal state.
 */
void UsageFault_Handler(void) {
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN UsageFault_IRQn 0 */

	/* USER CODE END UsageFault_IRQn 0 */
	while (1) {
 8000c38:	e7fe      	b.n	8000c38 <UsageFault_Handler+0x4>

08000c3a <SVC_Handler>:
}

/**
 * @brief This function handles System service call via SWI instruction.
 */
void SVC_Handler(void) {
 8000c3a:	b480      	push	{r7}
 8000c3c:	af00      	add	r7, sp, #0

	/* USER CODE END SVCall_IRQn 0 */
	/* USER CODE BEGIN SVCall_IRQn 1 */

	/* USER CODE END SVCall_IRQn 1 */
}
 8000c3e:	bf00      	nop
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bc80      	pop	{r7}
 8000c44:	4770      	bx	lr

08000c46 <DebugMon_Handler>:

/**
 * @brief This function handles Debug monitor.
 */
void DebugMon_Handler(void) {
 8000c46:	b480      	push	{r7}
 8000c48:	af00      	add	r7, sp, #0

	/* USER CODE END DebugMonitor_IRQn 0 */
	/* USER CODE BEGIN DebugMonitor_IRQn 1 */

	/* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bc80      	pop	{r7}
 8000c50:	4770      	bx	lr

08000c52 <PendSV_Handler>:

/**
 * @brief This function handles Pendable request for system service.
 */
void PendSV_Handler(void) {
 8000c52:	b480      	push	{r7}
 8000c54:	af00      	add	r7, sp, #0

	/* USER CODE END PendSV_IRQn 0 */
	/* USER CODE BEGIN PendSV_IRQn 1 */

	/* USER CODE END PendSV_IRQn 1 */
}
 8000c56:	bf00      	nop
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bc80      	pop	{r7}
 8000c5c:	4770      	bx	lr

08000c5e <SysTick_Handler>:

/**
 * @brief This function handles System tick timer.
 */
void SysTick_Handler(void) {
 8000c5e:	b480      	push	{r7}
 8000c60:	af00      	add	r7, sp, #0

	/* USER CODE END SysTick_IRQn 0 */
	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	46bd      	mov	sp, r7
 8000c66:	bc80      	pop	{r7}
 8000c68:	4770      	bx	lr
	...

08000c6c <DMA1_Channel6_IRQHandler>:
/******************************************************************************/

/**
 * @brief This function handles DMA1 channel6 global interrupt.
 */
void DMA1_Channel6_IRQHandler(void) {
 8000c6c:	b5b0      	push	{r4, r5, r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel6_IRQn 0 */
	if (LL_DMA_IsEnabledIT_HT(DMA1, LL_DMA_CHANNEL_6)
 8000c70:	2106      	movs	r1, #6
 8000c72:	4824      	ldr	r0, [pc, #144]	; (8000d04 <DMA1_Channel6_IRQHandler+0x98>)
 8000c74:	f7ff ff7e 	bl	8000b74 <LL_DMA_IsEnabledIT_HT>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d01c      	beq.n	8000cb8 <DMA1_Channel6_IRQHandler+0x4c>
			&& LL_DMA_IsActiveFlag_HT6(DMA1)) {
 8000c7e:	4821      	ldr	r0, [pc, #132]	; (8000d04 <DMA1_Channel6_IRQHandler+0x98>)
 8000c80:	f7ff ff2e 	bl	8000ae0 <LL_DMA_IsActiveFlag_HT6>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d016      	beq.n	8000cb8 <DMA1_Channel6_IRQHandler+0x4c>
		LL_DMA_ClearFlag_HT6(DMA1); /* Clear half-transfer complete flag */
 8000c8a:	481e      	ldr	r0, [pc, #120]	; (8000d04 <DMA1_Channel6_IRQHandler+0x98>)
 8000c8c:	f7ff ff48 	bl	8000b20 <LL_DMA_ClearFlag_HT6>
		print("-------HT-------\r\n");
 8000c90:	4a1d      	ldr	r2, [pc, #116]	; (8000d08 <DMA1_Channel6_IRQHandler+0x9c>)
 8000c92:	4b1e      	ldr	r3, [pc, #120]	; (8000d0c <DMA1_Channel6_IRQHandler+0xa0>)
 8000c94:	4615      	mov	r5, r2
 8000c96:	461c      	mov	r4, r3
 8000c98:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c9a:	6028      	str	r0, [r5, #0]
 8000c9c:	6069      	str	r1, [r5, #4]
 8000c9e:	60aa      	str	r2, [r5, #8]
 8000ca0:	60eb      	str	r3, [r5, #12]
 8000ca2:	8823      	ldrh	r3, [r4, #0]
 8000ca4:	78a2      	ldrb	r2, [r4, #2]
 8000ca6:	822b      	strh	r3, [r5, #16]
 8000ca8:	4613      	mov	r3, r2
 8000caa:	74ab      	strb	r3, [r5, #18]
 8000cac:	4916      	ldr	r1, [pc, #88]	; (8000d08 <DMA1_Channel6_IRQHandler+0x9c>)
 8000cae:	4818      	ldr	r0, [pc, #96]	; (8000d10 <DMA1_Channel6_IRQHandler+0xa4>)
 8000cb0:	f7ff fe32 	bl	8000918 <vUARTSend>
		vUSART_Check(); /* Check for data to process */
 8000cb4:	f7ff fd5e 	bl	8000774 <vUSART_Check>
	}

	/* Check transfer-complete interrupt */
	if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_6)
 8000cb8:	2106      	movs	r1, #6
 8000cba:	4812      	ldr	r0, [pc, #72]	; (8000d04 <DMA1_Channel6_IRQHandler+0x98>)
 8000cbc:	f7ff ff3e 	bl	8000b3c <LL_DMA_IsEnabledIT_TC>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d01c      	beq.n	8000d00 <DMA1_Channel6_IRQHandler+0x94>
			&& LL_DMA_IsActiveFlag_TC6(DMA1)) {
 8000cc6:	480f      	ldr	r0, [pc, #60]	; (8000d04 <DMA1_Channel6_IRQHandler+0x98>)
 8000cc8:	f7ff fee4 	bl	8000a94 <LL_DMA_IsActiveFlag_TC6>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d016      	beq.n	8000d00 <DMA1_Channel6_IRQHandler+0x94>
		LL_DMA_ClearFlag_TC6(DMA1); /* Clear transfer complete flag */
 8000cd2:	480c      	ldr	r0, [pc, #48]	; (8000d04 <DMA1_Channel6_IRQHandler+0x98>)
 8000cd4:	f7ff ff17 	bl	8000b06 <LL_DMA_ClearFlag_TC6>
		print("-------TC-------\r\n");
 8000cd8:	4a0b      	ldr	r2, [pc, #44]	; (8000d08 <DMA1_Channel6_IRQHandler+0x9c>)
 8000cda:	4b0e      	ldr	r3, [pc, #56]	; (8000d14 <DMA1_Channel6_IRQHandler+0xa8>)
 8000cdc:	4615      	mov	r5, r2
 8000cde:	461c      	mov	r4, r3
 8000ce0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ce2:	6028      	str	r0, [r5, #0]
 8000ce4:	6069      	str	r1, [r5, #4]
 8000ce6:	60aa      	str	r2, [r5, #8]
 8000ce8:	60eb      	str	r3, [r5, #12]
 8000cea:	8823      	ldrh	r3, [r4, #0]
 8000cec:	78a2      	ldrb	r2, [r4, #2]
 8000cee:	822b      	strh	r3, [r5, #16]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	74ab      	strb	r3, [r5, #18]
 8000cf4:	4904      	ldr	r1, [pc, #16]	; (8000d08 <DMA1_Channel6_IRQHandler+0x9c>)
 8000cf6:	4806      	ldr	r0, [pc, #24]	; (8000d10 <DMA1_Channel6_IRQHandler+0xa4>)
 8000cf8:	f7ff fe0e 	bl	8000918 <vUARTSend>
		vUSART_Check(); /* Check for data to process */
 8000cfc:	f7ff fd3a 	bl	8000774 <vUSART_Check>
	// 	// LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
	// 	DMA1_Channel6->CNDTR = UART_RX_BUFFER_SIZE; /* Set number of bytes to receive */
	// 	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6); /* Start DMA transfer */
	// }
	/* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8000d00:	bf00      	nop
 8000d02:	bdb0      	pop	{r4, r5, r7, pc}
 8000d04:	40020000 	.word	0x40020000
 8000d08:	200000a0 	.word	0x200000a0
 8000d0c:	080031cc 	.word	0x080031cc
 8000d10:	40004400 	.word	0x40004400
 8000d14:	080031e0 	.word	0x080031e0

08000d18 <DMA1_Channel7_IRQHandler>:

/**
 * @brief This function handles DMA1 channel7 global interrupt.
 */
void DMA1_Channel7_IRQHandler(void) {
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN DMA1_Channel7_IRQn 0 */
	if (LL_DMA_IsActiveFlag_TC7(DMA1)) {
 8000d1c:	4802      	ldr	r0, [pc, #8]	; (8000d28 <DMA1_Channel7_IRQHandler+0x10>)
 8000d1e:	f7ff fecc 	bl	8000aba <LL_DMA_IsActiveFlag_TC7>
	/* USER CODE END DMA1_Channel7_IRQn 0 */

	/* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

	/* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40020000 	.word	0x40020000

08000d2c <EXTI9_5_IRQHandler>:

/**
 * @brief This function handles EXTI line[9:5] interrupts.
 */
void EXTI9_5_IRQHandler(void) {
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN EXTI9_5_IRQn 0 */

	/* USER CODE END EXTI9_5_IRQn 0 */
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000d30:	2040      	movs	r0, #64	; 0x40
 8000d32:	f000 fb8d 	bl	8001450 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000d36:	2080      	movs	r0, #128	; 0x80
 8000d38:	f000 fb8a 	bl	8001450 <HAL_GPIO_EXTI_IRQHandler>
	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000d3c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000d40:	f000 fb86 	bl	8001450 <HAL_GPIO_EXTI_IRQHandler>
	/* USER CODE BEGIN EXTI9_5_IRQn 1 */

	/* USER CODE END EXTI9_5_IRQn 1 */
}
 8000d44:	bf00      	nop
 8000d46:	bd80      	pop	{r7, pc}

08000d48 <TIM4_IRQHandler>:

/**
 * @brief This function handles TIM4 global interrupt.
 */
void TIM4_IRQHandler(void) {
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN TIM4_IRQn 0 */

	/* USER CODE END TIM4_IRQn 0 */
	HAL_TIM_IRQHandler(&htim4);
 8000d4c:	4802      	ldr	r0, [pc, #8]	; (8000d58 <TIM4_IRQHandler+0x10>)
 8000d4e:	f001 f830 	bl	8001db2 <HAL_TIM_IRQHandler>
	/* USER CODE BEGIN TIM4_IRQn 1 */

	/* USER CODE END TIM4_IRQn 1 */
}
 8000d52:	bf00      	nop
 8000d54:	bd80      	pop	{r7, pc}
 8000d56:	bf00      	nop
 8000d58:	20000168 	.word	0x20000168

08000d5c <USART2_IRQHandler>:

/**
 * @brief This function handles USART2 global interrupt.
 */
void USART2_IRQHandler(void) {
 8000d5c:	b5b0      	push	{r4, r5, r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN USART2_IRQn 0 */
	if (LL_USART_IsEnabledIT_IDLE(USART2)
 8000d60:	4811      	ldr	r0, [pc, #68]	; (8000da8 <USART2_IRQHandler+0x4c>)
 8000d62:	f7ff ff46 	bl	8000bf2 <LL_USART_IsEnabledIT_IDLE>
 8000d66:	4603      	mov	r3, r0
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d01b      	beq.n	8000da4 <USART2_IRQHandler+0x48>
			&& LL_USART_IsActiveFlag_IDLE(USART2)) {
 8000d6c:	480e      	ldr	r0, [pc, #56]	; (8000da8 <USART2_IRQHandler+0x4c>)
 8000d6e:	f7ff ff1d 	bl	8000bac <LL_USART_IsActiveFlag_IDLE>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d015      	beq.n	8000da4 <USART2_IRQHandler+0x48>
		LL_USART_ClearFlag_IDLE(USART2); /* Clear IDLE line flag */
 8000d78:	480b      	ldr	r0, [pc, #44]	; (8000da8 <USART2_IRQHandler+0x4c>)
 8000d7a:	f7ff ff29 	bl	8000bd0 <LL_USART_ClearFlag_IDLE>
		print("-------IDLE-------\r\n");
 8000d7e:	4a0b      	ldr	r2, [pc, #44]	; (8000dac <USART2_IRQHandler+0x50>)
 8000d80:	4b0b      	ldr	r3, [pc, #44]	; (8000db0 <USART2_IRQHandler+0x54>)
 8000d82:	4615      	mov	r5, r2
 8000d84:	461c      	mov	r4, r3
 8000d86:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d88:	6028      	str	r0, [r5, #0]
 8000d8a:	6069      	str	r1, [r5, #4]
 8000d8c:	60aa      	str	r2, [r5, #8]
 8000d8e:	60eb      	str	r3, [r5, #12]
 8000d90:	6820      	ldr	r0, [r4, #0]
 8000d92:	6128      	str	r0, [r5, #16]
 8000d94:	7923      	ldrb	r3, [r4, #4]
 8000d96:	752b      	strb	r3, [r5, #20]
 8000d98:	4904      	ldr	r1, [pc, #16]	; (8000dac <USART2_IRQHandler+0x50>)
 8000d9a:	4803      	ldr	r0, [pc, #12]	; (8000da8 <USART2_IRQHandler+0x4c>)
 8000d9c:	f7ff fdbc 	bl	8000918 <vUARTSend>
		vUSART_Check(); /* Check for data to process */
 8000da0:	f7ff fce8 	bl	8000774 <vUSART_Check>
	}
	/* USER CODE END USART2_IRQn 0 */
	/* USER CODE BEGIN USART2_IRQn 1 */

	/* USER CODE END USART2_IRQn 1 */
}
 8000da4:	bf00      	nop
 8000da6:	bdb0      	pop	{r4, r5, r7, pc}
 8000da8:	40004400 	.word	0x40004400
 8000dac:	200000a0 	.word	0x200000a0
 8000db0:	080031f4 	.word	0x080031f4

08000db4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b086      	sub	sp, #24
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000dbc:	4a14      	ldr	r2, [pc, #80]	; (8000e10 <_sbrk+0x5c>)
 8000dbe:	4b15      	ldr	r3, [pc, #84]	; (8000e14 <_sbrk+0x60>)
 8000dc0:	1ad3      	subs	r3, r2, r3
 8000dc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000dc4:	697b      	ldr	r3, [r7, #20]
 8000dc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000dc8:	4b13      	ldr	r3, [pc, #76]	; (8000e18 <_sbrk+0x64>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d102      	bne.n	8000dd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000dd0:	4b11      	ldr	r3, [pc, #68]	; (8000e18 <_sbrk+0x64>)
 8000dd2:	4a12      	ldr	r2, [pc, #72]	; (8000e1c <_sbrk+0x68>)
 8000dd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000dd6:	4b10      	ldr	r3, [pc, #64]	; (8000e18 <_sbrk+0x64>)
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	4413      	add	r3, r2
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	429a      	cmp	r2, r3
 8000de2:	d207      	bcs.n	8000df4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000de4:	f001 fd78 	bl	80028d8 <__errno>
 8000de8:	4602      	mov	r2, r0
 8000dea:	230c      	movs	r3, #12
 8000dec:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000dee:	f04f 33ff 	mov.w	r3, #4294967295
 8000df2:	e009      	b.n	8000e08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000df4:	4b08      	ldr	r3, [pc, #32]	; (8000e18 <_sbrk+0x64>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000dfa:	4b07      	ldr	r3, [pc, #28]	; (8000e18 <_sbrk+0x64>)
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	4413      	add	r3, r2
 8000e02:	4a05      	ldr	r2, [pc, #20]	; (8000e18 <_sbrk+0x64>)
 8000e04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000e06:	68fb      	ldr	r3, [r7, #12]
}
 8000e08:	4618      	mov	r0, r3
 8000e0a:	3718      	adds	r7, #24
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	20005000 	.word	0x20005000
 8000e14:	00000400 	.word	0x00000400
 8000e18:	20000094 	.word	0x20000094
 8000e1c:	200001b0 	.word	0x200001b0

08000e20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000e24:	4b15      	ldr	r3, [pc, #84]	; (8000e7c <SystemInit+0x5c>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a14      	ldr	r2, [pc, #80]	; (8000e7c <SystemInit+0x5c>)
 8000e2a:	f043 0301 	orr.w	r3, r3, #1
 8000e2e:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000e30:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <SystemInit+0x5c>)
 8000e32:	685a      	ldr	r2, [r3, #4]
 8000e34:	4911      	ldr	r1, [pc, #68]	; (8000e7c <SystemInit+0x5c>)
 8000e36:	4b12      	ldr	r3, [pc, #72]	; (8000e80 <SystemInit+0x60>)
 8000e38:	4013      	ands	r3, r2
 8000e3a:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000e3c:	4b0f      	ldr	r3, [pc, #60]	; (8000e7c <SystemInit+0x5c>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a0e      	ldr	r2, [pc, #56]	; (8000e7c <SystemInit+0x5c>)
 8000e42:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000e46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e4a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <SystemInit+0x5c>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a0a      	ldr	r2, [pc, #40]	; (8000e7c <SystemInit+0x5c>)
 8000e52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e56:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000e58:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <SystemInit+0x5c>)
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	4a07      	ldr	r2, [pc, #28]	; (8000e7c <SystemInit+0x5c>)
 8000e5e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8000e62:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000e64:	4b05      	ldr	r3, [pc, #20]	; (8000e7c <SystemInit+0x5c>)
 8000e66:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000e6a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000e6c:	4b05      	ldr	r3, [pc, #20]	; (8000e84 <SystemInit+0x64>)
 8000e6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e72:	609a      	str	r2, [r3, #8]
#endif 
}
 8000e74:	bf00      	nop
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bc80      	pop	{r7}
 8000e7a:	4770      	bx	lr
 8000e7c:	40021000 	.word	0x40021000
 8000e80:	f8ff0000 	.word	0xf8ff0000
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000e88:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000e8a:	e003      	b.n	8000e94 <LoopCopyDataInit>

08000e8c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000e8c:	4b0b      	ldr	r3, [pc, #44]	; (8000ebc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000e8e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000e90:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000e92:	3104      	adds	r1, #4

08000e94 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000e94:	480a      	ldr	r0, [pc, #40]	; (8000ec0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000e96:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000e98:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000e9a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000e9c:	d3f6      	bcc.n	8000e8c <CopyDataInit>
  ldr r2, =_sbss
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000ea0:	e002      	b.n	8000ea8 <LoopFillZerobss>

08000ea2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000ea2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000ea4:	f842 3b04 	str.w	r3, [r2], #4

08000ea8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000ea8:	4b08      	ldr	r3, [pc, #32]	; (8000ecc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000eaa:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000eac:	d3f9      	bcc.n	8000ea2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000eae:	f7ff ffb7 	bl	8000e20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000eb2:	f001 fd17 	bl	80028e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000eb6:	f7ff fa6b 	bl	8000390 <main>
  bx lr
 8000eba:	4770      	bx	lr
  ldr r3, =_sidata
 8000ebc:	0800328c 	.word	0x0800328c
  ldr r0, =_sdata
 8000ec0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000ec4:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000ec8:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000ecc:	200001b0 	.word	0x200001b0

08000ed0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ed0:	e7fe      	b.n	8000ed0 <ADC1_2_IRQHandler>
	...

08000ed4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ed8:	4b08      	ldr	r3, [pc, #32]	; (8000efc <HAL_Init+0x28>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a07      	ldr	r2, [pc, #28]	; (8000efc <HAL_Init+0x28>)
 8000ede:	f043 0310 	orr.w	r3, r3, #16
 8000ee2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee4:	2003      	movs	r0, #3
 8000ee6:	f000 f8f3 	bl	80010d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000eea:	2000      	movs	r0, #0
 8000eec:	f7ff fd7a 	bl	80009e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ef0:	f7ff fd46 	bl	8000980 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40022000 	.word	0x40022000

08000f00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f04:	4b05      	ldr	r3, [pc, #20]	; (8000f1c <HAL_IncTick+0x1c>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	461a      	mov	r2, r3
 8000f0a:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <HAL_IncTick+0x20>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4413      	add	r3, r2
 8000f10:	4a03      	ldr	r2, [pc, #12]	; (8000f20 <HAL_IncTick+0x20>)
 8000f12:	6013      	str	r3, [r2, #0]
}
 8000f14:	bf00      	nop
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	20000008 	.word	0x20000008
 8000f20:	200001a8 	.word	0x200001a8

08000f24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0
  return uwTick;
 8000f28:	4b02      	ldr	r3, [pc, #8]	; (8000f34 <HAL_GetTick+0x10>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
}
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr
 8000f34:	200001a8 	.word	0x200001a8

08000f38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b084      	sub	sp, #16
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f40:	f7ff fff0 	bl	8000f24 <HAL_GetTick>
 8000f44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f50:	d005      	beq.n	8000f5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <HAL_Delay+0x40>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	461a      	mov	r2, r3
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	4413      	add	r3, r2
 8000f5c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f5e:	bf00      	nop
 8000f60:	f7ff ffe0 	bl	8000f24 <HAL_GetTick>
 8000f64:	4602      	mov	r2, r0
 8000f66:	68bb      	ldr	r3, [r7, #8]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	68fa      	ldr	r2, [r7, #12]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d8f7      	bhi.n	8000f60 <HAL_Delay+0x28>
  {
  }
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000008 	.word	0x20000008

08000f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	; (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	; (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bc80      	pop	{r7}
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	; (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db0b      	blt.n	800100a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f003 021f 	and.w	r2, r3, #31
 8000ff8:	4906      	ldr	r1, [pc, #24]	; (8001014 <__NVIC_EnableIRQ+0x34>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	2001      	movs	r0, #1
 8001002:	fa00 f202 	lsl.w	r2, r0, r2
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	bc80      	pop	{r7}
 8001012:	4770      	bx	lr
 8001014:	e000e100 	.word	0xe000e100

08001018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001018:	b480      	push	{r7}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	6039      	str	r1, [r7, #0]
 8001022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001028:	2b00      	cmp	r3, #0
 800102a:	db0a      	blt.n	8001042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	b2da      	uxtb	r2, r3
 8001030:	490c      	ldr	r1, [pc, #48]	; (8001064 <__NVIC_SetPriority+0x4c>)
 8001032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001036:	0112      	lsls	r2, r2, #4
 8001038:	b2d2      	uxtb	r2, r2
 800103a:	440b      	add	r3, r1
 800103c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001040:	e00a      	b.n	8001058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	b2da      	uxtb	r2, r3
 8001046:	4908      	ldr	r1, [pc, #32]	; (8001068 <__NVIC_SetPriority+0x50>)
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f003 030f 	and.w	r3, r3, #15
 800104e:	3b04      	subs	r3, #4
 8001050:	0112      	lsls	r2, r2, #4
 8001052:	b2d2      	uxtb	r2, r2
 8001054:	440b      	add	r3, r1
 8001056:	761a      	strb	r2, [r3, #24]
}
 8001058:	bf00      	nop
 800105a:	370c      	adds	r7, #12
 800105c:	46bd      	mov	sp, r7
 800105e:	bc80      	pop	{r7}
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	e000e100 	.word	0xe000e100
 8001068:	e000ed00 	.word	0xe000ed00

0800106c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800106c:	b480      	push	{r7}
 800106e:	b089      	sub	sp, #36	; 0x24
 8001070:	af00      	add	r7, sp, #0
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	60b9      	str	r1, [r7, #8]
 8001076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	f003 0307 	and.w	r3, r3, #7
 800107e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	f1c3 0307 	rsb	r3, r3, #7
 8001086:	2b04      	cmp	r3, #4
 8001088:	bf28      	it	cs
 800108a:	2304      	movcs	r3, #4
 800108c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	3304      	adds	r3, #4
 8001092:	2b06      	cmp	r3, #6
 8001094:	d902      	bls.n	800109c <NVIC_EncodePriority+0x30>
 8001096:	69fb      	ldr	r3, [r7, #28]
 8001098:	3b03      	subs	r3, #3
 800109a:	e000      	b.n	800109e <NVIC_EncodePriority+0x32>
 800109c:	2300      	movs	r3, #0
 800109e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a0:	f04f 32ff 	mov.w	r2, #4294967295
 80010a4:	69bb      	ldr	r3, [r7, #24]
 80010a6:	fa02 f303 	lsl.w	r3, r2, r3
 80010aa:	43da      	mvns	r2, r3
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	401a      	ands	r2, r3
 80010b0:	697b      	ldr	r3, [r7, #20]
 80010b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b4:	f04f 31ff 	mov.w	r1, #4294967295
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	fa01 f303 	lsl.w	r3, r1, r3
 80010be:	43d9      	mvns	r1, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c4:	4313      	orrs	r3, r2
         );
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	3724      	adds	r7, #36	; 0x24
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b082      	sub	sp, #8
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff4f 	bl	8000f7c <__NVIC_SetPriorityGrouping>
}
 80010de:	bf00      	nop
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b086      	sub	sp, #24
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	60b9      	str	r1, [r7, #8]
 80010f0:	607a      	str	r2, [r7, #4]
 80010f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010f8:	f7ff ff64 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 80010fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010fe:	687a      	ldr	r2, [r7, #4]
 8001100:	68b9      	ldr	r1, [r7, #8]
 8001102:	6978      	ldr	r0, [r7, #20]
 8001104:	f7ff ffb2 	bl	800106c <NVIC_EncodePriority>
 8001108:	4602      	mov	r2, r0
 800110a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff81 	bl	8001018 <__NVIC_SetPriority>
}
 8001116:	bf00      	nop
 8001118:	3718      	adds	r7, #24
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800111e:	b580      	push	{r7, lr}
 8001120:	b082      	sub	sp, #8
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001128:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800112c:	4618      	mov	r0, r3
 800112e:	f7ff ff57 	bl	8000fe0 <__NVIC_EnableIRQ>
}
 8001132:	bf00      	nop
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
	...

0800113c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800113c:	b480      	push	{r7}
 800113e:	b08b      	sub	sp, #44	; 0x2c
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
 8001144:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001146:	2300      	movs	r3, #0
 8001148:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800114a:	2300      	movs	r3, #0
 800114c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800114e:	e127      	b.n	80013a0 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001150:	2201      	movs	r2, #1
 8001152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	69fb      	ldr	r3, [r7, #28]
 8001168:	429a      	cmp	r2, r3
 800116a:	f040 8116 	bne.w	800139a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b12      	cmp	r3, #18
 8001174:	d034      	beq.n	80011e0 <HAL_GPIO_Init+0xa4>
 8001176:	2b12      	cmp	r3, #18
 8001178:	d80d      	bhi.n	8001196 <HAL_GPIO_Init+0x5a>
 800117a:	2b02      	cmp	r3, #2
 800117c:	d02b      	beq.n	80011d6 <HAL_GPIO_Init+0x9a>
 800117e:	2b02      	cmp	r3, #2
 8001180:	d804      	bhi.n	800118c <HAL_GPIO_Init+0x50>
 8001182:	2b00      	cmp	r3, #0
 8001184:	d031      	beq.n	80011ea <HAL_GPIO_Init+0xae>
 8001186:	2b01      	cmp	r3, #1
 8001188:	d01c      	beq.n	80011c4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800118a:	e048      	b.n	800121e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800118c:	2b03      	cmp	r3, #3
 800118e:	d043      	beq.n	8001218 <HAL_GPIO_Init+0xdc>
 8001190:	2b11      	cmp	r3, #17
 8001192:	d01b      	beq.n	80011cc <HAL_GPIO_Init+0x90>
          break;
 8001194:	e043      	b.n	800121e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001196:	4a89      	ldr	r2, [pc, #548]	; (80013bc <HAL_GPIO_Init+0x280>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d026      	beq.n	80011ea <HAL_GPIO_Init+0xae>
 800119c:	4a87      	ldr	r2, [pc, #540]	; (80013bc <HAL_GPIO_Init+0x280>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d806      	bhi.n	80011b0 <HAL_GPIO_Init+0x74>
 80011a2:	4a87      	ldr	r2, [pc, #540]	; (80013c0 <HAL_GPIO_Init+0x284>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d020      	beq.n	80011ea <HAL_GPIO_Init+0xae>
 80011a8:	4a86      	ldr	r2, [pc, #536]	; (80013c4 <HAL_GPIO_Init+0x288>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d01d      	beq.n	80011ea <HAL_GPIO_Init+0xae>
          break;
 80011ae:	e036      	b.n	800121e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80011b0:	4a85      	ldr	r2, [pc, #532]	; (80013c8 <HAL_GPIO_Init+0x28c>)
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d019      	beq.n	80011ea <HAL_GPIO_Init+0xae>
 80011b6:	4a85      	ldr	r2, [pc, #532]	; (80013cc <HAL_GPIO_Init+0x290>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d016      	beq.n	80011ea <HAL_GPIO_Init+0xae>
 80011bc:	4a84      	ldr	r2, [pc, #528]	; (80013d0 <HAL_GPIO_Init+0x294>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d013      	beq.n	80011ea <HAL_GPIO_Init+0xae>
          break;
 80011c2:	e02c      	b.n	800121e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	623b      	str	r3, [r7, #32]
          break;
 80011ca:	e028      	b.n	800121e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	68db      	ldr	r3, [r3, #12]
 80011d0:	3304      	adds	r3, #4
 80011d2:	623b      	str	r3, [r7, #32]
          break;
 80011d4:	e023      	b.n	800121e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	68db      	ldr	r3, [r3, #12]
 80011da:	3308      	adds	r3, #8
 80011dc:	623b      	str	r3, [r7, #32]
          break;
 80011de:	e01e      	b.n	800121e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	330c      	adds	r3, #12
 80011e6:	623b      	str	r3, [r7, #32]
          break;
 80011e8:	e019      	b.n	800121e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d102      	bne.n	80011f8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011f2:	2304      	movs	r3, #4
 80011f4:	623b      	str	r3, [r7, #32]
          break;
 80011f6:	e012      	b.n	800121e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	689b      	ldr	r3, [r3, #8]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d105      	bne.n	800120c <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001200:	2308      	movs	r3, #8
 8001202:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	69fa      	ldr	r2, [r7, #28]
 8001208:	611a      	str	r2, [r3, #16]
          break;
 800120a:	e008      	b.n	800121e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800120c:	2308      	movs	r3, #8
 800120e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	69fa      	ldr	r2, [r7, #28]
 8001214:	615a      	str	r2, [r3, #20]
          break;
 8001216:	e002      	b.n	800121e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001218:	2300      	movs	r3, #0
 800121a:	623b      	str	r3, [r7, #32]
          break;
 800121c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	2bff      	cmp	r3, #255	; 0xff
 8001222:	d801      	bhi.n	8001228 <HAL_GPIO_Init+0xec>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	e001      	b.n	800122c <HAL_GPIO_Init+0xf0>
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	3304      	adds	r3, #4
 800122c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	2bff      	cmp	r3, #255	; 0xff
 8001232:	d802      	bhi.n	800123a <HAL_GPIO_Init+0xfe>
 8001234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	e002      	b.n	8001240 <HAL_GPIO_Init+0x104>
 800123a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123c:	3b08      	subs	r3, #8
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	681a      	ldr	r2, [r3, #0]
 8001246:	210f      	movs	r1, #15
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	fa01 f303 	lsl.w	r3, r1, r3
 800124e:	43db      	mvns	r3, r3
 8001250:	401a      	ands	r2, r3
 8001252:	6a39      	ldr	r1, [r7, #32]
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	fa01 f303 	lsl.w	r3, r1, r3
 800125a:	431a      	orrs	r2, r3
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001268:	2b00      	cmp	r3, #0
 800126a:	f000 8096 	beq.w	800139a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800126e:	4b59      	ldr	r3, [pc, #356]	; (80013d4 <HAL_GPIO_Init+0x298>)
 8001270:	699b      	ldr	r3, [r3, #24]
 8001272:	4a58      	ldr	r2, [pc, #352]	; (80013d4 <HAL_GPIO_Init+0x298>)
 8001274:	f043 0301 	orr.w	r3, r3, #1
 8001278:	6193      	str	r3, [r2, #24]
 800127a:	4b56      	ldr	r3, [pc, #344]	; (80013d4 <HAL_GPIO_Init+0x298>)
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	60bb      	str	r3, [r7, #8]
 8001284:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001286:	4a54      	ldr	r2, [pc, #336]	; (80013d8 <HAL_GPIO_Init+0x29c>)
 8001288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800128a:	089b      	lsrs	r3, r3, #2
 800128c:	3302      	adds	r3, #2
 800128e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001292:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	220f      	movs	r2, #15
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	68fa      	ldr	r2, [r7, #12]
 80012a6:	4013      	ands	r3, r2
 80012a8:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a4b      	ldr	r2, [pc, #300]	; (80013dc <HAL_GPIO_Init+0x2a0>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d013      	beq.n	80012da <HAL_GPIO_Init+0x19e>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a4a      	ldr	r2, [pc, #296]	; (80013e0 <HAL_GPIO_Init+0x2a4>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d00d      	beq.n	80012d6 <HAL_GPIO_Init+0x19a>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a49      	ldr	r2, [pc, #292]	; (80013e4 <HAL_GPIO_Init+0x2a8>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d007      	beq.n	80012d2 <HAL_GPIO_Init+0x196>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a48      	ldr	r2, [pc, #288]	; (80013e8 <HAL_GPIO_Init+0x2ac>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d101      	bne.n	80012ce <HAL_GPIO_Init+0x192>
 80012ca:	2303      	movs	r3, #3
 80012cc:	e006      	b.n	80012dc <HAL_GPIO_Init+0x1a0>
 80012ce:	2304      	movs	r3, #4
 80012d0:	e004      	b.n	80012dc <HAL_GPIO_Init+0x1a0>
 80012d2:	2302      	movs	r3, #2
 80012d4:	e002      	b.n	80012dc <HAL_GPIO_Init+0x1a0>
 80012d6:	2301      	movs	r3, #1
 80012d8:	e000      	b.n	80012dc <HAL_GPIO_Init+0x1a0>
 80012da:	2300      	movs	r3, #0
 80012dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012de:	f002 0203 	and.w	r2, r2, #3
 80012e2:	0092      	lsls	r2, r2, #2
 80012e4:	4093      	lsls	r3, r2
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012ec:	493a      	ldr	r1, [pc, #232]	; (80013d8 <HAL_GPIO_Init+0x29c>)
 80012ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f0:	089b      	lsrs	r3, r3, #2
 80012f2:	3302      	adds	r3, #2
 80012f4:	68fa      	ldr	r2, [r7, #12]
 80012f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d006      	beq.n	8001314 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001306:	4b39      	ldr	r3, [pc, #228]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001308:	681a      	ldr	r2, [r3, #0]
 800130a:	4938      	ldr	r1, [pc, #224]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 800130c:	69bb      	ldr	r3, [r7, #24]
 800130e:	4313      	orrs	r3, r2
 8001310:	600b      	str	r3, [r1, #0]
 8001312:	e006      	b.n	8001322 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001314:	4b35      	ldr	r3, [pc, #212]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	43db      	mvns	r3, r3
 800131c:	4933      	ldr	r1, [pc, #204]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 800131e:	4013      	ands	r3, r2
 8001320:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132a:	2b00      	cmp	r3, #0
 800132c:	d006      	beq.n	800133c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800132e:	4b2f      	ldr	r3, [pc, #188]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001330:	685a      	ldr	r2, [r3, #4]
 8001332:	492e      	ldr	r1, [pc, #184]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	4313      	orrs	r3, r2
 8001338:	604b      	str	r3, [r1, #4]
 800133a:	e006      	b.n	800134a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800133c:	4b2b      	ldr	r3, [pc, #172]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 800133e:	685a      	ldr	r2, [r3, #4]
 8001340:	69bb      	ldr	r3, [r7, #24]
 8001342:	43db      	mvns	r3, r3
 8001344:	4929      	ldr	r1, [pc, #164]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001346:	4013      	ands	r3, r2
 8001348:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d006      	beq.n	8001364 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001356:	4b25      	ldr	r3, [pc, #148]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001358:	689a      	ldr	r2, [r3, #8]
 800135a:	4924      	ldr	r1, [pc, #144]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	4313      	orrs	r3, r2
 8001360:	608b      	str	r3, [r1, #8]
 8001362:	e006      	b.n	8001372 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001364:	4b21      	ldr	r3, [pc, #132]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001366:	689a      	ldr	r2, [r3, #8]
 8001368:	69bb      	ldr	r3, [r7, #24]
 800136a:	43db      	mvns	r3, r3
 800136c:	491f      	ldr	r1, [pc, #124]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 800136e:	4013      	ands	r3, r2
 8001370:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001372:	683b      	ldr	r3, [r7, #0]
 8001374:	685b      	ldr	r3, [r3, #4]
 8001376:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800137a:	2b00      	cmp	r3, #0
 800137c:	d006      	beq.n	800138c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800137e:	4b1b      	ldr	r3, [pc, #108]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001380:	68da      	ldr	r2, [r3, #12]
 8001382:	491a      	ldr	r1, [pc, #104]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	4313      	orrs	r3, r2
 8001388:	60cb      	str	r3, [r1, #12]
 800138a:	e006      	b.n	800139a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800138c:	4b17      	ldr	r3, [pc, #92]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 800138e:	68da      	ldr	r2, [r3, #12]
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	43db      	mvns	r3, r3
 8001394:	4915      	ldr	r1, [pc, #84]	; (80013ec <HAL_GPIO_Init+0x2b0>)
 8001396:	4013      	ands	r3, r2
 8001398:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800139a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139c:	3301      	adds	r3, #1
 800139e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013a6:	fa22 f303 	lsr.w	r3, r2, r3
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	f47f aed0 	bne.w	8001150 <HAL_GPIO_Init+0x14>
  }
}
 80013b0:	bf00      	nop
 80013b2:	372c      	adds	r7, #44	; 0x2c
 80013b4:	46bd      	mov	sp, r7
 80013b6:	bc80      	pop	{r7}
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	10210000 	.word	0x10210000
 80013c0:	10110000 	.word	0x10110000
 80013c4:	10120000 	.word	0x10120000
 80013c8:	10310000 	.word	0x10310000
 80013cc:	10320000 	.word	0x10320000
 80013d0:	10220000 	.word	0x10220000
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40010000 	.word	0x40010000
 80013dc:	40010800 	.word	0x40010800
 80013e0:	40010c00 	.word	0x40010c00
 80013e4:	40011000 	.word	0x40011000
 80013e8:	40011400 	.word	0x40011400
 80013ec:	40010400 	.word	0x40010400

080013f0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b083      	sub	sp, #12
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
 80013f8:	460b      	mov	r3, r1
 80013fa:	807b      	strh	r3, [r7, #2]
 80013fc:	4613      	mov	r3, r2
 80013fe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001400:	787b      	ldrb	r3, [r7, #1]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001406:	887a      	ldrh	r2, [r7, #2]
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800140c:	e003      	b.n	8001416 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800140e:	887b      	ldrh	r3, [r7, #2]
 8001410:	041a      	lsls	r2, r3, #16
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	611a      	str	r2, [r3, #16]
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	bc80      	pop	{r7}
 800141e:	4770      	bx	lr

08001420 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	68da      	ldr	r2, [r3, #12]
 8001430:	887b      	ldrh	r3, [r7, #2]
 8001432:	4013      	ands	r3, r2
 8001434:	2b00      	cmp	r3, #0
 8001436:	d003      	beq.n	8001440 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001438:	887a      	ldrh	r2, [r7, #2]
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800143e:	e002      	b.n	8001446 <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001440:	887a      	ldrh	r2, [r7, #2]
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	611a      	str	r2, [r3, #16]
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800145a:	4b08      	ldr	r3, [pc, #32]	; (800147c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800145c:	695a      	ldr	r2, [r3, #20]
 800145e:	88fb      	ldrh	r3, [r7, #6]
 8001460:	4013      	ands	r3, r2
 8001462:	2b00      	cmp	r3, #0
 8001464:	d006      	beq.n	8001474 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001466:	4a05      	ldr	r2, [pc, #20]	; (800147c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001468:	88fb      	ldrh	r3, [r7, #6]
 800146a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800146c:	88fb      	ldrh	r3, [r7, #6]
 800146e:	4618      	mov	r0, r3
 8001470:	f000 f806 	bl	8001480 <HAL_GPIO_EXTI_Callback>
  }
}
 8001474:	bf00      	nop
 8001476:	3708      	adds	r7, #8
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40010400 	.word	0x40010400

08001480 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001480:	b480      	push	{r7}
 8001482:	b083      	sub	sp, #12
 8001484:	af00      	add	r7, sp, #0
 8001486:	4603      	mov	r3, r0
 8001488:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d101      	bne.n	80014a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e26c      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f000 8087 	beq.w	80015c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80014b4:	4b92      	ldr	r3, [pc, #584]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80014b6:	685b      	ldr	r3, [r3, #4]
 80014b8:	f003 030c 	and.w	r3, r3, #12
 80014bc:	2b04      	cmp	r3, #4
 80014be:	d00c      	beq.n	80014da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80014c0:	4b8f      	ldr	r3, [pc, #572]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80014c2:	685b      	ldr	r3, [r3, #4]
 80014c4:	f003 030c 	and.w	r3, r3, #12
 80014c8:	2b08      	cmp	r3, #8
 80014ca:	d112      	bne.n	80014f2 <HAL_RCC_OscConfig+0x5e>
 80014cc:	4b8c      	ldr	r3, [pc, #560]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014d8:	d10b      	bne.n	80014f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014da:	4b89      	ldr	r3, [pc, #548]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d06c      	beq.n	80015c0 <HAL_RCC_OscConfig+0x12c>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d168      	bne.n	80015c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e246      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014fa:	d106      	bne.n	800150a <HAL_RCC_OscConfig+0x76>
 80014fc:	4b80      	ldr	r3, [pc, #512]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a7f      	ldr	r2, [pc, #508]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001502:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001506:	6013      	str	r3, [r2, #0]
 8001508:	e02e      	b.n	8001568 <HAL_RCC_OscConfig+0xd4>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	2b00      	cmp	r3, #0
 8001510:	d10c      	bne.n	800152c <HAL_RCC_OscConfig+0x98>
 8001512:	4b7b      	ldr	r3, [pc, #492]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a7a      	ldr	r2, [pc, #488]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001518:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800151c:	6013      	str	r3, [r2, #0]
 800151e:	4b78      	ldr	r3, [pc, #480]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a77      	ldr	r2, [pc, #476]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001524:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001528:	6013      	str	r3, [r2, #0]
 800152a:	e01d      	b.n	8001568 <HAL_RCC_OscConfig+0xd4>
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	685b      	ldr	r3, [r3, #4]
 8001530:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001534:	d10c      	bne.n	8001550 <HAL_RCC_OscConfig+0xbc>
 8001536:	4b72      	ldr	r3, [pc, #456]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	4a71      	ldr	r2, [pc, #452]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 800153c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001540:	6013      	str	r3, [r2, #0]
 8001542:	4b6f      	ldr	r3, [pc, #444]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a6e      	ldr	r2, [pc, #440]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001548:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800154c:	6013      	str	r3, [r2, #0]
 800154e:	e00b      	b.n	8001568 <HAL_RCC_OscConfig+0xd4>
 8001550:	4b6b      	ldr	r3, [pc, #428]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a6a      	ldr	r2, [pc, #424]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001556:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800155a:	6013      	str	r3, [r2, #0]
 800155c:	4b68      	ldr	r3, [pc, #416]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a67      	ldr	r2, [pc, #412]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001562:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001566:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	2b00      	cmp	r3, #0
 800156e:	d013      	beq.n	8001598 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001570:	f7ff fcd8 	bl	8000f24 <HAL_GetTick>
 8001574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001576:	e008      	b.n	800158a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001578:	f7ff fcd4 	bl	8000f24 <HAL_GetTick>
 800157c:	4602      	mov	r2, r0
 800157e:	693b      	ldr	r3, [r7, #16]
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d901      	bls.n	800158a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	e1fa      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800158a:	4b5d      	ldr	r3, [pc, #372]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0f0      	beq.n	8001578 <HAL_RCC_OscConfig+0xe4>
 8001596:	e014      	b.n	80015c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fcc4 	bl	8000f24 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fcc0 	bl	8000f24 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	; 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e1e6      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015b2:	4b53      	ldr	r3, [pc, #332]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d1f0      	bne.n	80015a0 <HAL_RCC_OscConfig+0x10c>
 80015be:	e000      	b.n	80015c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d063      	beq.n	8001696 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015ce:	4b4c      	ldr	r3, [pc, #304]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	f003 030c 	and.w	r3, r3, #12
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d00b      	beq.n	80015f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015da:	4b49      	ldr	r3, [pc, #292]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80015dc:	685b      	ldr	r3, [r3, #4]
 80015de:	f003 030c 	and.w	r3, r3, #12
 80015e2:	2b08      	cmp	r3, #8
 80015e4:	d11c      	bne.n	8001620 <HAL_RCC_OscConfig+0x18c>
 80015e6:	4b46      	ldr	r3, [pc, #280]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d116      	bne.n	8001620 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015f2:	4b43      	ldr	r3, [pc, #268]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d005      	beq.n	800160a <HAL_RCC_OscConfig+0x176>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	691b      	ldr	r3, [r3, #16]
 8001602:	2b01      	cmp	r3, #1
 8001604:	d001      	beq.n	800160a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e1ba      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800160a:	4b3d      	ldr	r3, [pc, #244]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	695b      	ldr	r3, [r3, #20]
 8001616:	00db      	lsls	r3, r3, #3
 8001618:	4939      	ldr	r1, [pc, #228]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 800161a:	4313      	orrs	r3, r2
 800161c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800161e:	e03a      	b.n	8001696 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	691b      	ldr	r3, [r3, #16]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d020      	beq.n	800166a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001628:	4b36      	ldr	r3, [pc, #216]	; (8001704 <HAL_RCC_OscConfig+0x270>)
 800162a:	2201      	movs	r2, #1
 800162c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162e:	f7ff fc79 	bl	8000f24 <HAL_GetTick>
 8001632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001636:	f7ff fc75 	bl	8000f24 <HAL_GetTick>
 800163a:	4602      	mov	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e19b      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001648:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f003 0302 	and.w	r3, r3, #2
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0f0      	beq.n	8001636 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001654:	4b2a      	ldr	r3, [pc, #168]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	695b      	ldr	r3, [r3, #20]
 8001660:	00db      	lsls	r3, r3, #3
 8001662:	4927      	ldr	r1, [pc, #156]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 8001664:	4313      	orrs	r3, r2
 8001666:	600b      	str	r3, [r1, #0]
 8001668:	e015      	b.n	8001696 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800166a:	4b26      	ldr	r3, [pc, #152]	; (8001704 <HAL_RCC_OscConfig+0x270>)
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001670:	f7ff fc58 	bl	8000f24 <HAL_GetTick>
 8001674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001676:	e008      	b.n	800168a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001678:	f7ff fc54 	bl	8000f24 <HAL_GetTick>
 800167c:	4602      	mov	r2, r0
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	1ad3      	subs	r3, r2, r3
 8001682:	2b02      	cmp	r3, #2
 8001684:	d901      	bls.n	800168a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001686:	2303      	movs	r3, #3
 8001688:	e17a      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800168a:	4b1d      	ldr	r3, [pc, #116]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d1f0      	bne.n	8001678 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f003 0308 	and.w	r3, r3, #8
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d03a      	beq.n	8001718 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d019      	beq.n	80016de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016aa:	4b17      	ldr	r3, [pc, #92]	; (8001708 <HAL_RCC_OscConfig+0x274>)
 80016ac:	2201      	movs	r2, #1
 80016ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b0:	f7ff fc38 	bl	8000f24 <HAL_GetTick>
 80016b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016b6:	e008      	b.n	80016ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016b8:	f7ff fc34 	bl	8000f24 <HAL_GetTick>
 80016bc:	4602      	mov	r2, r0
 80016be:	693b      	ldr	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	2b02      	cmp	r3, #2
 80016c4:	d901      	bls.n	80016ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016c6:	2303      	movs	r3, #3
 80016c8:	e15a      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016ca:	4b0d      	ldr	r3, [pc, #52]	; (8001700 <HAL_RCC_OscConfig+0x26c>)
 80016cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ce:	f003 0302 	and.w	r3, r3, #2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d0f0      	beq.n	80016b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016d6:	2001      	movs	r0, #1
 80016d8:	f000 faf6 	bl	8001cc8 <RCC_Delay>
 80016dc:	e01c      	b.n	8001718 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016de:	4b0a      	ldr	r3, [pc, #40]	; (8001708 <HAL_RCC_OscConfig+0x274>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e4:	f7ff fc1e 	bl	8000f24 <HAL_GetTick>
 80016e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016ea:	e00f      	b.n	800170c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016ec:	f7ff fc1a 	bl	8000f24 <HAL_GetTick>
 80016f0:	4602      	mov	r2, r0
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	2b02      	cmp	r3, #2
 80016f8:	d908      	bls.n	800170c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016fa:	2303      	movs	r3, #3
 80016fc:	e140      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
 80016fe:	bf00      	nop
 8001700:	40021000 	.word	0x40021000
 8001704:	42420000 	.word	0x42420000
 8001708:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800170c:	4b9e      	ldr	r3, [pc, #632]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800170e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d1e9      	bne.n	80016ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0304 	and.w	r3, r3, #4
 8001720:	2b00      	cmp	r3, #0
 8001722:	f000 80a6 	beq.w	8001872 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001726:	2300      	movs	r3, #0
 8001728:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800172a:	4b97      	ldr	r3, [pc, #604]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d10d      	bne.n	8001752 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001736:	4b94      	ldr	r3, [pc, #592]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	4a93      	ldr	r2, [pc, #588]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800173c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001740:	61d3      	str	r3, [r2, #28]
 8001742:	4b91      	ldr	r3, [pc, #580]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 8001744:	69db      	ldr	r3, [r3, #28]
 8001746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800174a:	60bb      	str	r3, [r7, #8]
 800174c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800174e:	2301      	movs	r3, #1
 8001750:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001752:	4b8e      	ldr	r3, [pc, #568]	; (800198c <HAL_RCC_OscConfig+0x4f8>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800175a:	2b00      	cmp	r3, #0
 800175c:	d118      	bne.n	8001790 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800175e:	4b8b      	ldr	r3, [pc, #556]	; (800198c <HAL_RCC_OscConfig+0x4f8>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4a8a      	ldr	r2, [pc, #552]	; (800198c <HAL_RCC_OscConfig+0x4f8>)
 8001764:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800176a:	f7ff fbdb 	bl	8000f24 <HAL_GetTick>
 800176e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001770:	e008      	b.n	8001784 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001772:	f7ff fbd7 	bl	8000f24 <HAL_GetTick>
 8001776:	4602      	mov	r2, r0
 8001778:	693b      	ldr	r3, [r7, #16]
 800177a:	1ad3      	subs	r3, r2, r3
 800177c:	2b64      	cmp	r3, #100	; 0x64
 800177e:	d901      	bls.n	8001784 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e0fd      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001784:	4b81      	ldr	r3, [pc, #516]	; (800198c <HAL_RCC_OscConfig+0x4f8>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800178c:	2b00      	cmp	r3, #0
 800178e:	d0f0      	beq.n	8001772 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d106      	bne.n	80017a6 <HAL_RCC_OscConfig+0x312>
 8001798:	4b7b      	ldr	r3, [pc, #492]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800179a:	6a1b      	ldr	r3, [r3, #32]
 800179c:	4a7a      	ldr	r2, [pc, #488]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800179e:	f043 0301 	orr.w	r3, r3, #1
 80017a2:	6213      	str	r3, [r2, #32]
 80017a4:	e02d      	b.n	8001802 <HAL_RCC_OscConfig+0x36e>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d10c      	bne.n	80017c8 <HAL_RCC_OscConfig+0x334>
 80017ae:	4b76      	ldr	r3, [pc, #472]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017b0:	6a1b      	ldr	r3, [r3, #32]
 80017b2:	4a75      	ldr	r2, [pc, #468]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017b4:	f023 0301 	bic.w	r3, r3, #1
 80017b8:	6213      	str	r3, [r2, #32]
 80017ba:	4b73      	ldr	r3, [pc, #460]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017bc:	6a1b      	ldr	r3, [r3, #32]
 80017be:	4a72      	ldr	r2, [pc, #456]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017c0:	f023 0304 	bic.w	r3, r3, #4
 80017c4:	6213      	str	r3, [r2, #32]
 80017c6:	e01c      	b.n	8001802 <HAL_RCC_OscConfig+0x36e>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	68db      	ldr	r3, [r3, #12]
 80017cc:	2b05      	cmp	r3, #5
 80017ce:	d10c      	bne.n	80017ea <HAL_RCC_OscConfig+0x356>
 80017d0:	4b6d      	ldr	r3, [pc, #436]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	4a6c      	ldr	r2, [pc, #432]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017d6:	f043 0304 	orr.w	r3, r3, #4
 80017da:	6213      	str	r3, [r2, #32]
 80017dc:	4b6a      	ldr	r3, [pc, #424]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017de:	6a1b      	ldr	r3, [r3, #32]
 80017e0:	4a69      	ldr	r2, [pc, #420]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017e2:	f043 0301 	orr.w	r3, r3, #1
 80017e6:	6213      	str	r3, [r2, #32]
 80017e8:	e00b      	b.n	8001802 <HAL_RCC_OscConfig+0x36e>
 80017ea:	4b67      	ldr	r3, [pc, #412]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017ec:	6a1b      	ldr	r3, [r3, #32]
 80017ee:	4a66      	ldr	r2, [pc, #408]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017f0:	f023 0301 	bic.w	r3, r3, #1
 80017f4:	6213      	str	r3, [r2, #32]
 80017f6:	4b64      	ldr	r3, [pc, #400]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017f8:	6a1b      	ldr	r3, [r3, #32]
 80017fa:	4a63      	ldr	r2, [pc, #396]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80017fc:	f023 0304 	bic.w	r3, r3, #4
 8001800:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d015      	beq.n	8001836 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800180a:	f7ff fb8b 	bl	8000f24 <HAL_GetTick>
 800180e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001810:	e00a      	b.n	8001828 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001812:	f7ff fb87 	bl	8000f24 <HAL_GetTick>
 8001816:	4602      	mov	r2, r0
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001820:	4293      	cmp	r3, r2
 8001822:	d901      	bls.n	8001828 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e0ab      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001828:	4b57      	ldr	r3, [pc, #348]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800182a:	6a1b      	ldr	r3, [r3, #32]
 800182c:	f003 0302 	and.w	r3, r3, #2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0ee      	beq.n	8001812 <HAL_RCC_OscConfig+0x37e>
 8001834:	e014      	b.n	8001860 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001836:	f7ff fb75 	bl	8000f24 <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800183c:	e00a      	b.n	8001854 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800183e:	f7ff fb71 	bl	8000f24 <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	f241 3288 	movw	r2, #5000	; 0x1388
 800184c:	4293      	cmp	r3, r2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e095      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001854:	4b4c      	ldr	r3, [pc, #304]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 8001856:	6a1b      	ldr	r3, [r3, #32]
 8001858:	f003 0302 	and.w	r3, r3, #2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1ee      	bne.n	800183e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001860:	7dfb      	ldrb	r3, [r7, #23]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d105      	bne.n	8001872 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001866:	4b48      	ldr	r3, [pc, #288]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 8001868:	69db      	ldr	r3, [r3, #28]
 800186a:	4a47      	ldr	r2, [pc, #284]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800186c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001870:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	69db      	ldr	r3, [r3, #28]
 8001876:	2b00      	cmp	r3, #0
 8001878:	f000 8081 	beq.w	800197e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800187c:	4b42      	ldr	r3, [pc, #264]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800187e:	685b      	ldr	r3, [r3, #4]
 8001880:	f003 030c 	and.w	r3, r3, #12
 8001884:	2b08      	cmp	r3, #8
 8001886:	d061      	beq.n	800194c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	69db      	ldr	r3, [r3, #28]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d146      	bne.n	800191e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001890:	4b3f      	ldr	r3, [pc, #252]	; (8001990 <HAL_RCC_OscConfig+0x4fc>)
 8001892:	2200      	movs	r2, #0
 8001894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001896:	f7ff fb45 	bl	8000f24 <HAL_GetTick>
 800189a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800189e:	f7ff fb41 	bl	8000f24 <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e067      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80018b0:	4b35      	ldr	r3, [pc, #212]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1f0      	bne.n	800189e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a1b      	ldr	r3, [r3, #32]
 80018c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c4:	d108      	bne.n	80018d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018c6:	4b30      	ldr	r3, [pc, #192]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	492d      	ldr	r1, [pc, #180]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80018d4:	4313      	orrs	r3, r2
 80018d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018d8:	4b2b      	ldr	r3, [pc, #172]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a19      	ldr	r1, [r3, #32]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e8:	430b      	orrs	r3, r1
 80018ea:	4927      	ldr	r1, [pc, #156]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 80018ec:	4313      	orrs	r3, r2
 80018ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018f0:	4b27      	ldr	r3, [pc, #156]	; (8001990 <HAL_RCC_OscConfig+0x4fc>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f6:	f7ff fb15 	bl	8000f24 <HAL_GetTick>
 80018fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018fc:	e008      	b.n	8001910 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018fe:	f7ff fb11 	bl	8000f24 <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	693b      	ldr	r3, [r7, #16]
 8001906:	1ad3      	subs	r3, r2, r3
 8001908:	2b02      	cmp	r3, #2
 800190a:	d901      	bls.n	8001910 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800190c:	2303      	movs	r3, #3
 800190e:	e037      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001910:	4b1d      	ldr	r3, [pc, #116]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001918:	2b00      	cmp	r3, #0
 800191a:	d0f0      	beq.n	80018fe <HAL_RCC_OscConfig+0x46a>
 800191c:	e02f      	b.n	800197e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800191e:	4b1c      	ldr	r3, [pc, #112]	; (8001990 <HAL_RCC_OscConfig+0x4fc>)
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001924:	f7ff fafe 	bl	8000f24 <HAL_GetTick>
 8001928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800192a:	e008      	b.n	800193e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800192c:	f7ff fafa 	bl	8000f24 <HAL_GetTick>
 8001930:	4602      	mov	r2, r0
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	2b02      	cmp	r3, #2
 8001938:	d901      	bls.n	800193e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e020      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800193e:	4b12      	ldr	r3, [pc, #72]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001946:	2b00      	cmp	r3, #0
 8001948:	d1f0      	bne.n	800192c <HAL_RCC_OscConfig+0x498>
 800194a:	e018      	b.n	800197e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	69db      	ldr	r3, [r3, #28]
 8001950:	2b01      	cmp	r3, #1
 8001952:	d101      	bne.n	8001958 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e013      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001958:	4b0b      	ldr	r3, [pc, #44]	; (8001988 <HAL_RCC_OscConfig+0x4f4>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6a1b      	ldr	r3, [r3, #32]
 8001968:	429a      	cmp	r2, r3
 800196a:	d106      	bne.n	800197a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001976:	429a      	cmp	r2, r3
 8001978:	d001      	beq.n	800197e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e000      	b.n	8001980 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	40021000 	.word	0x40021000
 800198c:	40007000 	.word	0x40007000
 8001990:	42420060 	.word	0x42420060

08001994 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
 800199c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d101      	bne.n	80019a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019a4:	2301      	movs	r3, #1
 80019a6:	e0d0      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019a8:	4b6a      	ldr	r3, [pc, #424]	; (8001b54 <HAL_RCC_ClockConfig+0x1c0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0307 	and.w	r3, r3, #7
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d910      	bls.n	80019d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b6:	4b67      	ldr	r3, [pc, #412]	; (8001b54 <HAL_RCC_ClockConfig+0x1c0>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f023 0207 	bic.w	r2, r3, #7
 80019be:	4965      	ldr	r1, [pc, #404]	; (8001b54 <HAL_RCC_ClockConfig+0x1c0>)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	4313      	orrs	r3, r2
 80019c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019c6:	4b63      	ldr	r3, [pc, #396]	; (8001b54 <HAL_RCC_ClockConfig+0x1c0>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f003 0307 	and.w	r3, r3, #7
 80019ce:	683a      	ldr	r2, [r7, #0]
 80019d0:	429a      	cmp	r2, r3
 80019d2:	d001      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019d4:	2301      	movs	r3, #1
 80019d6:	e0b8      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0302 	and.w	r3, r3, #2
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d020      	beq.n	8001a26 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0304 	and.w	r3, r3, #4
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d005      	beq.n	80019fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019f0:	4b59      	ldr	r3, [pc, #356]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	4a58      	ldr	r2, [pc, #352]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 80019f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f003 0308 	and.w	r3, r3, #8
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d005      	beq.n	8001a14 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a08:	4b53      	ldr	r3, [pc, #332]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	4a52      	ldr	r2, [pc, #328]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a0e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001a12:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a14:	4b50      	ldr	r3, [pc, #320]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	494d      	ldr	r1, [pc, #308]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a22:	4313      	orrs	r3, r2
 8001a24:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d040      	beq.n	8001ab4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d107      	bne.n	8001a4a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a3a:	4b47      	ldr	r3, [pc, #284]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d115      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e07f      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	2b02      	cmp	r3, #2
 8001a50:	d107      	bne.n	8001a62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a52:	4b41      	ldr	r3, [pc, #260]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d109      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e073      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a62:	4b3d      	ldr	r3, [pc, #244]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d101      	bne.n	8001a72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e06b      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a72:	4b39      	ldr	r3, [pc, #228]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	f023 0203 	bic.w	r2, r3, #3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	4936      	ldr	r1, [pc, #216]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a80:	4313      	orrs	r3, r2
 8001a82:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a84:	f7ff fa4e 	bl	8000f24 <HAL_GetTick>
 8001a88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a8a:	e00a      	b.n	8001aa2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a8c:	f7ff fa4a 	bl	8000f24 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e053      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aa2:	4b2d      	ldr	r3, [pc, #180]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f003 020c 	and.w	r2, r3, #12
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	009b      	lsls	r3, r3, #2
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d1eb      	bne.n	8001a8c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ab4:	4b27      	ldr	r3, [pc, #156]	; (8001b54 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 0307 	and.w	r3, r3, #7
 8001abc:	683a      	ldr	r2, [r7, #0]
 8001abe:	429a      	cmp	r2, r3
 8001ac0:	d210      	bcs.n	8001ae4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ac2:	4b24      	ldr	r3, [pc, #144]	; (8001b54 <HAL_RCC_ClockConfig+0x1c0>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f023 0207 	bic.w	r2, r3, #7
 8001aca:	4922      	ldr	r1, [pc, #136]	; (8001b54 <HAL_RCC_ClockConfig+0x1c0>)
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad2:	4b20      	ldr	r3, [pc, #128]	; (8001b54 <HAL_RCC_ClockConfig+0x1c0>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 0307 	and.w	r3, r3, #7
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d001      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e032      	b.n	8001b4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0304 	and.w	r3, r3, #4
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d008      	beq.n	8001b02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001af0:	4b19      	ldr	r3, [pc, #100]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	68db      	ldr	r3, [r3, #12]
 8001afc:	4916      	ldr	r1, [pc, #88]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001afe:	4313      	orrs	r3, r2
 8001b00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0308 	and.w	r3, r3, #8
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d009      	beq.n	8001b22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b0e:	4b12      	ldr	r3, [pc, #72]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001b10:	685b      	ldr	r3, [r3, #4]
 8001b12:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	00db      	lsls	r3, r3, #3
 8001b1c:	490e      	ldr	r1, [pc, #56]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b22:	f000 f821 	bl	8001b68 <HAL_RCC_GetSysClockFreq>
 8001b26:	4601      	mov	r1, r0
 8001b28:	4b0b      	ldr	r3, [pc, #44]	; (8001b58 <HAL_RCC_ClockConfig+0x1c4>)
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	091b      	lsrs	r3, r3, #4
 8001b2e:	f003 030f 	and.w	r3, r3, #15
 8001b32:	4a0a      	ldr	r2, [pc, #40]	; (8001b5c <HAL_RCC_ClockConfig+0x1c8>)
 8001b34:	5cd3      	ldrb	r3, [r2, r3]
 8001b36:	fa21 f303 	lsr.w	r3, r1, r3
 8001b3a:	4a09      	ldr	r2, [pc, #36]	; (8001b60 <HAL_RCC_ClockConfig+0x1cc>)
 8001b3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b3e:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_RCC_ClockConfig+0x1d0>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7fe ff4e 	bl	80009e4 <HAL_InitTick>

  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40022000 	.word	0x40022000
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	08003230 	.word	0x08003230
 8001b60:	20000000 	.word	0x20000000
 8001b64:	20000004 	.word	0x20000004

08001b68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b68:	b490      	push	{r4, r7}
 8001b6a:	b08a      	sub	sp, #40	; 0x28
 8001b6c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001b6e:	4b2a      	ldr	r3, [pc, #168]	; (8001c18 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001b70:	1d3c      	adds	r4, r7, #4
 8001b72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001b78:	4b28      	ldr	r3, [pc, #160]	; (8001c1c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	61fb      	str	r3, [r7, #28]
 8001b82:	2300      	movs	r3, #0
 8001b84:	61bb      	str	r3, [r7, #24]
 8001b86:	2300      	movs	r3, #0
 8001b88:	627b      	str	r3, [r7, #36]	; 0x24
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b92:	4b23      	ldr	r3, [pc, #140]	; (8001c20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	f003 030c 	and.w	r3, r3, #12
 8001b9e:	2b04      	cmp	r3, #4
 8001ba0:	d002      	beq.n	8001ba8 <HAL_RCC_GetSysClockFreq+0x40>
 8001ba2:	2b08      	cmp	r3, #8
 8001ba4:	d003      	beq.n	8001bae <HAL_RCC_GetSysClockFreq+0x46>
 8001ba6:	e02d      	b.n	8001c04 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ba8:	4b1e      	ldr	r3, [pc, #120]	; (8001c24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001baa:	623b      	str	r3, [r7, #32]
      break;
 8001bac:	e02d      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001bae:	69fb      	ldr	r3, [r7, #28]
 8001bb0:	0c9b      	lsrs	r3, r3, #18
 8001bb2:	f003 030f 	and.w	r3, r3, #15
 8001bb6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001bba:	4413      	add	r3, r2
 8001bbc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001bc0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d013      	beq.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001bcc:	4b14      	ldr	r3, [pc, #80]	; (8001c20 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	0c5b      	lsrs	r3, r3, #17
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001bda:	4413      	add	r3, r2
 8001bdc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001be0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	4a0f      	ldr	r2, [pc, #60]	; (8001c24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001be6:	fb02 f203 	mul.w	r2, r2, r3
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bf0:	627b      	str	r3, [r7, #36]	; 0x24
 8001bf2:	e004      	b.n	8001bfe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	4a0c      	ldr	r2, [pc, #48]	; (8001c28 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001bf8:	fb02 f303 	mul.w	r3, r2, r3
 8001bfc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c00:	623b      	str	r3, [r7, #32]
      break;
 8001c02:	e002      	b.n	8001c0a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c04:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001c06:	623b      	str	r3, [r7, #32]
      break;
 8001c08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c0a:	6a3b      	ldr	r3, [r7, #32]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3728      	adds	r7, #40	; 0x28
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc90      	pop	{r4, r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	0800320c 	.word	0x0800320c
 8001c1c:	0800321c 	.word	0x0800321c
 8001c20:	40021000 	.word	0x40021000
 8001c24:	007a1200 	.word	0x007a1200
 8001c28:	003d0900 	.word	0x003d0900

08001c2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c30:	4b02      	ldr	r3, [pc, #8]	; (8001c3c <HAL_RCC_GetHCLKFreq+0x10>)
 8001c32:	681b      	ldr	r3, [r3, #0]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bc80      	pop	{r7}
 8001c3a:	4770      	bx	lr
 8001c3c:	20000000 	.word	0x20000000

08001c40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c44:	f7ff fff2 	bl	8001c2c <HAL_RCC_GetHCLKFreq>
 8001c48:	4601      	mov	r1, r0
 8001c4a:	4b05      	ldr	r3, [pc, #20]	; (8001c60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	0a1b      	lsrs	r3, r3, #8
 8001c50:	f003 0307 	and.w	r3, r3, #7
 8001c54:	4a03      	ldr	r2, [pc, #12]	; (8001c64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c56:	5cd3      	ldrb	r3, [r2, r3]
 8001c58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40021000 	.word	0x40021000
 8001c64:	08003240 	.word	0x08003240

08001c68 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
 8001c70:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	220f      	movs	r2, #15
 8001c76:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c78:	4b11      	ldr	r3, [pc, #68]	; (8001cc0 <HAL_RCC_GetClockConfig+0x58>)
 8001c7a:	685b      	ldr	r3, [r3, #4]
 8001c7c:	f003 0203 	and.w	r2, r3, #3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001c84:	4b0e      	ldr	r3, [pc, #56]	; (8001cc0 <HAL_RCC_GetClockConfig+0x58>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001c90:	4b0b      	ldr	r3, [pc, #44]	; (8001cc0 <HAL_RCC_GetClockConfig+0x58>)
 8001c92:	685b      	ldr	r3, [r3, #4]
 8001c94:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001c9c:	4b08      	ldr	r3, [pc, #32]	; (8001cc0 <HAL_RCC_GetClockConfig+0x58>)
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	08db      	lsrs	r3, r3, #3
 8001ca2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001caa:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <HAL_RCC_GetClockConfig+0x5c>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0207 	and.w	r2, r3, #7
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8001cb6:	bf00      	nop
 8001cb8:	370c      	adds	r7, #12
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	40021000 	.word	0x40021000
 8001cc4:	40022000 	.word	0x40022000

08001cc8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b085      	sub	sp, #20
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001cd0:	4b0a      	ldr	r3, [pc, #40]	; (8001cfc <RCC_Delay+0x34>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	4a0a      	ldr	r2, [pc, #40]	; (8001d00 <RCC_Delay+0x38>)
 8001cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001cda:	0a5b      	lsrs	r3, r3, #9
 8001cdc:	687a      	ldr	r2, [r7, #4]
 8001cde:	fb02 f303 	mul.w	r3, r2, r3
 8001ce2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001ce4:	bf00      	nop
  }
  while (Delay --);
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	1e5a      	subs	r2, r3, #1
 8001cea:	60fa      	str	r2, [r7, #12]
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d1f9      	bne.n	8001ce4 <RCC_Delay+0x1c>
}
 8001cf0:	bf00      	nop
 8001cf2:	3714      	adds	r7, #20
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	20000000 	.word	0x20000000
 8001d00:	10624dd3 	.word	0x10624dd3

08001d04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e01d      	b.n	8001d52 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d1c:	b2db      	uxtb	r3, r3
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d106      	bne.n	8001d30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2200      	movs	r2, #0
 8001d26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f000 f815 	bl	8001d5a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2202      	movs	r2, #2
 8001d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	3304      	adds	r3, #4
 8001d40:	4619      	mov	r1, r3
 8001d42:	4610      	mov	r0, r2
 8001d44:	f000 f962 	bl	800200c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2201      	movs	r2, #1
 8001d4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001d5a:	b480      	push	{r7}
 8001d5c:	b083      	sub	sp, #12
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d62:	bf00      	nop
 8001d64:	370c      	adds	r7, #12
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr

08001d6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	68da      	ldr	r2, [r3, #12]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f042 0201 	orr.w	r2, r2, #1
 8001d82:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	f003 0307 	and.w	r3, r3, #7
 8001d8e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	2b06      	cmp	r3, #6
 8001d94:	d007      	beq.n	8001da6 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f042 0201 	orr.w	r2, r2, #1
 8001da4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001da6:	2300      	movs	r3, #0
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bc80      	pop	{r7}
 8001db0:	4770      	bx	lr

08001db2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	b082      	sub	sp, #8
 8001db6:	af00      	add	r7, sp, #0
 8001db8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	691b      	ldr	r3, [r3, #16]
 8001dc0:	f003 0302 	and.w	r3, r3, #2
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d122      	bne.n	8001e0e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	f003 0302 	and.w	r3, r3, #2
 8001dd2:	2b02      	cmp	r3, #2
 8001dd4:	d11b      	bne.n	8001e0e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f06f 0202 	mvn.w	r2, #2
 8001dde:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2201      	movs	r2, #1
 8001de4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001df4:	6878      	ldr	r0, [r7, #4]
 8001df6:	f000 f8ed 	bl	8001fd4 <HAL_TIM_IC_CaptureCallback>
 8001dfa:	e005      	b.n	8001e08 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f8e0 	bl	8001fc2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f000 f8ef 	bl	8001fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	691b      	ldr	r3, [r3, #16]
 8001e14:	f003 0304 	and.w	r3, r3, #4
 8001e18:	2b04      	cmp	r3, #4
 8001e1a:	d122      	bne.n	8001e62 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	68db      	ldr	r3, [r3, #12]
 8001e22:	f003 0304 	and.w	r3, r3, #4
 8001e26:	2b04      	cmp	r3, #4
 8001e28:	d11b      	bne.n	8001e62 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f06f 0204 	mvn.w	r2, #4
 8001e32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2202      	movs	r2, #2
 8001e38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	699b      	ldr	r3, [r3, #24]
 8001e40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 f8c3 	bl	8001fd4 <HAL_TIM_IC_CaptureCallback>
 8001e4e:	e005      	b.n	8001e5c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e50:	6878      	ldr	r0, [r7, #4]
 8001e52:	f000 f8b6 	bl	8001fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	f000 f8c5 	bl	8001fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	f003 0308 	and.w	r3, r3, #8
 8001e6c:	2b08      	cmp	r3, #8
 8001e6e:	d122      	bne.n	8001eb6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	68db      	ldr	r3, [r3, #12]
 8001e76:	f003 0308 	and.w	r3, r3, #8
 8001e7a:	2b08      	cmp	r3, #8
 8001e7c:	d11b      	bne.n	8001eb6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f06f 0208 	mvn.w	r2, #8
 8001e86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2204      	movs	r2, #4
 8001e8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	f003 0303 	and.w	r3, r3, #3
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d003      	beq.n	8001ea4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e9c:	6878      	ldr	r0, [r7, #4]
 8001e9e:	f000 f899 	bl	8001fd4 <HAL_TIM_IC_CaptureCallback>
 8001ea2:	e005      	b.n	8001eb0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f000 f88c 	bl	8001fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eaa:	6878      	ldr	r0, [r7, #4]
 8001eac:	f000 f89b 	bl	8001fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	691b      	ldr	r3, [r3, #16]
 8001ebc:	f003 0310 	and.w	r3, r3, #16
 8001ec0:	2b10      	cmp	r3, #16
 8001ec2:	d122      	bne.n	8001f0a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	f003 0310 	and.w	r3, r3, #16
 8001ece:	2b10      	cmp	r3, #16
 8001ed0:	d11b      	bne.n	8001f0a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f06f 0210 	mvn.w	r2, #16
 8001eda:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2208      	movs	r2, #8
 8001ee0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	69db      	ldr	r3, [r3, #28]
 8001ee8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ef0:	6878      	ldr	r0, [r7, #4]
 8001ef2:	f000 f86f 	bl	8001fd4 <HAL_TIM_IC_CaptureCallback>
 8001ef6:	e005      	b.n	8001f04 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f862 	bl	8001fc2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f000 f871 	bl	8001fe6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2200      	movs	r2, #0
 8001f08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	691b      	ldr	r3, [r3, #16]
 8001f10:	f003 0301 	and.w	r3, r3, #1
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d10e      	bne.n	8001f36 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	f003 0301 	and.w	r3, r3, #1
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d107      	bne.n	8001f36 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f06f 0201 	mvn.w	r2, #1
 8001f2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7fe fcb9 	bl	80008a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f40:	2b80      	cmp	r3, #128	; 0x80
 8001f42:	d10e      	bne.n	8001f62 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	68db      	ldr	r3, [r3, #12]
 8001f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f4e:	2b80      	cmp	r3, #128	; 0x80
 8001f50:	d107      	bne.n	8001f62 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f5c:	6878      	ldr	r0, [r7, #4]
 8001f5e:	f000 f8c0 	bl	80020e2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f6c:	2b40      	cmp	r3, #64	; 0x40
 8001f6e:	d10e      	bne.n	8001f8e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	68db      	ldr	r3, [r3, #12]
 8001f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f7a:	2b40      	cmp	r3, #64	; 0x40
 8001f7c:	d107      	bne.n	8001f8e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	f000 f835 	bl	8001ff8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	691b      	ldr	r3, [r3, #16]
 8001f94:	f003 0320 	and.w	r3, r3, #32
 8001f98:	2b20      	cmp	r3, #32
 8001f9a:	d10e      	bne.n	8001fba <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f003 0320 	and.w	r3, r3, #32
 8001fa6:	2b20      	cmp	r3, #32
 8001fa8:	d107      	bne.n	8001fba <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f06f 0220 	mvn.w	r2, #32
 8001fb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f000 f88b 	bl	80020d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fba:	bf00      	nop
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fc2:	b480      	push	{r7}
 8001fc4:	b083      	sub	sp, #12
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fca:	bf00      	nop
 8001fcc:	370c      	adds	r7, #12
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr

08001fd4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bc80      	pop	{r7}
 8001fe4:	4770      	bx	lr

08001fe6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b083      	sub	sp, #12
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fee:	bf00      	nop
 8001ff0:	370c      	adds	r7, #12
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bc80      	pop	{r7}
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	bc80      	pop	{r7}
 8002008:	4770      	bx	lr
	...

0800200c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800200c:	b480      	push	{r7}
 800200e:	b085      	sub	sp, #20
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	4a29      	ldr	r2, [pc, #164]	; (80020c4 <TIM_Base_SetConfig+0xb8>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d00b      	beq.n	800203c <TIM_Base_SetConfig+0x30>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800202a:	d007      	beq.n	800203c <TIM_Base_SetConfig+0x30>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a26      	ldr	r2, [pc, #152]	; (80020c8 <TIM_Base_SetConfig+0xbc>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d003      	beq.n	800203c <TIM_Base_SetConfig+0x30>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a25      	ldr	r2, [pc, #148]	; (80020cc <TIM_Base_SetConfig+0xc0>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d108      	bne.n	800204e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002042:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	68fa      	ldr	r2, [r7, #12]
 800204a:	4313      	orrs	r3, r2
 800204c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	4a1c      	ldr	r2, [pc, #112]	; (80020c4 <TIM_Base_SetConfig+0xb8>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d00b      	beq.n	800206e <TIM_Base_SetConfig+0x62>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800205c:	d007      	beq.n	800206e <TIM_Base_SetConfig+0x62>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	4a19      	ldr	r2, [pc, #100]	; (80020c8 <TIM_Base_SetConfig+0xbc>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d003      	beq.n	800206e <TIM_Base_SetConfig+0x62>
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	4a18      	ldr	r2, [pc, #96]	; (80020cc <TIM_Base_SetConfig+0xc0>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d108      	bne.n	8002080 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002074:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	68db      	ldr	r3, [r3, #12]
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	4313      	orrs	r3, r2
 800207e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	4313      	orrs	r3, r2
 800208c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	68fa      	ldr	r2, [r7, #12]
 8002092:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	689a      	ldr	r2, [r3, #8]
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	4a07      	ldr	r2, [pc, #28]	; (80020c4 <TIM_Base_SetConfig+0xb8>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d103      	bne.n	80020b4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	691a      	ldr	r2, [r3, #16]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2201      	movs	r2, #1
 80020b8:	615a      	str	r2, [r3, #20]
}
 80020ba:	bf00      	nop
 80020bc:	3714      	adds	r7, #20
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	40012c00 	.word	0x40012c00
 80020c8:	40000400 	.word	0x40000400
 80020cc:	40000800 	.word	0x40000800

080020d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80020d8:	bf00      	nop
 80020da:	370c      	adds	r7, #12
 80020dc:	46bd      	mov	sp, r7
 80020de:	bc80      	pop	{r7}
 80020e0:	4770      	bx	lr

080020e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80020e2:	b480      	push	{r7}
 80020e4:	b083      	sub	sp, #12
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr

080020f4 <LL_DMA_ConfigTransfer>:
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	3b01      	subs	r3, #1
 8002104:	4a0c      	ldr	r2, [pc, #48]	; (8002138 <LL_DMA_ConfigTransfer+0x44>)
 8002106:	5cd3      	ldrb	r3, [r2, r3]
 8002108:	461a      	mov	r2, r3
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	4413      	add	r3, r2
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002114:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002118:	68ba      	ldr	r2, [r7, #8]
 800211a:	3a01      	subs	r2, #1
 800211c:	4906      	ldr	r1, [pc, #24]	; (8002138 <LL_DMA_ConfigTransfer+0x44>)
 800211e:	5c8a      	ldrb	r2, [r1, r2]
 8002120:	4611      	mov	r1, r2
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	440a      	add	r2, r1
 8002126:	4611      	mov	r1, r2
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	4313      	orrs	r3, r2
 800212c:	600b      	str	r3, [r1, #0]
}
 800212e:	bf00      	nop
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	bc80      	pop	{r7}
 8002136:	4770      	bx	lr
 8002138:	08003248 	.word	0x08003248

0800213c <LL_DMA_SetDataLength>:
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	3b01      	subs	r3, #1
 800214c:	4a0b      	ldr	r2, [pc, #44]	; (800217c <LL_DMA_SetDataLength+0x40>)
 800214e:	5cd3      	ldrb	r3, [r2, r3]
 8002150:	461a      	mov	r2, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	4413      	add	r3, r2
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	0c1b      	lsrs	r3, r3, #16
 800215a:	041b      	lsls	r3, r3, #16
 800215c:	68ba      	ldr	r2, [r7, #8]
 800215e:	3a01      	subs	r2, #1
 8002160:	4906      	ldr	r1, [pc, #24]	; (800217c <LL_DMA_SetDataLength+0x40>)
 8002162:	5c8a      	ldrb	r2, [r1, r2]
 8002164:	4611      	mov	r1, r2
 8002166:	68fa      	ldr	r2, [r7, #12]
 8002168:	440a      	add	r2, r1
 800216a:	4611      	mov	r1, r2
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	4313      	orrs	r3, r2
 8002170:	604b      	str	r3, [r1, #4]
}
 8002172:	bf00      	nop
 8002174:	3714      	adds	r7, #20
 8002176:	46bd      	mov	sp, r7
 8002178:	bc80      	pop	{r7}
 800217a:	4770      	bx	lr
 800217c:	08003248 	.word	0x08003248

08002180 <LL_DMA_SetMemoryAddress>:
{
 8002180:	b480      	push	{r7}
 8002182:	b085      	sub	sp, #20
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	3b01      	subs	r3, #1
 8002190:	4a06      	ldr	r2, [pc, #24]	; (80021ac <LL_DMA_SetMemoryAddress+0x2c>)
 8002192:	5cd3      	ldrb	r3, [r2, r3]
 8002194:	461a      	mov	r2, r3
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	4413      	add	r3, r2
 800219a:	461a      	mov	r2, r3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	60d3      	str	r3, [r2, #12]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
 80021aa:	bf00      	nop
 80021ac:	08003248 	.word	0x08003248

080021b0 <LL_DMA_SetPeriphAddress>:
{
 80021b0:	b480      	push	{r7}
 80021b2:	b085      	sub	sp, #20
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	60f8      	str	r0, [r7, #12]
 80021b8:	60b9      	str	r1, [r7, #8]
 80021ba:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	3b01      	subs	r3, #1
 80021c0:	4a06      	ldr	r2, [pc, #24]	; (80021dc <LL_DMA_SetPeriphAddress+0x2c>)
 80021c2:	5cd3      	ldrb	r3, [r2, r3]
 80021c4:	461a      	mov	r2, r3
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	4413      	add	r3, r2
 80021ca:	461a      	mov	r2, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6093      	str	r3, [r2, #8]
}
 80021d0:	bf00      	nop
 80021d2:	3714      	adds	r7, #20
 80021d4:	46bd      	mov	sp, r7
 80021d6:	bc80      	pop	{r7}
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	08003248 	.word	0x08003248

080021e0 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b084      	sub	sp, #16
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	60f8      	str	r0, [r7, #12]
 80021e8:	60b9      	str	r1, [r7, #8]
 80021ea:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction | \
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction | \
 80021f4:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 80021fa:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8002200:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 8002206:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 800220c:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction | \
 8002212:	4313      	orrs	r3, r2
 8002214:	461a      	mov	r2, r3
 8002216:	68b9      	ldr	r1, [r7, #8]
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	f7ff ff6b 	bl	80020f4 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	685b      	ldr	r3, [r3, #4]
 8002222:	461a      	mov	r2, r3
 8002224:	68b9      	ldr	r1, [r7, #8]
 8002226:	68f8      	ldr	r0, [r7, #12]
 8002228:	f7ff ffaa 	bl	8002180 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	461a      	mov	r2, r3
 8002232:	68b9      	ldr	r1, [r7, #8]
 8002234:	68f8      	ldr	r0, [r7, #12]
 8002236:	f7ff ffbb 	bl	80021b0 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	461a      	mov	r2, r3
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	68f8      	ldr	r0, [r7, #12]
 8002244:	f7ff ff7a 	bl	800213c <LL_DMA_SetDataLength>

  return SUCCESS;
 8002248:	2300      	movs	r3, #0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3710      	adds	r7, #16
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <LL_DMA_StructInit>:
  * @brief  Set each @ref LL_DMA_InitTypeDef field to default value.
  * @param  DMA_InitStruct Pointer to a @ref LL_DMA_InitTypeDef structure.
  * @retval None
  */
void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8002252:	b480      	push	{r7}
 8002254:	b083      	sub	sp, #12
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
  /* Set DMA_InitStruct fields to default values */
  DMA_InitStruct->PeriphOrM2MSrcAddress  = 0x00000000U;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	2200      	movs	r2, #0
 800225e:	601a      	str	r2, [r3, #0]
  DMA_InitStruct->MemoryOrM2MDstAddress  = 0x00000000U;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2200      	movs	r2, #0
 8002264:	605a      	str	r2, [r3, #4]
  DMA_InitStruct->Direction              = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	609a      	str	r2, [r3, #8]
  DMA_InitStruct->Mode                   = LL_DMA_MODE_NORMAL;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	60da      	str	r2, [r3, #12]
  DMA_InitStruct->PeriphOrM2MSrcIncMode  = LL_DMA_PERIPH_NOINCREMENT;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  DMA_InitStruct->MemoryOrM2MDstIncMode  = LL_DMA_MEMORY_NOINCREMENT;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	2200      	movs	r2, #0
 800227c:	615a      	str	r2, [r3, #20]
  DMA_InitStruct->PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2200      	movs	r2, #0
 8002282:	619a      	str	r2, [r3, #24]
  DMA_InitStruct->MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	61da      	str	r2, [r3, #28]
  DMA_InitStruct->NbData                 = 0x00000000U;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	2200      	movs	r2, #0
 800228e:	621a      	str	r2, [r3, #32]
  DMA_InitStruct->Priority               = LL_DMA_PRIORITY_LOW;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	bc80      	pop	{r7}
 800229e:	4770      	bx	lr

080022a0 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_OUTPUT
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 80022a0:	b490      	push	{r4, r7}
 80022a2:	b088      	sub	sp, #32
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	60f8      	str	r0, [r7, #12]
 80022a8:	60b9      	str	r1, [r7, #8]
 80022aa:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	461a      	mov	r2, r3
 80022b0:	68bb      	ldr	r3, [r7, #8]
 80022b2:	0e1b      	lsrs	r3, r3, #24
 80022b4:	4413      	add	r3, r2
 80022b6:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 80022b8:	6822      	ldr	r2, [r4, #0]
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	fa93 f3a3 	rbit	r3, r3
 80022c4:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	fab3 f383 	clz	r3, r3
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	210f      	movs	r1, #15
 80022d2:	fa01 f303 	lsl.w	r3, r1, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	401a      	ands	r2, r3
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	fa93 f3a3 	rbit	r3, r3
 80022e4:	61bb      	str	r3, [r7, #24]
  return result;
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	fab3 f383 	clz	r3, r3
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	6879      	ldr	r1, [r7, #4]
 80022f2:	fa01 f303 	lsl.w	r3, r1, r3
 80022f6:	4313      	orrs	r3, r2
 80022f8:	6023      	str	r3, [r4, #0]
}
 80022fa:	bf00      	nop
 80022fc:	3720      	adds	r7, #32
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc90      	pop	{r4, r7}
 8002302:	4770      	bx	lr

08002304 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8002304:	b490      	push	{r4, r7}
 8002306:	b088      	sub	sp, #32
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	461a      	mov	r2, r3
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	0e1b      	lsrs	r3, r3, #24
 8002318:	4413      	add	r3, r2
 800231a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 800231c:	6822      	ldr	r2, [r4, #0]
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	fa93 f3a3 	rbit	r3, r3
 8002328:	613b      	str	r3, [r7, #16]
  return result;
 800232a:	693b      	ldr	r3, [r7, #16]
 800232c:	fab3 f383 	clz	r3, r3
 8002330:	b2db      	uxtb	r3, r3
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	2103      	movs	r1, #3
 8002336:	fa01 f303 	lsl.w	r3, r1, r3
 800233a:	43db      	mvns	r3, r3
 800233c:	401a      	ands	r2, r3
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002342:	69fb      	ldr	r3, [r7, #28]
 8002344:	fa93 f3a3 	rbit	r3, r3
 8002348:	61bb      	str	r3, [r7, #24]
  return result;
 800234a:	69bb      	ldr	r3, [r7, #24]
 800234c:	fab3 f383 	clz	r3, r3
 8002350:	b2db      	uxtb	r3, r3
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	6879      	ldr	r1, [r7, #4]
 8002356:	fa01 f303 	lsl.w	r3, r1, r3
 800235a:	4313      	orrs	r3, r2
 800235c:	6023      	str	r3, [r4, #0]
             (Speed << (POSITION_VAL(Pin) * 4U)));
}
 800235e:	bf00      	nop
 8002360:	3720      	adds	r7, #32
 8002362:	46bd      	mov	sp, r7
 8002364:	bc90      	pop	{r4, r7}
 8002366:	4770      	bx	lr

08002368 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t OutputType)
{
 8002368:	b490      	push	{r4, r7}
 800236a:	b088      	sub	sp, #32
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	461a      	mov	r2, r3
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	0e1b      	lsrs	r3, r3, #24
 800237c:	4413      	add	r3, r2
 800237e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8002380:	6822      	ldr	r2, [r4, #0]
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	fa93 f3a3 	rbit	r3, r3
 800238c:	613b      	str	r3, [r7, #16]
  return result;
 800238e:	693b      	ldr	r3, [r7, #16]
 8002390:	fab3 f383 	clz	r3, r3
 8002394:	b2db      	uxtb	r3, r3
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	2104      	movs	r1, #4
 800239a:	fa01 f303 	lsl.w	r3, r1, r3
 800239e:	43db      	mvns	r3, r3
 80023a0:	401a      	ands	r2, r3
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a6:	69fb      	ldr	r3, [r7, #28]
 80023a8:	fa93 f3a3 	rbit	r3, r3
 80023ac:	61bb      	str	r3, [r7, #24]
  return result;
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	fab3 f383 	clz	r3, r3
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	6879      	ldr	r1, [r7, #4]
 80023ba:	fa01 f303 	lsl.w	r3, r1, r3
 80023be:	4313      	orrs	r3, r2
 80023c0:	6023      	str	r3, [r4, #0]
             (OutputType << (POSITION_VAL(Pin) * 4U)));
}
 80023c2:	bf00      	nop
 80023c4:	3720      	adds	r7, #32
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc90      	pop	{r4, r7}
 80023ca:	4770      	bx	lr

080023cc <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_DOWN
  *         @arg @ref LL_GPIO_PULL_UP
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b087      	sub	sp, #28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	60f8      	str	r0, [r7, #12]
 80023d4:	60b9      	str	r1, [r7, #8]
 80023d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	68da      	ldr	r2, [r3, #12]
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	0a1b      	lsrs	r3, r3, #8
 80023e0:	43db      	mvns	r3, r3
 80023e2:	401a      	ands	r2, r3
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	0a1b      	lsrs	r3, r3, #8
 80023e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023ea:	697b      	ldr	r3, [r7, #20]
 80023ec:	fa93 f3a3 	rbit	r3, r3
 80023f0:	613b      	str	r3, [r7, #16]
  return result;
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	fab3 f383 	clz	r3, r3
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	4619      	mov	r1, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	408b      	lsls	r3, r1
 8002400:	431a      	orrs	r2, r3
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	60da      	str	r2, [r3, #12]
}
 8002406:	bf00      	nop
 8002408:	371c      	adds	r7, #28
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr

08002410 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b088      	sub	sp, #32
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
 8002418:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	021b      	lsls	r3, r3, #8
 8002420:	0c1b      	lsrs	r3, r3, #16
 8002422:	617b      	str	r3, [r7, #20]
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	fa93 f3a3 	rbit	r3, r3
 800242e:	60fb      	str	r3, [r7, #12]
  return result;
 8002430:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8002432:	fab3 f383 	clz	r3, r3
 8002436:	b2db      	uxtb	r3, r3
 8002438:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 800243a:	e040      	b.n	80024be <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 800243c:	2201      	movs	r2, #1
 800243e:	69fb      	ldr	r3, [r7, #28]
 8002440:	409a      	lsls	r2, r3
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	4013      	ands	r3, r2
 8002446:	2b00      	cmp	r3, #0
 8002448:	d036      	beq.n	80024b8 <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	2b07      	cmp	r3, #7
 800244e:	d806      	bhi.n	800245e <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8002450:	f240 1201 	movw	r2, #257	; 0x101
 8002454:	69fb      	ldr	r3, [r7, #28]
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	61bb      	str	r3, [r7, #24]
 800245c:	e008      	b.n	8002470 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	3b08      	subs	r3, #8
 8002462:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800246e:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	461a      	mov	r2, r3
 8002476:	69b9      	ldr	r1, [r7, #24]
 8002478:	6878      	ldr	r0, [r7, #4]
 800247a:	f7ff ff11 	bl	80022a0 <LL_GPIO_SetPinMode>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	691b      	ldr	r3, [r3, #16]
 8002482:	461a      	mov	r2, r3
 8002484:	69b9      	ldr	r1, [r7, #24]
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f7ff ffa0 	bl	80023cc <LL_GPIO_SetPinPull>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d003      	beq.n	800249c <LL_GPIO_Init+0x8c>
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	2b09      	cmp	r3, #9
 800249a:	d10d      	bne.n	80024b8 <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	461a      	mov	r2, r3
 80024a2:	69b9      	ldr	r1, [r7, #24]
 80024a4:	6878      	ldr	r0, [r7, #4]
 80024a6:	f7ff ff2d 	bl	8002304 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	68db      	ldr	r3, [r3, #12]
 80024ae:	461a      	mov	r2, r3
 80024b0:	69b9      	ldr	r1, [r7, #24]
 80024b2:	6878      	ldr	r0, [r7, #4]
 80024b4:	f7ff ff58 	bl	8002368 <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	3301      	adds	r3, #1
 80024bc:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 80024be:	697a      	ldr	r2, [r7, #20]
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	fa22 f303 	lsr.w	r3, r2, r3
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d1b8      	bne.n	800243c <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3720      	adds	r7, #32
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}

080024d4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80024d8:	4b03      	ldr	r3, [pc, #12]	; (80024e8 <LL_RCC_GetSysClkSource+0x14>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	f003 030c 	and.w	r3, r3, #12
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bc80      	pop	{r7}
 80024e6:	4770      	bx	lr
 80024e8:	40021000 	.word	0x40021000

080024ec <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80024ec:	b480      	push	{r7}
 80024ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80024f0:	4b03      	ldr	r3, [pc, #12]	; (8002500 <LL_RCC_GetAHBPrescaler+0x14>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr
 8002500:	40021000 	.word	0x40021000

08002504 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002508:	4b03      	ldr	r3, [pc, #12]	; (8002518 <LL_RCC_GetAPB1Prescaler+0x14>)
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8002510:	4618      	mov	r0, r3
 8002512:	46bd      	mov	sp, r7
 8002514:	bc80      	pop	{r7}
 8002516:	4770      	bx	lr
 8002518:	40021000 	.word	0x40021000

0800251c <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002520:	4b03      	ldr	r3, [pc, #12]	; (8002530 <LL_RCC_GetAPB2Prescaler+0x14>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8002528:	4618      	mov	r0, r3
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	40021000 	.word	0x40021000

08002534 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8002538:	4b03      	ldr	r3, [pc, #12]	; (8002548 <LL_RCC_PLL_GetMainSource+0x14>)
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 8002540:	4618      	mov	r0, r3
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr
 8002548:	40021000 	.word	0x40021000

0800254c <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 800254c:	b480      	push	{r7}
 800254e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 8002550:	4b03      	ldr	r3, [pc, #12]	; (8002560 <LL_RCC_PLL_GetMultiplicator+0x14>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8002558:	4618      	mov	r0, r3
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40021000 	.word	0x40021000

08002564 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8002564:	b480      	push	{r7}
 8002566:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8002568:	4b04      	ldr	r3, [pc, #16]	; (800257c <LL_RCC_PLL_GetPrediv+0x18>)
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	0c5b      	lsrs	r3, r3, #17
 800256e:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 8002572:	4618      	mov	r0, r3
 8002574:	46bd      	mov	sp, r7
 8002576:	bc80      	pop	{r7}
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	40021000 	.word	0x40021000

08002580 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b082      	sub	sp, #8
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002588:	f000 f820 	bl	80025cc <RCC_GetSystemClockFreq>
 800258c:	4602      	mov	r2, r0
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4618      	mov	r0, r3
 8002598:	f000 f83a 	bl	8002610 <RCC_GetHCLKClockFreq>
 800259c:	4602      	mov	r2, r0
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	685b      	ldr	r3, [r3, #4]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f000 f848 	bl	800263c <RCC_GetPCLK1ClockFreq>
 80025ac:	4602      	mov	r2, r0
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f000 f854 	bl	8002664 <RCC_GetPCLK2ClockFreq>
 80025bc:	4602      	mov	r2, r0
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	60da      	str	r2, [r3, #12]
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80025d2:	2300      	movs	r3, #0
 80025d4:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80025d6:	f7ff ff7d 	bl	80024d4 <LL_RCC_GetSysClkSource>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b04      	cmp	r3, #4
 80025de:	d006      	beq.n	80025ee <RCC_GetSystemClockFreq+0x22>
 80025e0:	2b08      	cmp	r3, #8
 80025e2:	d007      	beq.n	80025f4 <RCC_GetSystemClockFreq+0x28>
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d109      	bne.n	80025fc <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80025e8:	4b08      	ldr	r3, [pc, #32]	; (800260c <RCC_GetSystemClockFreq+0x40>)
 80025ea:	607b      	str	r3, [r7, #4]
      break;
 80025ec:	e009      	b.n	8002602 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80025ee:	4b07      	ldr	r3, [pc, #28]	; (800260c <RCC_GetSystemClockFreq+0x40>)
 80025f0:	607b      	str	r3, [r7, #4]
      break;
 80025f2:	e006      	b.n	8002602 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80025f4:	f000 f84a 	bl	800268c <RCC_PLL_GetFreqDomain_SYS>
 80025f8:	6078      	str	r0, [r7, #4]
      break;
 80025fa:	e002      	b.n	8002602 <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80025fc:	4b03      	ldr	r3, [pc, #12]	; (800260c <RCC_GetSystemClockFreq+0x40>)
 80025fe:	607b      	str	r3, [r7, #4]
      break;
 8002600:	bf00      	nop
  }

  return frequency;
 8002602:	687b      	ldr	r3, [r7, #4]
}
 8002604:	4618      	mov	r0, r3
 8002606:	3708      	adds	r7, #8
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}
 800260c:	007a1200 	.word	0x007a1200

08002610 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002618:	f7ff ff68 	bl	80024ec <LL_RCC_GetAHBPrescaler>
 800261c:	4603      	mov	r3, r0
 800261e:	091b      	lsrs	r3, r3, #4
 8002620:	f003 030f 	and.w	r3, r3, #15
 8002624:	4a04      	ldr	r2, [pc, #16]	; (8002638 <RCC_GetHCLKClockFreq+0x28>)
 8002626:	5cd3      	ldrb	r3, [r2, r3]
 8002628:	461a      	mov	r2, r3
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	40d3      	lsrs	r3, r2
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	08003230 	.word	0x08003230

0800263c <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002644:	f7ff ff5e 	bl	8002504 <LL_RCC_GetAPB1Prescaler>
 8002648:	4603      	mov	r3, r0
 800264a:	0a1b      	lsrs	r3, r3, #8
 800264c:	4a04      	ldr	r2, [pc, #16]	; (8002660 <RCC_GetPCLK1ClockFreq+0x24>)
 800264e:	5cd3      	ldrb	r3, [r2, r3]
 8002650:	461a      	mov	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	40d3      	lsrs	r3, r2
}
 8002656:	4618      	mov	r0, r3
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	08003240 	.word	0x08003240

08002664 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800266c:	f7ff ff56 	bl	800251c <LL_RCC_GetAPB2Prescaler>
 8002670:	4603      	mov	r3, r0
 8002672:	0adb      	lsrs	r3, r3, #11
 8002674:	4a04      	ldr	r2, [pc, #16]	; (8002688 <RCC_GetPCLK2ClockFreq+0x24>)
 8002676:	5cd3      	ldrb	r3, [r2, r3]
 8002678:	461a      	mov	r2, r3
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	40d3      	lsrs	r3, r2
}
 800267e:	4618      	mov	r0, r3
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	08003240 	.word	0x08003240

0800268c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	607b      	str	r3, [r7, #4]
 8002696:	2300      	movs	r3, #0
 8002698:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 800269a:	f7ff ff4b 	bl	8002534 <LL_RCC_PLL_GetMainSource>
 800269e:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <RCC_PLL_GetFreqDomain_SYS+0x22>
 80026a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80026aa:	d003      	beq.n	80026b4 <RCC_PLL_GetFreqDomain_SYS+0x28>
 80026ac:	e00b      	b.n	80026c6 <RCC_PLL_GetFreqDomain_SYS+0x3a>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 80026ae:	4b0d      	ldr	r3, [pc, #52]	; (80026e4 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 80026b0:	607b      	str	r3, [r7, #4]
      break;
 80026b2:	e00b      	b.n	80026cc <RCC_PLL_GetFreqDomain_SYS+0x40>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 80026b4:	f7ff ff56 	bl	8002564 <LL_RCC_PLL_GetPrediv>
 80026b8:	4603      	mov	r3, r0
 80026ba:	3301      	adds	r3, #1
 80026bc:	4a0a      	ldr	r2, [pc, #40]	; (80026e8 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 80026be:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c2:	607b      	str	r3, [r7, #4]
      break;
 80026c4:	e002      	b.n	80026cc <RCC_PLL_GetFreqDomain_SYS+0x40>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 80026c6:	4b07      	ldr	r3, [pc, #28]	; (80026e4 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 80026c8:	607b      	str	r3, [r7, #4]
      break;
 80026ca:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 80026cc:	f7ff ff3e 	bl	800254c <LL_RCC_PLL_GetMultiplicator>
 80026d0:	4603      	mov	r3, r0
 80026d2:	0c9b      	lsrs	r3, r3, #18
 80026d4:	3302      	adds	r3, #2
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	fb02 f303 	mul.w	r3, r2, r3
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3708      	adds	r7, #8
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	003d0900 	.word	0x003d0900
 80026e8:	007a1200 	.word	0x007a1200

080026ec <LL_USART_IsEnabled>:
{
 80026ec:	b480      	push	{r7}
 80026ee:	b083      	sub	sp, #12
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002700:	bf0c      	ite	eq
 8002702:	2301      	moveq	r3, #1
 8002704:	2300      	movne	r3, #0
 8002706:	b2db      	uxtb	r3, r3
}
 8002708:	4618      	mov	r0, r3
 800270a:	370c      	adds	r7, #12
 800270c:	46bd      	mov	sp, r7
 800270e:	bc80      	pop	{r7}
 8002710:	4770      	bx	lr

08002712 <LL_USART_SetStopBitsLength>:
{
 8002712:	b480      	push	{r7}
 8002714:	b083      	sub	sp, #12
 8002716:	af00      	add	r7, sp, #0
 8002718:	6078      	str	r0, [r7, #4]
 800271a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	691b      	ldr	r3, [r3, #16]
 8002720:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	611a      	str	r2, [r3, #16]
}
 800272c:	bf00      	nop
 800272e:	370c      	adds	r7, #12
 8002730:	46bd      	mov	sp, r7
 8002732:	bc80      	pop	{r7}
 8002734:	4770      	bx	lr

08002736 <LL_USART_SetHWFlowCtrl>:
{
 8002736:	b480      	push	{r7}
 8002738:	b083      	sub	sp, #12
 800273a:	af00      	add	r7, sp, #0
 800273c:	6078      	str	r0, [r7, #4]
 800273e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	695b      	ldr	r3, [r3, #20]
 8002744:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	615a      	str	r2, [r3, #20]
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
	...

0800275c <LL_USART_SetBaudRate>:
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002768:	68ba      	ldr	r2, [r7, #8]
 800276a:	4613      	mov	r3, r2
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	4413      	add	r3, r2
 8002770:	009a      	lsls	r2, r3, #2
 8002772:	441a      	add	r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	fbb2 f3f3 	udiv	r3, r2, r3
 800277c:	4a25      	ldr	r2, [pc, #148]	; (8002814 <LL_USART_SetBaudRate+0xb8>)
 800277e:	fba2 2303 	umull	r2, r3, r2, r3
 8002782:	095b      	lsrs	r3, r3, #5
 8002784:	b29b      	uxth	r3, r3
 8002786:	011b      	lsls	r3, r3, #4
 8002788:	b299      	uxth	r1, r3
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	4613      	mov	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	4413      	add	r3, r2
 8002792:	009a      	lsls	r2, r3, #2
 8002794:	441a      	add	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	009b      	lsls	r3, r3, #2
 800279a:	fbb2 f2f3 	udiv	r2, r2, r3
 800279e:	4b1d      	ldr	r3, [pc, #116]	; (8002814 <LL_USART_SetBaudRate+0xb8>)
 80027a0:	fba3 0302 	umull	r0, r3, r3, r2
 80027a4:	095b      	lsrs	r3, r3, #5
 80027a6:	2064      	movs	r0, #100	; 0x64
 80027a8:	fb00 f303 	mul.w	r3, r0, r3
 80027ac:	1ad3      	subs	r3, r2, r3
 80027ae:	011b      	lsls	r3, r3, #4
 80027b0:	3332      	adds	r3, #50	; 0x32
 80027b2:	4a18      	ldr	r2, [pc, #96]	; (8002814 <LL_USART_SetBaudRate+0xb8>)
 80027b4:	fba2 2303 	umull	r2, r3, r2, r3
 80027b8:	095b      	lsrs	r3, r3, #5
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	440b      	add	r3, r1
 80027c4:	b299      	uxth	r1, r3
 80027c6:	68ba      	ldr	r2, [r7, #8]
 80027c8:	4613      	mov	r3, r2
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	4413      	add	r3, r2
 80027ce:	009a      	lsls	r2, r3, #2
 80027d0:	441a      	add	r2, r3
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	fbb2 f2f3 	udiv	r2, r2, r3
 80027da:	4b0e      	ldr	r3, [pc, #56]	; (8002814 <LL_USART_SetBaudRate+0xb8>)
 80027dc:	fba3 0302 	umull	r0, r3, r3, r2
 80027e0:	095b      	lsrs	r3, r3, #5
 80027e2:	2064      	movs	r0, #100	; 0x64
 80027e4:	fb00 f303 	mul.w	r3, r0, r3
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	011b      	lsls	r3, r3, #4
 80027ec:	3332      	adds	r3, #50	; 0x32
 80027ee:	4a09      	ldr	r2, [pc, #36]	; (8002814 <LL_USART_SetBaudRate+0xb8>)
 80027f0:	fba2 2303 	umull	r2, r3, r2, r3
 80027f4:	095b      	lsrs	r3, r3, #5
 80027f6:	b29b      	uxth	r3, r3
 80027f8:	f003 030f 	and.w	r3, r3, #15
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	440b      	add	r3, r1
 8002800:	b29b      	uxth	r3, r3
 8002802:	461a      	mov	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	609a      	str	r2, [r3, #8]
}
 8002808:	bf00      	nop
 800280a:	3714      	adds	r7, #20
 800280c:	46bd      	mov	sp, r7
 800280e:	bc80      	pop	{r7}
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	51eb851f 	.word	0x51eb851f

08002818 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b088      	sub	sp, #32
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
 8002820:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002822:	2301      	movs	r3, #1
 8002824:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002826:	2300      	movs	r3, #0
 8002828:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	f7ff ff5e 	bl	80026ec <LL_USART_IsEnabled>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d145      	bne.n	80028c2 <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800283e:	f023 030c 	bic.w	r3, r3, #12
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	6851      	ldr	r1, [r2, #4]
 8002846:	683a      	ldr	r2, [r7, #0]
 8002848:	68d2      	ldr	r2, [r2, #12]
 800284a:	4311      	orrs	r1, r2
 800284c:	683a      	ldr	r2, [r7, #0]
 800284e:	6912      	ldr	r2, [r2, #16]
 8002850:	430a      	orrs	r2, r1
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	689b      	ldr	r3, [r3, #8]
 800285c:	4619      	mov	r1, r3
 800285e:	6878      	ldr	r0, [r7, #4]
 8002860:	f7ff ff57 	bl	8002712 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	695b      	ldr	r3, [r3, #20]
 8002868:	4619      	mov	r1, r3
 800286a:	6878      	ldr	r0, [r7, #4]
 800286c:	f7ff ff63 	bl	8002736 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002870:	f107 0308 	add.w	r3, r7, #8
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff fe83 	bl	8002580 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a13      	ldr	r2, [pc, #76]	; (80028cc <LL_USART_Init+0xb4>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d102      	bne.n	8002888 <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	e00c      	b.n	80028a2 <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a11      	ldr	r2, [pc, #68]	; (80028d0 <LL_USART_Init+0xb8>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d102      	bne.n	8002896 <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	61bb      	str	r3, [r7, #24]
 8002894:	e005      	b.n	80028a2 <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a0e      	ldr	r2, [pc, #56]	; (80028d4 <LL_USART_Init+0xbc>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d101      	bne.n	80028a2 <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800289e:	693b      	ldr	r3, [r7, #16]
 80028a0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80028a2:	69bb      	ldr	r3, [r7, #24]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00c      	beq.n	80028c2 <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d008      	beq.n	80028c2 <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 80028b0:	2300      	movs	r3, #0
 80028b2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	461a      	mov	r2, r3
 80028ba:	69b9      	ldr	r1, [r7, #24]
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f7ff ff4d 	bl	800275c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80028c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80028c4:	4618      	mov	r0, r3
 80028c6:	3720      	adds	r7, #32
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40013800 	.word	0x40013800
 80028d0:	40004400 	.word	0x40004400
 80028d4:	40004800 	.word	0x40004800

080028d8 <__errno>:
 80028d8:	4b01      	ldr	r3, [pc, #4]	; (80028e0 <__errno+0x8>)
 80028da:	6818      	ldr	r0, [r3, #0]
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	2000000c 	.word	0x2000000c

080028e4 <__libc_init_array>:
 80028e4:	b570      	push	{r4, r5, r6, lr}
 80028e6:	2500      	movs	r5, #0
 80028e8:	4e0c      	ldr	r6, [pc, #48]	; (800291c <__libc_init_array+0x38>)
 80028ea:	4c0d      	ldr	r4, [pc, #52]	; (8002920 <__libc_init_array+0x3c>)
 80028ec:	1ba4      	subs	r4, r4, r6
 80028ee:	10a4      	asrs	r4, r4, #2
 80028f0:	42a5      	cmp	r5, r4
 80028f2:	d109      	bne.n	8002908 <__libc_init_array+0x24>
 80028f4:	f000 fc3c 	bl	8003170 <_init>
 80028f8:	2500      	movs	r5, #0
 80028fa:	4e0a      	ldr	r6, [pc, #40]	; (8002924 <__libc_init_array+0x40>)
 80028fc:	4c0a      	ldr	r4, [pc, #40]	; (8002928 <__libc_init_array+0x44>)
 80028fe:	1ba4      	subs	r4, r4, r6
 8002900:	10a4      	asrs	r4, r4, #2
 8002902:	42a5      	cmp	r5, r4
 8002904:	d105      	bne.n	8002912 <__libc_init_array+0x2e>
 8002906:	bd70      	pop	{r4, r5, r6, pc}
 8002908:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800290c:	4798      	blx	r3
 800290e:	3501      	adds	r5, #1
 8002910:	e7ee      	b.n	80028f0 <__libc_init_array+0xc>
 8002912:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002916:	4798      	blx	r3
 8002918:	3501      	adds	r5, #1
 800291a:	e7f2      	b.n	8002902 <__libc_init_array+0x1e>
 800291c:	08003284 	.word	0x08003284
 8002920:	08003284 	.word	0x08003284
 8002924:	08003284 	.word	0x08003284
 8002928:	08003288 	.word	0x08003288

0800292c <memset>:
 800292c:	4603      	mov	r3, r0
 800292e:	4402      	add	r2, r0
 8002930:	4293      	cmp	r3, r2
 8002932:	d100      	bne.n	8002936 <memset+0xa>
 8002934:	4770      	bx	lr
 8002936:	f803 1b01 	strb.w	r1, [r3], #1
 800293a:	e7f9      	b.n	8002930 <memset+0x4>

0800293c <siprintf>:
 800293c:	b40e      	push	{r1, r2, r3}
 800293e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002942:	b500      	push	{lr}
 8002944:	b09c      	sub	sp, #112	; 0x70
 8002946:	ab1d      	add	r3, sp, #116	; 0x74
 8002948:	9002      	str	r0, [sp, #8]
 800294a:	9006      	str	r0, [sp, #24]
 800294c:	9107      	str	r1, [sp, #28]
 800294e:	9104      	str	r1, [sp, #16]
 8002950:	4808      	ldr	r0, [pc, #32]	; (8002974 <siprintf+0x38>)
 8002952:	4909      	ldr	r1, [pc, #36]	; (8002978 <siprintf+0x3c>)
 8002954:	f853 2b04 	ldr.w	r2, [r3], #4
 8002958:	9105      	str	r1, [sp, #20]
 800295a:	6800      	ldr	r0, [r0, #0]
 800295c:	a902      	add	r1, sp, #8
 800295e:	9301      	str	r3, [sp, #4]
 8002960:	f000 f86e 	bl	8002a40 <_svfiprintf_r>
 8002964:	2200      	movs	r2, #0
 8002966:	9b02      	ldr	r3, [sp, #8]
 8002968:	701a      	strb	r2, [r3, #0]
 800296a:	b01c      	add	sp, #112	; 0x70
 800296c:	f85d eb04 	ldr.w	lr, [sp], #4
 8002970:	b003      	add	sp, #12
 8002972:	4770      	bx	lr
 8002974:	2000000c 	.word	0x2000000c
 8002978:	ffff0208 	.word	0xffff0208

0800297c <strcpy>:
 800297c:	4603      	mov	r3, r0
 800297e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002982:	f803 2b01 	strb.w	r2, [r3], #1
 8002986:	2a00      	cmp	r2, #0
 8002988:	d1f9      	bne.n	800297e <strcpy+0x2>
 800298a:	4770      	bx	lr

0800298c <__ssputs_r>:
 800298c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002990:	688e      	ldr	r6, [r1, #8]
 8002992:	4682      	mov	sl, r0
 8002994:	429e      	cmp	r6, r3
 8002996:	460c      	mov	r4, r1
 8002998:	4690      	mov	r8, r2
 800299a:	4699      	mov	r9, r3
 800299c:	d837      	bhi.n	8002a0e <__ssputs_r+0x82>
 800299e:	898a      	ldrh	r2, [r1, #12]
 80029a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80029a4:	d031      	beq.n	8002a0a <__ssputs_r+0x7e>
 80029a6:	2302      	movs	r3, #2
 80029a8:	6825      	ldr	r5, [r4, #0]
 80029aa:	6909      	ldr	r1, [r1, #16]
 80029ac:	1a6f      	subs	r7, r5, r1
 80029ae:	6965      	ldr	r5, [r4, #20]
 80029b0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80029b4:	fb95 f5f3 	sdiv	r5, r5, r3
 80029b8:	f109 0301 	add.w	r3, r9, #1
 80029bc:	443b      	add	r3, r7
 80029be:	429d      	cmp	r5, r3
 80029c0:	bf38      	it	cc
 80029c2:	461d      	movcc	r5, r3
 80029c4:	0553      	lsls	r3, r2, #21
 80029c6:	d530      	bpl.n	8002a2a <__ssputs_r+0x9e>
 80029c8:	4629      	mov	r1, r5
 80029ca:	f000 fb37 	bl	800303c <_malloc_r>
 80029ce:	4606      	mov	r6, r0
 80029d0:	b950      	cbnz	r0, 80029e8 <__ssputs_r+0x5c>
 80029d2:	230c      	movs	r3, #12
 80029d4:	f04f 30ff 	mov.w	r0, #4294967295
 80029d8:	f8ca 3000 	str.w	r3, [sl]
 80029dc:	89a3      	ldrh	r3, [r4, #12]
 80029de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80029e2:	81a3      	strh	r3, [r4, #12]
 80029e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029e8:	463a      	mov	r2, r7
 80029ea:	6921      	ldr	r1, [r4, #16]
 80029ec:	f000 fab6 	bl	8002f5c <memcpy>
 80029f0:	89a3      	ldrh	r3, [r4, #12]
 80029f2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80029f6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029fa:	81a3      	strh	r3, [r4, #12]
 80029fc:	6126      	str	r6, [r4, #16]
 80029fe:	443e      	add	r6, r7
 8002a00:	6026      	str	r6, [r4, #0]
 8002a02:	464e      	mov	r6, r9
 8002a04:	6165      	str	r5, [r4, #20]
 8002a06:	1bed      	subs	r5, r5, r7
 8002a08:	60a5      	str	r5, [r4, #8]
 8002a0a:	454e      	cmp	r6, r9
 8002a0c:	d900      	bls.n	8002a10 <__ssputs_r+0x84>
 8002a0e:	464e      	mov	r6, r9
 8002a10:	4632      	mov	r2, r6
 8002a12:	4641      	mov	r1, r8
 8002a14:	6820      	ldr	r0, [r4, #0]
 8002a16:	f000 faac 	bl	8002f72 <memmove>
 8002a1a:	68a3      	ldr	r3, [r4, #8]
 8002a1c:	2000      	movs	r0, #0
 8002a1e:	1b9b      	subs	r3, r3, r6
 8002a20:	60a3      	str	r3, [r4, #8]
 8002a22:	6823      	ldr	r3, [r4, #0]
 8002a24:	441e      	add	r6, r3
 8002a26:	6026      	str	r6, [r4, #0]
 8002a28:	e7dc      	b.n	80029e4 <__ssputs_r+0x58>
 8002a2a:	462a      	mov	r2, r5
 8002a2c:	f000 fb60 	bl	80030f0 <_realloc_r>
 8002a30:	4606      	mov	r6, r0
 8002a32:	2800      	cmp	r0, #0
 8002a34:	d1e2      	bne.n	80029fc <__ssputs_r+0x70>
 8002a36:	6921      	ldr	r1, [r4, #16]
 8002a38:	4650      	mov	r0, sl
 8002a3a:	f000 fab3 	bl	8002fa4 <_free_r>
 8002a3e:	e7c8      	b.n	80029d2 <__ssputs_r+0x46>

08002a40 <_svfiprintf_r>:
 8002a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a44:	461d      	mov	r5, r3
 8002a46:	898b      	ldrh	r3, [r1, #12]
 8002a48:	b09d      	sub	sp, #116	; 0x74
 8002a4a:	061f      	lsls	r7, r3, #24
 8002a4c:	4680      	mov	r8, r0
 8002a4e:	460c      	mov	r4, r1
 8002a50:	4616      	mov	r6, r2
 8002a52:	d50f      	bpl.n	8002a74 <_svfiprintf_r+0x34>
 8002a54:	690b      	ldr	r3, [r1, #16]
 8002a56:	b96b      	cbnz	r3, 8002a74 <_svfiprintf_r+0x34>
 8002a58:	2140      	movs	r1, #64	; 0x40
 8002a5a:	f000 faef 	bl	800303c <_malloc_r>
 8002a5e:	6020      	str	r0, [r4, #0]
 8002a60:	6120      	str	r0, [r4, #16]
 8002a62:	b928      	cbnz	r0, 8002a70 <_svfiprintf_r+0x30>
 8002a64:	230c      	movs	r3, #12
 8002a66:	f8c8 3000 	str.w	r3, [r8]
 8002a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8002a6e:	e0c8      	b.n	8002c02 <_svfiprintf_r+0x1c2>
 8002a70:	2340      	movs	r3, #64	; 0x40
 8002a72:	6163      	str	r3, [r4, #20]
 8002a74:	2300      	movs	r3, #0
 8002a76:	9309      	str	r3, [sp, #36]	; 0x24
 8002a78:	2320      	movs	r3, #32
 8002a7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a7e:	2330      	movs	r3, #48	; 0x30
 8002a80:	f04f 0b01 	mov.w	fp, #1
 8002a84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a88:	9503      	str	r5, [sp, #12]
 8002a8a:	4637      	mov	r7, r6
 8002a8c:	463d      	mov	r5, r7
 8002a8e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002a92:	b10b      	cbz	r3, 8002a98 <_svfiprintf_r+0x58>
 8002a94:	2b25      	cmp	r3, #37	; 0x25
 8002a96:	d13e      	bne.n	8002b16 <_svfiprintf_r+0xd6>
 8002a98:	ebb7 0a06 	subs.w	sl, r7, r6
 8002a9c:	d00b      	beq.n	8002ab6 <_svfiprintf_r+0x76>
 8002a9e:	4653      	mov	r3, sl
 8002aa0:	4632      	mov	r2, r6
 8002aa2:	4621      	mov	r1, r4
 8002aa4:	4640      	mov	r0, r8
 8002aa6:	f7ff ff71 	bl	800298c <__ssputs_r>
 8002aaa:	3001      	adds	r0, #1
 8002aac:	f000 80a4 	beq.w	8002bf8 <_svfiprintf_r+0x1b8>
 8002ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ab2:	4453      	add	r3, sl
 8002ab4:	9309      	str	r3, [sp, #36]	; 0x24
 8002ab6:	783b      	ldrb	r3, [r7, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 809d 	beq.w	8002bf8 <_svfiprintf_r+0x1b8>
 8002abe:	2300      	movs	r3, #0
 8002ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ac4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ac8:	9304      	str	r3, [sp, #16]
 8002aca:	9307      	str	r3, [sp, #28]
 8002acc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ad0:	931a      	str	r3, [sp, #104]	; 0x68
 8002ad2:	462f      	mov	r7, r5
 8002ad4:	2205      	movs	r2, #5
 8002ad6:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002ada:	4850      	ldr	r0, [pc, #320]	; (8002c1c <_svfiprintf_r+0x1dc>)
 8002adc:	f000 fa30 	bl	8002f40 <memchr>
 8002ae0:	9b04      	ldr	r3, [sp, #16]
 8002ae2:	b9d0      	cbnz	r0, 8002b1a <_svfiprintf_r+0xda>
 8002ae4:	06d9      	lsls	r1, r3, #27
 8002ae6:	bf44      	itt	mi
 8002ae8:	2220      	movmi	r2, #32
 8002aea:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002aee:	071a      	lsls	r2, r3, #28
 8002af0:	bf44      	itt	mi
 8002af2:	222b      	movmi	r2, #43	; 0x2b
 8002af4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002af8:	782a      	ldrb	r2, [r5, #0]
 8002afa:	2a2a      	cmp	r2, #42	; 0x2a
 8002afc:	d015      	beq.n	8002b2a <_svfiprintf_r+0xea>
 8002afe:	462f      	mov	r7, r5
 8002b00:	2000      	movs	r0, #0
 8002b02:	250a      	movs	r5, #10
 8002b04:	9a07      	ldr	r2, [sp, #28]
 8002b06:	4639      	mov	r1, r7
 8002b08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b0c:	3b30      	subs	r3, #48	; 0x30
 8002b0e:	2b09      	cmp	r3, #9
 8002b10:	d94d      	bls.n	8002bae <_svfiprintf_r+0x16e>
 8002b12:	b1b8      	cbz	r0, 8002b44 <_svfiprintf_r+0x104>
 8002b14:	e00f      	b.n	8002b36 <_svfiprintf_r+0xf6>
 8002b16:	462f      	mov	r7, r5
 8002b18:	e7b8      	b.n	8002a8c <_svfiprintf_r+0x4c>
 8002b1a:	4a40      	ldr	r2, [pc, #256]	; (8002c1c <_svfiprintf_r+0x1dc>)
 8002b1c:	463d      	mov	r5, r7
 8002b1e:	1a80      	subs	r0, r0, r2
 8002b20:	fa0b f000 	lsl.w	r0, fp, r0
 8002b24:	4318      	orrs	r0, r3
 8002b26:	9004      	str	r0, [sp, #16]
 8002b28:	e7d3      	b.n	8002ad2 <_svfiprintf_r+0x92>
 8002b2a:	9a03      	ldr	r2, [sp, #12]
 8002b2c:	1d11      	adds	r1, r2, #4
 8002b2e:	6812      	ldr	r2, [r2, #0]
 8002b30:	9103      	str	r1, [sp, #12]
 8002b32:	2a00      	cmp	r2, #0
 8002b34:	db01      	blt.n	8002b3a <_svfiprintf_r+0xfa>
 8002b36:	9207      	str	r2, [sp, #28]
 8002b38:	e004      	b.n	8002b44 <_svfiprintf_r+0x104>
 8002b3a:	4252      	negs	r2, r2
 8002b3c:	f043 0302 	orr.w	r3, r3, #2
 8002b40:	9207      	str	r2, [sp, #28]
 8002b42:	9304      	str	r3, [sp, #16]
 8002b44:	783b      	ldrb	r3, [r7, #0]
 8002b46:	2b2e      	cmp	r3, #46	; 0x2e
 8002b48:	d10c      	bne.n	8002b64 <_svfiprintf_r+0x124>
 8002b4a:	787b      	ldrb	r3, [r7, #1]
 8002b4c:	2b2a      	cmp	r3, #42	; 0x2a
 8002b4e:	d133      	bne.n	8002bb8 <_svfiprintf_r+0x178>
 8002b50:	9b03      	ldr	r3, [sp, #12]
 8002b52:	3702      	adds	r7, #2
 8002b54:	1d1a      	adds	r2, r3, #4
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	9203      	str	r2, [sp, #12]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	bfb8      	it	lt
 8002b5e:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b62:	9305      	str	r3, [sp, #20]
 8002b64:	4d2e      	ldr	r5, [pc, #184]	; (8002c20 <_svfiprintf_r+0x1e0>)
 8002b66:	2203      	movs	r2, #3
 8002b68:	7839      	ldrb	r1, [r7, #0]
 8002b6a:	4628      	mov	r0, r5
 8002b6c:	f000 f9e8 	bl	8002f40 <memchr>
 8002b70:	b138      	cbz	r0, 8002b82 <_svfiprintf_r+0x142>
 8002b72:	2340      	movs	r3, #64	; 0x40
 8002b74:	1b40      	subs	r0, r0, r5
 8002b76:	fa03 f000 	lsl.w	r0, r3, r0
 8002b7a:	9b04      	ldr	r3, [sp, #16]
 8002b7c:	3701      	adds	r7, #1
 8002b7e:	4303      	orrs	r3, r0
 8002b80:	9304      	str	r3, [sp, #16]
 8002b82:	7839      	ldrb	r1, [r7, #0]
 8002b84:	2206      	movs	r2, #6
 8002b86:	4827      	ldr	r0, [pc, #156]	; (8002c24 <_svfiprintf_r+0x1e4>)
 8002b88:	1c7e      	adds	r6, r7, #1
 8002b8a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002b8e:	f000 f9d7 	bl	8002f40 <memchr>
 8002b92:	2800      	cmp	r0, #0
 8002b94:	d038      	beq.n	8002c08 <_svfiprintf_r+0x1c8>
 8002b96:	4b24      	ldr	r3, [pc, #144]	; (8002c28 <_svfiprintf_r+0x1e8>)
 8002b98:	bb13      	cbnz	r3, 8002be0 <_svfiprintf_r+0x1a0>
 8002b9a:	9b03      	ldr	r3, [sp, #12]
 8002b9c:	3307      	adds	r3, #7
 8002b9e:	f023 0307 	bic.w	r3, r3, #7
 8002ba2:	3308      	adds	r3, #8
 8002ba4:	9303      	str	r3, [sp, #12]
 8002ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ba8:	444b      	add	r3, r9
 8002baa:	9309      	str	r3, [sp, #36]	; 0x24
 8002bac:	e76d      	b.n	8002a8a <_svfiprintf_r+0x4a>
 8002bae:	fb05 3202 	mla	r2, r5, r2, r3
 8002bb2:	2001      	movs	r0, #1
 8002bb4:	460f      	mov	r7, r1
 8002bb6:	e7a6      	b.n	8002b06 <_svfiprintf_r+0xc6>
 8002bb8:	2300      	movs	r3, #0
 8002bba:	250a      	movs	r5, #10
 8002bbc:	4619      	mov	r1, r3
 8002bbe:	3701      	adds	r7, #1
 8002bc0:	9305      	str	r3, [sp, #20]
 8002bc2:	4638      	mov	r0, r7
 8002bc4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002bc8:	3a30      	subs	r2, #48	; 0x30
 8002bca:	2a09      	cmp	r2, #9
 8002bcc:	d903      	bls.n	8002bd6 <_svfiprintf_r+0x196>
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d0c8      	beq.n	8002b64 <_svfiprintf_r+0x124>
 8002bd2:	9105      	str	r1, [sp, #20]
 8002bd4:	e7c6      	b.n	8002b64 <_svfiprintf_r+0x124>
 8002bd6:	fb05 2101 	mla	r1, r5, r1, r2
 8002bda:	2301      	movs	r3, #1
 8002bdc:	4607      	mov	r7, r0
 8002bde:	e7f0      	b.n	8002bc2 <_svfiprintf_r+0x182>
 8002be0:	ab03      	add	r3, sp, #12
 8002be2:	9300      	str	r3, [sp, #0]
 8002be4:	4622      	mov	r2, r4
 8002be6:	4b11      	ldr	r3, [pc, #68]	; (8002c2c <_svfiprintf_r+0x1ec>)
 8002be8:	a904      	add	r1, sp, #16
 8002bea:	4640      	mov	r0, r8
 8002bec:	f3af 8000 	nop.w
 8002bf0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002bf4:	4681      	mov	r9, r0
 8002bf6:	d1d6      	bne.n	8002ba6 <_svfiprintf_r+0x166>
 8002bf8:	89a3      	ldrh	r3, [r4, #12]
 8002bfa:	065b      	lsls	r3, r3, #25
 8002bfc:	f53f af35 	bmi.w	8002a6a <_svfiprintf_r+0x2a>
 8002c00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c02:	b01d      	add	sp, #116	; 0x74
 8002c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c08:	ab03      	add	r3, sp, #12
 8002c0a:	9300      	str	r3, [sp, #0]
 8002c0c:	4622      	mov	r2, r4
 8002c0e:	4b07      	ldr	r3, [pc, #28]	; (8002c2c <_svfiprintf_r+0x1ec>)
 8002c10:	a904      	add	r1, sp, #16
 8002c12:	4640      	mov	r0, r8
 8002c14:	f000 f882 	bl	8002d1c <_printf_i>
 8002c18:	e7ea      	b.n	8002bf0 <_svfiprintf_r+0x1b0>
 8002c1a:	bf00      	nop
 8002c1c:	0800324f 	.word	0x0800324f
 8002c20:	08003255 	.word	0x08003255
 8002c24:	08003259 	.word	0x08003259
 8002c28:	00000000 	.word	0x00000000
 8002c2c:	0800298d 	.word	0x0800298d

08002c30 <_printf_common>:
 8002c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c34:	4691      	mov	r9, r2
 8002c36:	461f      	mov	r7, r3
 8002c38:	688a      	ldr	r2, [r1, #8]
 8002c3a:	690b      	ldr	r3, [r1, #16]
 8002c3c:	4606      	mov	r6, r0
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	bfb8      	it	lt
 8002c42:	4613      	movlt	r3, r2
 8002c44:	f8c9 3000 	str.w	r3, [r9]
 8002c48:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c4c:	460c      	mov	r4, r1
 8002c4e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c52:	b112      	cbz	r2, 8002c5a <_printf_common+0x2a>
 8002c54:	3301      	adds	r3, #1
 8002c56:	f8c9 3000 	str.w	r3, [r9]
 8002c5a:	6823      	ldr	r3, [r4, #0]
 8002c5c:	0699      	lsls	r1, r3, #26
 8002c5e:	bf42      	ittt	mi
 8002c60:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002c64:	3302      	addmi	r3, #2
 8002c66:	f8c9 3000 	strmi.w	r3, [r9]
 8002c6a:	6825      	ldr	r5, [r4, #0]
 8002c6c:	f015 0506 	ands.w	r5, r5, #6
 8002c70:	d107      	bne.n	8002c82 <_printf_common+0x52>
 8002c72:	f104 0a19 	add.w	sl, r4, #25
 8002c76:	68e3      	ldr	r3, [r4, #12]
 8002c78:	f8d9 2000 	ldr.w	r2, [r9]
 8002c7c:	1a9b      	subs	r3, r3, r2
 8002c7e:	42ab      	cmp	r3, r5
 8002c80:	dc29      	bgt.n	8002cd6 <_printf_common+0xa6>
 8002c82:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002c86:	6822      	ldr	r2, [r4, #0]
 8002c88:	3300      	adds	r3, #0
 8002c8a:	bf18      	it	ne
 8002c8c:	2301      	movne	r3, #1
 8002c8e:	0692      	lsls	r2, r2, #26
 8002c90:	d42e      	bmi.n	8002cf0 <_printf_common+0xc0>
 8002c92:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002c96:	4639      	mov	r1, r7
 8002c98:	4630      	mov	r0, r6
 8002c9a:	47c0      	blx	r8
 8002c9c:	3001      	adds	r0, #1
 8002c9e:	d021      	beq.n	8002ce4 <_printf_common+0xb4>
 8002ca0:	6823      	ldr	r3, [r4, #0]
 8002ca2:	68e5      	ldr	r5, [r4, #12]
 8002ca4:	f003 0306 	and.w	r3, r3, #6
 8002ca8:	2b04      	cmp	r3, #4
 8002caa:	bf18      	it	ne
 8002cac:	2500      	movne	r5, #0
 8002cae:	f8d9 2000 	ldr.w	r2, [r9]
 8002cb2:	f04f 0900 	mov.w	r9, #0
 8002cb6:	bf08      	it	eq
 8002cb8:	1aad      	subeq	r5, r5, r2
 8002cba:	68a3      	ldr	r3, [r4, #8]
 8002cbc:	6922      	ldr	r2, [r4, #16]
 8002cbe:	bf08      	it	eq
 8002cc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	bfc4      	itt	gt
 8002cc8:	1a9b      	subgt	r3, r3, r2
 8002cca:	18ed      	addgt	r5, r5, r3
 8002ccc:	341a      	adds	r4, #26
 8002cce:	454d      	cmp	r5, r9
 8002cd0:	d11a      	bne.n	8002d08 <_printf_common+0xd8>
 8002cd2:	2000      	movs	r0, #0
 8002cd4:	e008      	b.n	8002ce8 <_printf_common+0xb8>
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	4652      	mov	r2, sl
 8002cda:	4639      	mov	r1, r7
 8002cdc:	4630      	mov	r0, r6
 8002cde:	47c0      	blx	r8
 8002ce0:	3001      	adds	r0, #1
 8002ce2:	d103      	bne.n	8002cec <_printf_common+0xbc>
 8002ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002cec:	3501      	adds	r5, #1
 8002cee:	e7c2      	b.n	8002c76 <_printf_common+0x46>
 8002cf0:	2030      	movs	r0, #48	; 0x30
 8002cf2:	18e1      	adds	r1, r4, r3
 8002cf4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002cf8:	1c5a      	adds	r2, r3, #1
 8002cfa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002cfe:	4422      	add	r2, r4
 8002d00:	3302      	adds	r3, #2
 8002d02:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d06:	e7c4      	b.n	8002c92 <_printf_common+0x62>
 8002d08:	2301      	movs	r3, #1
 8002d0a:	4622      	mov	r2, r4
 8002d0c:	4639      	mov	r1, r7
 8002d0e:	4630      	mov	r0, r6
 8002d10:	47c0      	blx	r8
 8002d12:	3001      	adds	r0, #1
 8002d14:	d0e6      	beq.n	8002ce4 <_printf_common+0xb4>
 8002d16:	f109 0901 	add.w	r9, r9, #1
 8002d1a:	e7d8      	b.n	8002cce <_printf_common+0x9e>

08002d1c <_printf_i>:
 8002d1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d20:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002d24:	460c      	mov	r4, r1
 8002d26:	7e09      	ldrb	r1, [r1, #24]
 8002d28:	b085      	sub	sp, #20
 8002d2a:	296e      	cmp	r1, #110	; 0x6e
 8002d2c:	4617      	mov	r7, r2
 8002d2e:	4606      	mov	r6, r0
 8002d30:	4698      	mov	r8, r3
 8002d32:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d34:	f000 80b3 	beq.w	8002e9e <_printf_i+0x182>
 8002d38:	d822      	bhi.n	8002d80 <_printf_i+0x64>
 8002d3a:	2963      	cmp	r1, #99	; 0x63
 8002d3c:	d036      	beq.n	8002dac <_printf_i+0x90>
 8002d3e:	d80a      	bhi.n	8002d56 <_printf_i+0x3a>
 8002d40:	2900      	cmp	r1, #0
 8002d42:	f000 80b9 	beq.w	8002eb8 <_printf_i+0x19c>
 8002d46:	2958      	cmp	r1, #88	; 0x58
 8002d48:	f000 8083 	beq.w	8002e52 <_printf_i+0x136>
 8002d4c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d50:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002d54:	e032      	b.n	8002dbc <_printf_i+0xa0>
 8002d56:	2964      	cmp	r1, #100	; 0x64
 8002d58:	d001      	beq.n	8002d5e <_printf_i+0x42>
 8002d5a:	2969      	cmp	r1, #105	; 0x69
 8002d5c:	d1f6      	bne.n	8002d4c <_printf_i+0x30>
 8002d5e:	6820      	ldr	r0, [r4, #0]
 8002d60:	6813      	ldr	r3, [r2, #0]
 8002d62:	0605      	lsls	r5, r0, #24
 8002d64:	f103 0104 	add.w	r1, r3, #4
 8002d68:	d52a      	bpl.n	8002dc0 <_printf_i+0xa4>
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	6011      	str	r1, [r2, #0]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	da03      	bge.n	8002d7a <_printf_i+0x5e>
 8002d72:	222d      	movs	r2, #45	; 0x2d
 8002d74:	425b      	negs	r3, r3
 8002d76:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002d7a:	486f      	ldr	r0, [pc, #444]	; (8002f38 <_printf_i+0x21c>)
 8002d7c:	220a      	movs	r2, #10
 8002d7e:	e039      	b.n	8002df4 <_printf_i+0xd8>
 8002d80:	2973      	cmp	r1, #115	; 0x73
 8002d82:	f000 809d 	beq.w	8002ec0 <_printf_i+0x1a4>
 8002d86:	d808      	bhi.n	8002d9a <_printf_i+0x7e>
 8002d88:	296f      	cmp	r1, #111	; 0x6f
 8002d8a:	d020      	beq.n	8002dce <_printf_i+0xb2>
 8002d8c:	2970      	cmp	r1, #112	; 0x70
 8002d8e:	d1dd      	bne.n	8002d4c <_printf_i+0x30>
 8002d90:	6823      	ldr	r3, [r4, #0]
 8002d92:	f043 0320 	orr.w	r3, r3, #32
 8002d96:	6023      	str	r3, [r4, #0]
 8002d98:	e003      	b.n	8002da2 <_printf_i+0x86>
 8002d9a:	2975      	cmp	r1, #117	; 0x75
 8002d9c:	d017      	beq.n	8002dce <_printf_i+0xb2>
 8002d9e:	2978      	cmp	r1, #120	; 0x78
 8002da0:	d1d4      	bne.n	8002d4c <_printf_i+0x30>
 8002da2:	2378      	movs	r3, #120	; 0x78
 8002da4:	4865      	ldr	r0, [pc, #404]	; (8002f3c <_printf_i+0x220>)
 8002da6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002daa:	e055      	b.n	8002e58 <_printf_i+0x13c>
 8002dac:	6813      	ldr	r3, [r2, #0]
 8002dae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002db2:	1d19      	adds	r1, r3, #4
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	6011      	str	r1, [r2, #0]
 8002db8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e08c      	b.n	8002eda <_printf_i+0x1be>
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002dc6:	6011      	str	r1, [r2, #0]
 8002dc8:	bf18      	it	ne
 8002dca:	b21b      	sxthne	r3, r3
 8002dcc:	e7cf      	b.n	8002d6e <_printf_i+0x52>
 8002dce:	6813      	ldr	r3, [r2, #0]
 8002dd0:	6825      	ldr	r5, [r4, #0]
 8002dd2:	1d18      	adds	r0, r3, #4
 8002dd4:	6010      	str	r0, [r2, #0]
 8002dd6:	0628      	lsls	r0, r5, #24
 8002dd8:	d501      	bpl.n	8002dde <_printf_i+0xc2>
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	e002      	b.n	8002de4 <_printf_i+0xc8>
 8002dde:	0668      	lsls	r0, r5, #25
 8002de0:	d5fb      	bpl.n	8002dda <_printf_i+0xbe>
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	296f      	cmp	r1, #111	; 0x6f
 8002de6:	bf14      	ite	ne
 8002de8:	220a      	movne	r2, #10
 8002dea:	2208      	moveq	r2, #8
 8002dec:	4852      	ldr	r0, [pc, #328]	; (8002f38 <_printf_i+0x21c>)
 8002dee:	2100      	movs	r1, #0
 8002df0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002df4:	6865      	ldr	r5, [r4, #4]
 8002df6:	2d00      	cmp	r5, #0
 8002df8:	60a5      	str	r5, [r4, #8]
 8002dfa:	f2c0 8095 	blt.w	8002f28 <_printf_i+0x20c>
 8002dfe:	6821      	ldr	r1, [r4, #0]
 8002e00:	f021 0104 	bic.w	r1, r1, #4
 8002e04:	6021      	str	r1, [r4, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d13d      	bne.n	8002e86 <_printf_i+0x16a>
 8002e0a:	2d00      	cmp	r5, #0
 8002e0c:	f040 808e 	bne.w	8002f2c <_printf_i+0x210>
 8002e10:	4665      	mov	r5, ip
 8002e12:	2a08      	cmp	r2, #8
 8002e14:	d10b      	bne.n	8002e2e <_printf_i+0x112>
 8002e16:	6823      	ldr	r3, [r4, #0]
 8002e18:	07db      	lsls	r3, r3, #31
 8002e1a:	d508      	bpl.n	8002e2e <_printf_i+0x112>
 8002e1c:	6923      	ldr	r3, [r4, #16]
 8002e1e:	6862      	ldr	r2, [r4, #4]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	bfde      	ittt	le
 8002e24:	2330      	movle	r3, #48	; 0x30
 8002e26:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e2a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e2e:	ebac 0305 	sub.w	r3, ip, r5
 8002e32:	6123      	str	r3, [r4, #16]
 8002e34:	f8cd 8000 	str.w	r8, [sp]
 8002e38:	463b      	mov	r3, r7
 8002e3a:	aa03      	add	r2, sp, #12
 8002e3c:	4621      	mov	r1, r4
 8002e3e:	4630      	mov	r0, r6
 8002e40:	f7ff fef6 	bl	8002c30 <_printf_common>
 8002e44:	3001      	adds	r0, #1
 8002e46:	d14d      	bne.n	8002ee4 <_printf_i+0x1c8>
 8002e48:	f04f 30ff 	mov.w	r0, #4294967295
 8002e4c:	b005      	add	sp, #20
 8002e4e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e52:	4839      	ldr	r0, [pc, #228]	; (8002f38 <_printf_i+0x21c>)
 8002e54:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002e58:	6813      	ldr	r3, [r2, #0]
 8002e5a:	6821      	ldr	r1, [r4, #0]
 8002e5c:	1d1d      	adds	r5, r3, #4
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	6015      	str	r5, [r2, #0]
 8002e62:	060a      	lsls	r2, r1, #24
 8002e64:	d50b      	bpl.n	8002e7e <_printf_i+0x162>
 8002e66:	07ca      	lsls	r2, r1, #31
 8002e68:	bf44      	itt	mi
 8002e6a:	f041 0120 	orrmi.w	r1, r1, #32
 8002e6e:	6021      	strmi	r1, [r4, #0]
 8002e70:	b91b      	cbnz	r3, 8002e7a <_printf_i+0x15e>
 8002e72:	6822      	ldr	r2, [r4, #0]
 8002e74:	f022 0220 	bic.w	r2, r2, #32
 8002e78:	6022      	str	r2, [r4, #0]
 8002e7a:	2210      	movs	r2, #16
 8002e7c:	e7b7      	b.n	8002dee <_printf_i+0xd2>
 8002e7e:	064d      	lsls	r5, r1, #25
 8002e80:	bf48      	it	mi
 8002e82:	b29b      	uxthmi	r3, r3
 8002e84:	e7ef      	b.n	8002e66 <_printf_i+0x14a>
 8002e86:	4665      	mov	r5, ip
 8002e88:	fbb3 f1f2 	udiv	r1, r3, r2
 8002e8c:	fb02 3311 	mls	r3, r2, r1, r3
 8002e90:	5cc3      	ldrb	r3, [r0, r3]
 8002e92:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002e96:	460b      	mov	r3, r1
 8002e98:	2900      	cmp	r1, #0
 8002e9a:	d1f5      	bne.n	8002e88 <_printf_i+0x16c>
 8002e9c:	e7b9      	b.n	8002e12 <_printf_i+0xf6>
 8002e9e:	6813      	ldr	r3, [r2, #0]
 8002ea0:	6825      	ldr	r5, [r4, #0]
 8002ea2:	1d18      	adds	r0, r3, #4
 8002ea4:	6961      	ldr	r1, [r4, #20]
 8002ea6:	6010      	str	r0, [r2, #0]
 8002ea8:	0628      	lsls	r0, r5, #24
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	d501      	bpl.n	8002eb2 <_printf_i+0x196>
 8002eae:	6019      	str	r1, [r3, #0]
 8002eb0:	e002      	b.n	8002eb8 <_printf_i+0x19c>
 8002eb2:	066a      	lsls	r2, r5, #25
 8002eb4:	d5fb      	bpl.n	8002eae <_printf_i+0x192>
 8002eb6:	8019      	strh	r1, [r3, #0]
 8002eb8:	2300      	movs	r3, #0
 8002eba:	4665      	mov	r5, ip
 8002ebc:	6123      	str	r3, [r4, #16]
 8002ebe:	e7b9      	b.n	8002e34 <_printf_i+0x118>
 8002ec0:	6813      	ldr	r3, [r2, #0]
 8002ec2:	1d19      	adds	r1, r3, #4
 8002ec4:	6011      	str	r1, [r2, #0]
 8002ec6:	681d      	ldr	r5, [r3, #0]
 8002ec8:	6862      	ldr	r2, [r4, #4]
 8002eca:	2100      	movs	r1, #0
 8002ecc:	4628      	mov	r0, r5
 8002ece:	f000 f837 	bl	8002f40 <memchr>
 8002ed2:	b108      	cbz	r0, 8002ed8 <_printf_i+0x1bc>
 8002ed4:	1b40      	subs	r0, r0, r5
 8002ed6:	6060      	str	r0, [r4, #4]
 8002ed8:	6863      	ldr	r3, [r4, #4]
 8002eda:	6123      	str	r3, [r4, #16]
 8002edc:	2300      	movs	r3, #0
 8002ede:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002ee2:	e7a7      	b.n	8002e34 <_printf_i+0x118>
 8002ee4:	6923      	ldr	r3, [r4, #16]
 8002ee6:	462a      	mov	r2, r5
 8002ee8:	4639      	mov	r1, r7
 8002eea:	4630      	mov	r0, r6
 8002eec:	47c0      	blx	r8
 8002eee:	3001      	adds	r0, #1
 8002ef0:	d0aa      	beq.n	8002e48 <_printf_i+0x12c>
 8002ef2:	6823      	ldr	r3, [r4, #0]
 8002ef4:	079b      	lsls	r3, r3, #30
 8002ef6:	d413      	bmi.n	8002f20 <_printf_i+0x204>
 8002ef8:	68e0      	ldr	r0, [r4, #12]
 8002efa:	9b03      	ldr	r3, [sp, #12]
 8002efc:	4298      	cmp	r0, r3
 8002efe:	bfb8      	it	lt
 8002f00:	4618      	movlt	r0, r3
 8002f02:	e7a3      	b.n	8002e4c <_printf_i+0x130>
 8002f04:	2301      	movs	r3, #1
 8002f06:	464a      	mov	r2, r9
 8002f08:	4639      	mov	r1, r7
 8002f0a:	4630      	mov	r0, r6
 8002f0c:	47c0      	blx	r8
 8002f0e:	3001      	adds	r0, #1
 8002f10:	d09a      	beq.n	8002e48 <_printf_i+0x12c>
 8002f12:	3501      	adds	r5, #1
 8002f14:	68e3      	ldr	r3, [r4, #12]
 8002f16:	9a03      	ldr	r2, [sp, #12]
 8002f18:	1a9b      	subs	r3, r3, r2
 8002f1a:	42ab      	cmp	r3, r5
 8002f1c:	dcf2      	bgt.n	8002f04 <_printf_i+0x1e8>
 8002f1e:	e7eb      	b.n	8002ef8 <_printf_i+0x1dc>
 8002f20:	2500      	movs	r5, #0
 8002f22:	f104 0919 	add.w	r9, r4, #25
 8002f26:	e7f5      	b.n	8002f14 <_printf_i+0x1f8>
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d1ac      	bne.n	8002e86 <_printf_i+0x16a>
 8002f2c:	7803      	ldrb	r3, [r0, #0]
 8002f2e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f32:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f36:	e76c      	b.n	8002e12 <_printf_i+0xf6>
 8002f38:	08003260 	.word	0x08003260
 8002f3c:	08003271 	.word	0x08003271

08002f40 <memchr>:
 8002f40:	b510      	push	{r4, lr}
 8002f42:	b2c9      	uxtb	r1, r1
 8002f44:	4402      	add	r2, r0
 8002f46:	4290      	cmp	r0, r2
 8002f48:	4603      	mov	r3, r0
 8002f4a:	d101      	bne.n	8002f50 <memchr+0x10>
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	e003      	b.n	8002f58 <memchr+0x18>
 8002f50:	781c      	ldrb	r4, [r3, #0]
 8002f52:	3001      	adds	r0, #1
 8002f54:	428c      	cmp	r4, r1
 8002f56:	d1f6      	bne.n	8002f46 <memchr+0x6>
 8002f58:	4618      	mov	r0, r3
 8002f5a:	bd10      	pop	{r4, pc}

08002f5c <memcpy>:
 8002f5c:	b510      	push	{r4, lr}
 8002f5e:	1e43      	subs	r3, r0, #1
 8002f60:	440a      	add	r2, r1
 8002f62:	4291      	cmp	r1, r2
 8002f64:	d100      	bne.n	8002f68 <memcpy+0xc>
 8002f66:	bd10      	pop	{r4, pc}
 8002f68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f70:	e7f7      	b.n	8002f62 <memcpy+0x6>

08002f72 <memmove>:
 8002f72:	4288      	cmp	r0, r1
 8002f74:	b510      	push	{r4, lr}
 8002f76:	eb01 0302 	add.w	r3, r1, r2
 8002f7a:	d807      	bhi.n	8002f8c <memmove+0x1a>
 8002f7c:	1e42      	subs	r2, r0, #1
 8002f7e:	4299      	cmp	r1, r3
 8002f80:	d00a      	beq.n	8002f98 <memmove+0x26>
 8002f82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f86:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002f8a:	e7f8      	b.n	8002f7e <memmove+0xc>
 8002f8c:	4283      	cmp	r3, r0
 8002f8e:	d9f5      	bls.n	8002f7c <memmove+0xa>
 8002f90:	1881      	adds	r1, r0, r2
 8002f92:	1ad2      	subs	r2, r2, r3
 8002f94:	42d3      	cmn	r3, r2
 8002f96:	d100      	bne.n	8002f9a <memmove+0x28>
 8002f98:	bd10      	pop	{r4, pc}
 8002f9a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f9e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002fa2:	e7f7      	b.n	8002f94 <memmove+0x22>

08002fa4 <_free_r>:
 8002fa4:	b538      	push	{r3, r4, r5, lr}
 8002fa6:	4605      	mov	r5, r0
 8002fa8:	2900      	cmp	r1, #0
 8002faa:	d043      	beq.n	8003034 <_free_r+0x90>
 8002fac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fb0:	1f0c      	subs	r4, r1, #4
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	bfb8      	it	lt
 8002fb6:	18e4      	addlt	r4, r4, r3
 8002fb8:	f000 f8d0 	bl	800315c <__malloc_lock>
 8002fbc:	4a1e      	ldr	r2, [pc, #120]	; (8003038 <_free_r+0x94>)
 8002fbe:	6813      	ldr	r3, [r2, #0]
 8002fc0:	4610      	mov	r0, r2
 8002fc2:	b933      	cbnz	r3, 8002fd2 <_free_r+0x2e>
 8002fc4:	6063      	str	r3, [r4, #4]
 8002fc6:	6014      	str	r4, [r2, #0]
 8002fc8:	4628      	mov	r0, r5
 8002fca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002fce:	f000 b8c6 	b.w	800315e <__malloc_unlock>
 8002fd2:	42a3      	cmp	r3, r4
 8002fd4:	d90b      	bls.n	8002fee <_free_r+0x4a>
 8002fd6:	6821      	ldr	r1, [r4, #0]
 8002fd8:	1862      	adds	r2, r4, r1
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	bf01      	itttt	eq
 8002fde:	681a      	ldreq	r2, [r3, #0]
 8002fe0:	685b      	ldreq	r3, [r3, #4]
 8002fe2:	1852      	addeq	r2, r2, r1
 8002fe4:	6022      	streq	r2, [r4, #0]
 8002fe6:	6063      	str	r3, [r4, #4]
 8002fe8:	6004      	str	r4, [r0, #0]
 8002fea:	e7ed      	b.n	8002fc8 <_free_r+0x24>
 8002fec:	4613      	mov	r3, r2
 8002fee:	685a      	ldr	r2, [r3, #4]
 8002ff0:	b10a      	cbz	r2, 8002ff6 <_free_r+0x52>
 8002ff2:	42a2      	cmp	r2, r4
 8002ff4:	d9fa      	bls.n	8002fec <_free_r+0x48>
 8002ff6:	6819      	ldr	r1, [r3, #0]
 8002ff8:	1858      	adds	r0, r3, r1
 8002ffa:	42a0      	cmp	r0, r4
 8002ffc:	d10b      	bne.n	8003016 <_free_r+0x72>
 8002ffe:	6820      	ldr	r0, [r4, #0]
 8003000:	4401      	add	r1, r0
 8003002:	1858      	adds	r0, r3, r1
 8003004:	4282      	cmp	r2, r0
 8003006:	6019      	str	r1, [r3, #0]
 8003008:	d1de      	bne.n	8002fc8 <_free_r+0x24>
 800300a:	6810      	ldr	r0, [r2, #0]
 800300c:	6852      	ldr	r2, [r2, #4]
 800300e:	4401      	add	r1, r0
 8003010:	6019      	str	r1, [r3, #0]
 8003012:	605a      	str	r2, [r3, #4]
 8003014:	e7d8      	b.n	8002fc8 <_free_r+0x24>
 8003016:	d902      	bls.n	800301e <_free_r+0x7a>
 8003018:	230c      	movs	r3, #12
 800301a:	602b      	str	r3, [r5, #0]
 800301c:	e7d4      	b.n	8002fc8 <_free_r+0x24>
 800301e:	6820      	ldr	r0, [r4, #0]
 8003020:	1821      	adds	r1, r4, r0
 8003022:	428a      	cmp	r2, r1
 8003024:	bf01      	itttt	eq
 8003026:	6811      	ldreq	r1, [r2, #0]
 8003028:	6852      	ldreq	r2, [r2, #4]
 800302a:	1809      	addeq	r1, r1, r0
 800302c:	6021      	streq	r1, [r4, #0]
 800302e:	6062      	str	r2, [r4, #4]
 8003030:	605c      	str	r4, [r3, #4]
 8003032:	e7c9      	b.n	8002fc8 <_free_r+0x24>
 8003034:	bd38      	pop	{r3, r4, r5, pc}
 8003036:	bf00      	nop
 8003038:	20000098 	.word	0x20000098

0800303c <_malloc_r>:
 800303c:	b570      	push	{r4, r5, r6, lr}
 800303e:	1ccd      	adds	r5, r1, #3
 8003040:	f025 0503 	bic.w	r5, r5, #3
 8003044:	3508      	adds	r5, #8
 8003046:	2d0c      	cmp	r5, #12
 8003048:	bf38      	it	cc
 800304a:	250c      	movcc	r5, #12
 800304c:	2d00      	cmp	r5, #0
 800304e:	4606      	mov	r6, r0
 8003050:	db01      	blt.n	8003056 <_malloc_r+0x1a>
 8003052:	42a9      	cmp	r1, r5
 8003054:	d903      	bls.n	800305e <_malloc_r+0x22>
 8003056:	230c      	movs	r3, #12
 8003058:	6033      	str	r3, [r6, #0]
 800305a:	2000      	movs	r0, #0
 800305c:	bd70      	pop	{r4, r5, r6, pc}
 800305e:	f000 f87d 	bl	800315c <__malloc_lock>
 8003062:	4a21      	ldr	r2, [pc, #132]	; (80030e8 <_malloc_r+0xac>)
 8003064:	6814      	ldr	r4, [r2, #0]
 8003066:	4621      	mov	r1, r4
 8003068:	b991      	cbnz	r1, 8003090 <_malloc_r+0x54>
 800306a:	4c20      	ldr	r4, [pc, #128]	; (80030ec <_malloc_r+0xb0>)
 800306c:	6823      	ldr	r3, [r4, #0]
 800306e:	b91b      	cbnz	r3, 8003078 <_malloc_r+0x3c>
 8003070:	4630      	mov	r0, r6
 8003072:	f000 f863 	bl	800313c <_sbrk_r>
 8003076:	6020      	str	r0, [r4, #0]
 8003078:	4629      	mov	r1, r5
 800307a:	4630      	mov	r0, r6
 800307c:	f000 f85e 	bl	800313c <_sbrk_r>
 8003080:	1c43      	adds	r3, r0, #1
 8003082:	d124      	bne.n	80030ce <_malloc_r+0x92>
 8003084:	230c      	movs	r3, #12
 8003086:	4630      	mov	r0, r6
 8003088:	6033      	str	r3, [r6, #0]
 800308a:	f000 f868 	bl	800315e <__malloc_unlock>
 800308e:	e7e4      	b.n	800305a <_malloc_r+0x1e>
 8003090:	680b      	ldr	r3, [r1, #0]
 8003092:	1b5b      	subs	r3, r3, r5
 8003094:	d418      	bmi.n	80030c8 <_malloc_r+0x8c>
 8003096:	2b0b      	cmp	r3, #11
 8003098:	d90f      	bls.n	80030ba <_malloc_r+0x7e>
 800309a:	600b      	str	r3, [r1, #0]
 800309c:	18cc      	adds	r4, r1, r3
 800309e:	50cd      	str	r5, [r1, r3]
 80030a0:	4630      	mov	r0, r6
 80030a2:	f000 f85c 	bl	800315e <__malloc_unlock>
 80030a6:	f104 000b 	add.w	r0, r4, #11
 80030aa:	1d23      	adds	r3, r4, #4
 80030ac:	f020 0007 	bic.w	r0, r0, #7
 80030b0:	1ac3      	subs	r3, r0, r3
 80030b2:	d0d3      	beq.n	800305c <_malloc_r+0x20>
 80030b4:	425a      	negs	r2, r3
 80030b6:	50e2      	str	r2, [r4, r3]
 80030b8:	e7d0      	b.n	800305c <_malloc_r+0x20>
 80030ba:	684b      	ldr	r3, [r1, #4]
 80030bc:	428c      	cmp	r4, r1
 80030be:	bf16      	itet	ne
 80030c0:	6063      	strne	r3, [r4, #4]
 80030c2:	6013      	streq	r3, [r2, #0]
 80030c4:	460c      	movne	r4, r1
 80030c6:	e7eb      	b.n	80030a0 <_malloc_r+0x64>
 80030c8:	460c      	mov	r4, r1
 80030ca:	6849      	ldr	r1, [r1, #4]
 80030cc:	e7cc      	b.n	8003068 <_malloc_r+0x2c>
 80030ce:	1cc4      	adds	r4, r0, #3
 80030d0:	f024 0403 	bic.w	r4, r4, #3
 80030d4:	42a0      	cmp	r0, r4
 80030d6:	d005      	beq.n	80030e4 <_malloc_r+0xa8>
 80030d8:	1a21      	subs	r1, r4, r0
 80030da:	4630      	mov	r0, r6
 80030dc:	f000 f82e 	bl	800313c <_sbrk_r>
 80030e0:	3001      	adds	r0, #1
 80030e2:	d0cf      	beq.n	8003084 <_malloc_r+0x48>
 80030e4:	6025      	str	r5, [r4, #0]
 80030e6:	e7db      	b.n	80030a0 <_malloc_r+0x64>
 80030e8:	20000098 	.word	0x20000098
 80030ec:	2000009c 	.word	0x2000009c

080030f0 <_realloc_r>:
 80030f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030f2:	4607      	mov	r7, r0
 80030f4:	4614      	mov	r4, r2
 80030f6:	460e      	mov	r6, r1
 80030f8:	b921      	cbnz	r1, 8003104 <_realloc_r+0x14>
 80030fa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80030fe:	4611      	mov	r1, r2
 8003100:	f7ff bf9c 	b.w	800303c <_malloc_r>
 8003104:	b922      	cbnz	r2, 8003110 <_realloc_r+0x20>
 8003106:	f7ff ff4d 	bl	8002fa4 <_free_r>
 800310a:	4625      	mov	r5, r4
 800310c:	4628      	mov	r0, r5
 800310e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003110:	f000 f826 	bl	8003160 <_malloc_usable_size_r>
 8003114:	42a0      	cmp	r0, r4
 8003116:	d20f      	bcs.n	8003138 <_realloc_r+0x48>
 8003118:	4621      	mov	r1, r4
 800311a:	4638      	mov	r0, r7
 800311c:	f7ff ff8e 	bl	800303c <_malloc_r>
 8003120:	4605      	mov	r5, r0
 8003122:	2800      	cmp	r0, #0
 8003124:	d0f2      	beq.n	800310c <_realloc_r+0x1c>
 8003126:	4631      	mov	r1, r6
 8003128:	4622      	mov	r2, r4
 800312a:	f7ff ff17 	bl	8002f5c <memcpy>
 800312e:	4631      	mov	r1, r6
 8003130:	4638      	mov	r0, r7
 8003132:	f7ff ff37 	bl	8002fa4 <_free_r>
 8003136:	e7e9      	b.n	800310c <_realloc_r+0x1c>
 8003138:	4635      	mov	r5, r6
 800313a:	e7e7      	b.n	800310c <_realloc_r+0x1c>

0800313c <_sbrk_r>:
 800313c:	b538      	push	{r3, r4, r5, lr}
 800313e:	2300      	movs	r3, #0
 8003140:	4c05      	ldr	r4, [pc, #20]	; (8003158 <_sbrk_r+0x1c>)
 8003142:	4605      	mov	r5, r0
 8003144:	4608      	mov	r0, r1
 8003146:	6023      	str	r3, [r4, #0]
 8003148:	f7fd fe34 	bl	8000db4 <_sbrk>
 800314c:	1c43      	adds	r3, r0, #1
 800314e:	d102      	bne.n	8003156 <_sbrk_r+0x1a>
 8003150:	6823      	ldr	r3, [r4, #0]
 8003152:	b103      	cbz	r3, 8003156 <_sbrk_r+0x1a>
 8003154:	602b      	str	r3, [r5, #0]
 8003156:	bd38      	pop	{r3, r4, r5, pc}
 8003158:	200001ac 	.word	0x200001ac

0800315c <__malloc_lock>:
 800315c:	4770      	bx	lr

0800315e <__malloc_unlock>:
 800315e:	4770      	bx	lr

08003160 <_malloc_usable_size_r>:
 8003160:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003164:	1f18      	subs	r0, r3, #4
 8003166:	2b00      	cmp	r3, #0
 8003168:	bfbc      	itt	lt
 800316a:	580b      	ldrlt	r3, [r1, r0]
 800316c:	18c0      	addlt	r0, r0, r3
 800316e:	4770      	bx	lr

08003170 <_init>:
 8003170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003172:	bf00      	nop
 8003174:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003176:	bc08      	pop	{r3}
 8003178:	469e      	mov	lr, r3
 800317a:	4770      	bx	lr

0800317c <_fini>:
 800317c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800317e:	bf00      	nop
 8003180:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003182:	bc08      	pop	{r3}
 8003184:	469e      	mov	lr, r3
 8003186:	4770      	bx	lr
