$date
	Sat Sep 27 11:53:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dflipflop_tb $end
$var wire 1 ! output_led1_0_1 $end
$var wire 1 " output_led2_0_2 $end
$var integer 32 # pass_count [31:0] $end
$var integer 32 $ test_count [31:0] $end
$scope module dut $end
$var wire 1 ! output_led1_0_1 $end
$var wire 1 " output_led2_0_2 $end
$upscope $end
$scope task monitor_outputs $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b0 #
0"
1!
$end
#50000
b1 $
#150000
b1 #
#350000
b10 $
#450000
b10 #
#750000
b11 $
#850000
b11 #
#1350000
b100 $
#1450000
b100 #
