ARM GAS  /tmp/ccuByEzD.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"gd32f1x0_rcu.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.rcu_deinit,"ax",%progbits
  16              		.align	1
  17              		.global	rcu_deinit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	rcu_deinit:
  25              	.LFB56:
  26              		.file 1 "Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c"
   1:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
   2:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \file  gd32f1x0_rcu.c
   3:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief RCU driver
   4:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
   5:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
   6:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*
   7:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     Copyright (C) 2017 GigaDevice
   8:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
   9:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     2014-12-26, V1.0.0, platform GD32F1x0(x=3,5)
  10:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     2016-01-15, V2.0.0, platform GD32F1x0(x=3,5,7,9)
  11:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     2016-04-30, V3.0.0, firmware update for GD32F1x0(x=3,5,7,9)
  12:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     2017-06-19, V3.1.0, firmware update for GD32F1x0(x=3,5,7,9)
  13:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
  14:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
  15:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #include "gd32f1x0_rcu.h"
  16:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
  17:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #define SEL_IRC8M       0x00U
  18:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #define SEL_HXTAL       0x01U
  19:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #define SEL_PLL         0x02U
  20:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
  21:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /* define startup timeout count */
  22:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #define OSC_STARTUP_TIMEOUT         ((uint32_t)0xFFFFFU)
  23:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #define LXTAL_STARTUP_TIMEOUT       ((uint32_t)0x3FFFFFFU)
  24:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
  25:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
  26:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      deinitialize the RCU
  27:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  none
  28:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
  29:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
  30:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
  31:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_deinit(void)
  32:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
ARM GAS  /tmp/ccuByEzD.s 			page 2


  27              		.loc 1 32 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  33:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* enable IRC8M */
  34:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL0 |= RCU_CTL0_IRC8MEN;
  32              		.loc 1 34 5 view .LVU1
  33              		.loc 1 34 14 is_stmt 0 view .LVU2
  34 0000 164B     		ldr	r3, .L5
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 42F00102 		orr	r2, r2, #1
  37 0008 1A60     		str	r2, [r3]
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  38              		.loc 1 35 5 is_stmt 1 view .LVU3
  39              	.L2:
  36:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
  40              		.loc 1 36 5 discriminator 1 view .LVU4
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  41              		.loc 1 35 10 discriminator 1 view .LVU5
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  42              		.loc 1 35 18 is_stmt 0 discriminator 1 view .LVU6
  43 000a 1A68     		ldr	r2, [r3]
  35:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     while(0U == (RCU_CTL0 & RCU_CTL0_IRC8MSTB)){
  44              		.loc 1 35 10 discriminator 1 view .LVU7
  45 000c 9207     		lsls	r2, r2, #30
  46 000e FCD5     		bpl	.L2
  37:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset RCU */
  38:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
  39:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |\
  47              		.loc 1 39 5 is_stmt 1 view .LVU8
  48              		.loc 1 39 14 is_stmt 0 view .LVU9
  49 0010 5968     		ldr	r1, [r3, #4]
  50 0012 134A     		ldr	r2, .L5+4
  51 0014 0A40     		ands	r2, r2, r1
  52 0016 5A60     		str	r2, [r3, #4]
  40:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
  41:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
  42:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_SCS | RCU_CFG0_AHBPSC | RCU_CFG0_APB1PSC | RCU_CFG0_APB2PSC |\
  43:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                   RCU_CFG0_ADCPSC | RCU_CFG0_CKOUT0SEL | RCU_CFG0_CKOUT0DIV | RCU_CFG0_PLLDV);
  44:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
  45:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF | RCU_CFG0_PLLDV);
  53              		.loc 1 45 5 is_stmt 1 view .LVU10
  54              		.loc 1 45 14 is_stmt 0 view .LVU11
  55 0018 5A68     		ldr	r2, [r3, #4]
  56 001a 22F00842 		bic	r2, r2, #-2013265920
  57 001e 22F47412 		bic	r2, r2, #3997696
  58 0022 5A60     		str	r2, [r3, #4]
  46:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
  47:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_USBDPSC);
  59              		.loc 1 47 5 is_stmt 1 view .LVU12
  60              		.loc 1 47 14 is_stmt 0 view .LVU13
  61 0024 5A68     		ldr	r2, [r3, #4]
  62 0026 22F44002 		bic	r2, r2, #12582912
  63 002a 5A60     		str	r2, [r3, #4]
  48:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
  49:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL0 &= ~(RCU_CTL0_HXTALEN | RCU_CTL0_CKMEN | RCU_CTL0_PLLEN | RCU_CTL0_HXTALBPS);
ARM GAS  /tmp/ccuByEzD.s 			page 3


  64              		.loc 1 49 5 is_stmt 1 view .LVU14
  65              		.loc 1 49 14 is_stmt 0 view .LVU15
  66 002c 1A68     		ldr	r2, [r3]
  67 002e 22F08672 		bic	r2, r2, #17563648
  68 0032 22F48032 		bic	r2, r2, #65536
  69 0036 1A60     		str	r2, [r3]
  50:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG1 &= ~RCU_CFG1_HXTALPREDV;
  70              		.loc 1 50 5 is_stmt 1 view .LVU16
  71              		.loc 1 50 14 is_stmt 0 view .LVU17
  72 0038 DA6A     		ldr	r2, [r3, #44]
  73 003a 22F00F02 		bic	r2, r2, #15
  74 003e DA62     		str	r2, [r3, #44]
  51:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG2 &= ~(RCU_CFG2_USART0SEL | RCU_CFG2_CECSEL | RCU_CFG2_ADCSEL);
  75              		.loc 1 51 5 is_stmt 1 view .LVU18
  76              		.loc 1 51 14 is_stmt 0 view .LVU19
  77 0040 1A6B     		ldr	r2, [r3, #48]
  78 0042 22F4A172 		bic	r2, r2, #322
  79 0046 22F00102 		bic	r2, r2, #1
  80 004a 1A63     		str	r2, [r3, #48]
  52:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
  53:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC14MEN;
  81              		.loc 1 53 5 is_stmt 1 view .LVU20
  82              		.loc 1 53 14 is_stmt 0 view .LVU21
  83 004c 5A6B     		ldr	r2, [r3, #52]
  84 004e 22F00102 		bic	r2, r2, #1
  85 0052 5A63     		str	r2, [r3, #52]
  54:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
  55:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
  56:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL1 &= ~RCU_CTL1_IRC28MEN;
  57:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG3 &= ~RCU_CFG3_CKOUT1SRC;
  58:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG3 &= ~RCU_CFG3_CKOUT1DIV;
  59:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
  60:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_INT = 0x00000000U;
  86              		.loc 1 60 5 is_stmt 1 view .LVU22
  87              		.loc 1 60 13 is_stmt 0 view .LVU23
  88 0054 0022     		movs	r2, #0
  89 0056 9A60     		str	r2, [r3, #8]
  61:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
  90              		.loc 1 61 1 view .LVU24
  91 0058 7047     		bx	lr
  92              	.L6:
  93 005a 00BF     		.align	2
  94              	.L5:
  95 005c 00100240 		.word	1073876992
  96 0060 0C00FF08 		.word	150929420
  97              		.cfi_endproc
  98              	.LFE56:
 100              		.section	.text.rcu_periph_clock_enable,"ax",%progbits
 101              		.align	1
 102              		.global	rcu_periph_clock_enable
 103              		.syntax unified
 104              		.thumb
 105              		.thumb_func
 106              		.fpu softvfp
 108              	rcu_periph_clock_enable:
 109              	.LVL0:
 110              	.LFB57:
ARM GAS  /tmp/ccuByEzD.s 			page 4


  62:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
  63:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
  64:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      enable the peripherals clock
  65:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  66:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,F): GPIO ports clock
  67:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DMA: DMA clock
  68:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CRC: CRC clock
  69:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_TSI: TSI clock
  70:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CFGCMP: CFGCMP clock
  71:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADC: ADC clock
  72:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,5,13,14,15,16): TIMER clock
  73:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
  74:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USARTx (x=0,1): USART clock
  75:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SLCD: SLCD clock, only in GD32F170_190
  76:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
  77:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_I2Cx (x=0,1,2): I2C clock
  78:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USBD: USBD clock, only in GD32F130_150
  79:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock, only in GD32F170_190
  80:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PMU: PMU clock
  81:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DAC: DAC clock
  82:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CEC: CEC clock
  83:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_OPAIVREF: OPAIVREF clock, only in GD32F170_190
  84:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_RTC: RTC clock
  85:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
  86:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
  87:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
  88:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_periph_clock_enable(rcu_periph_enum periph)
  89:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 111              		.loc 1 89 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 0
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115              		@ link register save eliminated.
  90:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 116              		.loc 1 90 5 view .LVU26
 117              		.loc 1 90 28 is_stmt 0 view .LVU27
 118 0000 0122     		movs	r2, #1
 119              		.loc 1 90 25 view .LVU28
 120 0002 8309     		lsrs	r3, r0, #6
 121 0004 03F18043 		add	r3, r3, #1073741824
 122 0008 03F50433 		add	r3, r3, #135168
 123 000c 1968     		ldr	r1, [r3]
 124              		.loc 1 90 28 view .LVU29
 125 000e 00F01F00 		and	r0, r0, #31
 126              	.LVL1:
 127              		.loc 1 90 28 view .LVU30
 128 0012 02FA00F0 		lsl	r0, r2, r0
 129              		.loc 1 90 25 view .LVU31
 130 0016 0843     		orrs	r0, r0, r1
 131 0018 1860     		str	r0, [r3]
  91:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 132              		.loc 1 91 1 view .LVU32
 133 001a 7047     		bx	lr
 134              		.cfi_endproc
 135              	.LFE57:
 137              		.section	.text.rcu_periph_clock_disable,"ax",%progbits
 138              		.align	1
ARM GAS  /tmp/ccuByEzD.s 			page 5


 139              		.global	rcu_periph_clock_disable
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	rcu_periph_clock_disable:
 146              	.LVL2:
 147              	.LFB58:
  92:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
  93:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
  94:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      disable the peripherals clock
  95:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_enum
  96:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_GPIOx (x=A,B,C,D,F): GPIO ports clock
  97:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DMA: DMA clock
  98:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CRC: CRC clock
  99:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_TSI: TSI clock
 100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CFGCMP: CFGCMP clock
 101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADC: ADC clock
 102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_TIMERx (x=0,1,2,5,13,14,15,16): TIMER clock
 103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SPIx (x=0,1,2): SPI clock
 104:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USARTx (x=0,1): USART clock
 105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SLCD: SLCD clock, only in GD32F170_190
 106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_WWDGT: WWDGT clock
 107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_I2Cx (x=0,1,2): I2C clock
 108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USBD: USBD clock only in GD32F130_150
 109:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CANx (x=0,1): CAN clock, only in GD32F170_190
 110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PMU: PMU clock
 111:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DAC: DAC clock
 112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CEC: CEC clock
 113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_OPAIVREF: OPAIVREF clock, only in GD32F170_190
 114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_RTC: RTC clock
 115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_periph_clock_disable(rcu_periph_enum periph)
 119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 148              		.loc 1 119 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 153              		.loc 1 120 5 view .LVU34
 154              		.loc 1 120 29 is_stmt 0 view .LVU35
 155 0000 0121     		movs	r1, #1
 156              		.loc 1 120 25 view .LVU36
 157 0002 8309     		lsrs	r3, r0, #6
 158 0004 03F18043 		add	r3, r3, #1073741824
 159 0008 03F50433 		add	r3, r3, #135168
 160 000c 1A68     		ldr	r2, [r3]
 161              		.loc 1 120 29 view .LVU37
 162 000e 00F01F00 		and	r0, r0, #31
 163              	.LVL3:
 164              		.loc 1 120 29 view .LVU38
 165 0012 01FA00F0 		lsl	r0, r1, r0
 166              		.loc 1 120 25 view .LVU39
 167 0016 22EA0000 		bic	r0, r2, r0
ARM GAS  /tmp/ccuByEzD.s 			page 6


 168 001a 1860     		str	r0, [r3]
 121:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 169              		.loc 1 121 1 view .LVU40
 170 001c 7047     		bx	lr
 171              		.cfi_endproc
 172              	.LFE58:
 174              		.section	.text.rcu_periph_clock_sleep_enable,"ax",%progbits
 175              		.align	1
 176              		.global	rcu_periph_clock_sleep_enable
 177              		.syntax unified
 178              		.thumb
 179              		.thumb_func
 180              		.fpu softvfp
 182              	rcu_periph_clock_sleep_enable:
 183              	.LFB99:
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		@ link register save eliminated.
 188 0000 FFF7FEBF 		b	rcu_periph_clock_enable
 189              		.cfi_endproc
 190              	.LFE99:
 192              		.section	.text.rcu_periph_clock_sleep_disable,"ax",%progbits
 193              		.align	1
 194              		.global	rcu_periph_clock_sleep_disable
 195              		.syntax unified
 196              		.thumb
 197              		.thumb_func
 198              		.fpu softvfp
 200              	rcu_periph_clock_sleep_disable:
 201              	.LFB105:
 202              		.cfi_startproc
 203              		@ args = 0, pretend = 0, frame = 0
 204              		@ frame_needed = 0, uses_anonymous_args = 0
 205              		@ link register save eliminated.
 206 0000 FFF7FEBF 		b	rcu_periph_clock_disable
 207              		.cfi_endproc
 208              	.LFE105:
 210              		.section	.text.rcu_periph_reset_enable,"ax",%progbits
 211              		.align	1
 212              		.global	rcu_periph_reset_enable
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 216              		.fpu softvfp
 218              	rcu_periph_reset_enable:
 219              	.LFB101:
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 224 0000 FFF7FEBF 		b	rcu_periph_clock_enable
 225              		.cfi_endproc
 226              	.LFE101:
 228              		.section	.text.rcu_periph_reset_disable,"ax",%progbits
 229              		.align	1
 230              		.global	rcu_periph_reset_disable
ARM GAS  /tmp/ccuByEzD.s 			page 7


 231              		.syntax unified
 232              		.thumb
 233              		.thumb_func
 234              		.fpu softvfp
 236              	rcu_periph_reset_disable:
 237              	.LFB107:
 238              		.cfi_startproc
 239              		@ args = 0, pretend = 0, frame = 0
 240              		@ frame_needed = 0, uses_anonymous_args = 0
 241              		@ link register save eliminated.
 242 0000 FFF7FEBF 		b	rcu_periph_clock_disable
 243              		.cfi_endproc
 244              	.LFE107:
 246              		.section	.text.rcu_bkp_reset_enable,"ax",%progbits
 247              		.align	1
 248              		.global	rcu_bkp_reset_enable
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 252              		.fpu softvfp
 254              	rcu_bkp_reset_enable:
 255              	.LFB63:
 122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 124:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      enable the peripherals clock when sleep mode
 125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 128:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 129:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_periph_clock_sleep_enable(rcu_periph_sleep_enum periph)
 133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 134:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_REG_VAL(periph) |= BIT(RCU_BIT_POS(periph));
 135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 137:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 138:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      disable the peripherals clock when sleep mode
 139:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  periph: RCU peripherals, refer to rcu_periph_sleep_enum
 140:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 only one parameter can be selected which is shown as below:
 141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FMC_SLP: FMC clock
 142:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SRAM_SLP: SRAM clock
 143:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 144:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 146:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_periph_clock_sleep_disable(rcu_periph_sleep_enum periph)
 147:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 148:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_REG_VAL(periph) &= ~BIT(RCU_BIT_POS(periph));
 149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 150:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      reset the peripherals
 153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,F): reset GPIO ports
 155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_TSIRST: reset TSI
 156:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CFGCMPRST: reset CFGCMP
ARM GAS  /tmp/ccuByEzD.s 			page 8


 157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCRST: reset ADC
 158:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,5,13,14,15,16): reset TIMER
 159:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 160:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USARTxRST (x=0,1): reset USART
 161:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SLCDRST: reset SLCD, only in GD32F170_190
 162:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 163:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_I2CxRST (x=0,1,2): reset I2C
 164:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USBDRST: reset USBD, only in GD32F130_150
 165:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN, only in GD32F170_190
 166:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PMURST: reset PMU
 167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DACRST: reset DAC
 168:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CECRST: reset CEC
 169:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_OPAIVREFRST: reset OPAIVREF, only in GD32F170_190
 170:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 171:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 172:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 173:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_periph_reset_enable(rcu_periph_reset_enum periph_reset)
 174:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 175:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_REG_VAL(periph_reset) |= BIT(RCU_BIT_POS(periph_reset));
 176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 177:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 178:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 179:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      disable reset the peripheral
 180:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  periph_reset: RCU peripherals reset, refer to rcu_periph_reset_enum
 181:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_GPIOxRST (x=A,B,C,D,F): reset GPIO ports
 182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_TSIRST: reset TSI
 183:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CFGCMPRST: reset CFGCMP
 184:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCRST: reset ADC
 185:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_TIMERxRST (x=0,1,2,5,13,14,15,16): reset TIMER
 186:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SPIxRST (x=0,1,2): reset SPI
 187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USARTxRST (x=0,1): reset USART
 188:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SLCDRST: reset SLCD, only in GD32F170_190
 189:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_WWDGTRST: reset WWDGT
 190:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_I2CxRST (x=0,1,2): reset I2C
 191:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USBDRST: reset USBD, only in GD32F130_150
 192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CANxRST (x=0,1): reset CAN, only in GD32F170_190
 193:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PMURST: reset PMU
 194:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DACRST: reset DAC
 195:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CECRST: reset CEC
 196:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_OPAIVREFRST: reset OPAIVREF, only in GD32F170_190
 197:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 199:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_periph_reset_disable(rcu_periph_reset_enum periph_reset)
 201:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_REG_VAL(periph_reset) &= ~BIT(RCU_BIT_POS(periph_reset));
 203:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 205:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 206:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      reset the BKP domain
 207:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  none
 208:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 209:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 210:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 211:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_bkp_reset_enable(void)
 212:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 256              		.loc 1 212 1 is_stmt 1 view -0
ARM GAS  /tmp/ccuByEzD.s 			page 9


 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		@ link register save eliminated.
 213:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_BDCTL |= RCU_BDCTL_BKPRST;
 261              		.loc 1 213 5 view .LVU42
 262              		.loc 1 213 15 is_stmt 0 view .LVU43
 263 0000 024A     		ldr	r2, .L14
 264 0002 136A     		ldr	r3, [r2, #32]
 265 0004 43F48033 		orr	r3, r3, #65536
 266 0008 1362     		str	r3, [r2, #32]
 214:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 267              		.loc 1 214 1 view .LVU44
 268 000a 7047     		bx	lr
 269              	.L15:
 270              		.align	2
 271              	.L14:
 272 000c 00100240 		.word	1073876992
 273              		.cfi_endproc
 274              	.LFE63:
 276              		.section	.text.rcu_bkp_reset_disable,"ax",%progbits
 277              		.align	1
 278              		.global	rcu_bkp_reset_disable
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 282              		.fpu softvfp
 284              	rcu_bkp_reset_disable:
 285              	.LFB64:
 215:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 216:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 217:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      disable the BKP domain reset
 218:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  none
 219:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 220:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 221:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 222:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_bkp_reset_disable(void)
 223:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 286              		.loc 1 223 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 224:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_BKPRST;
 291              		.loc 1 224 5 view .LVU46
 292              		.loc 1 224 15 is_stmt 0 view .LVU47
 293 0000 024A     		ldr	r2, .L17
 294 0002 136A     		ldr	r3, [r2, #32]
 295 0004 23F48033 		bic	r3, r3, #65536
 296 0008 1362     		str	r3, [r2, #32]
 225:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 297              		.loc 1 225 1 view .LVU48
 298 000a 7047     		bx	lr
 299              	.L18:
 300              		.align	2
 301              	.L17:
 302 000c 00100240 		.word	1073876992
ARM GAS  /tmp/ccuByEzD.s 			page 10


 303              		.cfi_endproc
 304              	.LFE64:
 306              		.section	.text.rcu_system_clock_source_config,"ax",%progbits
 307              		.align	1
 308              		.global	rcu_system_clock_source_config
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 312              		.fpu softvfp
 314              	rcu_system_clock_source_config:
 315              	.LVL4:
 316              	.LFB65:
 226:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 227:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 228:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the system clock source
 229:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ck_sys: system clock source select
 230:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKSYSSRC_IRC8M: select CK_IRC8M as the CK_SYS source
 231:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKSYSSRC_HXTAL: select CK_HXTAL as the CK_SYS source
 232:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKSYSSRC_PLL: select CK_PLL as the CK_SYS source
 233:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 234:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 235:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 236:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_system_clock_source_config(uint32_t ck_sys)
 237:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 317              		.loc 1 237 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 0
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		@ link register save eliminated.
 238:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t cksys_source = 0U;
 322              		.loc 1 238 5 view .LVU50
 239:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     cksys_source = RCU_CFG0;
 323              		.loc 1 239 5 view .LVU51
 324              		.loc 1 239 18 is_stmt 0 view .LVU52
 325 0000 034A     		ldr	r2, .L20
 326 0002 5368     		ldr	r3, [r2, #4]
 327              	.LVL5:
 240:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the SCS bits and set according to ck_sys */
 241:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     cksys_source &= ~RCU_CFG0_SCS;
 328              		.loc 1 241 5 is_stmt 1 view .LVU53
 242:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ck_sys | cksys_source);
 329              		.loc 1 242 5 view .LVU54
 241:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ck_sys | cksys_source);
 330              		.loc 1 241 18 is_stmt 0 view .LVU55
 331 0004 23F00303 		bic	r3, r3, #3
 332              	.LVL6:
 333              		.loc 1 242 24 view .LVU56
 334 0008 0343     		orrs	r3, r3, r0
 335              	.LVL7:
 336              		.loc 1 242 14 view .LVU57
 337 000a 5360     		str	r3, [r2, #4]
 243:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 338              		.loc 1 243 1 view .LVU58
 339 000c 7047     		bx	lr
 340              	.L21:
 341 000e 00BF     		.align	2
 342              	.L20:
ARM GAS  /tmp/ccuByEzD.s 			page 11


 343 0010 00100240 		.word	1073876992
 344              		.cfi_endproc
 345              	.LFE65:
 347              		.section	.text.rcu_system_clock_source_get,"ax",%progbits
 348              		.align	1
 349              		.global	rcu_system_clock_source_get
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 353              		.fpu softvfp
 355              	rcu_system_clock_source_get:
 356              	.LFB66:
 244:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 245:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 246:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      get the system clock source
 247:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  none
 248:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 249:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     which clock is selected as CK_SYS source
 250:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SCSS_IRC8M: select CK_IRC8M as the CK_SYS source
 251:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SCSS_HXTAL: select CK_HXTAL as the CK_SYS source
 252:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SCSS_PLL: select CK_PLL as the CK_SYS source
 253:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 254:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** uint32_t rcu_system_clock_source_get(void)
 255:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 357              		.loc 1 255 1 is_stmt 1 view -0
 358              		.cfi_startproc
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361              		@ link register save eliminated.
 256:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     return (RCU_CFG0 & 0x0000000CU);
 362              		.loc 1 256 5 view .LVU60
 363              		.loc 1 256 22 is_stmt 0 view .LVU61
 364 0000 024B     		ldr	r3, .L23
 365 0002 5868     		ldr	r0, [r3, #4]
 257:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 366              		.loc 1 257 1 view .LVU62
 367 0004 00F00C00 		and	r0, r0, #12
 368 0008 7047     		bx	lr
 369              	.L24:
 370 000a 00BF     		.align	2
 371              	.L23:
 372 000c 00100240 		.word	1073876992
 373              		.cfi_endproc
 374              	.LFE66:
 376              		.section	.text.rcu_ahb_clock_config,"ax",%progbits
 377              		.align	1
 378              		.global	rcu_ahb_clock_config
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 382              		.fpu softvfp
 384              	rcu_ahb_clock_config:
 385              	.LVL8:
 386              	.LFB67:
 258:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 259:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 260:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the AHB clock prescaler selection
ARM GAS  /tmp/ccuByEzD.s 			page 12


 261:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ck_ahb: AHB clock prescaler selection
 262:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_AHB_CKSYS_DIVx, x=1, 2, 4, 8, 16, 64, 128, 256, 512
 263:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 264:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 265:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 266:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_ahb_clock_config(uint32_t ck_ahb)
 267:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 387              		.loc 1 267 1 is_stmt 1 view -0
 388              		.cfi_startproc
 389              		@ args = 0, pretend = 0, frame = 0
 390              		@ frame_needed = 0, uses_anonymous_args = 0
 391              		@ link register save eliminated.
 268:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t ahbpsc = 0U;
 392              		.loc 1 268 5 view .LVU64
 269:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ahbpsc = RCU_CFG0;
 393              		.loc 1 269 5 view .LVU65
 394              		.loc 1 269 12 is_stmt 0 view .LVU66
 395 0000 034A     		ldr	r2, .L26
 396 0002 5368     		ldr	r3, [r2, #4]
 397              	.LVL9:
 270:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the AHBPSC bits and set according to ck_ahb */
 271:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ahbpsc &= ~RCU_CFG0_AHBPSC;
 398              		.loc 1 271 5 is_stmt 1 view .LVU67
 272:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ck_ahb | ahbpsc);
 399              		.loc 1 272 5 view .LVU68
 271:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ck_ahb | ahbpsc);
 400              		.loc 1 271 12 is_stmt 0 view .LVU69
 401 0004 23F0F003 		bic	r3, r3, #240
 402              	.LVL10:
 403              		.loc 1 272 24 view .LVU70
 404 0008 0343     		orrs	r3, r3, r0
 405              	.LVL11:
 406              		.loc 1 272 14 view .LVU71
 407 000a 5360     		str	r3, [r2, #4]
 273:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 408              		.loc 1 273 1 view .LVU72
 409 000c 7047     		bx	lr
 410              	.L27:
 411 000e 00BF     		.align	2
 412              	.L26:
 413 0010 00100240 		.word	1073876992
 414              		.cfi_endproc
 415              	.LFE67:
 417              		.section	.text.rcu_apb1_clock_config,"ax",%progbits
 418              		.align	1
 419              		.global	rcu_apb1_clock_config
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 423              		.fpu softvfp
 425              	rcu_apb1_clock_config:
 426              	.LVL12:
 427              	.LFB68:
 274:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 275:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 276:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the APB1 clock prescaler selection
 277:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ck_apb1: APB1 clock prescaler selection
ARM GAS  /tmp/ccuByEzD.s 			page 13


 278:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV1: select CK_AHB as CK_APB1
 279:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV2: select CK_AHB/2 as CK_APB1
 280:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV4: select CK_AHB/4 as CK_APB1
 281:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV8: select CK_AHB/8 as CK_APB1
 282:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB1_CKAHB_DIV16: select CK_AHB/16 as CK_APB1
 283:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 284:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 285:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 286:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_apb1_clock_config(uint32_t ck_apb1)
 287:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 428              		.loc 1 287 1 is_stmt 1 view -0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 0
 431              		@ frame_needed = 0, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 288:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t apb1psc = 0U;
 433              		.loc 1 288 5 view .LVU74
 289:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     apb1psc = RCU_CFG0;
 434              		.loc 1 289 5 view .LVU75
 435              		.loc 1 289 13 is_stmt 0 view .LVU76
 436 0000 034A     		ldr	r2, .L29
 437 0002 5368     		ldr	r3, [r2, #4]
 438              	.LVL13:
 290:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the APB1PSC and set according to ck_apb1 */
 291:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     apb1psc &= ~RCU_CFG0_APB1PSC;
 439              		.loc 1 291 5 is_stmt 1 view .LVU77
 292:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ck_apb1 | apb1psc);
 440              		.loc 1 292 5 view .LVU78
 291:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ck_apb1 | apb1psc);
 441              		.loc 1 291 13 is_stmt 0 view .LVU79
 442 0004 23F4E063 		bic	r3, r3, #1792
 443              	.LVL14:
 444              		.loc 1 292 25 view .LVU80
 445 0008 0343     		orrs	r3, r3, r0
 446              	.LVL15:
 447              		.loc 1 292 14 view .LVU81
 448 000a 5360     		str	r3, [r2, #4]
 293:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 449              		.loc 1 293 1 view .LVU82
 450 000c 7047     		bx	lr
 451              	.L30:
 452 000e 00BF     		.align	2
 453              	.L29:
 454 0010 00100240 		.word	1073876992
 455              		.cfi_endproc
 456              	.LFE68:
 458              		.section	.text.rcu_apb2_clock_config,"ax",%progbits
 459              		.align	1
 460              		.global	rcu_apb2_clock_config
 461              		.syntax unified
 462              		.thumb
 463              		.thumb_func
 464              		.fpu softvfp
 466              	rcu_apb2_clock_config:
 467              	.LVL16:
 468              	.LFB69:
 294:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
ARM GAS  /tmp/ccuByEzD.s 			page 14


 295:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 296:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the APB2 clock prescaler selection
 297:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ck_apb2: APB2 clock prescaler selection
 298:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV1: select CK_AHB as CK_APB2
 299:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV2: select CK_AHB/2 as CK_APB2
 300:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV4: select CK_AHB/4 as CK_APB2
 301:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV8: select CK_AHB/8 as CK_APB2
 302:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_APB2_CKAHB_DIV16: select CK_AHB/16 as CK_APB2
 303:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 304:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 305:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 306:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_apb2_clock_config(uint32_t ck_apb2)
 307:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 469              		.loc 1 307 1 is_stmt 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 308:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t apb2psc = 0U;
 474              		.loc 1 308 5 view .LVU84
 309:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     apb2psc = RCU_CFG0;
 475              		.loc 1 309 5 view .LVU85
 476              		.loc 1 309 13 is_stmt 0 view .LVU86
 477 0000 034A     		ldr	r2, .L32
 478 0002 5368     		ldr	r3, [r2, #4]
 479              	.LVL17:
 310:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the APB2PSC and set according to ck_apb2 */
 311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     apb2psc &= ~RCU_CFG0_APB2PSC;
 480              		.loc 1 311 5 is_stmt 1 view .LVU87
 312:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ck_apb2 | apb2psc);
 481              		.loc 1 312 5 view .LVU88
 311:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ck_apb2 | apb2psc);
 482              		.loc 1 311 13 is_stmt 0 view .LVU89
 483 0004 23F46053 		bic	r3, r3, #14336
 484              	.LVL18:
 485              		.loc 1 312 25 view .LVU90
 486 0008 0343     		orrs	r3, r3, r0
 487              	.LVL19:
 488              		.loc 1 312 14 view .LVU91
 489 000a 5360     		str	r3, [r2, #4]
 313:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 490              		.loc 1 313 1 view .LVU92
 491 000c 7047     		bx	lr
 492              	.L33:
 493 000e 00BF     		.align	2
 494              	.L32:
 495 0010 00100240 		.word	1073876992
 496              		.cfi_endproc
 497              	.LFE69:
 499              		.section	.text.rcu_adc_clock_config,"ax",%progbits
 500              		.align	1
 501              		.global	rcu_adc_clock_config
 502              		.syntax unified
 503              		.thumb
 504              		.thumb_func
 505              		.fpu softvfp
 507              	rcu_adc_clock_config:
ARM GAS  /tmp/ccuByEzD.s 			page 15


 508              	.LVL20:
 509              	.LFB70:
 314:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 315:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 316:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the ADC clock prescaler selection
 317:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ck_adc: ADC clock prescaler selection, refer to rcu_adc_clock_enum
 318:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCCK_IRC14M: select CK_IRC14M as CK_ADC, only in GD32F130_150
 319:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCCK_IRC28M_DIV2: select CK_IRC28M/2 as CK_ADC, only in GD32F170_190
 320:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCCK_IRC28M: select CK_IRC28M as CK_ADC, only in GD32F170_190
 321:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV2: select CK_APB2/2 as CK_ADC
 322:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV4: select CK_APB2/4 as CK_ADC
 323:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV6: select CK_APB2/6 as CK_ADC
 324:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_ADCCK_APB2_DIV8: select CK_APB2/8 as CK_ADC
 325:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 326:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 327:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 328:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_adc_clock_config(rcu_adc_clock_enum ck_adc)
 329:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 510              		.loc 1 329 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 330:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the ADCPSC, ADCSEL, IRC28MDIV bits */
 331:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_ADCPSC;
 515              		.loc 1 331 5 view .LVU94
 516              		.loc 1 331 14 is_stmt 0 view .LVU95
 517 0000 134B     		ldr	r3, .L44
 518 0002 5A68     		ldr	r2, [r3, #4]
 519 0004 22F44042 		bic	r2, r2, #49152
 520 0008 5A60     		str	r2, [r3, #4]
 332:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 333:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 521              		.loc 1 333 5 is_stmt 1 view .LVU96
 522              		.loc 1 333 14 is_stmt 0 view .LVU97
 523 000a 1A6B     		ldr	r2, [r3, #48]
 524 000c 22F48072 		bic	r2, r2, #256
 525 0010 1A63     		str	r2, [r3, #48]
 334:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 335:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG2 &= ~(RCU_CFG2_ADCSEL | RCU_CFG2_IRC28MDIV);
 336:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
 337:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* set the ADC clock according to ck_adc */
 338:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     switch(ck_adc){
 526              		.loc 1 338 5 is_stmt 1 view .LVU98
 527 0012 0428     		cmp	r0, #4
 528 0014 08D8     		bhi	.L34
 529 0016 DFE800F0 		tbb	[pc, r0]
 530              	.L37:
 531 001a 03       		.byte	(.L41-.L37)/2
 532 001b 08       		.byte	(.L40-.L37)/2
 533 001c 0E       		.byte	(.L39-.L37)/2
 534 001d 12       		.byte	(.L38-.L37)/2
 535 001e 16       		.byte	(.L36-.L37)/2
 536 001f 00       		.p2align 1
 537              	.L41:
 339:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 340:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_ADCCK_IRC14M:
ARM GAS  /tmp/ccuByEzD.s 			page 16


 341:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 538              		.loc 1 341 9 view .LVU99
 539              		.loc 1 341 18 is_stmt 0 view .LVU100
 540 0020 1A6B     		ldr	r2, [r3, #48]
 541 0022 22F48072 		bic	r2, r2, #256
 542              	.L42:
 342:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 343:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 344:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_ADCCK_IRC28M_DIV2:
 345:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_IRC28MDIV;
 346:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 347:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 348:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_ADCCK_IRC28M:
 349:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_IRC28MDIV;
 350:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 &= ~RCU_CFG2_ADCSEL;
 351:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 352:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
 353:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_ADCCK_APB2_DIV2:
 354:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV2;
 355:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 356:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 357:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_ADCCK_APB2_DIV4:
 358:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV4;
 359:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 360:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 361:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_ADCCK_APB2_DIV6: 
 362:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV6;
 363:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 364:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 365:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_ADCCK_APB2_DIV8: 
 366:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG0 |= RCU_ADC_CKAPB2_DIV8;
 367:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 543              		.loc 1 367 18 view .LVU101
 544 0026 1A63     		str	r2, [r3, #48]
 368:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 545              		.loc 1 368 9 is_stmt 1 view .LVU102
 546              	.L34:
 369:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     default:
 370:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 371:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
 372:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 547              		.loc 1 372 1 is_stmt 0 view .LVU103
 548 0028 7047     		bx	lr
 549              	.L40:
 354:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 550              		.loc 1 354 9 is_stmt 1 view .LVU104
 354:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 551              		.loc 1 354 18 is_stmt 0 view .LVU105
 552 002a 5A68     		ldr	r2, [r3, #4]
 553              	.L43:
 366:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 554              		.loc 1 366 18 view .LVU106
 555 002c 5A60     		str	r2, [r3, #4]
 367:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 556              		.loc 1 367 9 is_stmt 1 view .LVU107
 367:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 557              		.loc 1 367 18 is_stmt 0 view .LVU108
ARM GAS  /tmp/ccuByEzD.s 			page 17


 558 002e 1A6B     		ldr	r2, [r3, #48]
 559 0030 42F48072 		orr	r2, r2, #256
 560 0034 F7E7     		b	.L42
 561              	.L39:
 358:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 562              		.loc 1 358 9 is_stmt 1 view .LVU109
 358:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 563              		.loc 1 358 18 is_stmt 0 view .LVU110
 564 0036 5A68     		ldr	r2, [r3, #4]
 565 0038 42F48042 		orr	r2, r2, #16384
 566 003c F6E7     		b	.L43
 567              	.L38:
 362:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 568              		.loc 1 362 9 is_stmt 1 view .LVU111
 362:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 569              		.loc 1 362 18 is_stmt 0 view .LVU112
 570 003e 5A68     		ldr	r2, [r3, #4]
 571 0040 42F40042 		orr	r2, r2, #32768
 572 0044 F2E7     		b	.L43
 573              	.L36:
 366:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 574              		.loc 1 366 9 is_stmt 1 view .LVU113
 366:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG2 |= RCU_CFG2_ADCSEL;
 575              		.loc 1 366 18 is_stmt 0 view .LVU114
 576 0046 5A68     		ldr	r2, [r3, #4]
 577 0048 42F44042 		orr	r2, r2, #49152
 578 004c EEE7     		b	.L43
 579              	.L45:
 580 004e 00BF     		.align	2
 581              	.L44:
 582 0050 00100240 		.word	1073876992
 583              		.cfi_endproc
 584              	.LFE70:
 586              		.section	.text.rcu_usbd_clock_config,"ax",%progbits
 587              		.align	1
 588              		.global	rcu_usbd_clock_config
 589              		.syntax unified
 590              		.thumb
 591              		.thumb_func
 592              		.fpu softvfp
 594              	rcu_usbd_clock_config:
 595              	.LVL21:
 596              	.LFB71:
 373:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 374:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 375:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 376:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the USBD clock prescaler selection
 377:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ck_usbd: USBD clock prescaler selection
 378:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USBD_CKPLL_DIV1_5: select CK_PLL/1.5 as CK_USBD
 379:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USBD_CKPLL_DIV1: select CK_PLL as CK_USBD
 380:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USBD_CKPLL_DIV2_5: select CK_PLL/2.5 as CK_USBD
 381:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USBD_CKPLL_DIV2: select CK_PLL/2 as CK_USBD
 382:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 383:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 384:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 385:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_usbd_clock_config(uint32_t ck_usbd)
 386:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
ARM GAS  /tmp/ccuByEzD.s 			page 18


 597              		.loc 1 386 1 is_stmt 1 view -0
 598              		.cfi_startproc
 599              		@ args = 0, pretend = 0, frame = 0
 600              		@ frame_needed = 0, uses_anonymous_args = 0
 601              		@ link register save eliminated.
 387:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the USBDPSC bits and set according to ck_usbd */
 388:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 &= ~RCU_CFG0_USBDPSC;
 602              		.loc 1 388 5 view .LVU116
 603              		.loc 1 388 14 is_stmt 0 view .LVU117
 604 0000 044B     		ldr	r3, .L47
 605 0002 5968     		ldr	r1, [r3, #4]
 606 0004 21F44001 		bic	r1, r1, #12582912
 607 0008 5960     		str	r1, [r3, #4]
 389:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 |= ck_usbd;
 608              		.loc 1 389 5 is_stmt 1 view .LVU118
 609              		.loc 1 389 14 is_stmt 0 view .LVU119
 610 000a 5A68     		ldr	r2, [r3, #4]
 611 000c 0243     		orrs	r2, r2, r0
 612 000e 5A60     		str	r2, [r3, #4]
 390:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 613              		.loc 1 390 1 view .LVU120
 614 0010 7047     		bx	lr
 615              	.L48:
 616 0012 00BF     		.align	2
 617              	.L47:
 618 0014 00100240 		.word	1073876992
 619              		.cfi_endproc
 620              	.LFE71:
 622              		.section	.text.rcu_ckout_config,"ax",%progbits
 623              		.align	1
 624              		.global	rcu_ckout_config
 625              		.syntax unified
 626              		.thumb
 627              		.thumb_func
 628              		.fpu softvfp
 630              	rcu_ckout_config:
 631              	.LVL22:
 632              	.LFB72:
 391:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 392:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 393:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the CK_OUT clock source and divider
 394:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ckout_src: CK_OUT clock source selection
 395:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_NONE: no clock selected
 396:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_IRC14M: IRC14M selected
 397:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_IRC40K: IRC40K selected
 398:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_LXTAL: LXTAL selected
 399:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_CKSYS: CKSYS selected
 400:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_IRC8M: IRC8M selected
 401:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_HXTAL: HXTAL selected
 402:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_CKPLL_DIV1: CK_PLL selected
 403:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUTSRC_CKPLL_DIV2: CK_PLL/2 selected
 404:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ckout_div: CK_OUT divider 
 405:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT_DIVx(x=1,2,4,8,16,32,64,128): CK_OUT is divided by x
 406:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 407:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 408:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 409:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_ckout_config(uint32_t ckout_src, uint32_t ckout_div)
ARM GAS  /tmp/ccuByEzD.s 			page 19


 410:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 633              		.loc 1 410 1 is_stmt 1 view -0
 634              		.cfi_startproc
 635              		@ args = 0, pretend = 0, frame = 0
 636              		@ frame_needed = 0, uses_anonymous_args = 0
 637              		@ link register save eliminated.
 411:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t ckout = 0U;
 638              		.loc 1 411 5 view .LVU122
 412:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ckout = RCU_CFG0;
 639              		.loc 1 412 5 view .LVU123
 640              		.loc 1 412 11 is_stmt 0 view .LVU124
 641 0000 034A     		ldr	r2, .L50
 642 0002 5368     		ldr	r3, [r2, #4]
 643              	.LVL23:
 413:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the CKOUTSEL, CKOUTDIV and PLLDV bits and set according to ckout_src and ckout_div */
 414:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ckout &= ~(RCU_CFG0_CKOUTSEL | RCU_CFG0_CKOUTDIV | RCU_CFG0_PLLDV);
 644              		.loc 1 414 5 is_stmt 1 view .LVU125
 415:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ckout | ckout_src | ckout_div);
 645              		.loc 1 415 5 view .LVU126
 414:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ckout | ckout_src | ckout_div);
 646              		.loc 1 414 11 is_stmt 0 view .LVU127
 647 0004 23F07743 		bic	r3, r3, #-150994944
 648              	.LVL24:
 649              		.loc 1 415 35 view .LVU128
 650 0008 0B43     		orrs	r3, r3, r1
 651              	.LVL25:
 652              		.loc 1 415 35 view .LVU129
 653 000a 0343     		orrs	r3, r3, r0
 654              		.loc 1 415 14 view .LVU130
 655 000c 5360     		str	r3, [r2, #4]
 416:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 656              		.loc 1 416 1 view .LVU131
 657 000e 7047     		bx	lr
 658              	.L51:
 659              		.align	2
 660              	.L50:
 661 0010 00100240 		.word	1073876992
 662              		.cfi_endproc
 663              	.LFE72:
 665              		.section	.text.rcu_pll_config,"ax",%progbits
 666              		.align	1
 667              		.global	rcu_pll_config
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 671              		.fpu softvfp
 673              	rcu_pll_config:
 674              	.LVL26:
 675              	.LFB73:
 417:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 418:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 419:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the CK_OUT0 clock source and divider
 420:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ckout0_src: CK_OUT0 clock source selection
 421:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_NONE: no clock selected
 422:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC28M: IRC28M selected
 423:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC40K: IRC40K selected
 424:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_LXTAL: LXTAL selected
ARM GAS  /tmp/ccuByEzD.s 			page 20


 425:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_CKSYS: CKSYS selected
 426:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_IRC8M: IRC8M selected
 427:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_HXTAL: HXTAL selected
 428:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV1: CK_PLL selected
 429:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0SRC_CKPLL_DIV2: CK_PLL/2 selected
 430:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ckout0_div: CK_OUT0 divider 
 431:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT0_DIVx(x=1,2,4,8,16,32,64,128): CK_OUT0 is divided by x
 432:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 433:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 434:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 435:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_ckout0_config(uint32_t ckout0_src, uint32_t ckout0_div)
 436:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 437:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t ckout0 = 0U;
 438:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ckout0 = RCU_CFG0;
 439:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the CKOUT0SEL, CKOUT0DIV and PLLDV bits and set according to ckout0_src and ckout0_div
 440:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ckout0 &= ~(RCU_CFG0_CKOUT0SEL | RCU_CFG0_CKOUT0DIV | RCU_CFG0_PLLDV);
 441:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 = (ckout0 | ckout0_src | ckout0_div);
 442:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 443:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 444:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 445:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the CK_OUT1 clock source and divider
 446:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ckout1_src: CK_OUT1 clock source selection
 447:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_NONE: no clock selected
 448:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_IRC28M: IRC28M selected
 449:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_IRC40K: IRC40K selected
 450:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_LXTAL: LXTAL selected
 451:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_CKSYS: CKSYS selected
 452:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_IRC8M: IRC8M selected
 453:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_HXTAL: HXTAL selected
 454:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_CKPLL_DIV1: CK_PLL selected
 455:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1SRC_CKPLL_DIV2: CK_PLL/2 selected
 456:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ckout1_div: CK_OUT1 divider 
 457:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CKOUT1_DIVx(x=1..64): CK_OUT1 is divided by x
 458:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 459:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 460:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 461:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_ckout1_config(uint32_t ckout1_src, uint32_t ckout1_div)
 462:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 463:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t ckout1 = 0U;
 464:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ckout1 = RCU_CFG3;
 465:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the CKOUT1SRC, CKOUT1DIV bits and set according to ckout1_src and ckout1_div */
 466:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ckout1 &= ~(RCU_CFG3_CKOUT1SRC | RCU_CFG3_CKOUT1DIV);
 467:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     if(RCU_CKOUT1SRC_CKPLL_DIV1 == ckout1_src){
 468:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG0 |= RCU_CFG0_PLLDV;
 469:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ckout1_src = CFG3_CKOUT1SRC(7);
 470:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }else if(RCU_CKOUT1SRC_CKPLL_DIV2 == ckout1_src){
 471:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CFG0 &= ~RCU_CFG0_PLLDV;
 472:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ckout1_src = CFG3_CKOUT1SRC(7);
 473:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }else{
 474:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
 475:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG3 = (ckout1 | ckout1_src | ckout1_div);
 476:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 477:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
 478:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 479:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 480:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the PLL clock source selection and PLL multiply factor
 481:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  pll_src: PLL clock source selection
ARM GAS  /tmp/ccuByEzD.s 			page 21


 482:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PLLSRC_IRC8M_DIV2: select CK_IRC8M/2 as PLL source clock
 483:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PLLSRC_HXTAL: select HXTAL as PLL source clock
 484:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  pll_mul: PLL multiply factor
 485:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PLL_MULx(x=2..32): PLL source clock * x
 486:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 487:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 488:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 489:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_pll_config(uint32_t pll_src, uint32_t pll_mul)
 490:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 676              		.loc 1 490 1 is_stmt 1 view -0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 0
 679              		@ frame_needed = 0, uses_anonymous_args = 0
 491:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF);
 680              		.loc 1 491 5 view .LVU133
 490:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 &= ~(RCU_CFG0_PLLSEL | RCU_CFG0_PLLMF);
 681              		.loc 1 490 1 is_stmt 0 view .LVU134
 682 0000 10B5     		push	{r4, lr}
 683              	.LCFI0:
 684              		.cfi_def_cfa_offset 8
 685              		.cfi_offset 4, -8
 686              		.cfi_offset 14, -4
 687              		.loc 1 491 14 view .LVU135
 688 0002 064C     		ldr	r4, .L53
 689 0004 6268     		ldr	r2, [r4, #4]
 690 0006 22F00362 		bic	r2, r2, #137363456
 691 000a 22F45022 		bic	r2, r2, #851968
 692 000e 6260     		str	r2, [r4, #4]
 492:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG0 |= (pll_src | pll_mul);
 693              		.loc 1 492 5 is_stmt 1 view .LVU136
 694              		.loc 1 492 14 is_stmt 0 view .LVU137
 695 0010 6368     		ldr	r3, [r4, #4]
 696 0012 0B43     		orrs	r3, r3, r1
 697 0014 0343     		orrs	r3, r3, r0
 698 0016 6360     		str	r3, [r4, #4]
 493:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 699              		.loc 1 493 1 view .LVU138
 700 0018 10BD     		pop	{r4, pc}
 701              	.L54:
 702 001a 00BF     		.align	2
 703              	.L53:
 704 001c 00100240 		.word	1073876992
 705              		.cfi_endproc
 706              	.LFE73:
 708              		.section	.text.rcu_usart_clock_config,"ax",%progbits
 709              		.align	1
 710              		.global	rcu_usart_clock_config
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 714              		.fpu softvfp
 716              	rcu_usart_clock_config:
 717              	.LVL27:
 718              	.LFB74:
 494:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 495:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 496:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the USART clock source selection
ARM GAS  /tmp/ccuByEzD.s 			page 22


 497:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ck_usart: USART clock source selection
 498:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USART0SRC_CKAPB2: CK_USART0 select CK_APB2
 499:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USART0SRC_CKSYS: CK_USART0 select CK_SYS
 500:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USART0SRC_LXTAL: CK_USART0 select CK_LXTAL
 501:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_USART0SRC_IRC8M: CK_USART0 select CK_IRC8M
 502:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 503:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 504:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 505:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_usart_clock_config(uint32_t ck_usart)
 506:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 719              		.loc 1 506 1 is_stmt 1 view -0
 720              		.cfi_startproc
 721              		@ args = 0, pretend = 0, frame = 0
 722              		@ frame_needed = 0, uses_anonymous_args = 0
 723              		@ link register save eliminated.
 507:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the USART0SEL bits and set according to ck_usart */
 508:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_USART0SEL;
 724              		.loc 1 508 5 view .LVU140
 725              		.loc 1 508 14 is_stmt 0 view .LVU141
 726 0000 044B     		ldr	r3, .L56
 727 0002 196B     		ldr	r1, [r3, #48]
 728 0004 21F00301 		bic	r1, r1, #3
 729 0008 1963     		str	r1, [r3, #48]
 509:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG2 |= ck_usart;
 730              		.loc 1 509 5 is_stmt 1 view .LVU142
 731              		.loc 1 509 14 is_stmt 0 view .LVU143
 732 000a 1A6B     		ldr	r2, [r3, #48]
 733 000c 0243     		orrs	r2, r2, r0
 734 000e 1A63     		str	r2, [r3, #48]
 510:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 735              		.loc 1 510 1 view .LVU144
 736 0010 7047     		bx	lr
 737              	.L57:
 738 0012 00BF     		.align	2
 739              	.L56:
 740 0014 00100240 		.word	1073876992
 741              		.cfi_endproc
 742              	.LFE74:
 744              		.section	.text.rcu_cec_clock_config,"ax",%progbits
 745              		.align	1
 746              		.global	rcu_cec_clock_config
 747              		.syntax unified
 748              		.thumb
 749              		.thumb_func
 750              		.fpu softvfp
 752              	rcu_cec_clock_config:
 753              	.LVL28:
 754              	.LFB75:
 511:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 512:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 513:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the CEC clock source selection
 514:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  ck_cec: CEC clock source selection
 515:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CECSRC_IRC8M_DIV244: CK_CEC select CK_IRC8M/244
 516:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_CECSRC_LXTAL: CK_CEC select CK_LXTAL
 517:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 518:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 519:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
ARM GAS  /tmp/ccuByEzD.s 			page 23


 520:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_cec_clock_config(uint32_t ck_cec)
 521:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 755              		.loc 1 521 1 is_stmt 1 view -0
 756              		.cfi_startproc
 757              		@ args = 0, pretend = 0, frame = 0
 758              		@ frame_needed = 0, uses_anonymous_args = 0
 759              		@ link register save eliminated.
 522:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the CECSEL bit and set according to ck_cec */
 523:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG2 &= ~RCU_CFG2_CECSEL;
 760              		.loc 1 523 5 view .LVU146
 761              		.loc 1 523 14 is_stmt 0 view .LVU147
 762 0000 044B     		ldr	r3, .L59
 763 0002 196B     		ldr	r1, [r3, #48]
 764 0004 21F04001 		bic	r1, r1, #64
 765 0008 1963     		str	r1, [r3, #48]
 524:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG2 |= ck_cec;
 766              		.loc 1 524 5 is_stmt 1 view .LVU148
 767              		.loc 1 524 14 is_stmt 0 view .LVU149
 768 000a 1A6B     		ldr	r2, [r3, #48]
 769 000c 0243     		orrs	r2, r2, r0
 770 000e 1A63     		str	r2, [r3, #48]
 525:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 771              		.loc 1 525 1 view .LVU150
 772 0010 7047     		bx	lr
 773              	.L60:
 774 0012 00BF     		.align	2
 775              	.L59:
 776 0014 00100240 		.word	1073876992
 777              		.cfi_endproc
 778              	.LFE75:
 780              		.section	.text.rcu_rtc_clock_config,"ax",%progbits
 781              		.align	1
 782              		.global	rcu_rtc_clock_config
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 786              		.fpu softvfp
 788              	rcu_rtc_clock_config:
 789              	.LVL29:
 790              	.LFB76:
 526:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 527:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 528:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the RTC clock source selection
 529:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  rtc_clock_source: RTC clock source selection
 530:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_RTCSRC_NONE: no clock selected
 531:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_RTCSRC_LXTAL: CK_LXTAL selected as RTC source clock
 532:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_RTCSRC_IRC40K: CK_IRC40K selected as RTC source clock
 533:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_RTCSRC_HXTAL_DIV32: CK_HXTAL/32 selected as RTC source clock
 534:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 535:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 536:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 537:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_rtc_clock_config(uint32_t rtc_clock_source)
 538:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 791              		.loc 1 538 1 is_stmt 1 view -0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 0
 794              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccuByEzD.s 			page 24


 795              		@ link register save eliminated.
 539:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the RTCSRC bits and set according to rtc_clock_source */
 540:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_RTCSRC;
 796              		.loc 1 540 5 view .LVU152
 797              		.loc 1 540 15 is_stmt 0 view .LVU153
 798 0000 044B     		ldr	r3, .L62
 799 0002 196A     		ldr	r1, [r3, #32]
 800 0004 21F44071 		bic	r1, r1, #768
 801 0008 1962     		str	r1, [r3, #32]
 541:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_BDCTL |= rtc_clock_source;
 802              		.loc 1 541 5 is_stmt 1 view .LVU154
 803              		.loc 1 541 15 is_stmt 0 view .LVU155
 804 000a 1A6A     		ldr	r2, [r3, #32]
 805 000c 0243     		orrs	r2, r2, r0
 806 000e 1A62     		str	r2, [r3, #32]
 542:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 807              		.loc 1 542 1 view .LVU156
 808 0010 7047     		bx	lr
 809              	.L63:
 810 0012 00BF     		.align	2
 811              	.L62:
 812 0014 00100240 		.word	1073876992
 813              		.cfi_endproc
 814              	.LFE76:
 816              		.section	.text.rcu_hxtal_prediv_config,"ax",%progbits
 817              		.align	1
 818              		.global	rcu_hxtal_prediv_config
 819              		.syntax unified
 820              		.thumb
 821              		.thumb_func
 822              		.fpu softvfp
 824              	rcu_hxtal_prediv_config:
 825              	.LVL30:
 826              	.LFB77:
 543:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 544:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F170_190
 545:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 546:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the SLCD clock source selection
 547:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  slcd_clock_source: SLCD clock source selection
 548:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SLCDSRC_NONE: no clock selected
 549:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SLCDSRC_LXTAL: CK_LXTAL selected as SLCD source clock
 550:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SLCDSRC_IRC40K: CK_IRC40K selected as SLCD source clock
 551:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_SLCDSRC_HXTAL_DIV32: CK_HXTAL/32 selected as SLCD source clock
 552:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 553:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 554:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 555:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_slcd_clock_config(uint32_t slcd_clock_source)
 556:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 557:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the bits and set according to rtc_clock_source */
 558:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_RTCSRC;
 559:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_BDCTL |= slcd_clock_source;
 560:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 561:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F170_190 */
 562:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 563:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 564:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the HXTAL divider used as input of PLL
 565:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  hxtal_prediv: HXTAL divider used as input of PLL
ARM GAS  /tmp/ccuByEzD.s 			page 25


 566:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PLL_HXTAL_DIVx(x=1..16): HXTAL divided x used as input of PLL
 567:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 568:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 569:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 570:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_hxtal_prediv_config(uint32_t hxtal_prediv)
 571:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 827              		.loc 1 571 1 is_stmt 1 view -0
 828              		.cfi_startproc
 829              		@ args = 0, pretend = 0, frame = 0
 830              		@ frame_needed = 0, uses_anonymous_args = 0
 831              		@ link register save eliminated.
 572:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t prediv = 0U;
 832              		.loc 1 572 5 view .LVU158
 573:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     prediv = RCU_CFG1;
 833              		.loc 1 573 5 view .LVU159
 834              		.loc 1 573 12 is_stmt 0 view .LVU160
 835 0000 034A     		ldr	r2, .L65
 836 0002 D36A     		ldr	r3, [r2, #44]
 837              	.LVL31:
 574:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the HXTALPREDV bits and set according to hxtal_prediv */
 575:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     prediv &= ~RCU_CFG1_HXTALPREDV;
 838              		.loc 1 575 5 is_stmt 1 view .LVU161
 576:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG1 = (prediv | hxtal_prediv);
 839              		.loc 1 576 5 view .LVU162
 575:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CFG1 = (prediv | hxtal_prediv);
 840              		.loc 1 575 12 is_stmt 0 view .LVU163
 841 0004 23F00F03 		bic	r3, r3, #15
 842              	.LVL32:
 843              		.loc 1 576 24 view .LVU164
 844 0008 0343     		orrs	r3, r3, r0
 845              	.LVL33:
 846              		.loc 1 576 14 view .LVU165
 847 000a D362     		str	r3, [r2, #44]
 577:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 848              		.loc 1 577 1 view .LVU166
 849 000c 7047     		bx	lr
 850              	.L66:
 851 000e 00BF     		.align	2
 852              	.L65:
 853 0010 00100240 		.word	1073876992
 854              		.cfi_endproc
 855              	.LFE77:
 857              		.section	.text.rcu_lxtal_drive_capability_config,"ax",%progbits
 858              		.align	1
 859              		.global	rcu_lxtal_drive_capability_config
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 863              		.fpu softvfp
 865              	rcu_lxtal_drive_capability_config:
 866              	.LVL34:
 867              	.LFB78:
 578:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 579:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 580:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      configure the LXTAL drive capability
 581:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  lxtal_dricap: drive capability of LXTAL
 582:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL_LOWDRI: lower driving capability
ARM GAS  /tmp/ccuByEzD.s 			page 26


 583:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL_MED_LOWDRI: medium low driving capability
 584:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL_MED_HIGHDRI: medium high driving capability
 585:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL_HIGHDRI: higher driving capability
 586:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 587:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 588:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 589:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_lxtal_drive_capability_config(uint32_t lxtal_dricap)
 590:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 868              		.loc 1 590 1 is_stmt 1 view -0
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 0
 871              		@ frame_needed = 0, uses_anonymous_args = 0
 872              		@ link register save eliminated.
 591:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the LXTALDRI bits and set according to lxtal_dricap */
 592:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_BDCTL &= ~RCU_BDCTL_LXTALDRI;
 873              		.loc 1 592 5 view .LVU168
 874              		.loc 1 592 15 is_stmt 0 view .LVU169
 875 0000 044B     		ldr	r3, .L68
 876 0002 196A     		ldr	r1, [r3, #32]
 877 0004 21F01801 		bic	r1, r1, #24
 878 0008 1962     		str	r1, [r3, #32]
 593:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_BDCTL |= lxtal_dricap;
 879              		.loc 1 593 5 is_stmt 1 view .LVU170
 880              		.loc 1 593 15 is_stmt 0 view .LVU171
 881 000a 1A6A     		ldr	r2, [r3, #32]
 882 000c 0243     		orrs	r2, r2, r0
 883 000e 1A62     		str	r2, [r3, #32]
 594:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 884              		.loc 1 594 1 view .LVU172
 885 0010 7047     		bx	lr
 886              	.L69:
 887 0012 00BF     		.align	2
 888              	.L68:
 889 0014 00100240 		.word	1073876992
 890              		.cfi_endproc
 891              	.LFE78:
 893              		.section	.text.rcu_flag_get,"ax",%progbits
 894              		.align	1
 895              		.global	rcu_flag_get
 896              		.syntax unified
 897              		.thumb
 898              		.thumb_func
 899              		.fpu softvfp
 901              	rcu_flag_get:
 902              	.LVL35:
 903              	.LFB79:
 595:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 596:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 597:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      get the clock stabilization and periphral reset flags
 598:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  flag: the clock stabilization and periphral reset flags, refer to rcu_flag_enum
 599:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_IRC40KSTB: IRC40K stabilization flag
 600:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_LXTALSTB: LXTAL stabilization flag
 601:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_IRC8MSTB: IRC8M stabilization flag
 602:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_HXTALSTB: HXTAL stabilization flag
 603:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_PLLSTB: PLL stabilization flag
 604:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_IRC14MSTB: IRC14M stabilization flag, only in GD32F130_150
 605:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_IRC28MSTB: IRC28M stabilization flag, only in GD32F170_190
ARM GAS  /tmp/ccuByEzD.s 			page 27


 606:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_V12RST: V12 domain Power reset flag
 607:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_OBLRST: Option byte loader reset flag
 608:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_EPRST: External PIN reset flag
 609:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_PORRST: Power reset flag
 610:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_SWRST: Software reset flag
 611:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_FWDGTRST: Free watchdog timer reset flag
 612:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_WWDGTRST: Window watchdog timer reset flag
 613:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_FLAG_LPRST: Low-power reset flag
 614:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 615:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     FlagStatus: SET or RESET
 616:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 617:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** FlagStatus rcu_flag_get(rcu_flag_enum flag)
 618:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 904              		.loc 1 618 1 is_stmt 1 view -0
 905              		.cfi_startproc
 906              		@ args = 0, pretend = 0, frame = 0
 907              		@ frame_needed = 0, uses_anonymous_args = 0
 908              		@ link register save eliminated.
 619:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     if(RESET != (RCU_REG_VAL(flag) & BIT(RCU_BIT_POS(flag)))){
 909              		.loc 1 619 5 view .LVU174
 910              		.loc 1 619 18 is_stmt 0 view .LVU175
 911 0000 8309     		lsrs	r3, r0, #6
 912 0002 03F18043 		add	r3, r3, #1073741824
 913 0006 03F50433 		add	r3, r3, #135168
 914 000a 1B68     		ldr	r3, [r3]
 915              		.loc 1 619 38 view .LVU176
 916 000c 00F01F00 		and	r0, r0, #31
 917              	.LVL36:
 918              		.loc 1 619 14 view .LVU177
 919 0010 23FA00F0 		lsr	r0, r3, r0
 620:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         return SET;
 621:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }else{
 622:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         return RESET;
 623:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
 624:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 920              		.loc 1 624 1 view .LVU178
 921 0014 00F00100 		and	r0, r0, #1
 922 0018 7047     		bx	lr
 923              		.cfi_endproc
 924              	.LFE79:
 926              		.section	.text.rcu_all_reset_flag_clear,"ax",%progbits
 927              		.align	1
 928              		.global	rcu_all_reset_flag_clear
 929              		.syntax unified
 930              		.thumb
 931              		.thumb_func
 932              		.fpu softvfp
 934              	rcu_all_reset_flag_clear:
 935              	.LFB80:
 625:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 626:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 627:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      clear the reset flag
 628:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  none
 629:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 630:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 631:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 632:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_all_reset_flag_clear(void)
ARM GAS  /tmp/ccuByEzD.s 			page 28


 633:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 936              		.loc 1 633 1 is_stmt 1 view -0
 937              		.cfi_startproc
 938              		@ args = 0, pretend = 0, frame = 0
 939              		@ frame_needed = 0, uses_anonymous_args = 0
 940              		@ link register save eliminated.
 634:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_RSTSCK |= RCU_RSTSCK_RSTFC;
 941              		.loc 1 634 5 view .LVU180
 942              		.loc 1 634 16 is_stmt 0 view .LVU181
 943 0000 024A     		ldr	r2, .L72
 944 0002 536A     		ldr	r3, [r2, #36]
 945 0004 43F08073 		orr	r3, r3, #16777216
 946 0008 5362     		str	r3, [r2, #36]
 635:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 947              		.loc 1 635 1 view .LVU182
 948 000a 7047     		bx	lr
 949              	.L73:
 950              		.align	2
 951              	.L72:
 952 000c 00100240 		.word	1073876992
 953              		.cfi_endproc
 954              	.LFE80:
 956              		.section	.text.rcu_interrupt_flag_get,"ax",%progbits
 957              		.align	1
 958              		.global	rcu_interrupt_flag_get
 959              		.syntax unified
 960              		.thumb
 961              		.thumb_func
 962              		.fpu softvfp
 964              	rcu_interrupt_flag_get:
 965              	.LVL37:
 966              	.LFB81:
 636:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 637:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 638:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      get the clock stabilization interrupt and ckm flags
 639:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  int_flag: interrupt and ckm flags, refer to rcu_int_flag_enum
 640:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB: IRC40K stabilization interrupt flag
 641:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB: LXTAL stabilization interrupt flag
 642:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB: IRC8M stabilization interrupt flag
 643:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB: HXTAL stabilization interrupt flag
 644:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB: PLL stabilization interrupt flag
 645:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC14MSTB: IRC14M stabilization interrupt flag, only in GD32F130_150
 646:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC28MSTB: IRC28M stabilization interrupt flag, only in GD32F170_190
 647:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_CKM: HXTAL clock stuck interrupt flag
 648:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 649:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     FlagStatus: SET or RESET
 650:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 651:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** FlagStatus rcu_interrupt_flag_get(rcu_int_flag_enum int_flag)
 652:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 967              		.loc 1 652 1 is_stmt 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971              		@ link register save eliminated.
 653:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     if(RESET != (RCU_INT & int_flag)){
 972              		.loc 1 653 5 view .LVU184
 973              		.loc 1 653 18 is_stmt 0 view .LVU185
ARM GAS  /tmp/ccuByEzD.s 			page 29


 974 0000 034B     		ldr	r3, .L75
 975 0002 9B68     		ldr	r3, [r3, #8]
 976              		.loc 1 653 7 view .LVU186
 977 0004 1842     		tst	r0, r3
 654:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         return SET;
 655:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }else{
 656:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         return RESET;
 657:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
 658:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 978              		.loc 1 658 1 view .LVU187
 979 0006 14BF     		ite	ne
 980 0008 0120     		movne	r0, #1
 981              	.LVL38:
 982              		.loc 1 658 1 view .LVU188
 983 000a 0020     		moveq	r0, #0
 984 000c 7047     		bx	lr
 985              	.L76:
 986 000e 00BF     		.align	2
 987              	.L75:
 988 0010 00100240 		.word	1073876992
 989              		.cfi_endproc
 990              	.LFE81:
 992              		.section	.text.rcu_interrupt_flag_clear,"ax",%progbits
 993              		.align	1
 994              		.global	rcu_interrupt_flag_clear
 995              		.syntax unified
 996              		.thumb
 997              		.thumb_func
 998              		.fpu softvfp
 1000              	rcu_interrupt_flag_clear:
 1001              	.LVL39:
 1002              	.LFB82:
 659:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 660:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 661:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      clear the interrupt flags
 662:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  int_flag_clear: clock stabilization and stuck interrupt flags clear, refer to rcu_i
 663:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC40KSTB_CLR: IRC40K stabilization interrupt flag clear
 664:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_LXTALSTB_CLR: LXTAL stabilization interrupt flag clear
 665:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC8MSTB_CLR: IRC8M stabilization interrupt flag clear
 666:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_HXTALSTB_CLR: HXTAL stabilization interrupt flag clear
 667:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_PLLSTB_CLR: PLL stabilization interrupt flag clear
 668:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC14MSTB_CLR: IRC14M stabilization interrupt flag clear, only in GD
 669:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_IRC28MSTB_CLR: IRC28M stabilization interrupt flag clear, only in GD
 670:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_FLAG_CKM_CLR: clock stuck interrupt flag clear
 671:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 672:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 673:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 674:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_interrupt_flag_clear(rcu_int_flag_clear_enum int_flag_clear)
 675:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1003              		.loc 1 675 1 is_stmt 1 view -0
 1004              		.cfi_startproc
 1005              		@ args = 0, pretend = 0, frame = 0
 1006              		@ frame_needed = 0, uses_anonymous_args = 0
 1007              		@ link register save eliminated.
 676:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_INT |= (uint32_t)int_flag_clear;
 1008              		.loc 1 676 5 view .LVU190
 1009              		.loc 1 676 13 is_stmt 0 view .LVU191
ARM GAS  /tmp/ccuByEzD.s 			page 30


 1010 0000 024A     		ldr	r2, .L78
 1011 0002 9368     		ldr	r3, [r2, #8]
 1012 0004 0343     		orrs	r3, r3, r0
 1013 0006 9360     		str	r3, [r2, #8]
 677:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1014              		.loc 1 677 1 view .LVU192
 1015 0008 7047     		bx	lr
 1016              	.L79:
 1017 000a 00BF     		.align	2
 1018              	.L78:
 1019 000c 00100240 		.word	1073876992
 1020              		.cfi_endproc
 1021              	.LFE82:
 1023              		.section	.text.rcu_interrupt_enable,"ax",%progbits
 1024              		.align	1
 1025              		.global	rcu_interrupt_enable
 1026              		.syntax unified
 1027              		.thumb
 1028              		.thumb_func
 1029              		.fpu softvfp
 1031              	rcu_interrupt_enable:
 1032              	.LVL40:
 1033              	.LFB83:
 678:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 679:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 680:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      enable the stabilization interrupt
 681:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 682:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt enable
 683:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt enable
 684:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt enable
 685:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt enable
 686:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt enable
 687:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_IRC14MSTB: IRC14M stabilization interrupt enable, only in GD32F130_150
 688:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_IRC28MSTB: IRC28M stabilization interrupt enable, only in GD32F170_190
 689:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 690:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 691:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 692:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_interrupt_enable(rcu_int_enum stab_int)
 693:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1034              		.loc 1 693 1 is_stmt 1 view -0
 1035              		.cfi_startproc
 1036              		@ args = 0, pretend = 0, frame = 0
 1037              		@ frame_needed = 0, uses_anonymous_args = 0
 1038              		@ link register save eliminated.
 694:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_INT |= (uint32_t)stab_int;
 1039              		.loc 1 694 5 view .LVU194
 1040              		.loc 1 694 13 is_stmt 0 view .LVU195
 1041 0000 024B     		ldr	r3, .L81
 1042 0002 9A68     		ldr	r2, [r3, #8]
 1043 0004 1043     		orrs	r0, r0, r2
 1044              	.LVL41:
 1045              		.loc 1 694 13 view .LVU196
 1046 0006 9860     		str	r0, [r3, #8]
 695:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1047              		.loc 1 695 1 view .LVU197
 1048 0008 7047     		bx	lr
 1049              	.L82:
ARM GAS  /tmp/ccuByEzD.s 			page 31


 1050 000a 00BF     		.align	2
 1051              	.L81:
 1052 000c 00100240 		.word	1073876992
 1053              		.cfi_endproc
 1054              	.LFE83:
 1056              		.section	.text.rcu_interrupt_disable,"ax",%progbits
 1057              		.align	1
 1058              		.global	rcu_interrupt_disable
 1059              		.syntax unified
 1060              		.thumb
 1061              		.thumb_func
 1062              		.fpu softvfp
 1064              	rcu_interrupt_disable:
 1065              	.LVL42:
 1066              	.LFB84:
 696:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 697:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 698:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 699:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      disable the stabilization interrupt
 700:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  stab_int: clock stabilization interrupt, refer to rcu_int_enum
 701:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_IRC40KSTB: IRC40K stabilization interrupt disable
 702:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_LXTALSTB: LXTAL stabilization interrupt disable
 703:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_IRC8MSTB: IRC8M stabilization interrupt disable
 704:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_HXTALSTB: HXTAL stabilization interrupt disable
 705:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_PLLSTB: PLL stabilization interrupt disable
 706:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_IRC14MSTB: IRC14M stabilization interrupt disable, only in GD32F130_150
 707:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_INT_IRC28MSTB: IRC28M stabilization interrupt disable, only in GD32F170_190
 708:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 709:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 710:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 711:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_interrupt_disable(rcu_int_enum stab_int)
 712:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1067              		.loc 1 712 1 is_stmt 1 view -0
 1068              		.cfi_startproc
 1069              		@ args = 0, pretend = 0, frame = 0
 1070              		@ frame_needed = 0, uses_anonymous_args = 0
 1071              		@ link register save eliminated.
 713:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_INT &= ~(uint32_t)stab_int;
 1072              		.loc 1 713 5 view .LVU199
 1073              		.loc 1 713 13 is_stmt 0 view .LVU200
 1074 0000 024A     		ldr	r2, .L84
 1075 0002 9368     		ldr	r3, [r2, #8]
 1076 0004 23EA0003 		bic	r3, r3, r0
 1077 0008 9360     		str	r3, [r2, #8]
 714:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1078              		.loc 1 714 1 view .LVU201
 1079 000a 7047     		bx	lr
 1080              	.L85:
 1081              		.align	2
 1082              	.L84:
 1083 000c 00100240 		.word	1073876992
 1084              		.cfi_endproc
 1085              	.LFE84:
 1087              		.section	.text.rcu_osci_stab_wait,"ax",%progbits
 1088              		.align	1
 1089              		.global	rcu_osci_stab_wait
 1090              		.syntax unified
ARM GAS  /tmp/ccuByEzD.s 			page 32


 1091              		.thumb
 1092              		.thumb_func
 1093              		.fpu softvfp
 1095              	rcu_osci_stab_wait:
 1096              	.LVL43:
 1097              	.LFB85:
 715:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 716:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 717:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      wait until oscillator stabilization flags is SET or oscillator startup is timeout 
 718:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 719:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 720:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 721:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 722:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC14M: IRC14M, only in GD32F130_150
 723:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC28M: IRC28M, only in GD32F170_190
 724:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC40K: IRC40K
 725:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PLL_CK: PLL
 726:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 727:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     ErrStatus: SUCCESS or ERROR
 728:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 729:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** ErrStatus rcu_osci_stab_wait(rcu_osci_type_enum osci)
 730:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1098              		.loc 1 730 1 is_stmt 1 view -0
 1099              		.cfi_startproc
 1100              		@ args = 0, pretend = 0, frame = 0
 1101              		@ frame_needed = 0, uses_anonymous_args = 0
 731:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t stb_cnt = 0U;
 1102              		.loc 1 731 5 view .LVU203
 732:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ErrStatus reval = ERROR;
 1103              		.loc 1 732 5 view .LVU204
 733:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     FlagStatus osci_stat = RESET;
 1104              		.loc 1 733 5 view .LVU205
 734:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     switch(osci){
 1105              		.loc 1 735 5 view .LVU206
 1106 0000 B0F5006F 		cmp	r0, #2048
 730:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t stb_cnt = 0U;
 1107              		.loc 1 730 1 is_stmt 0 view .LVU207
 1108 0004 08B5     		push	{r3, lr}
 1109              	.LCFI1:
 1110              		.cfi_def_cfa_offset 8
 1111              		.cfi_offset 3, -8
 1112              		.cfi_offset 14, -4
 1113              		.loc 1 735 5 view .LVU208
 1114 0006 27D0     		beq	.L101
 1115 0008 06D8     		bhi	.L88
 1116 000a 1028     		cmp	r0, #16
 1117 000c 15D0     		beq	.L102
 1118 000e 1828     		cmp	r0, #24
 1119 0010 43D0     		beq	.L103
 1120 0012 68B3     		cbz	r0, .L104
 1121              	.L114:
 1122 0014 0020     		movs	r0, #0
 1123              	.LVL44:
 1124              	.L92:
 736:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait HXTAL stable */
 737:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_HXTAL:
ARM GAS  /tmp/ccuByEzD.s 			page 33


 738:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         while((RESET == osci_stat) && (HXTAL_STARTUP_TIMEOUT != stb_cnt)){
 739:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 740:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 741:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 742:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 743:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* check whether flag is set or not */
 744:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_HXTALSTB)){
 745:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 746:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 747:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 748:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait LXTAL stable */
 749:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_LXTAL:
 750:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         while((RESET == osci_stat) && (LXTAL_STARTUP_TIMEOUT != stb_cnt)){
 751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 752:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 753:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 754:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 755:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* check whether flag is set or not */
 756:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_LXTALSTB)){
 757:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 758:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 759:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 760:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait IRC8M stable */
 761:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC8M:
 762:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         while((RESET == osci_stat) && (IRC8M_STARTUP_TIMEOUT != stb_cnt)){
 763:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 764:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 765:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 766:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 767:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* check whether flag is set or not */
 768:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC8MSTB)){
 769:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 770:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 771:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 772:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 773:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait IRC14M stable */
 774:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC14M:        
 775:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 776:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC14MSTB);
 777:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 778:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 779:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 780:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* check whether flag is set or not */
 781:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC14MSTB)){
 782:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 783:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 784:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 785:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 786:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait IRC28M stable */
 787:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC28M:
 788:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 789:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC28MSTB);
 790:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 791:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 792:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 793:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* check whether flag is set or not */
 794:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC28MSTB)){
ARM GAS  /tmp/ccuByEzD.s 			page 34


 795:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 796:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 797:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 798:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
 799:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait IRC40K stable */
 800:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC40K:
 801:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 803:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 804:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 805:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 806:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* check whether flag is set or not */
 807:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_IRC40KSTB)){
 808:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 809:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 810:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 811:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait PLL stable */
 812:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_PLL_CK:
 813:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         while((RESET == osci_stat) && (OSC_STARTUP_TIMEOUT != stb_cnt)){
 814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 815:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 816:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 817:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 818:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* check whether flag is set or not */
 819:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RESET != rcu_flag_get(RCU_FLAG_PLLSTB)){
 820:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 821:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 822:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 823:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     default:
 824:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 825:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
 826:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     
 827:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* return value */
 828:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     return reval;
 1125              		.loc 1 828 5 is_stmt 1 view .LVU209
 829:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1126              		.loc 1 829 1 is_stmt 0 view .LVU210
 1127 0016 08BD     		pop	{r3, pc}
 1128              	.LVL45:
 1129              	.L88:
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait HXTAL stable */
 1130              		.loc 1 735 5 view .LVU211
 1131 0018 B0F5106F 		cmp	r0, #2304
 1132 001c 32D0     		beq	.L105
 1133 001e B0F5506F 		cmp	r0, #3328
 1134 0022 F7D1     		bne	.L114
 1135 0024 214A     		ldr	r2, .L115
 1136              	.LVL46:
 1137              	.L94:
 776:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1138              		.loc 1 776 13 is_stmt 1 view .LVU212
 776:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1139              		.loc 1 776 25 is_stmt 0 view .LVU213
 1140 0026 40F60150 		movw	r0, #3329
 1141 002a FFF7FEFF 		bl	rcu_flag_get
 1142              	.LVL47:
 777:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
ARM GAS  /tmp/ccuByEzD.s 			page 35


 1143              		.loc 1 777 13 is_stmt 1 view .LVU214
 775:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC14MSTB);
 1144              		.loc 1 775 14 view .LVU215
 1145 002e 08B9     		cbnz	r0, .L98
 775:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC14MSTB);
 1146              		.loc 1 775 36 is_stmt 0 discriminator 1 view .LVU216
 1147 0030 013A     		subs	r2, r2, #1
 1148              	.LVL48:
 775:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC14MSTB);
 1149              		.loc 1 775 36 discriminator 1 view .LVU217
 1150 0032 F8D1     		bne	.L94
 1151              	.LVL49:
 1152              	.L98:
 781:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1153              		.loc 1 781 9 is_stmt 1 view .LVU218
 781:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1154              		.loc 1 781 21 is_stmt 0 view .LVU219
 1155 0034 40F60150 		movw	r0, #3329
 1156              	.LVL50:
 781:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1157              		.loc 1 781 21 view .LVU220
 1158 0038 08E0     		b	.L113
 1159              	.LVL51:
 1160              	.L102:
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait HXTAL stable */
 1161              		.loc 1 735 5 view .LVU221
 1162 003a 4FF40062 		mov	r2, #2048
 1163              	.LVL52:
 1164              	.L89:
 739:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1165              		.loc 1 739 13 is_stmt 1 view .LVU222
 739:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1166              		.loc 1 739 25 is_stmt 0 view .LVU223
 1167 003e 1120     		movs	r0, #17
 1168 0040 FFF7FEFF 		bl	rcu_flag_get
 1169              	.LVL53:
 740:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 1170              		.loc 1 740 13 is_stmt 1 view .LVU224
 738:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1171              		.loc 1 738 14 view .LVU225
 1172 0044 08B9     		cbnz	r0, .L95
 738:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1173              		.loc 1 738 36 is_stmt 0 discriminator 1 view .LVU226
 1174 0046 013A     		subs	r2, r2, #1
 1175              	.LVL54:
 738:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_HXTALSTB);
 1176              		.loc 1 738 36 discriminator 1 view .LVU227
 1177 0048 F9D1     		bne	.L89
 1178              	.LVL55:
 1179              	.L95:
 744:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1180              		.loc 1 744 9 is_stmt 1 view .LVU228
 744:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1181              		.loc 1 744 21 is_stmt 0 view .LVU229
 1182 004a 1120     		movs	r0, #17
 1183              	.LVL56:
 1184              	.L113:
ARM GAS  /tmp/ccuByEzD.s 			page 36


 819:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1185              		.loc 1 819 21 view .LVU230
 1186 004c FFF7FEFF 		bl	rcu_flag_get
 1187              	.LVL57:
 745:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 1188              		.loc 1 745 19 view .LVU231
 1189 0050 0038     		subs	r0, r0, #0
 1190 0052 18BF     		it	ne
 1191 0054 0120     		movne	r0, #1
 1192 0056 DEE7     		b	.L92
 1193              	.LVL58:
 1194              	.L101:
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait HXTAL stable */
 1195              		.loc 1 735 5 view .LVU232
 1196 0058 6FF07C42 		mvn	r2, #-67108864
 1197              	.LVL59:
 1198              	.L87:
 751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1199              		.loc 1 751 13 is_stmt 1 view .LVU233
 751:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1200              		.loc 1 751 25 is_stmt 0 view .LVU234
 1201 005c 40F60100 		movw	r0, #2049
 1202 0060 FFF7FEFF 		bl	rcu_flag_get
 1203              	.LVL60:
 752:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 1204              		.loc 1 752 13 is_stmt 1 view .LVU235
 750:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1205              		.loc 1 750 14 view .LVU236
 1206 0064 08B9     		cbnz	r0, .L96
 750:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1207              		.loc 1 750 36 is_stmt 0 discriminator 1 view .LVU237
 1208 0066 013A     		subs	r2, r2, #1
 1209              	.LVL61:
 750:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_LXTALSTB);
 1210              		.loc 1 750 36 discriminator 1 view .LVU238
 1211 0068 F8D1     		bne	.L87
 1212              	.LVL62:
 1213              	.L96:
 756:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1214              		.loc 1 756 9 is_stmt 1 view .LVU239
 756:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1215              		.loc 1 756 21 is_stmt 0 view .LVU240
 1216 006a 40F60100 		movw	r0, #2049
 1217              	.LVL63:
 756:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1218              		.loc 1 756 21 view .LVU241
 1219 006e EDE7     		b	.L113
 1220              	.LVL64:
 1221              	.L104:
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait HXTAL stable */
 1222              		.loc 1 735 5 view .LVU242
 1223 0070 4FF4A062 		mov	r2, #1280
 1224              	.LVL65:
 1225              	.L91:
 763:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1226              		.loc 1 763 13 is_stmt 1 view .LVU243
 763:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
ARM GAS  /tmp/ccuByEzD.s 			page 37


 1227              		.loc 1 763 25 is_stmt 0 view .LVU244
 1228 0074 0120     		movs	r0, #1
 1229 0076 FFF7FEFF 		bl	rcu_flag_get
 1230              	.LVL66:
 764:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 1231              		.loc 1 764 13 is_stmt 1 view .LVU245
 762:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1232              		.loc 1 762 14 view .LVU246
 1233 007a 08B9     		cbnz	r0, .L97
 762:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1234              		.loc 1 762 36 is_stmt 0 discriminator 1 view .LVU247
 1235 007c 013A     		subs	r2, r2, #1
 1236              	.LVL67:
 762:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC8MSTB);
 1237              		.loc 1 762 36 discriminator 1 view .LVU248
 1238 007e F9D1     		bne	.L91
 1239              	.LVL68:
 1240              	.L97:
 768:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1241              		.loc 1 768 9 is_stmt 1 view .LVU249
 768:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1242              		.loc 1 768 21 is_stmt 0 view .LVU250
 1243 0080 0120     		movs	r0, #1
 1244              	.LVL69:
 768:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1245              		.loc 1 768 21 view .LVU251
 1246 0082 E3E7     		b	.L113
 1247              	.LVL70:
 1248              	.L105:
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait HXTAL stable */
 1249              		.loc 1 735 5 view .LVU252
 1250 0084 094A     		ldr	r2, .L115
 1251              	.LVL71:
 1252              	.L93:
 802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1253              		.loc 1 802 13 is_stmt 1 view .LVU253
 802:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1254              		.loc 1 802 25 is_stmt 0 view .LVU254
 1255 0086 40F60110 		movw	r0, #2305
 1256 008a FFF7FEFF 		bl	rcu_flag_get
 1257              	.LVL72:
 803:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 1258              		.loc 1 803 13 is_stmt 1 view .LVU255
 801:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1259              		.loc 1 801 14 view .LVU256
 1260 008e 08B9     		cbnz	r0, .L99
 801:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1261              		.loc 1 801 36 is_stmt 0 discriminator 1 view .LVU257
 1262 0090 013A     		subs	r2, r2, #1
 1263              	.LVL73:
 801:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_IRC40KSTB);
 1264              		.loc 1 801 36 discriminator 1 view .LVU258
 1265 0092 F8D1     		bne	.L93
 1266              	.LVL74:
 1267              	.L99:
 807:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1268              		.loc 1 807 9 is_stmt 1 view .LVU259
ARM GAS  /tmp/ccuByEzD.s 			page 38


 807:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1269              		.loc 1 807 21 is_stmt 0 view .LVU260
 1270 0094 40F60110 		movw	r0, #2305
 1271              	.LVL75:
 807:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1272              		.loc 1 807 21 view .LVU261
 1273 0098 D8E7     		b	.L113
 1274              	.LVL76:
 1275              	.L103:
 735:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* wait HXTAL stable */
 1276              		.loc 1 735 5 view .LVU262
 1277 009a 044A     		ldr	r2, .L115
 1278              	.LVL77:
 1279              	.L90:
 814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1280              		.loc 1 814 13 is_stmt 1 view .LVU263
 814:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             stb_cnt++;
 1281              		.loc 1 814 25 is_stmt 0 view .LVU264
 1282 009c 1920     		movs	r0, #25
 1283 009e FFF7FEFF 		bl	rcu_flag_get
 1284              	.LVL78:
 815:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 1285              		.loc 1 815 13 is_stmt 1 view .LVU265
 813:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1286              		.loc 1 813 14 view .LVU266
 1287 00a2 08B9     		cbnz	r0, .L100
 813:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1288              		.loc 1 813 36 is_stmt 0 discriminator 1 view .LVU267
 1289 00a4 013A     		subs	r2, r2, #1
 1290              	.LVL79:
 813:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             osci_stat = rcu_flag_get(RCU_FLAG_PLLSTB);
 1291              		.loc 1 813 36 discriminator 1 view .LVU268
 1292 00a6 F9D1     		bne	.L90
 1293              	.LVL80:
 1294              	.L100:
 819:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1295              		.loc 1 819 9 is_stmt 1 view .LVU269
 819:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1296              		.loc 1 819 21 is_stmt 0 view .LVU270
 1297 00a8 1920     		movs	r0, #25
 1298              	.LVL81:
 819:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             reval = SUCCESS;
 1299              		.loc 1 819 21 view .LVU271
 1300 00aa CFE7     		b	.L113
 1301              	.L116:
 1302              		.align	2
 1303              	.L115:
 1304 00ac FFFF0F00 		.word	1048575
 1305              		.cfi_endproc
 1306              	.LFE85:
 1308              		.section	.text.rcu_osci_on,"ax",%progbits
 1309              		.align	1
 1310              		.global	rcu_osci_on
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1314              		.fpu softvfp
ARM GAS  /tmp/ccuByEzD.s 			page 39


 1316              	rcu_osci_on:
 1317              	.LFB103:
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 0
 1320              		@ frame_needed = 0, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 1322 0000 FFF7FEBF 		b	rcu_periph_clock_enable
 1323              		.cfi_endproc
 1324              	.LFE103:
 1326              		.section	.text.rcu_osci_off,"ax",%progbits
 1327              		.align	1
 1328              		.global	rcu_osci_off
 1329              		.syntax unified
 1330              		.thumb
 1331              		.thumb_func
 1332              		.fpu softvfp
 1334              	rcu_osci_off:
 1335              	.LFB109:
 1336              		.cfi_startproc
 1337              		@ args = 0, pretend = 0, frame = 0
 1338              		@ frame_needed = 0, uses_anonymous_args = 0
 1339              		@ link register save eliminated.
 1340 0000 FFF7FEBF 		b	rcu_periph_clock_disable
 1341              		.cfi_endproc
 1342              	.LFE109:
 1344              		.section	.text.rcu_osci_bypass_mode_enable,"ax",%progbits
 1345              		.align	1
 1346              		.global	rcu_osci_bypass_mode_enable
 1347              		.syntax unified
 1348              		.thumb
 1349              		.thumb_func
 1350              		.fpu softvfp
 1352              	rcu_osci_bypass_mode_enable:
 1353              	.LVL82:
 1354              	.LFB88:
 830:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 831:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 832:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      turn on the oscillator
 833:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 834:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 835:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 836:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 837:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC14M: IRC14M, only in GD32F130_150
 838:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC28M: IRC28M, only in GD32F170_190
 839:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC40K: IRC40K
 840:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PLL_CK: PLL
 841:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 842:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 843:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 844:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_osci_on(rcu_osci_type_enum osci)
 845:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 846:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_REG_VAL(osci) |= BIT(RCU_BIT_POS(osci));
 847:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 848:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 849:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 850:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      turn off the oscillator
 851:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
ARM GAS  /tmp/ccuByEzD.s 			page 40


 852:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 853:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 854:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC8M: IRC8M
 855:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC14M: IRC14M, only in GD32F130_150
 856:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC28M: IRC28M, only in GD32F170_190
 857:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_IRC40K: IRC40K
 858:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PLL_CK: PLL
 859:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 860:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 861:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 862:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_osci_off(rcu_osci_type_enum osci)
 863:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 864:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_REG_VAL(osci) &= ~BIT(RCU_BIT_POS(osci));
 865:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 866:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 867:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 868:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      enable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 869:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 870:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 871:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 872:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 873:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 874:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 875:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_osci_bypass_mode_enable(rcu_osci_type_enum osci)
 876:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1355              		.loc 1 876 1 is_stmt 1 view -0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 0
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359              		@ link register save eliminated.
 877:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t reg;
 1360              		.loc 1 877 5 view .LVU273
 878:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     switch(osci){
 1361              		.loc 1 878 5 view .LVU274
 1362 0000 1028     		cmp	r0, #16
 1363 0002 03D0     		beq	.L120
 1364 0004 B0F5006F 		cmp	r0, #2048
 1365 0008 0AD0     		beq	.L121
 1366 000a 7047     		bx	lr
 1367              	.L120:
 879:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_HXTAL:
 880:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* HXTALEN must be reset before enable the oscillator bypass mode */
 881:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         reg = RCU_CTL0;
 1368              		.loc 1 881 9 view .LVU275
 1369              		.loc 1 881 13 is_stmt 0 view .LVU276
 1370 000c 094B     		ldr	r3, .L123
 1371 000e 1A68     		ldr	r2, [r3]
 1372              	.LVL83:
 882:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1373              		.loc 1 882 9 is_stmt 1 view .LVU277
 1374              		.loc 1 882 18 is_stmt 0 view .LVU278
 1375 0010 1968     		ldr	r1, [r3]
 883:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CTL0 = (reg | RCU_CTL0_HXTALBPS);
 1376              		.loc 1 883 25 view .LVU279
 1377 0012 42F48022 		orr	r2, r2, #262144
 1378              	.LVL84:
 882:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
ARM GAS  /tmp/ccuByEzD.s 			page 41


 1379              		.loc 1 882 18 view .LVU280
 1380 0016 21F48031 		bic	r1, r1, #65536
 1381 001a 1960     		str	r1, [r3]
 1382              		.loc 1 883 9 is_stmt 1 view .LVU281
 1383              		.loc 1 883 18 is_stmt 0 view .LVU282
 1384 001c 1A60     		str	r2, [r3]
 884:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 1385              		.loc 1 884 9 is_stmt 1 view .LVU283
 1386 001e 7047     		bx	lr
 1387              	.L121:
 885:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_LXTAL:
 886:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* LXTALEN must be reset before enable the oscillator bypass mode */
 887:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         reg = RCU_BDCTL;
 1388              		.loc 1 887 9 view .LVU284
 1389              		.loc 1 887 13 is_stmt 0 view .LVU285
 1390 0020 044B     		ldr	r3, .L123
 1391 0022 1A6A     		ldr	r2, [r3, #32]
 1392              	.LVL85:
 888:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1393              		.loc 1 888 9 is_stmt 1 view .LVU286
 1394              		.loc 1 888 19 is_stmt 0 view .LVU287
 1395 0024 196A     		ldr	r1, [r3, #32]
 889:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_BDCTL = (reg | RCU_BDCTL_LXTALBPS);
 1396              		.loc 1 889 26 view .LVU288
 1397 0026 42F00402 		orr	r2, r2, #4
 1398              	.LVL86:
 888:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1399              		.loc 1 888 19 view .LVU289
 1400 002a 21F00101 		bic	r1, r1, #1
 1401 002e 1962     		str	r1, [r3, #32]
 1402              		.loc 1 889 9 is_stmt 1 view .LVU290
 1403              		.loc 1 889 19 is_stmt 0 view .LVU291
 1404 0030 1A62     		str	r2, [r3, #32]
 890:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 1405              		.loc 1 890 9 is_stmt 1 view .LVU292
 891:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC8M:
 892:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 893:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC14M:
 894:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 895:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC28M:
 896:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
 897:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC40K:
 898:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_PLL_CK:
 899:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 900:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     default:
 901:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 902:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
 903:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1406              		.loc 1 903 1 is_stmt 0 view .LVU293
 1407 0032 7047     		bx	lr
 1408              	.L124:
 1409              		.align	2
 1410              	.L123:
 1411 0034 00100240 		.word	1073876992
 1412              		.cfi_endproc
 1413              	.LFE88:
 1415              		.section	.text.rcu_osci_bypass_mode_disable,"ax",%progbits
ARM GAS  /tmp/ccuByEzD.s 			page 42


 1416              		.align	1
 1417              		.global	rcu_osci_bypass_mode_disable
 1418              		.syntax unified
 1419              		.thumb
 1420              		.thumb_func
 1421              		.fpu softvfp
 1423              	rcu_osci_bypass_mode_disable:
 1424              	.LVL87:
 1425              	.LFB89:
 904:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 905:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 906:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      disable the oscillator bypass mode, HXTALEN or LXTALEN must be reset before it
 907:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  osci: oscillator types, refer to rcu_osci_type_enum
 908:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_HXTAL: HXTAL
 909:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_LXTAL: LXTAL
 910:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 911:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 912:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 913:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_osci_bypass_mode_disable(rcu_osci_type_enum osci)
 914:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1426              		.loc 1 914 1 is_stmt 1 view -0
 1427              		.cfi_startproc
 1428              		@ args = 0, pretend = 0, frame = 0
 1429              		@ frame_needed = 0, uses_anonymous_args = 0
 1430              		@ link register save eliminated.
 915:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t reg;
 1431              		.loc 1 915 5 view .LVU295
 916:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     switch(osci){
 1432              		.loc 1 916 5 view .LVU296
 1433 0000 1028     		cmp	r0, #16
 1434 0002 03D0     		beq	.L126
 1435 0004 B0F5006F 		cmp	r0, #2048
 1436 0008 0AD0     		beq	.L127
 1437 000a 7047     		bx	lr
 1438              	.L126:
 917:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_HXTAL:
 918:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* HXTALEN must be reset before disable the oscillator bypass mode */
 919:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         reg = RCU_CTL0;
 1439              		.loc 1 919 9 view .LVU297
 1440              		.loc 1 919 13 is_stmt 0 view .LVU298
 1441 000c 094B     		ldr	r3, .L129
 1442 000e 1A68     		ldr	r2, [r3]
 1443              	.LVL88:
 920:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1444              		.loc 1 920 9 is_stmt 1 view .LVU299
 1445              		.loc 1 920 18 is_stmt 0 view .LVU300
 1446 0010 1968     		ldr	r1, [r3]
 921:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CTL0 = (reg & (~RCU_CTL0_HXTALBPS));
 1447              		.loc 1 921 25 view .LVU301
 1448 0012 22F48022 		bic	r2, r2, #262144
 1449              	.LVL89:
 920:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_CTL0 &= ~RCU_CTL0_HXTALEN;
 1450              		.loc 1 920 18 view .LVU302
 1451 0016 21F48031 		bic	r1, r1, #65536
 1452 001a 1960     		str	r1, [r3]
 1453              		.loc 1 921 9 is_stmt 1 view .LVU303
 1454              		.loc 1 921 18 is_stmt 0 view .LVU304
ARM GAS  /tmp/ccuByEzD.s 			page 43


 1455 001c 1A60     		str	r2, [r3]
 922:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 1456              		.loc 1 922 9 is_stmt 1 view .LVU305
 1457 001e 7047     		bx	lr
 1458              	.L127:
 923:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_LXTAL:
 924:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* LXTALEN must be reset before disable the oscillator bypass mode */
 925:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         reg = RCU_BDCTL;
 1459              		.loc 1 925 9 view .LVU306
 1460              		.loc 1 925 13 is_stmt 0 view .LVU307
 1461 0020 044B     		ldr	r3, .L129
 1462 0022 1A6A     		ldr	r2, [r3, #32]
 1463              	.LVL90:
 926:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1464              		.loc 1 926 9 is_stmt 1 view .LVU308
 1465              		.loc 1 926 19 is_stmt 0 view .LVU309
 1466 0024 196A     		ldr	r1, [r3, #32]
 927:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_BDCTL =(reg & (~RCU_BDCTL_LXTALBPS));
 1467              		.loc 1 927 25 view .LVU310
 1468 0026 22F00402 		bic	r2, r2, #4
 1469              	.LVL91:
 926:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         RCU_BDCTL &= ~RCU_BDCTL_LXTALEN;
 1470              		.loc 1 926 19 view .LVU311
 1471 002a 21F00101 		bic	r1, r1, #1
 1472 002e 1962     		str	r1, [r3, #32]
 1473              		.loc 1 927 9 is_stmt 1 view .LVU312
 1474              		.loc 1 927 19 is_stmt 0 view .LVU313
 1475 0030 1A62     		str	r2, [r3, #32]
 928:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 1476              		.loc 1 928 9 is_stmt 1 view .LVU314
 929:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC8M:
 930:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 931:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC14M:
 932:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 933:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC28M:
 934:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
 935:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_IRC40K:
 936:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case RCU_PLL_CK:
 937:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 938:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     default:
 939:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 940:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
 941:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1477              		.loc 1 941 1 is_stmt 0 view .LVU315
 1478 0032 7047     		bx	lr
 1479              	.L130:
 1480              		.align	2
 1481              	.L129:
 1482 0034 00100240 		.word	1073876992
 1483              		.cfi_endproc
 1484              	.LFE89:
 1486              		.section	.text.rcu_hxtal_clock_monitor_enable,"ax",%progbits
 1487              		.align	1
 1488              		.global	rcu_hxtal_clock_monitor_enable
 1489              		.syntax unified
 1490              		.thumb
 1491              		.thumb_func
ARM GAS  /tmp/ccuByEzD.s 			page 44


 1492              		.fpu softvfp
 1494              	rcu_hxtal_clock_monitor_enable:
 1495              	.LFB90:
 942:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 943:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 944:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      enable the HXTAL clock monitor
 945:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  none
 946:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 947:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 948:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 949:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 950:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_hxtal_clock_monitor_enable(void)
 951:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1496              		.loc 1 951 1 is_stmt 1 view -0
 1497              		.cfi_startproc
 1498              		@ args = 0, pretend = 0, frame = 0
 1499              		@ frame_needed = 0, uses_anonymous_args = 0
 1500              		@ link register save eliminated.
 952:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL0 |= RCU_CTL0_CKMEN;
 1501              		.loc 1 952 5 view .LVU317
 1502              		.loc 1 952 14 is_stmt 0 view .LVU318
 1503 0000 024A     		ldr	r2, .L132
 1504 0002 1368     		ldr	r3, [r2]
 1505 0004 43F40023 		orr	r3, r3, #524288
 1506 0008 1360     		str	r3, [r2]
 953:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1507              		.loc 1 953 1 view .LVU319
 1508 000a 7047     		bx	lr
 1509              	.L133:
 1510              		.align	2
 1511              	.L132:
 1512 000c 00100240 		.word	1073876992
 1513              		.cfi_endproc
 1514              	.LFE90:
 1516              		.section	.text.rcu_hxtal_clock_monitor_disable,"ax",%progbits
 1517              		.align	1
 1518              		.global	rcu_hxtal_clock_monitor_disable
 1519              		.syntax unified
 1520              		.thumb
 1521              		.thumb_func
 1522              		.fpu softvfp
 1524              	rcu_hxtal_clock_monitor_disable:
 1525              	.LFB91:
 954:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 955:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 956:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      disable the HXTAL clock monitor
 957:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  none
 958:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 959:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 960:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 961:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_hxtal_clock_monitor_disable(void)
 962:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1526              		.loc 1 962 1 is_stmt 1 view -0
 1527              		.cfi_startproc
 1528              		@ args = 0, pretend = 0, frame = 0
 1529              		@ frame_needed = 0, uses_anonymous_args = 0
 1530              		@ link register save eliminated.
ARM GAS  /tmp/ccuByEzD.s 			page 45


 963:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL0 &= ~RCU_CTL0_CKMEN;
 1531              		.loc 1 963 5 view .LVU321
 1532              		.loc 1 963 14 is_stmt 0 view .LVU322
 1533 0000 024A     		ldr	r2, .L135
 1534 0002 1368     		ldr	r3, [r2]
 1535 0004 23F40023 		bic	r3, r3, #524288
 1536 0008 1360     		str	r3, [r2]
 964:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1537              		.loc 1 964 1 view .LVU323
 1538 000a 7047     		bx	lr
 1539              	.L136:
 1540              		.align	2
 1541              	.L135:
 1542 000c 00100240 		.word	1073876992
 1543              		.cfi_endproc
 1544              	.LFE91:
 1546              		.section	.text.rcu_irc8m_adjust_value_set,"ax",%progbits
 1547              		.align	1
 1548              		.global	rcu_irc8m_adjust_value_set
 1549              		.syntax unified
 1550              		.thumb
 1551              		.thumb_func
 1552              		.fpu softvfp
 1554              	rcu_irc8m_adjust_value_set:
 1555              	.LVL92:
 1556              	.LFB92:
 965:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 966:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 967:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      set the IRC8M adjust value
 968:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  irc8m_adjval: IRC8M adjust value, must be between 0 and 0x1F
 969:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 970:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 971:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 972:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_irc8m_adjust_value_set(uint8_t irc8m_adjval)
 973:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1557              		.loc 1 973 1 is_stmt 1 view -0
 1558              		.cfi_startproc
 1559              		@ args = 0, pretend = 0, frame = 0
 1560              		@ frame_needed = 0, uses_anonymous_args = 0
 1561              		@ link register save eliminated.
 974:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t adjust = 0U;
 1562              		.loc 1 974 5 view .LVU325
 975:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     adjust = RCU_CTL0;
 1563              		.loc 1 975 5 view .LVU326
 1564              		.loc 1 975 12 is_stmt 0 view .LVU327
 1565 0000 034A     		ldr	r2, .L138
 1566 0002 1368     		ldr	r3, [r2]
 1567              	.LVL93:
 976:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the IRC8MADJ bits and set according to irc8m_adjval */
 977:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     adjust &= ~RCU_CTL0_IRC8MADJ;
 1568              		.loc 1 977 5 is_stmt 1 view .LVU328
 978:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL0 = (adjust | ((uint32_t)(irc8m_adjval)<<3));
 1569              		.loc 1 978 5 view .LVU329
 977:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL0 = (adjust | ((uint32_t)(irc8m_adjval)<<3));
 1570              		.loc 1 977 12 is_stmt 0 view .LVU330
 1571 0004 23F0F803 		bic	r3, r3, #248
 1572              	.LVL94:
ARM GAS  /tmp/ccuByEzD.s 			page 46


 1573              		.loc 1 978 24 view .LVU331
 1574 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 1575              	.LVL95:
 1576              		.loc 1 978 14 view .LVU332
 1577 000c 1360     		str	r3, [r2]
 979:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1578              		.loc 1 979 1 view .LVU333
 1579 000e 7047     		bx	lr
 1580              	.L139:
 1581              		.align	2
 1582              	.L138:
 1583 0010 00100240 		.word	1073876992
 1584              		.cfi_endproc
 1585              	.LFE92:
 1587              		.section	.text.rcu_irc14m_adjust_value_set,"ax",%progbits
 1588              		.align	1
 1589              		.global	rcu_irc14m_adjust_value_set
 1590              		.syntax unified
 1591              		.thumb
 1592              		.thumb_func
 1593              		.fpu softvfp
 1595              	rcu_irc14m_adjust_value_set:
 1596              	.LVL96:
 1597              	.LFB93:
 980:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
 981:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 982:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 983:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      set the IRC14M adjust value
 984:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  irc14m_adjval: IRC14M adjust value, must be between 0 and 0x1F
 985:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
 986:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
 987:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
 988:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_irc14m_adjust_value_set(uint8_t irc14m_adjval)
 989:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1598              		.loc 1 989 1 is_stmt 1 view -0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 0
 1601              		@ frame_needed = 0, uses_anonymous_args = 0
 1602              		@ link register save eliminated.
 990:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t adjust = 0U;
 1603              		.loc 1 990 5 view .LVU335
 991:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     adjust = RCU_CTL1;
 1604              		.loc 1 991 5 view .LVU336
 1605              		.loc 1 991 12 is_stmt 0 view .LVU337
 1606 0000 034A     		ldr	r2, .L141
 1607 0002 536B     		ldr	r3, [r2, #52]
 1608              	.LVL97:
 992:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the IRC14MADJ bits and set according to irc14m_adjval */
 993:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     adjust &= ~RCU_CTL1_IRC14MADJ;
 1609              		.loc 1 993 5 is_stmt 1 view .LVU338
 994:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL1 = (adjust | ((uint32_t)(irc14m_adjval)<<3));
 1610              		.loc 1 994 5 view .LVU339
 993:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL1 = (adjust | ((uint32_t)(irc14m_adjval)<<3));
 1611              		.loc 1 993 12 is_stmt 0 view .LVU340
 1612 0004 23F0F803 		bic	r3, r3, #248
 1613              	.LVL98:
 1614              		.loc 1 994 24 view .LVU341
ARM GAS  /tmp/ccuByEzD.s 			page 47


 1615 0008 43EAC003 		orr	r3, r3, r0, lsl #3
 1616              	.LVL99:
 1617              		.loc 1 994 14 view .LVU342
 1618 000c 5363     		str	r3, [r2, #52]
 995:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1619              		.loc 1 995 1 view .LVU343
 1620 000e 7047     		bx	lr
 1621              	.L142:
 1622              		.align	2
 1623              	.L141:
 1624 0010 00100240 		.word	1073876992
 1625              		.cfi_endproc
 1626              	.LFE93:
 1628              		.section	.text.rcu_voltage_key_unlock,"ax",%progbits
 1629              		.align	1
 1630              		.global	rcu_voltage_key_unlock
 1631              		.syntax unified
 1632              		.thumb
 1633              		.thumb_func
 1634              		.fpu softvfp
 1636              	rcu_voltage_key_unlock:
 1637              	.LFB94:
 996:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 997:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
 998:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      set the IRC28M adjust value
 999:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  irc28m_adjval: IRC28M adjust value, must be between 0 and 0x1F
1000:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
1001:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
1002:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
1003:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_irc28m_adjust_value_set(uint8_t irc28m_adjval)
1004:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
1005:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t adjust = 0U;
1006:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     adjust = RCU_CTL1;
1007:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the IRC28MADJ bits and set according to irc28m_adjval */
1008:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     adjust &= ~RCU_CTL1_IRC28MADJ;
1009:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_CTL1 = (adjust | ((uint32_t)(irc28m_adjval)<<3));
1010:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
1011:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
1012:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
1013:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
1014:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      unlock the voltage key
1015:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  none
1016:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
1017:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
1018:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
1019:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_voltage_key_unlock(void)
1020:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1638              		.loc 1 1020 1 is_stmt 1 view -0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 0
 1641              		@ frame_needed = 0, uses_anonymous_args = 0
 1642              		@ link register save eliminated.
1021:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the KEY bits and set 0x1A2B3C4D */
1022:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_VKEY &= ~RCU_VKEY_KEY;
 1643              		.loc 1 1022 5 view .LVU345
 1644              		.loc 1 1022 14 is_stmt 0 view .LVU346
 1645 0000 064B     		ldr	r3, .L144
ARM GAS  /tmp/ccuByEzD.s 			page 48


 1646 0002 D3F80021 		ldr	r2, [r3, #256]
 1647 0006 0022     		movs	r2, #0
 1648 0008 C3F80021 		str	r2, [r3, #256]
1023:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_VKEY |= RCU_VKEY_UNLOCK;
 1649              		.loc 1 1023 5 is_stmt 1 view .LVU347
 1650              		.loc 1 1023 14 is_stmt 0 view .LVU348
 1651 000c D3F80011 		ldr	r1, [r3, #256]
 1652 0010 034A     		ldr	r2, .L144+4
 1653 0012 0A43     		orrs	r2, r2, r1
 1654 0014 C3F80021 		str	r2, [r3, #256]
1024:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1655              		.loc 1 1024 1 view .LVU349
 1656 0018 7047     		bx	lr
 1657              	.L145:
 1658 001a 00BF     		.align	2
 1659              	.L144:
 1660 001c 00100240 		.word	1073876992
 1661 0020 4D3C2B1A 		.word	439041101
 1662              		.cfi_endproc
 1663              	.LFE94:
 1665              		.section	.text.rcu_deepsleep_voltage_set,"ax",%progbits
 1666              		.align	1
 1667              		.global	rcu_deepsleep_voltage_set
 1668              		.syntax unified
 1669              		.thumb
 1670              		.thumb_func
 1671              		.fpu softvfp
 1673              	rcu_deepsleep_voltage_set:
 1674              	.LVL100:
 1675              	.LFB95:
1025:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
1026:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
1027:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      set voltage in deep sleep mode
1028:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  dsvol: deep sleep mode voltage
1029:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_2: the core voltage is 1.2V, only in GD32F130_150
1030:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_1: the core voltage is 1.1V, only in GD32F130_150
1031:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_0: the core voltage is 1.0V, only in GD32F130_150
1032:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_0_9: the core voltage is 0.9V, only in GD32F130_150
1033:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
1034:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_8: the core voltage is 1.8V, only in GD32F170_190
1035:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_6: the core voltage is 1.6V, only in GD32F170_190
1036:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_4: the core voltage is 1.4V, only in GD32F170_190
1037:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_DEEPSLEEP_V_1_2: the core voltage is 1.2V, only in GD32F170_190
1038:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
1039:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
1040:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
1041:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_deepsleep_voltage_set(uint32_t dsvol)
1042:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1676              		.loc 1 1042 1 is_stmt 1 view -0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 0
 1679              		@ frame_needed = 0, uses_anonymous_args = 0
 1680              		@ link register save eliminated.
1043:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the DSLPVS bits and set according to dsvol */
1044:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_DSV &= ~RCU_DSV_DSLPVS;
 1681              		.loc 1 1044 5 view .LVU351
 1682              		.loc 1 1044 13 is_stmt 0 view .LVU352
ARM GAS  /tmp/ccuByEzD.s 			page 49


 1683 0000 064B     		ldr	r3, .L147
 1684 0002 D3F83411 		ldr	r1, [r3, #308]
 1685 0006 21F00701 		bic	r1, r1, #7
 1686 000a C3F83411 		str	r1, [r3, #308]
1045:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_DSV |= dsvol;
 1687              		.loc 1 1045 5 is_stmt 1 view .LVU353
 1688              		.loc 1 1045 13 is_stmt 0 view .LVU354
 1689 000e D3F83421 		ldr	r2, [r3, #308]
 1690 0012 0243     		orrs	r2, r2, r0
 1691 0014 C3F83421 		str	r2, [r3, #308]
1046:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1692              		.loc 1 1046 1 view .LVU355
 1693 0018 7047     		bx	lr
 1694              	.L148:
 1695 001a 00BF     		.align	2
 1696              	.L147:
 1697 001c 00100240 		.word	1073876992
 1698              		.cfi_endproc
 1699              	.LFE95:
 1701              		.section	.text.rcu_power_down_voltage_set,"ax",%progbits
 1702              		.align	1
 1703              		.global	rcu_power_down_voltage_set
 1704              		.syntax unified
 1705              		.thumb
 1706              		.thumb_func
 1707              		.fpu softvfp
 1709              	rcu_power_down_voltage_set:
 1710              	.LVL101:
 1711              	.LFB96:
1047:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
1048:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
1049:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
1050:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      set the power down voltage
1051:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  pdvol: power down voltage select
1052:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PDR_V_2_6: power down voltage is 2.6V
1053:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        RCU_PDR_V_1_8: power down voltage is 1.8V
1054:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
1055:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     none
1056:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
1057:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** void rcu_power_down_voltage_set(uint32_t pdvol)
1058:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1712              		.loc 1 1058 1 is_stmt 1 view -0
 1713              		.cfi_startproc
 1714              		@ args = 0, pretend = 0, frame = 0
 1715              		@ frame_needed = 0, uses_anonymous_args = 0
 1716              		@ link register save eliminated.
1059:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* reset the PDRVS bits and set according to pdvol */
1060:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_PDVSEL &= ~RCU_PDVSEL_PDRVS;
 1717              		.loc 1 1060 5 view .LVU357
 1718              		.loc 1 1060 16 is_stmt 0 view .LVU358
 1719 0000 064B     		ldr	r3, .L150
 1720 0002 D3F83811 		ldr	r1, [r3, #312]
 1721 0006 21F00101 		bic	r1, r1, #1
 1722 000a C3F83811 		str	r1, [r3, #312]
1061:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     RCU_PDVSEL |= pdvol;
 1723              		.loc 1 1061 5 is_stmt 1 view .LVU359
 1724              		.loc 1 1061 16 is_stmt 0 view .LVU360
ARM GAS  /tmp/ccuByEzD.s 			page 50


 1725 000e D3F83821 		ldr	r2, [r3, #312]
 1726 0012 0243     		orrs	r2, r2, r0
 1727 0014 C3F83821 		str	r2, [r3, #312]
1062:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1728              		.loc 1 1062 1 view .LVU361
 1729 0018 7047     		bx	lr
 1730              	.L151:
 1731 001a 00BF     		.align	2
 1732              	.L150:
 1733 001c 00100240 		.word	1073876992
 1734              		.cfi_endproc
 1735              	.LFE96:
 1737              		.section	.text.rcu_clock_freq_get,"ax",%progbits
 1738              		.align	1
 1739              		.global	rcu_clock_freq_get
 1740              		.syntax unified
 1741              		.thumb
 1742              		.thumb_func
 1743              		.fpu softvfp
 1745              	rcu_clock_freq_get:
 1746              	.LVL102:
 1747              	.LFB97:
1063:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
1064:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
1065:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** /*!
1066:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \brief      get the system clock, bus and peripheral clock frequency
1067:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[in]  clock: the clock frequency which to get
1068:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        CK_SYS: system clock frequency
1069:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        CK_AHB: AHB clock frequency
1070:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        CK_APB1: APB1 clock frequency
1071:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        CK_APB2: APB2 clock frequency
1072:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        CK_ADC: ADC clock frequency
1073:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        CK_CEC: CEC clock frequency
1074:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****       \arg        CK_USART: USART clock frequency
1075:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \param[out] none
1076:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     \retval     clock frequency of system, AHB, APB1, APB2, ADC, CEC or USRAT
1077:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** */
1078:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** uint32_t rcu_clock_freq_get(rcu_clock_freq_enum clock)
1079:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** {
 1748              		.loc 1 1079 1 is_stmt 1 view -0
 1749              		.cfi_startproc
 1750              		@ args = 0, pretend = 0, frame = 32
 1751              		@ frame_needed = 0, uses_anonymous_args = 0
1080:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t sws = 0U, adcps = 0U, ck_freq = 0U;
 1752              		.loc 1 1080 5 view .LVU363
1081:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t cksys_freq = 0U, ahb_freq = 0U, apb1_freq = 0U, apb2_freq = 0U;
 1753              		.loc 1 1081 5 view .LVU364
1082:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t adc_freq = 0U, cec_freq = 0U, usart_freq = 0U;
 1754              		.loc 1 1082 5 view .LVU365
1083:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t pllmf = 0U, pllmf4 = 0U, pllsel = 0U, prediv = 0U, idx = 0U, clk_exp = 0U;
 1755              		.loc 1 1083 5 view .LVU366
1084:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* exponent of AHB, APB1 and APB2 clock divider */
1085:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     const uint8_t ahb_exp[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 1756              		.loc 1 1085 5 view .LVU367
 1757              		.loc 1 1085 19 is_stmt 0 view .LVU368
 1758 0000 4A4B     		ldr	r3, .L182
1079:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t sws = 0U, adcps = 0U, ck_freq = 0U;
ARM GAS  /tmp/ccuByEzD.s 			page 51


 1759              		.loc 1 1079 1 view .LVU369
 1760 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 1761              	.LCFI2:
 1762              		.cfi_def_cfa_offset 20
 1763              		.cfi_offset 4, -20
 1764              		.cfi_offset 5, -16
 1765              		.cfi_offset 6, -12
 1766              		.cfi_offset 7, -8
 1767              		.cfi_offset 14, -4
 1768 0004 0546     		mov	r5, r0
 1769 0006 1F46     		mov	r7, r3
 1770 0008 89B0     		sub	sp, sp, #36
 1771              	.LCFI3:
 1772              		.cfi_def_cfa_offset 56
 1773              		.loc 1 1085 19 view .LVU370
 1774 000a 04AC     		add	r4, sp, #16
 1775 000c 03F11006 		add	r6, r3, #16
 1776              	.LVL103:
 1777              	.L153:
 1778              		.loc 1 1085 19 view .LVU371
 1779 0010 2246     		mov	r2, r4
 1780 0012 1868     		ldr	r0, [r3]	@ unaligned
 1781 0014 5968     		ldr	r1, [r3, #4]	@ unaligned
 1782 0016 0833     		adds	r3, r3, #8
 1783 0018 03C2     		stmia	r2!, {r0, r1}
 1784 001a B342     		cmp	r3, r6
 1785 001c 1446     		mov	r4, r2
 1786 001e F7D1     		bne	.L153
1086:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1787              		.loc 1 1086 5 is_stmt 1 view .LVU372
 1788              		.loc 1 1086 19 is_stmt 0 view .LVU373
 1789 0020 6B46     		mov	r3, sp
 1790 0022 3869     		ldr	r0, [r7, #16]	@ unaligned
 1791 0024 7168     		ldr	r1, [r6, #4]	@ unaligned
1087:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
1088:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** 
1089:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     sws = GET_BITS(RCU_CFG0, 2, 3);
 1792              		.loc 1 1089 11 view .LVU374
 1793 0026 424A     		ldr	r2, .L182+4
1086:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     const uint8_t apb1_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1794              		.loc 1 1086 19 view .LVU375
 1795 0028 03C3     		stmia	r3!, {r0, r1}
1087:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1796              		.loc 1 1087 5 is_stmt 1 view .LVU376
1087:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     const uint8_t apb2_exp[8] = {0, 0, 0, 0, 1, 2, 3, 4};
 1797              		.loc 1 1087 19 is_stmt 0 view .LVU377
 1798 002a 03C3     		stmia	r3!, {r0, r1}
 1799              		.loc 1 1089 5 is_stmt 1 view .LVU378
 1800              		.loc 1 1089 11 is_stmt 0 view .LVU379
 1801 002c 5368     		ldr	r3, [r2, #4]
 1802              	.LVL104:
1090:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     switch(sws){
 1803              		.loc 1 1090 5 is_stmt 1 view .LVU380
1089:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     switch(sws){
 1804              		.loc 1 1089 9 is_stmt 0 view .LVU381
 1805 002e C3F38103 		ubfx	r3, r3, #2, #2
 1806              	.LVL105:
ARM GAS  /tmp/ccuByEzD.s 			page 52


 1807              		.loc 1 1090 5 view .LVU382
 1808 0032 022B     		cmp	r3, #2
 1809 0034 35D1     		bne	.L170
1091:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* IRC8M is selected as CK_SYS */
1092:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case SEL_IRC8M:
1093:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         cksys_freq = IRC8M_VALUE;
1094:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1095:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* HXTAL is selected as CK_SYS */
1096:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case SEL_HXTAL:
1097:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         cksys_freq = HXTAL_VALUE;
1098:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1099:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* PLL is selected as CK_SYS */
1100:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case SEL_PLL:
1101:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* get the value of PLLMF[3:0] */
1102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         pllmf = GET_BITS(RCU_CFG0, 18, 21);
 1810              		.loc 1 1102 9 is_stmt 1 view .LVU383
 1811              		.loc 1 1102 17 is_stmt 0 view .LVU384
 1812 0036 5168     		ldr	r1, [r2, #4]
1103:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 1813              		.loc 1 1103 18 view .LVU385
 1814 0038 5368     		ldr	r3, [r2, #4]
1102:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         pllmf4 = GET_BITS(RCU_CFG0, 27, 27);
 1815              		.loc 1 1102 15 view .LVU386
 1816 003a C1F38341 		ubfx	r1, r1, #18, #4
 1817              	.LVL106:
 1818              		.loc 1 1103 9 is_stmt 1 view .LVU387
1104:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* high 16 bits */
1105:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(1U == pllmf4){
 1819              		.loc 1 1105 9 view .LVU388
 1820              		.loc 1 1105 11 is_stmt 0 view .LVU389
 1821 003e 1C01     		lsls	r4, r3, #4
1106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             pllmf += 17U;
 1822              		.loc 1 1106 13 is_stmt 1 view .LVU390
1107:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
1108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             pllmf += 2U;
1109:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
1110:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* PLL clock source selection, HXTAL or IRC8M/2 */
1111:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         pllsel = GET_BITS(RCU_CFG0, 16, 16);
 1823              		.loc 1 1111 18 is_stmt 0 view .LVU391
 1824 0040 5368     		ldr	r3, [r2, #4]
 1825              	.LVL107:
1106:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             pllmf += 17U;
 1826              		.loc 1 1106 19 view .LVU392
 1827 0042 4CBF     		ite	mi
 1828 0044 1131     		addmi	r1, r1, #17
 1829              	.LVL108:
1108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 1830              		.loc 1 1108 13 is_stmt 1 view .LVU393
1108:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 1831              		.loc 1 1108 19 is_stmt 0 view .LVU394
 1832 0046 0231     		addpl	r1, r1, #2
 1833              	.LVL109:
 1834              		.loc 1 1111 9 is_stmt 1 view .LVU395
1112:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(0U != pllsel){
 1835              		.loc 1 1112 9 view .LVU396
 1836              		.loc 1 1112 11 is_stmt 0 view .LVU397
 1837 0048 D803     		lsls	r0, r3, #15
ARM GAS  /tmp/ccuByEzD.s 			page 53


1113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             prediv = (GET_BITS(RCU_CFG1,0, 3) + 1U);
 1838              		.loc 1 1113 13 is_stmt 1 view .LVU398
 1839              		.loc 1 1113 23 is_stmt 0 view .LVU399
 1840 004a 41BF     		itttt	mi
 1841 004c D36A     		ldrmi	r3, [r2, #44]
 1842              	.LVL110:
1114:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             cksys_freq = (HXTAL_VALUE / prediv) * pllmf;
 1843              		.loc 1 1114 13 is_stmt 1 view .LVU400
 1844              		.loc 1 1114 39 is_stmt 0 view .LVU401
 1845 004e 3948     		ldrmi	r0, .L182+8
1113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             prediv = (GET_BITS(RCU_CFG1,0, 3) + 1U);
 1846              		.loc 1 1113 23 view .LVU402
 1847 0050 03F00F03 		andmi	r3, r3, #15
 1848              	.LVL111:
1113:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             prediv = (GET_BITS(RCU_CFG1,0, 3) + 1U);
 1849              		.loc 1 1113 20 view .LVU403
 1850 0054 0133     		addmi	r3, r3, #1
 1851              		.loc 1 1114 39 view .LVU404
 1852 0056 4CBF     		ite	mi
 1853 0058 B0FBF3F3 		udivmi	r3, r0, r3
1115:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
1116:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             cksys_freq = (IRC8M_VALUE >> 1) * pllmf;
 1854              		.loc 1 1116 13 is_stmt 1 view .LVU405
 1855              		.loc 1 1116 24 is_stmt 0 view .LVU406
 1856 005c 364B     		ldrpl	r3, .L182+12
 1857 005e 5943     		muls	r1, r3, r1
 1858              	.LVL112:
 1859              	.L154:
1117:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
1118:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1119:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* IRC8M is selected as CK_SYS */
1120:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     default:
1121:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         cksys_freq = IRC8M_VALUE;
1122:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1123:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
1124:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* calculate AHB clock frequency */
1125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     idx = GET_BITS(RCU_CFG0, 4, 7);
 1860              		.loc 1 1125 5 is_stmt 1 view .LVU407
 1861              		.loc 1 1125 11 is_stmt 0 view .LVU408
 1862 0060 5368     		ldr	r3, [r2, #4]
 1863              	.LVL113:
1126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = ahb_exp[idx];
 1864              		.loc 1 1126 5 is_stmt 1 view .LVU409
1127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     ahb_freq = cksys_freq >> clk_exp;
 1865              		.loc 1 1127 5 view .LVU410
1125:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = ahb_exp[idx];
 1866              		.loc 1 1125 9 is_stmt 0 view .LVU411
 1867 0062 C3F30313 		ubfx	r3, r3, #4, #4
 1868              	.LVL114:
1126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = ahb_exp[idx];
 1869              		.loc 1 1126 22 view .LVU412
 1870 0066 2033     		adds	r3, r3, #32
 1871 0068 6B44     		add	r3, sp, r3
1126:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = ahb_exp[idx];
 1872              		.loc 1 1126 13 view .LVU413
 1873 006a 13F8104C 		ldrb	r4, [r3, #-16]	@ zero_extendqisi2
1128:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     
ARM GAS  /tmp/ccuByEzD.s 			page 54


1129:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* calculate APB1 clock frequency */
1130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     idx = GET_BITS(RCU_CFG0, 8, 10);
 1874              		.loc 1 1130 11 view .LVU414
 1875 006e 5368     		ldr	r3, [r2, #4]
1127:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     
 1876              		.loc 1 1127 14 view .LVU415
 1877 0070 21FA04F4 		lsr	r4, r1, r4
 1878              	.LVL115:
 1879              		.loc 1 1130 5 is_stmt 1 view .LVU416
1131:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = apb1_exp[idx];
 1880              		.loc 1 1131 5 view .LVU417
1130:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = apb1_exp[idx];
 1881              		.loc 1 1130 9 is_stmt 0 view .LVU418
 1882 0074 C3F30223 		ubfx	r3, r3, #8, #3
 1883              	.LVL116:
 1884              		.loc 1 1131 23 view .LVU419
 1885 0078 2033     		adds	r3, r3, #32
 1886 007a 6B44     		add	r3, sp, r3
 1887 007c 13F8206C 		ldrb	r6, [r3, #-32]	@ zero_extendqisi2
 1888              	.LVL117:
1132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     apb1_freq = ahb_freq >> clk_exp;
 1889              		.loc 1 1132 5 is_stmt 1 view .LVU420
1133:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     
1134:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* calculate APB2 clock frequency */
1135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     idx = GET_BITS(RCU_CFG0, 11, 13);
 1890              		.loc 1 1135 5 view .LVU421
 1891              		.loc 1 1135 11 is_stmt 0 view .LVU422
 1892 0080 5368     		ldr	r3, [r2, #4]
 1893              	.LVL118:
1136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = apb2_exp[idx];
 1894              		.loc 1 1136 5 is_stmt 1 view .LVU423
1137:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     apb2_freq = ahb_freq >> clk_exp;
 1895              		.loc 1 1137 5 view .LVU424
1135:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = apb2_exp[idx];
 1896              		.loc 1 1135 9 is_stmt 0 view .LVU425
 1897 0082 C3F3C223 		ubfx	r3, r3, #11, #3
 1898              	.LVL119:
1136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = apb2_exp[idx];
 1899              		.loc 1 1136 23 view .LVU426
 1900 0086 2033     		adds	r3, r3, #32
 1901 0088 6B44     		add	r3, sp, r3
1136:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     clk_exp = apb2_exp[idx];
 1902              		.loc 1 1136 13 view .LVU427
 1903 008a 13F8183C 		ldrb	r3, [r3, #-24]	@ zero_extendqisi2
 1904              		.loc 1 1137 15 view .LVU428
 1905 008e 24FA03F0 		lsr	r0, r4, r3
 1906              	.LVL120:
1138:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     
1139:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     /* return the clocks frequency */
1140:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     switch(clock){
 1907              		.loc 1 1140 5 is_stmt 1 view .LVU429
 1908 0092 062D     		cmp	r5, #6
 1909 0094 40D8     		bhi	.L171
 1910 0096 DFE805F0 		tbb	[pc, r5]
 1911              	.L160:
 1912 009a 43       		.byte	(.L174-.L160)/2
 1913 009b 06       		.byte	(.L165-.L160)/2
ARM GAS  /tmp/ccuByEzD.s 			page 55


 1914 009c 09       		.byte	(.L164-.L160)/2
 1915 009d 07       		.byte	(.L152-.L160)/2
 1916 009e 0C       		.byte	(.L162-.L160)/2
 1917 009f 21       		.byte	(.L161-.L160)/2
 1918 00a0 2A       		.byte	(.L159-.L160)/2
 1919              	.LVL121:
 1920 00a1 00       		.p2align 1
 1921              	.L170:
1093:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 1922              		.loc 1 1093 20 is_stmt 0 view .LVU430
 1923 00a2 2449     		ldr	r1, .L182+8
 1924 00a4 DCE7     		b	.L154
 1925              	.LVL122:
 1926              	.L165:
1141:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case CK_SYS:
1142:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ck_freq = cksys_freq;
1143:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1144:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case CK_AHB:
1145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ck_freq = ahb_freq;
 1927              		.loc 1 1145 9 is_stmt 1 view .LVU431
1146:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 1928              		.loc 1 1146 9 view .LVU432
1145:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 1929              		.loc 1 1145 17 is_stmt 0 view .LVU433
 1930 00a6 2046     		mov	r0, r4
 1931              	.LVL123:
 1932              	.L152:
1147:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case CK_APB1:
1148:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ck_freq = apb1_freq;
1149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1150:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case CK_APB2:
1151:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ck_freq = apb2_freq;
1152:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1153:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case CK_ADC:
1154:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* calculate ADC clock frequency */
1155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RCU_ADCSRC_APB2DIV != (RCU_CFG2 & RCU_CFG2_ADCSEL)){
1156:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
1157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             adc_freq = IRC14M_VALUE;
1158:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
1159:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             if(RCU_ADC_IRC28M_DIV1 != (RCU_CFG2 & RCU_CFG2_IRC28MDIV)){
1160:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 adc_freq = IRC28M_VALUE >> 1;
1161:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             }else{
1162:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 adc_freq = IRC28M_VALUE;
1163:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             }
1164:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #endif /* GD32F130_150 */
1165:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
1166:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             /* ADC clock select CK_APB2 divided by 2/4/6/8 */
1167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             adcps = GET_BITS(RCU_CFG0, 14, 15);
1168:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             switch(adcps){
1169:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             case 0:
1170:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 adc_freq = apb2_freq / 2U;
1171:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
1172:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             case 1:
1173:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 adc_freq = apb2_freq / 4U;
1174:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
1175:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             case 2:
1176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 adc_freq = apb2_freq / 6U;
ARM GAS  /tmp/ccuByEzD.s 			page 56


1177:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
1178:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             case 3:
1179:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 adc_freq = apb2_freq / 8U;
1180:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
1181:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             default:
1182:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
1183:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             }
1184:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
1185:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ck_freq = adc_freq;
1186:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1187:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case CK_CEC:
1188:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* calculate CEC clock frequency */
1189:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RCU_CECSRC_LXTAL != (RCU_CFG2 & RCU_CFG2_CECSEL)){
1190:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             cec_freq = IRC8M_VALUE / 244U;
1191:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
1192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             cec_freq = LXTAL_VALUE;
1193:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
1194:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ck_freq = cec_freq;
1195:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1196:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case CK_USART:
1197:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         /* calculate USART clock frequency */
1198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         if(RCU_USART0SRC_CKAPB2 == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
1199:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = apb2_freq;
1200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else if(RCU_USART0SRC_CKSYS == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
1201:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = cksys_freq;
1202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else if(RCU_USART0SRC_LXTAL == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
1203:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = LXTAL_VALUE;
1204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else if(RCU_USART0SRC_IRC8M == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
1205:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = IRC8M_VALUE;
1206:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
1207:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
1208:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         ck_freq = usart_freq;
1209:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1210:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     default:
1211:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
1212:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     }
1213:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     return ck_freq;
1214:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** }
 1933              		.loc 1 1214 1 view .LVU434
 1934 00a8 09B0     		add	sp, sp, #36
 1935              	.LCFI4:
 1936              		.cfi_remember_state
 1937              		.cfi_def_cfa_offset 20
 1938              		@ sp needed
 1939 00aa F0BD     		pop	{r4, r5, r6, r7, pc}
 1940              	.LVL124:
 1941              	.L164:
 1942              	.LCFI5:
 1943              		.cfi_restore_state
1132:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     
 1944              		.loc 1 1132 15 view .LVU435
 1945 00ac 24FA06F0 		lsr	r0, r4, r6
 1946              	.LVL125:
1148:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         break;
 1947              		.loc 1 1148 9 is_stmt 1 view .LVU436
1149:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     case CK_APB2:
 1948              		.loc 1 1149 9 view .LVU437
ARM GAS  /tmp/ccuByEzD.s 			page 57


 1949 00b0 FAE7     		b	.L152
 1950              	.LVL126:
 1951              	.L162:
1155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 1952              		.loc 1 1155 9 view .LVU438
1155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 1953              		.loc 1 1155 35 is_stmt 0 view .LVU439
 1954 00b2 136B     		ldr	r3, [r2, #48]
1155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 1955              		.loc 1 1155 11 view .LVU440
 1956 00b4 D905     		lsls	r1, r3, #23
 1957              	.LVL127:
1155:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #ifdef GD32F130_150
 1958              		.loc 1 1155 11 view .LVU441
 1959 00b6 31D5     		bpl	.L172
1167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             switch(adcps){
 1960              		.loc 1 1167 13 is_stmt 1 view .LVU442
1167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             switch(adcps){
 1961              		.loc 1 1167 21 is_stmt 0 view .LVU443
 1962 00b8 5368     		ldr	r3, [r2, #4]
1167:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             switch(adcps){
 1963              		.loc 1 1167 19 view .LVU444
 1964 00ba C3F38133 		ubfx	r3, r3, #14, #2
 1965              	.LVL128:
1168:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             case 0:
 1966              		.loc 1 1168 13 is_stmt 1 view .LVU445
 1967 00be 022B     		cmp	r3, #2
 1968 00c0 06D0     		beq	.L167
 1969 00c2 032B     		cmp	r3, #3
 1970 00c4 08D0     		beq	.L168
 1971 00c6 012B     		cmp	r3, #1
1170:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1972              		.loc 1 1170 17 view .LVU446
1170:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1973              		.loc 1 1170 26 is_stmt 0 view .LVU447
 1974 00c8 14BF     		ite	ne
 1975 00ca 4008     		lsrne	r0, r0, #1
 1976              	.LVL129:
1171:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             case 1:
 1977              		.loc 1 1171 17 is_stmt 1 view .LVU448
1173:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1978              		.loc 1 1173 17 view .LVU449
1173:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1979              		.loc 1 1173 26 is_stmt 0 view .LVU450
 1980 00cc 8008     		lsreq	r0, r0, #2
 1981              	.LVL130:
1174:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             case 2:
 1982              		.loc 1 1174 17 is_stmt 1 view .LVU451
 1983 00ce EBE7     		b	.L152
 1984              	.LVL131:
 1985              	.L167:
1176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1986              		.loc 1 1176 17 view .LVU452
1176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1987              		.loc 1 1176 26 is_stmt 0 view .LVU453
 1988 00d0 0623     		movs	r3, #6
 1989              	.LVL132:
ARM GAS  /tmp/ccuByEzD.s 			page 58


1176:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1990              		.loc 1 1176 26 view .LVU454
 1991 00d2 B0FBF3F0 		udiv	r0, r0, r3
 1992              	.LVL133:
1177:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             case 3:
 1993              		.loc 1 1177 17 is_stmt 1 view .LVU455
 1994 00d6 E7E7     		b	.L152
 1995              	.LVL134:
 1996              	.L168:
1179:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1997              		.loc 1 1179 17 view .LVU456
1179:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****                 break;
 1998              		.loc 1 1179 26 is_stmt 0 view .LVU457
 1999 00d8 C008     		lsrs	r0, r0, #3
 2000              	.LVL135:
1180:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             default:
 2001              		.loc 1 1180 17 is_stmt 1 view .LVU458
 2002 00da E5E7     		b	.L152
 2003              	.LVL136:
 2004              	.L161:
1189:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             cec_freq = IRC8M_VALUE / 244U;
 2005              		.loc 1 1189 9 view .LVU459
1189:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             cec_freq = IRC8M_VALUE / 244U;
 2006              		.loc 1 1189 33 is_stmt 0 view .LVU460
 2007 00dc 136B     		ldr	r3, [r2, #48]
1190:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
 2008              		.loc 1 1190 22 view .LVU461
 2009 00de 48F21200 		movw	r0, #32786
 2010              	.LVL137:
1190:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
 2011              		.loc 1 1190 22 view .LVU462
 2012 00e2 13F0400F 		tst	r3, #64
 2013 00e6 18BF     		it	ne
 2014 00e8 4FF40040 		movne	r0, #32768
 2015 00ec DCE7     		b	.L152
 2016              	.LVL138:
 2017              	.L159:
1198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = apb2_freq;
 2018              		.loc 1 1198 9 is_stmt 1 view .LVU463
1198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = apb2_freq;
 2019              		.loc 1 1198 37 is_stmt 0 view .LVU464
 2020 00ee 136B     		ldr	r3, [r2, #48]
1198:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = apb2_freq;
 2021              		.loc 1 1198 11 view .LVU465
 2022 00f0 9B07     		lsls	r3, r3, #30
 2023 00f2 D9D0     		beq	.L152
1200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = cksys_freq;
 2024              		.loc 1 1200 15 is_stmt 1 view .LVU466
1200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = cksys_freq;
 2025              		.loc 1 1200 42 is_stmt 0 view .LVU467
 2026 00f4 136B     		ldr	r3, [r2, #48]
1200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = cksys_freq;
 2027              		.loc 1 1200 51 view .LVU468
 2028 00f6 03F00303 		and	r3, r3, #3
1200:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = cksys_freq;
 2029              		.loc 1 1200 17 view .LVU469
 2030 00fa 012B     		cmp	r3, #1
ARM GAS  /tmp/ccuByEzD.s 			page 59


 2031 00fc 10D0     		beq	.L174
1202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = LXTAL_VALUE;
 2032              		.loc 1 1202 15 is_stmt 1 view .LVU470
1202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = LXTAL_VALUE;
 2033              		.loc 1 1202 42 is_stmt 0 view .LVU471
 2034 00fe 136B     		ldr	r3, [r2, #48]
1202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = LXTAL_VALUE;
 2035              		.loc 1 1202 51 view .LVU472
 2036 0100 03F00303 		and	r3, r3, #3
1202:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = LXTAL_VALUE;
 2037              		.loc 1 1202 17 view .LVU473
 2038 0104 022B     		cmp	r3, #2
 2039 0106 0DD0     		beq	.L175
1204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = IRC8M_VALUE;
 2040              		.loc 1 1204 15 is_stmt 1 view .LVU474
1204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = IRC8M_VALUE;
 2041              		.loc 1 1204 42 is_stmt 0 view .LVU475
 2042 0108 136B     		ldr	r3, [r2, #48]
1205:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
 2043              		.loc 1 1205 24 view .LVU476
 2044 010a 0A48     		ldr	r0, .L182+8
 2045              	.LVL139:
1204:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****             usart_freq = IRC8M_VALUE;
 2046              		.loc 1 1204 51 view .LVU477
 2047 010c 03F00303 		and	r3, r3, #3
1205:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else{
 2048              		.loc 1 1205 24 view .LVU478
 2049 0110 032B     		cmp	r3, #3
 2050 0112 18BF     		it	ne
 2051 0114 0020     		movne	r0, #0
 2052 0116 C7E7     		b	.L152
 2053              	.LVL140:
 2054              	.L171:
1080:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t cksys_freq = 0U, ahb_freq = 0U, apb1_freq = 0U, apb2_freq = 0U;
 2055              		.loc 1 1080 36 view .LVU479
 2056 0118 0020     		movs	r0, #0
 2057              	.LVL141:
1080:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****     uint32_t cksys_freq = 0U, ahb_freq = 0U, apb1_freq = 0U, apb2_freq = 0U;
 2058              		.loc 1 1080 36 view .LVU480
 2059 011a C5E7     		b	.L152
 2060              	.LVL142:
 2061              	.L172:
1157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 2062              		.loc 1 1157 22 view .LVU481
 2063 011c 0748     		ldr	r0, .L182+16
 2064              	.LVL143:
1157:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c **** #elif defined (GD32F170_190)
 2065              		.loc 1 1157 22 view .LVU482
 2066 011e C3E7     		b	.L152
 2067              	.LVL144:
 2068              	.L174:
1201:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else if(RCU_USART0SRC_LXTAL == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 2069              		.loc 1 1201 24 view .LVU483
 2070 0120 0846     		mov	r0, r1
 2071              	.LVL145:
1201:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }else if(RCU_USART0SRC_LXTAL == (RCU_CFG2 & RCU_CFG2_USART0SEL)){
 2072              		.loc 1 1201 24 view .LVU484
ARM GAS  /tmp/ccuByEzD.s 			page 60


 2073 0122 C1E7     		b	.L152
 2074              	.LVL146:
 2075              	.L175:
1192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 2076              		.loc 1 1192 22 view .LVU485
 2077 0124 4FF40040 		mov	r0, #32768
 2078              	.LVL147:
1192:Drivers/GD32F1x0_standard_peripheral/Source/gd32f1x0_rcu.c ****         }
 2079              		.loc 1 1192 22 view .LVU486
 2080 0128 BEE7     		b	.L152
 2081              	.L183:
 2082 012a 00BF     		.align	2
 2083              	.L182:
 2084 012c 00000000 		.word	.LANCHOR0
 2085 0130 00100240 		.word	1073876992
 2086 0134 00127A00 		.word	8000000
 2087 0138 00093D00 		.word	4000000
 2088 013c 809FD500 		.word	14000000
 2089              		.cfi_endproc
 2090              	.LFE97:
 2092              		.section	.rodata
 2093              		.set	.LANCHOR0,. + 0
 2094              	.LC0:
 2095 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 2095      00000000 
 2095      01020304 
 2095      06
 2096 000d 070809   		.ascii	"\007\010\011"
 2097              	.LC1:
 2098 0010 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 2098      01020304 
 2099              		.text
 2100              	.Letext0:
 2101              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 2102              		.file 3 "Drivers/CMSIS/Include/gd32f1x0.h"
 2103              		.file 4 "Drivers/GD32F1x0_standard_peripheral/Include/gd32f1x0_rcu.h"
ARM GAS  /tmp/ccuByEzD.s 			page 61


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f1x0_rcu.c
     /tmp/ccuByEzD.s:16     .text.rcu_deinit:0000000000000000 $t
     /tmp/ccuByEzD.s:24     .text.rcu_deinit:0000000000000000 rcu_deinit
     /tmp/ccuByEzD.s:95     .text.rcu_deinit:000000000000005c $d
     /tmp/ccuByEzD.s:101    .text.rcu_periph_clock_enable:0000000000000000 $t
     /tmp/ccuByEzD.s:108    .text.rcu_periph_clock_enable:0000000000000000 rcu_periph_clock_enable
     /tmp/ccuByEzD.s:138    .text.rcu_periph_clock_disable:0000000000000000 $t
     /tmp/ccuByEzD.s:145    .text.rcu_periph_clock_disable:0000000000000000 rcu_periph_clock_disable
     /tmp/ccuByEzD.s:175    .text.rcu_periph_clock_sleep_enable:0000000000000000 $t
     /tmp/ccuByEzD.s:182    .text.rcu_periph_clock_sleep_enable:0000000000000000 rcu_periph_clock_sleep_enable
     /tmp/ccuByEzD.s:193    .text.rcu_periph_clock_sleep_disable:0000000000000000 $t
     /tmp/ccuByEzD.s:200    .text.rcu_periph_clock_sleep_disable:0000000000000000 rcu_periph_clock_sleep_disable
     /tmp/ccuByEzD.s:211    .text.rcu_periph_reset_enable:0000000000000000 $t
     /tmp/ccuByEzD.s:218    .text.rcu_periph_reset_enable:0000000000000000 rcu_periph_reset_enable
     /tmp/ccuByEzD.s:229    .text.rcu_periph_reset_disable:0000000000000000 $t
     /tmp/ccuByEzD.s:236    .text.rcu_periph_reset_disable:0000000000000000 rcu_periph_reset_disable
     /tmp/ccuByEzD.s:247    .text.rcu_bkp_reset_enable:0000000000000000 $t
     /tmp/ccuByEzD.s:254    .text.rcu_bkp_reset_enable:0000000000000000 rcu_bkp_reset_enable
     /tmp/ccuByEzD.s:272    .text.rcu_bkp_reset_enable:000000000000000c $d
     /tmp/ccuByEzD.s:277    .text.rcu_bkp_reset_disable:0000000000000000 $t
     /tmp/ccuByEzD.s:284    .text.rcu_bkp_reset_disable:0000000000000000 rcu_bkp_reset_disable
     /tmp/ccuByEzD.s:302    .text.rcu_bkp_reset_disable:000000000000000c $d
     /tmp/ccuByEzD.s:307    .text.rcu_system_clock_source_config:0000000000000000 $t
     /tmp/ccuByEzD.s:314    .text.rcu_system_clock_source_config:0000000000000000 rcu_system_clock_source_config
     /tmp/ccuByEzD.s:343    .text.rcu_system_clock_source_config:0000000000000010 $d
     /tmp/ccuByEzD.s:348    .text.rcu_system_clock_source_get:0000000000000000 $t
     /tmp/ccuByEzD.s:355    .text.rcu_system_clock_source_get:0000000000000000 rcu_system_clock_source_get
     /tmp/ccuByEzD.s:372    .text.rcu_system_clock_source_get:000000000000000c $d
     /tmp/ccuByEzD.s:377    .text.rcu_ahb_clock_config:0000000000000000 $t
     /tmp/ccuByEzD.s:384    .text.rcu_ahb_clock_config:0000000000000000 rcu_ahb_clock_config
     /tmp/ccuByEzD.s:413    .text.rcu_ahb_clock_config:0000000000000010 $d
     /tmp/ccuByEzD.s:418    .text.rcu_apb1_clock_config:0000000000000000 $t
     /tmp/ccuByEzD.s:425    .text.rcu_apb1_clock_config:0000000000000000 rcu_apb1_clock_config
     /tmp/ccuByEzD.s:454    .text.rcu_apb1_clock_config:0000000000000010 $d
     /tmp/ccuByEzD.s:459    .text.rcu_apb2_clock_config:0000000000000000 $t
     /tmp/ccuByEzD.s:466    .text.rcu_apb2_clock_config:0000000000000000 rcu_apb2_clock_config
     /tmp/ccuByEzD.s:495    .text.rcu_apb2_clock_config:0000000000000010 $d
     /tmp/ccuByEzD.s:500    .text.rcu_adc_clock_config:0000000000000000 $t
     /tmp/ccuByEzD.s:507    .text.rcu_adc_clock_config:0000000000000000 rcu_adc_clock_config
     /tmp/ccuByEzD.s:531    .text.rcu_adc_clock_config:000000000000001a $d
     /tmp/ccuByEzD.s:582    .text.rcu_adc_clock_config:0000000000000050 $d
     /tmp/ccuByEzD.s:587    .text.rcu_usbd_clock_config:0000000000000000 $t
     /tmp/ccuByEzD.s:594    .text.rcu_usbd_clock_config:0000000000000000 rcu_usbd_clock_config
     /tmp/ccuByEzD.s:618    .text.rcu_usbd_clock_config:0000000000000014 $d
     /tmp/ccuByEzD.s:623    .text.rcu_ckout_config:0000000000000000 $t
     /tmp/ccuByEzD.s:630    .text.rcu_ckout_config:0000000000000000 rcu_ckout_config
     /tmp/ccuByEzD.s:661    .text.rcu_ckout_config:0000000000000010 $d
     /tmp/ccuByEzD.s:666    .text.rcu_pll_config:0000000000000000 $t
     /tmp/ccuByEzD.s:673    .text.rcu_pll_config:0000000000000000 rcu_pll_config
     /tmp/ccuByEzD.s:704    .text.rcu_pll_config:000000000000001c $d
     /tmp/ccuByEzD.s:709    .text.rcu_usart_clock_config:0000000000000000 $t
     /tmp/ccuByEzD.s:716    .text.rcu_usart_clock_config:0000000000000000 rcu_usart_clock_config
     /tmp/ccuByEzD.s:740    .text.rcu_usart_clock_config:0000000000000014 $d
     /tmp/ccuByEzD.s:745    .text.rcu_cec_clock_config:0000000000000000 $t
     /tmp/ccuByEzD.s:752    .text.rcu_cec_clock_config:0000000000000000 rcu_cec_clock_config
     /tmp/ccuByEzD.s:776    .text.rcu_cec_clock_config:0000000000000014 $d
ARM GAS  /tmp/ccuByEzD.s 			page 62


     /tmp/ccuByEzD.s:781    .text.rcu_rtc_clock_config:0000000000000000 $t
     /tmp/ccuByEzD.s:788    .text.rcu_rtc_clock_config:0000000000000000 rcu_rtc_clock_config
     /tmp/ccuByEzD.s:812    .text.rcu_rtc_clock_config:0000000000000014 $d
     /tmp/ccuByEzD.s:817    .text.rcu_hxtal_prediv_config:0000000000000000 $t
     /tmp/ccuByEzD.s:824    .text.rcu_hxtal_prediv_config:0000000000000000 rcu_hxtal_prediv_config
     /tmp/ccuByEzD.s:853    .text.rcu_hxtal_prediv_config:0000000000000010 $d
     /tmp/ccuByEzD.s:858    .text.rcu_lxtal_drive_capability_config:0000000000000000 $t
     /tmp/ccuByEzD.s:865    .text.rcu_lxtal_drive_capability_config:0000000000000000 rcu_lxtal_drive_capability_config
     /tmp/ccuByEzD.s:889    .text.rcu_lxtal_drive_capability_config:0000000000000014 $d
     /tmp/ccuByEzD.s:894    .text.rcu_flag_get:0000000000000000 $t
     /tmp/ccuByEzD.s:901    .text.rcu_flag_get:0000000000000000 rcu_flag_get
     /tmp/ccuByEzD.s:927    .text.rcu_all_reset_flag_clear:0000000000000000 $t
     /tmp/ccuByEzD.s:934    .text.rcu_all_reset_flag_clear:0000000000000000 rcu_all_reset_flag_clear
     /tmp/ccuByEzD.s:952    .text.rcu_all_reset_flag_clear:000000000000000c $d
     /tmp/ccuByEzD.s:957    .text.rcu_interrupt_flag_get:0000000000000000 $t
     /tmp/ccuByEzD.s:964    .text.rcu_interrupt_flag_get:0000000000000000 rcu_interrupt_flag_get
     /tmp/ccuByEzD.s:988    .text.rcu_interrupt_flag_get:0000000000000010 $d
     /tmp/ccuByEzD.s:993    .text.rcu_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccuByEzD.s:1000   .text.rcu_interrupt_flag_clear:0000000000000000 rcu_interrupt_flag_clear
     /tmp/ccuByEzD.s:1019   .text.rcu_interrupt_flag_clear:000000000000000c $d
     /tmp/ccuByEzD.s:1024   .text.rcu_interrupt_enable:0000000000000000 $t
     /tmp/ccuByEzD.s:1031   .text.rcu_interrupt_enable:0000000000000000 rcu_interrupt_enable
     /tmp/ccuByEzD.s:1052   .text.rcu_interrupt_enable:000000000000000c $d
     /tmp/ccuByEzD.s:1057   .text.rcu_interrupt_disable:0000000000000000 $t
     /tmp/ccuByEzD.s:1064   .text.rcu_interrupt_disable:0000000000000000 rcu_interrupt_disable
     /tmp/ccuByEzD.s:1083   .text.rcu_interrupt_disable:000000000000000c $d
     /tmp/ccuByEzD.s:1088   .text.rcu_osci_stab_wait:0000000000000000 $t
     /tmp/ccuByEzD.s:1095   .text.rcu_osci_stab_wait:0000000000000000 rcu_osci_stab_wait
     /tmp/ccuByEzD.s:1304   .text.rcu_osci_stab_wait:00000000000000ac $d
     /tmp/ccuByEzD.s:1309   .text.rcu_osci_on:0000000000000000 $t
     /tmp/ccuByEzD.s:1316   .text.rcu_osci_on:0000000000000000 rcu_osci_on
     /tmp/ccuByEzD.s:1327   .text.rcu_osci_off:0000000000000000 $t
     /tmp/ccuByEzD.s:1334   .text.rcu_osci_off:0000000000000000 rcu_osci_off
     /tmp/ccuByEzD.s:1345   .text.rcu_osci_bypass_mode_enable:0000000000000000 $t
     /tmp/ccuByEzD.s:1352   .text.rcu_osci_bypass_mode_enable:0000000000000000 rcu_osci_bypass_mode_enable
     /tmp/ccuByEzD.s:1411   .text.rcu_osci_bypass_mode_enable:0000000000000034 $d
     /tmp/ccuByEzD.s:1416   .text.rcu_osci_bypass_mode_disable:0000000000000000 $t
     /tmp/ccuByEzD.s:1423   .text.rcu_osci_bypass_mode_disable:0000000000000000 rcu_osci_bypass_mode_disable
     /tmp/ccuByEzD.s:1482   .text.rcu_osci_bypass_mode_disable:0000000000000034 $d
     /tmp/ccuByEzD.s:1487   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 $t
     /tmp/ccuByEzD.s:1494   .text.rcu_hxtal_clock_monitor_enable:0000000000000000 rcu_hxtal_clock_monitor_enable
     /tmp/ccuByEzD.s:1512   .text.rcu_hxtal_clock_monitor_enable:000000000000000c $d
     /tmp/ccuByEzD.s:1517   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 $t
     /tmp/ccuByEzD.s:1524   .text.rcu_hxtal_clock_monitor_disable:0000000000000000 rcu_hxtal_clock_monitor_disable
     /tmp/ccuByEzD.s:1542   .text.rcu_hxtal_clock_monitor_disable:000000000000000c $d
     /tmp/ccuByEzD.s:1547   .text.rcu_irc8m_adjust_value_set:0000000000000000 $t
     /tmp/ccuByEzD.s:1554   .text.rcu_irc8m_adjust_value_set:0000000000000000 rcu_irc8m_adjust_value_set
     /tmp/ccuByEzD.s:1583   .text.rcu_irc8m_adjust_value_set:0000000000000010 $d
     /tmp/ccuByEzD.s:1588   .text.rcu_irc14m_adjust_value_set:0000000000000000 $t
     /tmp/ccuByEzD.s:1595   .text.rcu_irc14m_adjust_value_set:0000000000000000 rcu_irc14m_adjust_value_set
     /tmp/ccuByEzD.s:1624   .text.rcu_irc14m_adjust_value_set:0000000000000010 $d
     /tmp/ccuByEzD.s:1629   .text.rcu_voltage_key_unlock:0000000000000000 $t
     /tmp/ccuByEzD.s:1636   .text.rcu_voltage_key_unlock:0000000000000000 rcu_voltage_key_unlock
     /tmp/ccuByEzD.s:1660   .text.rcu_voltage_key_unlock:000000000000001c $d
     /tmp/ccuByEzD.s:1666   .text.rcu_deepsleep_voltage_set:0000000000000000 $t
     /tmp/ccuByEzD.s:1673   .text.rcu_deepsleep_voltage_set:0000000000000000 rcu_deepsleep_voltage_set
     /tmp/ccuByEzD.s:1697   .text.rcu_deepsleep_voltage_set:000000000000001c $d
ARM GAS  /tmp/ccuByEzD.s 			page 63


     /tmp/ccuByEzD.s:1702   .text.rcu_power_down_voltage_set:0000000000000000 $t
     /tmp/ccuByEzD.s:1709   .text.rcu_power_down_voltage_set:0000000000000000 rcu_power_down_voltage_set
     /tmp/ccuByEzD.s:1733   .text.rcu_power_down_voltage_set:000000000000001c $d
     /tmp/ccuByEzD.s:1738   .text.rcu_clock_freq_get:0000000000000000 $t
     /tmp/ccuByEzD.s:1745   .text.rcu_clock_freq_get:0000000000000000 rcu_clock_freq_get
     /tmp/ccuByEzD.s:1912   .text.rcu_clock_freq_get:000000000000009a $d
     /tmp/ccuByEzD.s:2084   .text.rcu_clock_freq_get:000000000000012c $d
     /tmp/ccuByEzD.s:536    .text.rcu_adc_clock_config:000000000000001f $d
     /tmp/ccuByEzD.s:536    .text.rcu_adc_clock_config:0000000000000020 $t
     /tmp/ccuByEzD.s:1920   .text.rcu_clock_freq_get:00000000000000a1 $d
     /tmp/ccuByEzD.s:1920   .text.rcu_clock_freq_get:00000000000000a2 $t

NO UNDEFINED SYMBOLS
