Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov 12 16:50:23 2024
| Host         : DESKTOP-494Q00J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   264 |
| Unused register locations in slices containing registers |   780 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           11 |
|      2 |            6 |
|      3 |           10 |
|      4 |           21 |
|      5 |            4 |
|      6 |            5 |
|      7 |            2 |
|      8 |           27 |
|      9 |            1 |
|     10 |            2 |
|     12 |           15 |
|     14 |            3 |
|     15 |            2 |
|    16+ |          155 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3986 |         1203 |
| No           | No                    | Yes                    |             369 |          141 |
| No           | Yes                   | No                     |            1056 |          282 |
| Yes          | No                    | No                     |            1758 |          398 |
| Yes          | No                    | Yes                    |            1796 |          790 |
| Yes          | Yes                   | No                     |             711 |          171 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                     | bus_0/bram_0/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              1 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | bus_0/bram_0/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  digit_baseband_sclk_r2_BUFG            |                                                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                                                                |                1 |              1 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                                                                |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_opcode_reg[3]_4[0]                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                                                                |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/ldm_ctrl_0/ldm_p                                                                                                                                                                                                                                  | bus_0/dl1_reg                                                                                                                                                                                                                           |                4 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/axi_wr_done_reg_0[0]                                                                                                                                                              | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_intf_0/rx_cnt[3]_i_1_n_0                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                                                                |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/E[0]                                                                                                                                                                               | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/o_fifo_cnt[3]_i_1__0_n_0                                                                                                                                                                                                       | rst_IBUF                                                                                                                                                                                                                                |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                     | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/o_fifo_cnt[3]_i_1_n_0                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                                                                |                2 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                               |                1 |              4 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                              | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                1 |              5 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/E[0]                                                                                                                                                                                                                                      | bus_0/dl1_reg                                                                                                                                                                                                                           |                3 |              5 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/axi_bridge_u/write_axi_lite_u/state[5]_i_1_n_0                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                                                                |                2 |              5 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                              | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                2 |              5 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                               | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                2 |              6 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                2 |              6 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/digit_baseband_sclk_r1_i_1_n_0                                                                                                                                                                                                                       | rst_IBUF                                                                                                                                                                                                                                |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_intf_0/o_tx_ready_i_1_n_0                                                                                                                                                                                                              | rst_IBUF                                                                                                                                                                                                                                |                2 |              7 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/o_fifo_rdata[7]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/buffer[4][7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/buffer[2][7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/buffer[4][7]_i_2_n_0                                                                                                                                                                                                           | bus_0/uart_0/uart_fifo_tx/buffer[4][7]_i_1_n_0                                                                                                                                                                                          |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/buffer[3][7]_i_2_n_0                                                                                                                                                                                                           | bus_0/uart_0/uart_fifo_tx/buffer[3][7]_i_1_n_0                                                                                                                                                                                          |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/buffer[7][7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/buffer[0][7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_intf_0/tx_reg[7]_i_1_n_0                                                                                                                                                                                                               | rst_IBUF                                                                                                                                                                                                                                |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_intf_0/o_rx_data[7]_i_1_n_0                                                                                                                                                                                                            | rst_IBUF                                                                                                                                                                                                                                |                3 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/o_fifo_rdata[7]_i_1__0_n_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/buffer[2][7]_i_2_n_0                                                                                                                                                                                                           | bus_0/uart_0/uart_fifo_tx/buffer[2][7]_i_1_n_0                                                                                                                                                                                          |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/buffer[0][7]_i_2_n_0                                                                                                                                                                                                           | bus_0/uart_0/uart_fifo_tx/buffer[0][7]_i_1_n_0                                                                                                                                                                                          |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/buffer[1][7]_i_2_n_0                                                                                                                                                                                                           | bus_0/uart_0/uart_fifo_tx/buffer[1][7]_i_1_n_0                                                                                                                                                                                          |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/buffer[7][7]_i_2_n_0                                                                                                                                                                                                           | bus_0/uart_0/uart_fifo_tx/buffer[7][7]_i_1_n_0                                                                                                                                                                                          |                3 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/buffer[5][7]_i_2_n_0                                                                                                                                                                                                           | bus_0/uart_0/uart_fifo_tx/buffer[5][7]_i_1_n_0                                                                                                                                                                                          |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_tx/buffer[6][7]_i_2_n_0                                                                                                                                                                                                           | bus_0/uart_0/uart_fifo_tx/buffer[6][7]_i_1_n_0                                                                                                                                                                                          |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/buffer[6][7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/buffer[5][7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/buffer[3][7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_fifo_rx/buffer[1][7]_i_1_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/uart_0/uart_intf_0/cnt[8]_i_1_n_0                                                                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                                                                |                3 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt_en_reg_n_0                                                                                                                                                                           | sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[0]_i_1_n_0                                                                                                                                                          |                3 |             12 |
|  sdr/top_pwm_u0/PWM_clk                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                                                                |                2 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int_nd_in                                                                                                                                                                                        | sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/rate_cnt[0]_i_1_n_0                                                                                                                                                             |                3 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/rfd_int_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                  | rst_IBUF                                                                                                                                                                                                                                |                3 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/int_nd_in                                                                                                                                                                                        | sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/rate_cnt[0]_i_1_n_0                                                                                                                                                             |                3 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                       | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                2 |             12 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt_en_reg_n_0                                                                                                                                                                           | sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/ip_rate_cnt[0]_i_1_n_0                                                                                                                                                          |                3 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                       | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/p_20_out_1                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/p_20_out_0                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/rfd_int_reg_0                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             14 |
|  sdr/top_pwm_u0/PWM_clk                 |                                                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                                                                |                5 |             14 |
|  sdr/da2_data_sfix16_reg[15]_i_2_n_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             14 |
|  digit_baseband_sclk_r2_BUFG            |                                                                                                                                                                                                                                                          | ext_IBUF[3]                                                                                                                                                                                                                             |                4 |             15 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | bus_0/bram_0/vio_0/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                     |                4 |             15 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                               | bus_0/bram_0/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                              |                2 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                               | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                3 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[7]_0[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |                4 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_7[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |                6 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/int_nd_out                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_opcode_reg[3]_6[0]                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                                                                |                4 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_8_out                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  PDM_clk                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/int/gen_stages[2].gen_unfolded.int_comb_stage/gen_nd_out_dly/int_nd_out                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                               | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |                4 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_8[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |                7 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             17 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                                          | sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/int_in[17]_i_1_n_0                                                                                                                                                              |                4 |             18 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                                          | sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/int_in[17]_i_1_n_0                                                                                                                                                              |                5 |             18 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[21]_100[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[28]_93[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     |                                                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                                                                |                7 |             24 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/axi_bridge_u/read_axi_lite_u/p_20_out                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             24 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/p_20_out                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[33]_88[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[18]_103[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[10]_111[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[15]_106[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[27]_94[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[16]_105[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[31]_90[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[32]_89[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[9]_112[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[11]_110[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[38]_83[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[37]_84[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[14]_107[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[36]_85[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[8]_113[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[7]_114[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[35]_86[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[24]_97[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[17]_104[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[23]_98[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[3]_118[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[22]_99[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[2]_119[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[19]_102[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[26]_95[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[5]_116[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[20]_101[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[1]_120[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[12]_109[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[13]_108[6]                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[25]_96[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[6]_115[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[34]_87[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[30]_91[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[4]_117[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[39]_82[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/cntrl[29]_92[6]                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             24 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[44]                                                                                           |                                                                                                                                                                                                                                         |               16 |             26 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                9 |             26 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             32 |
|  digit_baseband_sclk_r2_BUFG            |                                                                                                                                                                                                                                                          | sdr/BPSK_data_in[31]_i_1_n_0                                                                                                                                                                                                            |               14 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/cpsr_0/int_mode_reg_0[0]                                                                                                                                                                                                                          | bus_0/dl1_reg                                                                                                                                                                                                                           |               24 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_0[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               11 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_9[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               11 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_10[0]                                                                                                                                                                                                                        | rst_IBUF                                                                                                                                                                                                                                |               11 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_3[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               11 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_6[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               16 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[5]_0[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               18 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_4[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               12 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_1[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               13 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_2[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               11 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_op1_reg[3]_5[0]                                                                                                                                                                                                                         | rst_IBUF                                                                                                                                                                                                                                |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_opcode_reg[3]_7[0]                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                                                                |                8 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/id_ex_0/o_opcode_reg[3]_5[0]                                                                                                                                                                                                                      | rst_IBUF                                                                                                                                                                                                                                |               16 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/irq_ctrl_0/E[0]                                                                                                                                                                                                                                   | bus_0/dl1_reg                                                                                                                                                                                                                           |               25 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/cpsr_0/int_mode_reg_1[0]                                                                                                                                                                                                                          | bus_0/dl1_reg                                                                                                                                                                                                                           |               22 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_rlast                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                   |                                                                                                                                                                                                                                         |                8 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                               |                                                                                                                                                                                                                                         |               12 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                     | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |                5 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                 | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |                5 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               12 |             32 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                                          | sdr/clk_div_u1/clear                                                                                                                                                                                                                    |                9 |             33 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             33 |
|  digit_baseband_sclk_r2_BUFG            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/ldm_ctrl_0/E[0]                                                                                                                                                                                                                                   | bus_0/dl1_reg                                                                                                                                                                                                                           |                9 |             35 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u1/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             36 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  | sdr/cic_u0/U0/i_synth/interpolator.interpolation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem_we/WE                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             36 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                |                                                                                                                                                                                                                                         |               11 |             44 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                  |                                                                                                                                                                                                                                         |               11 |             44 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               19 |             45 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                  |               13 |             54 |
|  BPSK_clk                               |                                                                                                                                                                                                                                                          | sdr/top_dds_u4/U0/i_synth/sclr_i                                                                                                                                                                                                        |               12 |             57 |
|  FM_clk                                 |                                                                                                                                                                                                                                                          | sdr/top_fm_u0/FM_fix16_DDS_fix16_u0/U0/i_synth/sclr_i                                                                                                                                                                                   |               13 |             57 |
|  BFSK_clk                               |                                                                                                                                                                                                                                                          | sdr/top_dds_u3/U0/i_synth/sclr_i                                                                                                                                                                                                        |               12 |             57 |
|  QPSK_clk                               |                                                                                                                                                                                                                                                          | sdr/top_dds_u6/U0/i_synth/sclr_i                                                                                                                                                                                                        |               14 |             57 |
|  DPSK_clk                               |                                                                                                                                                                                                                                                          | sdr/top_dds_u5/U0/i_synth/sclr_i                                                                                                                                                                                                        |               11 |             57 |
|  PM_clk                                 |                                                                                                                                                                                                                                                          | sdr/top_dds_u1/U0/i_synth/sclr_i                                                                                                                                                                                                        |               11 |             57 |
|  AM_clk                                 |                                                                                                                                                                                                                                                          | sdr/top_am_u0/AM_sfix16_dds_sfix16_u0/U0/i_synth/sclr_i                                                                                                                                                                                 |               12 |             57 |
|  DSB_clk                                |                                                                                                                                                                                                                                                          | sdr/top_dds_u0/U0/i_synth/sclr_i                                                                                                                                                                                                        |               14 |             57 |
|  SSB_clk                                |                                                                                                                                                                                                                                                          | sdr/top_iq_synth_u0/dds_fix16_u3/U0/i_synth/sclr_i                                                                                                                                                                                      |               14 |             57 |
|  ASK_clk                                |                                                                                                                                                                                                                                                          | sdr/top_dds_u2/U0/i_synth/sclr_i                                                                                                                                                                                                        |               15 |             57 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               23 |             64 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/mul_ctrl_0/multiplier32_0/o_vld_i_1_n_0                                                                                                                                                                                                           | bus_0/dl1_reg                                                                                                                                                                                                                           |               30 |             64 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             64 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               15 |             64 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                     | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                          |               23 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             65 |
|  PDM_clk                                |                                                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                                                                |               18 |             66 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | bus_0/bram_0/jtag2bram_0/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                     |               18 |             68 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | bus_0/dl1_reg                                                                                                                                                                                                                           |               41 |             75 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          | rst_IBUF                                                                                                                                                                                                                                |               48 |            111 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/ldm_ctrl_0/en0                                                                                                                                                                                                                                    | bus_0/dl1_reg                                                                                                                                                                                                                           |               82 |            144 |
|  AM_clk                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               37 |            155 |
|  DSB_clk                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               47 |            155 |
|  ASK_clk                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               40 |            168 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out1  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               70 |            177 |
|  DPSK_clk                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               62 |            180 |
|  QPSK_clk                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               58 |            181 |
|  BFSK_clk                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               55 |            210 |
|  FM_clk                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               55 |            211 |
|  SSB_clk                                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               65 |            234 |
|  BPSK_clk                               |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               75 |            243 |
|  PM_clk                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               67 |            243 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/cpsr_0/int_mode                                                                                                                                                                                                                                   | bus_0/dl1_reg                                                                                                                                                                                                                           |              183 |            384 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  | core_0/cpsr_0/int_mode_reg_2[0]                                                                                                                                                                                                                          | bus_0/dl1_reg                                                                                                                                                                                                                           |              204 |            480 |
|  sdr/clk_div_u1/CLK                     | sdr/top_hilbert_u0/U0/i_synth/g_single_rate_hb_hilb_ipol.i_single_rate_hb_hilb_ipol/g_parallel.i_cntrl_src/p_241_in                                                                                                                                      |                                                                                                                                                                                                                                         |               90 |           1020 |
|  sdr/clk_div_u1/CLK                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              230 |           1145 |
|  sdr/my_SDR_v1_clk_wiz_0/inst/clk_out3  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              301 |           1152 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


