PPA Report for and_gate_clock.v (Module: and_gate_clock)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 5
IO Count: 9
Cell Count: 33

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 956.02 MHz
End-to-End Path Delay: 4.623 ns
Reg-to-Reg Critical Path Delay: 0.831 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
