Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon May 13 07:17:44 2024
| Host         : phoenix running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_fpga_impl/cva6_fpga.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.b_full_q_reg_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][92]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        24.418ns  (logic 10.139ns (41.523%)  route 14.279ns (58.477%))
  Logic Levels:           31  (CARRY4=14 LUT2=5 LUT3=2 LUT4=1 LUT5=4 LUT6=5)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 23.504 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.780ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=28314, routed)       1.912    -0.780    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/clk_out1
    SLICE_X86Y110        FDCE                                         r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.b_full_q_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDCE (Prop_fdce_C_Q)         0.518    -0.262 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.b_full_q_reg_rep__0/Q
                         net (fo=110, routed)         1.717     1.455    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.b_full_q_reg_rep__0_n_2
    SLICE_X80Y122        LUT3 (Prop_lut3_I2_O)        0.152     1.607 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][51]_i_138/O
                         net (fo=9, routed)           0.790     2.397    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/p_116_out[38]
    SLICE_X64Y123        LUT3 (Prop_lut3_I0_O)        0.321     2.718 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_228/O
                         net (fo=1, routed)           0.810     3.528    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_228_n_2
    SLICE_X60Y120        LUT6 (Prop_lut6_I0_O)        0.332     3.860 f  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_149/O
                         net (fo=1, routed)           0.852     4.712    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_149_n_2
    SLICE_X57Y114        LUT5 (Prop_lut5_I0_O)        0.124     4.836 f  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_75/O
                         net (fo=18, routed)          1.303     6.139    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_75_n_2
    SLICE_X50Y108        LUT6 (Prop_lut6_I4_O)        0.124     6.263 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_119/O
                         net (fo=2, routed)           1.017     7.279    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_119_n_2
    SLICE_X48Y105        LUT6 (Prop_lut6_I0_O)        0.124     7.403 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_123/O
                         net (fo=1, routed)           0.000     7.403    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][83]_i_123_n_2
    SLICE_X48Y105        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     7.651 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q_reg[vd_data][83]_i_61/O[3]
                         net (fo=4, routed)           1.114     8.766    i_ariane_n_701
    SLICE_X45Y109        LUT6 (Prop_lut6_I5_O)        0.306     9.072 r  gen_cut.a_data_q[vd_data][83]_i_42/O
                         net (fo=2, routed)           0.823     9.895    gen_cut.a_data_q[vd_data][83]_i_42_n_2
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.124    10.019 r  gen_cut.a_data_q[vd_data][83]_i_46/O
                         net (fo=1, routed)           0.000    10.019    gen_cut.a_data_q[vd_data][83]_i_46_n_2
    SLICE_X42Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.532 r  gen_cut.a_data_q_reg[vd_data][83]_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.532    gen_cut.a_data_q_reg[vd_data][83]_i_18_n_2
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.751 r  gen_cut.a_data_q_reg[vd_data][83]_i_9/O[0]
                         net (fo=1, routed)           0.548    11.299    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q_reg[vd_data][83]_1[12]
    SLICE_X41Y107        LUT4 (Prop_lut4_I3_O)        0.295    11.594 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][79]_i_9/O
                         net (fo=1, routed)           0.000    11.594    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][79]_i_9_n_2
    SLICE_X41Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.995 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q_reg[vd_data][79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.995    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q_reg[vd_data][79]_i_3_n_2
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.329 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q_reg[vd_data][83]_i_2/O[1]
                         net (fo=5, routed)           0.637    12.966    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][86]_i_5_0[1]
    SLICE_X40Y108        LUT2 (Prop_lut2_I1_O)        0.303    13.269 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][83]_i_25/O
                         net (fo=1, routed)           0.000    13.269    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][83]_i_25_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.849 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][83]_i_14/O[2]
                         net (fo=4, routed)           0.511    14.360    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][83]_i_26_0[1]
    SLICE_X43Y107        LUT2 (Prop_lut2_I1_O)        0.302    14.662 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][87]_i_21/O
                         net (fo=1, routed)           0.000    14.662    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][87]_i_21_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    15.060 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][87]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.060    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][87]_i_13_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.394 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][89]_i_4/O[1]
                         net (fo=4, routed)           0.619    16.013    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][89]_i_12_0[1]
    SLICE_X44Y107        LUT2 (Prop_lut2_I1_O)        0.303    16.316 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][87]_i_16/O
                         net (fo=1, routed)           0.000    16.316    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][87]_i_16_n_2
    SLICE_X44Y107        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.543 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][87]_i_4/O[1]
                         net (fo=4, routed)           0.597    17.140    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][87]_i_17_0[1]
    SLICE_X45Y106        LUT2 (Prop_lut2_I1_O)        0.303    17.443 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][90]_i_19/O
                         net (fo=1, routed)           0.000    17.443    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][90]_i_19_n_2
    SLICE_X45Y106        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.083 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][90]_i_8/O[3]
                         net (fo=3, routed)           0.650    18.734    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][90]_i_8_n_6
    SLICE_X47Y105        LUT2 (Prop_lut2_I1_O)        0.306    19.040 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][84]_i_9/O
                         net (fo=1, routed)           0.000    19.040    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q[vd_data][84]_i_9_n_2
    SLICE_X47Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.441 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][84]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.441    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][84]_i_5_n_2
    SLICE_X47Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.775 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][90]_i_5/O[1]
                         net (fo=3, routed)           0.826    20.601    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][90]_i_5_n_8
    SLICE_X46Y106        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.583    21.184 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][90]_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.184    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][90]_i_6_n_2
    SLICE_X46Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.403 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][94]_i_7/O[0]
                         net (fo=1, routed)           0.739    22.141    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/macc19_return[21]
    SLICE_X48Y109        LUT5 (Prop_lut5_I0_O)        0.321    22.462 f  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][92]_i_5/O
                         net (fo=1, routed)           0.563    23.026    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][92]_i_5_n_2
    SLICE_X48Y110        LUT5 (Prop_lut5_I4_O)        0.326    23.352 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][92]_i_2/O
                         net (fo=1, routed)           0.162    23.513    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][92]_i_2_n_2
    SLICE_X48Y110        LUT5 (Prop_lut5_I2_O)        0.124    23.637 r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_req_cut/gen_cut.a_data_q[vd_data][92]_i_1/O
                         net (fo=1, routed)           0.000    23.637    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][127]_1[92]
    SLICE_X48Y110        FDCE                                         r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=28314, routed)       1.649    23.504    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/clk_out1
    SLICE_X48Y110        FDCE                                         r  i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][92]/C
                         clock pessimism              0.484    23.988    
                         clock uncertainty           -0.082    23.906    
    SLICE_X48Y110        FDCE (Setup_fdce_C_D)        0.029    23.935    i_ariane/gen_xadac.i_xadac/gen_cut[2].i_unit_cut/i_exe_rsp_cut/gen_cut.a_data_q_reg[vd_data][92]
  -------------------------------------------------------------------
                         required time                         23.935    
                         arrival time                         -23.637    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.021ns  (logic 4.015ns (66.686%)  route 2.006ns (33.314%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.127ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.867     7.127    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y92        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y92        FDCE (Prop_fdce_C_Q)         0.459     7.586 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           2.006     9.592    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.149 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.149    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.149    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             20.451ns  (required time - arrival time)
  Source:                 i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_xlnx_clk_gen rise@25.000ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        4.086ns  (logic 0.773ns (18.919%)  route 3.313ns (81.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns = ( 23.556 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=28314, routed)       1.878    -0.814    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X112Y37        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y37        FDPE (Prop_fdpe_C_Q)         0.478    -0.336 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           1.576     1.239    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X113Y24        LUT3 (Prop_lut3_I2_O)        0.295     1.534 f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.737     3.272    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y42        FDPE                                         f  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk_sys (IN)
                         net (fo=0)                   0.000    25.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    26.404 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.566    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    19.752 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    21.764    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.855 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=28314, routed)       1.701    23.556    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X111Y42        FDPE                                         r  i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.607    24.164    
                         clock uncertainty           -0.082    24.082    
    SLICE_X111Y42        FDPE (Recov_fdpe_C_PRE)     -0.359    23.723    i_axi_dwidth_converter_dm_slave/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         23.723    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                 20.451    




