INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brody/Desktop/School/ECE 464/Project_FINAL/Vivado_testing/Staging_to_MAC_new/Staging_Unit.srcs/sources_1/unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_buffer_1x4
INFO: [VRFC 10-311] analyzing module shift_reg_file_4x4
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module Staging_unit
INFO: [VRFC 10-311] analyzing module kernel_4x4
INFO: [VRFC 10-311] analyzing module mac_buffer_4x8
INFO: [VRFC 10-311] analyzing module MAC_4x4
INFO: [VRFC 10-311] analyzing module MAC_collector
INFO: [VRFC 10-311] analyzing module MAC_controller
INFO: [VRFC 10-311] analyzing module MAC_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/brody/Desktop/School/ECE 464/Project_FINAL/Vivado_testing/Staging_to_MAC_new/Staging_Unit.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
