# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RIJ_CPU.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../RIJ_CPU.srcs/sources_1/new/ALU_32.v" \
"../../../../RIJ_CPU.srcs/sources_1/new/Decoding_control.v" \
"../../../../RIJ_CPU.srcs/sources_1/new/PC_add.v" \
"../../../../RIJ_CPU.srcs/sources_1/new/RIJ_cpu.v" \
"../../../../RIJ_CPU.srcs/sources_1/new/mem_store.v" \
"../../../../RIJ_CPU.srcs/sources_1/new/register_store.v" \
"../../../../RIJ_CPU.srcs/sim_1/new/top_module_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
