

================================================================
== Synthesis Summary Report of 'crc24a'
================================================================
+ General Information: 
    * Date:           Wed Jul  5 16:21:46 2023
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        practsam
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |          Modules         | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |           |             |             |     |
    |          & Loops         | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP    |      FF     |     LUT     | URAM|
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+
    |+ crc24a                  |     -|  2.01|        -|       -|         -|        -|     -|        no|     -|  279 (16%)|  82800 (17%)|  76242 (33%)|    -|
    | + crc24a_Pipeline_loop1  |     -|  2.69|        -|       -|         -|        -|     -|        no|     -|   120 (6%)|  71221 (15%)|  57231 (24%)|    -|
    |  o loop1                 |    II|  7.30|        -|       -|        76|        8|     -|       yes|     -|          -|            -|            -|    -|
    | + crc24a_Pipeline_loop3  |     -|  4.45|        -|       -|         -|        -|     -|        no|     -|          -|    146 (~0%)|    431 (~0%)|    -|
    |  o loop3                 |     -|  7.30|        -|       -|         2|        1|     -|       yes|     -|          -|            -|            -|    -|
    | + crc24a_Pipeline_loop4  |     -|  2.21|        -|       -|         -|        -|     -|        no|     -|    39 (2%)|   2107 (~0%)|    5205 (2%)|    -|
    |  o loop4                 |    II|  7.30|        -|       -|         3|        3|     -|       yes|     -|          -|            -|            -|    -|
    | + crc24a_Pipeline_loop6  |     -|  2.01|        -|       -|         -|        -|     -|        no|     -|   120 (6%)|    9113 (1%)|   10149 (4%)|    -|
    |  o loop6                 |     -|  7.30|        -|       -|        70|        1|     -|       yes|     -|          -|            -|            -|    -|
    +--------------------------+------+------+---------+--------+----------+---------+------+----------+------+-----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| input_r   | both          | 8     | 1      | 1      |
| output_r  | both          | 8     | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------------------+
| Argument | Direction | Datatype               |
+----------+-----------+------------------------+
| input    | in        | stream<ap_uint<8>, 0>& |
| output   | out       | stream<ap_uint<8>, 0>& |
+----------+-----------+------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| input    | input_r      | interface |
| output   | output_r     | interface |
+----------+--------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+---------------+-----+--------+---------+
| Name                          | DSP | Pragma | Variable      | Op  | Impl   | Latency |
+-------------------------------+-----+--------+---------------+-----+--------+---------+
| + crc24a                      | 279 |        |               |     |        |         |
|   z_fu_383_p2                 | -   |        | z             | add | fabric | 0       |
|   add_ln54_fu_417_p2          | -   |        | add_ln54      | add | fabric | 0       |
|   sub_ln54_fu_430_p2          | -   |        | sub_ln54      | sub | fabric | 0       |
|   sub_ln54_1_fu_445_p2        | -   |        | sub_ln54_1    | sub | fabric | 0       |
|  + crc24a_Pipeline_loop1      | 120 |        |               |     |        |         |
|    sub_ln23_fu_2474_p2        | -   |        | sub_ln23      | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U9   | 15  |        | mul_ln23      | mul | auto   | 0       |
|    add_ln23_fu_2040_p2        | -   |        | add_ln23      | add | fabric | 0       |
|    sub_ln23_1_fu_2591_p2      | -   |        | sub_ln23_1    | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U10  | 15  |        | mul_ln23_1    | mul | auto   | 0       |
|    add_ln23_1_fu_2086_p2      | -   |        | add_ln23_1    | add | fabric | 0       |
|    sub_ln23_2_fu_2659_p2      | -   |        | sub_ln23_2    | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U11  | 15  |        | mul_ln23_2    | mul | auto   | 0       |
|    add_ln23_2_fu_2131_p2      | -   |        | add_ln23_2    | add | fabric | 0       |
|    sub_ln23_3_fu_2727_p2      | -   |        | sub_ln23_3    | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U12  | 15  |        | mul_ln23_3    | mul | auto   | 0       |
|    add_ln23_3_fu_2176_p2      | -   |        | add_ln23_3    | add | fabric | 0       |
|    sub_ln23_4_fu_2795_p2      | -   |        | sub_ln23_4    | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U13  | 15  |        | mul_ln23_4    | mul | auto   | 0       |
|    add_ln23_4_fu_2221_p2      | -   |        | add_ln23_4    | add | fabric | 0       |
|    sub_ln23_5_fu_2863_p2      | -   |        | sub_ln23_5    | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U14  | 15  |        | mul_ln23_5    | mul | auto   | 0       |
|    add_ln23_5_fu_2266_p2      | -   |        | add_ln23_5    | add | fabric | 0       |
|    sub_ln23_6_fu_2908_p2      | -   |        | sub_ln23_6    | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U15  | 15  |        | mul_ln23_6    | mul | auto   | 0       |
|    add_ln23_6_fu_2311_p2      | -   |        | add_ln23_6    | add | fabric | 0       |
|    sub_ln23_7_fu_2953_p2      | -   |        | sub_ln23_7    | sub | fabric | 0       |
|    mul_64ns_66ns_129_1_1_U16  | 15  |        | mul_ln23_7    | mul | auto   | 0       |
|    u_2_fu_2356_p2             | -   |        | u_2           | add | fabric | 0       |
|  + crc24a_Pipeline_loop3      | 0   |        |               |     |        |         |
|    add_ln34_fu_700_p2         | -   |        | add_ln34      | add | fabric | 0       |
|    add_ln36_fu_714_p2         | -   |        | add_ln36      | add | fabric | 0       |
|    add_ln34_1_fu_777_p2       | -   |        | add_ln34_1    | add | fabric | 0       |
|  + crc24a_Pipeline_loop4      | 39  |        |               |     |        |         |
|    add_ln40_fu_3355_p2        | -   |        | add_ln40      | add | fabric | 0       |
|    add_ln1019_fu_3406_p2      | -   |        | add_ln1019    | add | fabric | 0       |
|    mul_31ns_33ns_63_1_1_U85   | 3   |        | mul_ln1499    | mul | auto   | 0       |
|    add_ln45_fu_3523_p2        | -   |        | add_ln45      | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U86   | 3   |        | mul_ln1499_1  | mul | auto   | 0       |
|    add_ln45_1_fu_3578_p2      | -   |        | add_ln45_1    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U87   | 3   |        | mul_ln1499_2  | mul | auto   | 0       |
|    add_ln45_2_fu_3633_p2      | -   |        | add_ln45_2    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U88   | 3   |        | mul_ln1499_3  | mul | auto   | 0       |
|    add_ln45_3_fu_3688_p2      | -   |        | add_ln45_3    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U89   | 3   |        | mul_ln1499_4  | mul | auto   | 0       |
|    add_ln45_4_fu_3743_p2      | -   |        | add_ln45_4    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U90   | 3   |        | mul_ln1499_5  | mul | auto   | 0       |
|    add_ln45_5_fu_3798_p2      | -   |        | add_ln45_5    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U91   | 3   |        | mul_ln1499_6  | mul | auto   | 0       |
|    add_ln45_6_fu_3853_p2      | -   |        | add_ln45_6    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U92   | 3   |        | mul_ln1499_7  | mul | auto   | 0       |
|    add_ln45_7_fu_3908_p2      | -   |        | add_ln45_7    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U93   | 3   |        | mul_ln1499_8  | mul | auto   | 0       |
|    add_ln45_8_fu_3963_p2      | -   |        | add_ln45_8    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U94   | 3   |        | mul_ln1499_9  | mul | auto   | 0       |
|    add_ln45_9_fu_4018_p2      | -   |        | add_ln45_9    | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U95   | 3   |        | mul_ln1499_10 | mul | auto   | 0       |
|    add_ln45_10_fu_4073_p2     | -   |        | add_ln45_10   | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U96   | 3   |        | mul_ln1499_11 | mul | auto   | 0       |
|    add_ln45_11_fu_4128_p2     | -   |        | add_ln45_11   | add | fabric | 0       |
|    mul_32ns_34ns_64_1_1_U97   | 3   |        | mul_ln1499_12 | mul | auto   | 0       |
|    add_ln40_1_fu_4183_p2      | -   |        | add_ln40_1    | add | fabric | 0       |
|  + crc24a_Pipeline_loop6      | 120 |        |               |     |        |         |
|    mul_64ns_66ns_129_1_1_U128 | 15  |        | mul_ln1499    | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U129 | 15  |        | mul_ln1499_1  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U130 | 15  |        | mul_ln1499_2  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U131 | 15  |        | mul_ln1499_3  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U132 | 15  |        | mul_ln1499_4  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U133 | 15  |        | mul_ln1499_5  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U134 | 15  |        | mul_ln1499_6  | mul | auto   | 0       |
|    mul_64ns_66ns_129_1_1_U135 | 15  |        | mul_ln1499_7  | mul | auto   | 0       |
|    add_ln54_fu_2033_p2        | -   |        | add_ln54      | add | fabric | 0       |
+-------------------------------+-----+--------+---------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------+------+------+--------+----------+---------+------+---------+
| Name         | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+--------------+------+------+--------+----------+---------+------+---------+
| + crc24a     | 0    | 0    |        |          |         |      |         |
|   crc_V_U    | -    | -    |        | crc_V    | ram_1p  | auto | 1       |
|   crc_V_1_U  | -    | -    |        | crc_V_1  | ram_1p  | auto | 1       |
|   crc_V_2_U  | -    | -    |        | crc_V_2  | ram_1p  | auto | 1       |
|   crc_V_3_U  | -    | -    |        | crc_V_3  | ram_1p  | auto | 1       |
|   crc_V_4_U  | -    | -    |        | crc_V_4  | ram_1p  | auto | 1       |
|   crc_V_5_U  | -    | -    |        | crc_V_5  | ram_1p  | auto | 1       |
|   crc_V_6_U  | -    | -    |        | crc_V_6  | ram_1p  | auto | 1       |
|   crc_V_7_U  | -    | -    |        | crc_V_7  | ram_1p  | auto | 1       |
|   crc_V_8_U  | -    | -    |        | crc_V_8  | ram_1p  | auto | 1       |
|   crc_V_9_U  | -    | -    |        | crc_V_9  | ram_1p  | auto | 1       |
|   crc_V_10_U | -    | -    |        | crc_V_10 | ram_1p  | auto | 1       |
|   crc_V_11_U | -    | -    |        | crc_V_11 | ram_1p  | auto | 1       |
|   crc_V_12_U | -    | -    |        | crc_V_12 | ram_1p  | auto | 1       |
|   crc_V_13_U | -    | -    |        | crc_V_13 | ram_1p  | auto | 1       |
|   crc_V_14_U | -    | -    |        | crc_V_14 | ram_1p  | auto | 1       |
|   crc_V_15_U | -    | -    |        | crc_V_15 | ram_1p  | auto | 1       |
|   crc_V_16_U | -    | -    |        | crc_V_16 | ram_1p  | auto | 1       |
|   crc_V_17_U | -    | -    |        | crc_V_17 | ram_1p  | auto | 1       |
|   crc_V_18_U | -    | -    |        | crc_V_18 | ram_1p  | auto | 1       |
|   crc_V_19_U | -    | -    |        | crc_V_19 | ram_1p  | auto | 1       |
|   crc_V_20_U | -    | -    |        | crc_V_20 | ram_1p  | auto | 1       |
|   crc_V_21_U | -    | -    |        | crc_V_21 | ram_1p  | auto | 1       |
|   crc_V_22_U | -    | -    |        | crc_V_22 | ram_1p  | auto | 1       |
|   crc_V_23_U | -    | -    |        | crc_V_23 | ram_1p  | auto | 1       |
|   crc_V_24_U | -    | -    |        | crc_V_24 | ram_1p  | auto | 1       |
|   rtc_V_U    | -    | -    |        | rtc_V    | ram_s2p | auto | 1       |
|   rtc_V_1_U  | -    | -    |        | rtc_V_1  | ram_s2p | auto | 1       |
|   rtc_V_2_U  | -    | -    |        | rtc_V_2  | ram_s2p | auto | 1       |
|   rtc_V_3_U  | -    | -    |        | rtc_V_3  | ram_s2p | auto | 1       |
|   rtc_V_4_U  | -    | -    |        | rtc_V_4  | ram_s2p | auto | 1       |
|   rtc_V_5_U  | -    | -    |        | rtc_V_5  | ram_s2p | auto | 1       |
|   rtc_V_6_U  | -    | -    |        | rtc_V_6  | ram_s2p | auto | 1       |
|   rtc_V_7_U  | -    | -    |        | rtc_V_7  | ram_s2p | auto | 1       |
+--------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+--------------------------------+-------------------------------+
| Type      | Options                        | Location                      |
+-----------+--------------------------------+-------------------------------+
| interface | axis register both port=input  | pract.cpp:7 in crc24a, input  |
| interface | axis register both port=output | pract.cpp:8 in crc24a, output |
| pipeline  | II=1                           | pract.cpp:35 in crc24a        |
| pipeline  | II=1                           | pract.cpp:41 in crc24a        |
| unroll    |                                | pract.cpp:44 in crc24a        |
| pipeline  |                                | pract.cpp:55 in crc24a        |
| unroll    |                                | pract.cpp:57 in crc24a        |
+-----------+--------------------------------+-------------------------------+

* Inferred Pragmas
+-----------------------+-----------------+------------------------------------------+------------------------+
| Source Pragma         | Inferred Pragma | Options                                  | Location               |
+-----------------------+-----------------+------------------------------------------+------------------------+
| pipeline pract.cpp:55 | array_partition | dim=1 type=cyclic factor=25 variable=crc | variable crc in crc24a |
| pipeline pract.cpp:55 | array_partition | dim=1 type=cyclic factor=8 variable=rtc  | variable rtc in crc24a |
+-----------------------+-----------------+------------------------------------------+------------------------+


