Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan 19 12:57:38 2024
| Host         : DESKTOP-050FUS6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file round_algorithm_timing_summary_routed.rpt -pb round_algorithm_timing_summary_routed.pb -rpx round_algorithm_timing_summary_routed.rpx -warn_on_violation
| Design       : round_algorithm
| Device       : xa7s100-fgga676
| Speed File   : -1Q  PRODUCTION 1.16 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   387         
TIMING-20  Warning   Non-clocked latch               64          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (384)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (258)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (384)
--------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: key_gen_mapping/key_gen_CP_mapping/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: key_gen_mapping/key_gen_CP_mapping/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: key_gen_mapping/key_gen_CP_mapping/FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: key_gen_mapping/key_gen_CP_mapping/FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: key_gen_mapping/key_gen_CP_mapping/FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: key_gen_mapping/key_gen_CP_mapping/FSM_onehot_state_reg_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.004        0.000                      0                 3755        0.062        0.000                      0                 3755        4.500        0.000                       0                  1698  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.004        0.000                      0                 3755        0.062        0.000                      0                 3755        4.500        0.000                       0                  1698  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.716ns (12.497%)  route 5.013ns (87.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.871     5.343    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y43         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDCE (Prop_fdce_C_Q)         0.419     5.762 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         2.401     8.163    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_2_[1]
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.297     8.460 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.613    11.072    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X85Y42         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.757    14.891    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X85Y42         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[12]/C
                         clock pessimism              0.426    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X85Y42         FDRE (Setup_fdre_C_CE)      -0.205    15.077    mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.716ns (12.497%)  route 5.013ns (87.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.871     5.343    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y43         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDCE (Prop_fdce_C_Q)         0.419     5.762 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         2.401     8.163    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_2_[1]
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.297     8.460 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.613    11.072    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X85Y42         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.757    14.891    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X85Y42         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[14]/C
                         clock pessimism              0.426    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X85Y42         FDRE (Setup_fdre_C_CE)      -0.205    15.077    mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.716ns (12.497%)  route 5.013ns (87.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.871     5.343    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y43         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDCE (Prop_fdce_C_Q)         0.419     5.762 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         2.401     8.163    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_2_[1]
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.297     8.460 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.613    11.072    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X85Y42         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.757    14.891    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X85Y42         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[25]/C
                         clock pessimism              0.426    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X85Y42         FDRE (Setup_fdre_C_CE)      -0.205    15.077    mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.004ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.716ns (12.497%)  route 5.013ns (87.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.871     5.343    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y43         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDCE (Prop_fdce_C_Q)         0.419     5.762 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         2.401     8.163    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_2_[1]
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.297     8.460 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.613    11.072    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X85Y42         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.757    14.891    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X85Y42         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[29]/C
                         clock pessimism              0.426    15.317    
                         clock uncertainty           -0.035    15.282    
    SLICE_X85Y42         FDRE (Setup_fdre_C_CE)      -0.205    15.077    mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -11.072    
  -------------------------------------------------------------------
                         slack                                  4.004    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.773ns (14.405%)  route 4.593ns (85.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.785     5.257    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.478     5.735 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=133, routed)         2.974     8.709    mixcolumn_mapping/mixcolumn_CP_mapping/Q[2]
    SLICE_X81Y33         LUT6 (Prop_lut6_I0_O)        0.295     9.004 r  mixcolumn_mapping/mixcolumn_CP_mapping/matrica_reg[127]_i_1/O
                         net (fo=128, routed)         1.619    10.623    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[127]_0
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.657    14.791    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[22]/C
                         clock pessimism              0.426    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X65Y38         FDRE (Setup_fdre_C_R)       -0.429    14.753    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.773ns (14.405%)  route 4.593ns (85.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.785     5.257    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.478     5.735 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=133, routed)         2.974     8.709    mixcolumn_mapping/mixcolumn_CP_mapping/Q[2]
    SLICE_X81Y33         LUT6 (Prop_lut6_I0_O)        0.295     9.004 r  mixcolumn_mapping/mixcolumn_CP_mapping/matrica_reg[127]_i_1/O
                         net (fo=128, routed)         1.619    10.623    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[127]_0
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.657    14.791    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[24]/C
                         clock pessimism              0.426    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X65Y38         FDRE (Setup_fdre_C_R)       -0.429    14.753    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.773ns (14.405%)  route 4.593ns (85.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.785     5.257    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.478     5.735 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=133, routed)         2.974     8.709    mixcolumn_mapping/mixcolumn_CP_mapping/Q[2]
    SLICE_X81Y33         LUT6 (Prop_lut6_I0_O)        0.295     9.004 r  mixcolumn_mapping/mixcolumn_CP_mapping/matrica_reg[127]_i_1/O
                         net (fo=128, routed)         1.619    10.623    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[127]_0
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.657    14.791    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[26]/C
                         clock pessimism              0.426    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X65Y38         FDRE (Setup_fdre_C_R)       -0.429    14.753    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.773ns (14.405%)  route 4.593ns (85.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.785     5.257    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.478     5.735 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=133, routed)         2.974     8.709    mixcolumn_mapping/mixcolumn_CP_mapping/Q[2]
    SLICE_X81Y33         LUT6 (Prop_lut6_I0_O)        0.295     9.004 r  mixcolumn_mapping/mixcolumn_CP_mapping/matrica_reg[127]_i_1/O
                         net (fo=128, routed)         1.619    10.623    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[127]_0
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.657    14.791    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[28]/C
                         clock pessimism              0.426    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X65Y38         FDRE (Setup_fdre_C_R)       -0.429    14.753    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.773ns (14.405%)  route 4.593ns (85.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.257ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.785     5.257    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X62Y37         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.478     5.735 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=133, routed)         2.974     8.709    mixcolumn_mapping/mixcolumn_CP_mapping/Q[2]
    SLICE_X81Y33         LUT6 (Prop_lut6_I0_O)        0.295     9.004 r  mixcolumn_mapping/mixcolumn_CP_mapping/matrica_reg[127]_i_1/O
                         net (fo=128, routed)         1.619    10.623    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[127]_0
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.657    14.791    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[6]/C
                         clock pessimism              0.426    15.217    
                         clock uncertainty           -0.035    15.182    
    SLICE_X65Y38         FDRE (Setup_fdre_C_R)       -0.429    14.753    mixcolumn_mapping/mixcolumn_DP_mapping/matrica_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.590ns  (logic 0.716ns (12.809%)  route 4.874ns (87.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.343ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.871     5.343    mixcolumn_mapping/mixcolumn_CP_mapping/clk_IBUF_BUFG
    SLICE_X69Y43         FDCE                                         r  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y43         FDCE (Prop_fdce_C_Q)         0.419     5.762 f  mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=132, routed)         2.401     8.163    mixcolumn_mapping/mixcolumn_CP_mapping/FSM_onehot_state_reg_reg_n_2_[1]
    SLICE_X67Y35         LUT6 (Prop_lut6_I1_O)        0.297     8.460 r  mixcolumn_mapping/mixcolumn_CP_mapping/col3_reg[31]_i_1/O
                         net (fo=128, routed)         2.473    10.933    mixcolumn_mapping/mixcolumn_DP_mapping/E[0]
    SLICE_X85Y43         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AB21                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200    13.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.758    14.892    mixcolumn_mapping/mixcolumn_DP_mapping/clk_IBUF_BUFG
    SLICE_X85Y43         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[13]/C
                         clock pessimism              0.426    15.318    
                         clock uncertainty           -0.035    15.283    
    SLICE_X85Y43         FDRE (Setup_fdre_C_CE)      -0.205    15.078    mixcolumn_mapping/mixcolumn_DP_mapping/col2_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  4.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_key_mapping/ram_s_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.478%)  route 0.175ns (45.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.627     1.651    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.164     1.815 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/Q
                         net (fo=5, routed)           0.175     1.990    key_gen_mapping/key_gen_DP_mapping/new_key_s[112]
    SLICE_X58Y51         LUT3 (Prop_lut3_I0_O)        0.045     2.035 r  key_gen_mapping/key_gen_DP_mapping/ram_s[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.035    mem_key_mapping/ram_s_reg[1][7]_0[0]
    SLICE_X58Y51         FDRE                                         r  mem_key_mapping/ram_s_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.833     2.111    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  mem_key_mapping/ram_s_reg[1][0]/C
                         clock pessimism             -0.259     1.851    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.121     1.972    mem_key_mapping/ram_s_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 mem_key_mapping/ram_s_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.226ns (55.721%)  route 0.180ns (44.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.627     1.651    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  mem_key_mapping/ram_s_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.128     1.779 r  mem_key_mapping/ram_s_reg[5][1]/Q
                         net (fo=2, routed)           0.180     1.959    key_gen_mapping/key_gen_DP_mapping/key_in_s[81]
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.098     2.057 r  key_gen_mapping/key_gen_DP_mapping/key_reg[81]_i_1/O
                         net (fo=1, routed)           0.000     2.057    key_gen_mapping/key_gen_DP_mapping/key_next[81]
    SLICE_X60Y50         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.833     2.111    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[81]/C
                         clock pessimism             -0.259     1.851    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.092     1.943    key_gen_mapping/key_gen_DP_mapping/key_reg_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mem_key_mapping/ram_s_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.627     1.651    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  mem_key_mapping/ram_s_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  mem_key_mapping/ram_s_reg[5][0]/Q
                         net (fo=2, routed)           0.066     1.858    key_gen_mapping/key_gen_DP_mapping/key_in_s[80]
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.045     1.903 r  key_gen_mapping/key_gen_DP_mapping/key_reg[80]_i_1/O
                         net (fo=1, routed)           0.000     1.903    key_gen_mapping/key_gen_DP_mapping/key_next[80]
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[80]/C
                         clock pessimism             -0.517     1.664    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.121     1.785    key_gen_mapping/key_gen_DP_mapping/key_reg_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mem_key_mapping/ram_s_reg[9][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.627     1.651    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  mem_key_mapping/ram_s_reg[9][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  mem_key_mapping/ram_s_reg[9][0]/Q
                         net (fo=2, routed)           0.066     1.858    key_gen_mapping/key_gen_DP_mapping/key_in_s[48]
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.903 r  key_gen_mapping/key_gen_DP_mapping/key_reg[48]_i_1/O
                         net (fo=1, routed)           0.000     1.903    key_gen_mapping/key_gen_DP_mapping/key_next[48]
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[48]/C
                         clock pessimism             -0.517     1.664    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.121     1.785    key_gen_mapping/key_gen_DP_mapping/key_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.626%)  route 0.384ns (67.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.561     1.584    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[81]/Q
                         net (fo=4, routed)           0.384     2.109    key_gen_mapping/key_gen_DP_mapping/new_key_s[81]
    SLICE_X60Y49         LUT6 (Prop_lut6_I5_O)        0.045     2.154 r  key_gen_mapping/key_gen_DP_mapping/key_reg[49]_i_1/O
                         net (fo=1, routed)           0.000     2.154    key_gen_mapping/key_gen_DP_mapping/key_next[49]
    SLICE_X60Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[49]/C
                         clock pessimism             -0.259     1.921    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.092     2.013    key_gen_mapping/key_gen_DP_mapping/key_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/a_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/p_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.052%)  route 0.062ns (24.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.624     1.648    mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/clk_IBUF_BUFG
    SLICE_X52Y39         FDSE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y39         FDSE (Prop_fdse_C_Q)         0.141     1.789 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/a_reg_reg[5]/Q
                         net (fo=2, routed)           0.062     1.851    mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/p_0_in[6]
    SLICE_X53Y39         LUT2 (Prop_lut2_I1_O)        0.045     1.896 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/p_reg[5]_i_1__23/O
                         net (fo=1, routed)           0.000     1.896    mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/p_reg[5]_i_1__23_n_2
    SLICE_X53Y39         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/p_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.899     2.177    mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/clk_IBUF_BUFG
    SLICE_X53Y39         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/p_reg_reg[5]/C
                         clock pessimism             -0.516     1.661    
    SLICE_X53Y39         FDRE (Hold_fdre_C_D)         0.092     1.753    mixcolumn_mapping/mixcolumn_DP_mapping/mul25_mapiranje/p_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/a_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/p_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.052%)  route 0.062ns (24.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.618     1.642    mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/clk_IBUF_BUFG
    SLICE_X56Y30         FDSE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y30         FDSE (Prop_fdse_C_Q)         0.141     1.783 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/a_reg_reg[5]/Q
                         net (fo=2, routed)           0.062     1.845    mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/p_0_in[6]
    SLICE_X57Y30         LUT2 (Prop_lut2_I1_O)        0.045     1.890 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/p_reg[5]_i_1__13/O
                         net (fo=1, routed)           0.000     1.890    mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/p_reg[5]_i_1__13_n_2
    SLICE_X57Y30         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/p_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.892     2.170    mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/clk_IBUF_BUFG
    SLICE_X57Y30         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/p_reg_reg[5]/C
                         clock pessimism             -0.515     1.655    
    SLICE_X57Y30         FDRE (Hold_fdre_C_D)         0.092     1.747    mixcolumn_mapping/mixcolumn_DP_mapping/mul15_mapiranje/p_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.620     1.644    mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/clk_IBUF_BUFG
    SLICE_X64Y30         FDSE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDSE (Prop_fdse_C_Q)         0.141     1.785 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg_reg[5]/Q
                         net (fo=2, routed)           0.063     1.848    mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/p_0_in[6]
    SLICE_X65Y30         LUT5 (Prop_lut5_I2_O)        0.045     1.893 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg[6]_i_1__14/O
                         net (fo=1, routed)           0.000     1.893    mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg[6]_i_1__14_n_2
    SLICE_X65Y30         FDSE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.892     2.170    mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/clk_IBUF_BUFG
    SLICE_X65Y30         FDSE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg_reg[6]/C
                         clock pessimism             -0.513     1.657    
    SLICE_X65Y30         FDSE (Hold_fdse_C_D)         0.092     1.749    mixcolumn_mapping/mixcolumn_DP_mapping/mul16_mapiranje/a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/a_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/p_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.618     1.642    mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/clk_IBUF_BUFG
    SLICE_X64Y27         FDSE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/a_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDSE (Prop_fdse_C_Q)         0.141     1.783 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/a_reg_reg[3]/Q
                         net (fo=2, routed)           0.063     1.846    mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/p_0_in[4]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.891 r  mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/p_reg[3]_i_1__7/O
                         net (fo=1, routed)           0.000     1.891    mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/p_reg[3]_i_1__7_n_2
    SLICE_X65Y27         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/p_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.889     2.167    mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/p_reg_reg[3]/C
                         clock pessimism             -0.512     1.655    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.092     1.747    mixcolumn_mapping/mixcolumn_DP_mapping/mul9_mapiranje/p_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 mem_key_mapping/ram_s_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.209ns (34.751%)  route 0.392ns (65.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.561     1.584    mem_key_mapping/clk_IBUF_BUFG
    SLICE_X58Y51         FDRE                                         r  mem_key_mapping/ram_s_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.164     1.748 r  mem_key_mapping/ram_s_reg[1][0]/Q
                         net (fo=2, routed)           0.392     2.141    key_gen_mapping/key_gen_DP_mapping/key_in_s[112]
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.045     2.186 r  key_gen_mapping/key_gen_DP_mapping/key_reg[112]_i_1/O
                         net (fo=1, routed)           0.000     2.186    key_gen_mapping/key_gen_DP_mapping/key_next[112]
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/C
                         clock pessimism             -0.259     1.921    
    SLICE_X58Y49         FDRE (Hold_fdre_C_D)         0.120     2.041    key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X68Y43   FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X67Y41   FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y43   FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y43   FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y43   FSM_onehot_state_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y43   FSM_onehot_state_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X71Y43   FSM_onehot_state_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X70Y43   FSM_onehot_state_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y43   FSM_onehot_state_reg_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y41   FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y41   FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y43   FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y43   FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y41   FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X67Y41   FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y43   FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y43   FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y43   FSM_onehot_state_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.576ns  (logic 1.200ns (26.224%)  route 3.376ns (73.776%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[30]/G
    SLICE_X62Y50         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[30]/Q
                         net (fo=16, routed)          1.658     2.283    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/Q[0]
    SLICE_X68Y48         MUXF7 (Prop_muxf7_S_O)       0.276     2.559 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/g_func_reg[27]_i_2/O
                         net (fo=1, routed)           0.984     3.543    key_gen_mapping/key_gen_DP_mapping/sboxsub_n_29
    SLICE_X68Y49         LUT6 (Prop_lut6_I1_O)        0.299     3.842 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[27]_i_1/O
                         net (fo=1, routed)           0.734     4.576    key_gen_mapping/key_gen_DP_mapping/p_1_out[27]
    SLICE_X71Y49         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.444ns  (logic 1.200ns (27.002%)  route 3.244ns (72.998%))
  Logic Levels:           3  (LDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y50         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[30]/G
    SLICE_X62Y50         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[30]/Q
                         net (fo=16, routed)          2.185     2.810    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/Q[0]
    SLICE_X64Y49         MUXF7 (Prop_muxf7_S_O)       0.276     3.086 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/g_func_reg[30]_i_2/O
                         net (fo=1, routed)           0.399     3.485    key_gen_mapping/key_gen_DP_mapping/sboxsub_n_32
    SLICE_X67Y49         LUT6 (Prop_lut6_I1_O)        0.299     3.784 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[30]_i_1/O
                         net (fo=1, routed)           0.660     4.444    key_gen_mapping/key_gen_DP_mapping/p_1_out[30]
    SLICE_X67Y51         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[29]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 0.807ns (20.060%)  route 3.216ns (79.940%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[29]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[29]/Q
                         net (fo=32, routed)          1.639     2.198    key_gen_mapping/key_gen_DP_mapping/left_shifted[29]
    SLICE_X70Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.322 r  key_gen_mapping/key_gen_DP_mapping/g3_b1__3/O
                         net (fo=1, routed)           1.027     3.349    key_gen_mapping/key_gen_DP_mapping/g3_b1__3_n_2
    SLICE_X68Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.473 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[25]_i_1/O
                         net (fo=1, routed)           0.550     4.023    key_gen_mapping/key_gen_DP_mapping/p_1_out[25]
    SLICE_X66Y46         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.011ns  (logic 1.194ns (29.771%)  route 2.817ns (70.229%))
  Logic Levels:           4  (LDCE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/Q
                         net (fo=32, routed)          1.454     2.013    key_gen_mapping/key_gen_DP_mapping/left_shifted[28]
    SLICE_X66Y49         LUT6 (Prop_lut6_I4_O)        0.124     2.137 r  key_gen_mapping/key_gen_DP_mapping/g1_b2__3/O
                         net (fo=1, routed)           0.000     2.137    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/g_func_reg[26]_i_1_0
    SLICE_X66Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     2.351 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/g_func_reg[26]_i_2/O
                         net (fo=1, routed)           0.649     3.000    key_gen_mapping/key_gen_DP_mapping/sboxsub_n_28
    SLICE_X67Y48         LUT6 (Prop_lut6_I1_O)        0.297     3.297 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[26]_i_1/O
                         net (fo=1, routed)           0.714     4.011    key_gen_mapping/key_gen_DP_mapping/p_1_out[26]
    SLICE_X68Y51         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.870ns  (logic 1.194ns (30.856%)  route 2.676ns (69.144%))
  Logic Levels:           4  (LDCE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/Q
                         net (fo=32, routed)          1.278     1.837    key_gen_mapping/key_gen_DP_mapping/left_shifted[28]
    SLICE_X66Y48         LUT6 (Prop_lut6_I4_O)        0.124     1.961 r  key_gen_mapping/key_gen_DP_mapping/g1_b4__3/O
                         net (fo=1, routed)           0.000     1.961    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/g_func_reg[28]_i_1_0
    SLICE_X66Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     2.175 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/g_func_reg[28]_i_2/O
                         net (fo=1, routed)           0.843     3.018    key_gen_mapping/key_gen_DP_mapping/sboxsub_n_30
    SLICE_X66Y48         LUT6 (Prop_lut6_I1_O)        0.297     3.315 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[28]_i_1/O
                         net (fo=1, routed)           0.555     3.870    key_gen_mapping/key_gen_DP_mapping/p_1_out[28]
    SLICE_X64Y49         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.552ns  (logic 1.189ns (33.476%)  route 2.363ns (66.524%))
  Logic Levels:           4  (LDCE=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/Q
                         net (fo=32, routed)          1.053     1.612    key_gen_mapping/key_gen_DP_mapping/left_shifted[28]
    SLICE_X66Y47         LUT6 (Prop_lut6_I4_O)        0.124     1.736 r  key_gen_mapping/key_gen_DP_mapping/g0_b7__3/O
                         net (fo=1, routed)           0.000     1.736    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/g_func_reg[31]_i_1
    SLICE_X66Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     1.945 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[3].mapiranje_Sbox_a/g_func_reg[31]_i_2/O
                         net (fo=1, routed)           0.843     2.788    key_gen_mapping/key_gen_DP_mapping/sboxsub_n_33
    SLICE_X66Y47         LUT6 (Prop_lut6_I1_O)        0.297     3.085 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[31]_i_1/O
                         net (fo=1, routed)           0.467     3.552    key_gen_mapping/key_gen_DP_mapping/p_1_out[31]
    SLICE_X64Y49         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.428ns  (logic 0.807ns (23.545%)  route 2.621ns (76.455%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/G
    SLICE_X64Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[28]/Q
                         net (fo=32, routed)          1.041     1.600    key_gen_mapping/key_gen_DP_mapping/left_shifted[28]
    SLICE_X66Y46         LUT6 (Prop_lut6_I4_O)        0.124     1.724 r  key_gen_mapping/key_gen_DP_mapping/g3_b5__3/O
                         net (fo=1, routed)           1.019     2.743    key_gen_mapping/key_gen_DP_mapping/g3_b5__3_n_2
    SLICE_X66Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.867 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[29]_i_1/O
                         net (fo=1, routed)           0.561     3.428    key_gen_mapping/key_gen_DP_mapping/p_1_out[29]
    SLICE_X64Y47         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.326ns  (logic 0.807ns (24.264%)  route 2.519ns (75.736%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y48         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[26]/G
    SLICE_X67Y48         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[26]/Q
                         net (fo=32, routed)          1.113     1.672    key_gen_mapping/key_gen_DP_mapping/left_shifted[26]
    SLICE_X67Y46         LUT6 (Prop_lut6_I2_O)        0.124     1.796 r  key_gen_mapping/key_gen_DP_mapping/g2_b0__3/O
                         net (fo=1, routed)           0.812     2.609    key_gen_mapping/key_gen_DP_mapping/g2_b0__3_n_2
    SLICE_X67Y47         LUT6 (Prop_lut6_I3_O)        0.124     2.733 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[24]_i_1/O
                         net (fo=1, routed)           0.593     3.326    key_gen_mapping/key_gen_DP_mapping/p_1_out[24]
    SLICE_X67Y47         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.720ns  (logic 0.994ns (36.540%)  route 1.726ns (63.460%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[9]/G
    SLICE_X63Y46         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[9]/Q
                         net (fo=32, routed)          1.726     2.285    key_gen_mapping/key_gen_DP_mapping/left_shifted[9]
    SLICE_X56Y50         LUT6 (Prop_lut6_I1_O)        0.124     2.409 r  key_gen_mapping/key_gen_DP_mapping/g3_b4__1/O
                         net (fo=1, routed)           0.000     2.409    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[12]_i_1_3
    SLICE_X56Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     2.626 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[12]_i_3/O
                         net (fo=1, routed)           0.000     2.626    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[12]_i_3_n_2
    SLICE_X56Y50         MUXF8 (Prop_muxf8_I1_O)      0.094     2.720 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     2.720    key_gen_mapping/key_gen_DP_mapping/sbox_s[12]
    SLICE_X56Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.657ns  (logic 1.032ns (38.846%)  route 1.625ns (61.154%))
  Logic Levels:           4  (LDCE=1 LUT6=1 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y47         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[5]/G
    SLICE_X52Y47         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[5]/Q
                         net (fo=32, routed)          1.625     2.184    key_gen_mapping/key_gen_DP_mapping/left_shifted[5]
    SLICE_X57Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.308 r  key_gen_mapping/key_gen_DP_mapping/g1_b4__0/O
                         net (fo=1, routed)           0.000     2.308    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[0].mapiranje_Sbox_a/g_func_reg[4]_i_1_1
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.245     2.553 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[0].mapiranje_Sbox_a/g_func_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     2.553    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[0].mapiranje_Sbox_a/g_func_reg[4]_i_2_n_2
    SLICE_X57Y45         MUXF8 (Prop_muxf8_I0_O)      0.104     2.657 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[0].mapiranje_Sbox_a/g_func_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.657    key_gen_mapping/key_gen_DP_mapping/sbox_s[4]
    SLICE_X57Y45         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.238ns (67.767%)  route 0.113ns (32.233%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/G
    SLICE_X60Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/Q
                         net (fo=8, routed)           0.113     0.271    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[2].mapiranje_Sbox_a/Q[1]
    SLICE_X63Y50         MUXF8 (Prop_muxf8_S_O)       0.080     0.351 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[2].mapiranje_Sbox_a/g_func_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     0.351    key_gen_mapping/key_gen_DP_mapping/sbox_s[19]
    SLICE_X63Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.238ns (62.323%)  route 0.144ns (37.677%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/G
    SLICE_X60Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/Q
                         net (fo=8, routed)           0.144     0.302    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[2].mapiranje_Sbox_a/Q[1]
    SLICE_X61Y50         MUXF8 (Prop_muxf8_S_O)       0.080     0.382 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[2].mapiranje_Sbox_a/g_func_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.382    key_gen_mapping/key_gen_DP_mapping/sbox_s[23]
    SLICE_X61Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.238ns (62.170%)  route 0.145ns (37.830%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
    SLICE_X57Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/Q
                         net (fo=8, routed)           0.145     0.303    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/Q[1]
    SLICE_X59Y50         MUXF8 (Prop_muxf8_S_O)       0.080     0.383 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.383    key_gen_mapping/key_gen_DP_mapping/sbox_s[11]
    SLICE_X59Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.239ns (62.269%)  route 0.145ns (37.731%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
    SLICE_X57Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/Q
                         net (fo=8, routed)           0.145     0.303    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/Q[1]
    SLICE_X58Y50         MUXF8 (Prop_muxf8_S_O)       0.081     0.384 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.384    key_gen_mapping/key_gen_DP_mapping/sbox_s[10]
    SLICE_X58Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.238ns (60.754%)  route 0.154ns (39.246%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
    SLICE_X57Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/Q
                         net (fo=8, routed)           0.154     0.312    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/Q[1]
    SLICE_X55Y50         MUXF8 (Prop_muxf8_S_O)       0.080     0.392 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.392    key_gen_mapping/key_gen_DP_mapping/sbox_s[14]
    SLICE_X55Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.238ns (60.488%)  route 0.155ns (39.512%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
    SLICE_X57Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/Q
                         net (fo=8, routed)           0.155     0.313    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/Q[1]
    SLICE_X56Y50         MUXF8 (Prop_muxf8_S_O)       0.080     0.393 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.393    key_gen_mapping/key_gen_DP_mapping/sbox_s[12]
    SLICE_X56Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.238ns (60.488%)  route 0.155ns (39.512%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
    SLICE_X57Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/Q
                         net (fo=8, routed)           0.155     0.313    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/Q[1]
    SLICE_X57Y50         MUXF8 (Prop_muxf8_S_O)       0.080     0.393 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     0.393    key_gen_mapping/key_gen_DP_mapping/sbox_s[15]
    SLICE_X57Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.238ns (59.181%)  route 0.164ns (40.819%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/G
    SLICE_X57Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/Q
                         net (fo=8, routed)           0.164     0.322    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/Q[1]
    SLICE_X56Y49         MUXF8 (Prop_muxf8_S_O)       0.080     0.402 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[1].mapiranje_Sbox_a/g_func_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.402    key_gen_mapping/key_gen_DP_mapping/sbox_s[13]
    SLICE_X56Y49         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.258ns (63.513%)  route 0.148ns (36.487%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[7]/G
    SLICE_X54Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[7]/Q
                         net (fo=8, routed)           0.148     0.326    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[0].mapiranje_Sbox_a/Q[1]
    SLICE_X56Y47         MUXF8 (Prop_muxf8_S_O)       0.080     0.406 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[0].mapiranje_Sbox_a/g_func_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.406    key_gen_mapping/key_gen_DP_mapping/sbox_s[7]
    SLICE_X56Y47         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/g_func_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.238ns (54.810%)  route 0.196ns (45.190%))
  Logic Levels:           2  (LDCE=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/G
    SLICE_X60Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/Q
                         net (fo=8, routed)           0.196     0.354    key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[2].mapiranje_Sbox_a/Q[1]
    SLICE_X63Y49         MUXF8 (Prop_muxf8_S_O)       0.080     0.434 r  key_gen_mapping/key_gen_DP_mapping/sboxsub/cetiri[2].mapiranje_Sbox_a/g_func_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.434    key_gen_mapping/key_gen_DP_mapping/sbox_s[18]
    SLICE_X63Y49         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay           169 Endpoints
Min Delay           169 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[12][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.961ns  (logic 3.078ns (30.901%)  route 6.883ns (69.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.789     5.261    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X67Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.456     5.717 r  mem_text_mapping/ram_s_reg[12][3]/Q
                         net (fo=5, routed)           6.883    12.600    text_out_OBUF[27]
    H8                   OBUF (Prop_obuf_I_O)         2.622    15.222 r  text_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    15.222    text_out[27]
    H8                                                                r  text_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[14][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.635ns  (logic 3.101ns (32.187%)  route 6.534ns (67.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.786     5.258    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X67Y36         FDRE                                         r  mem_text_mapping/ram_s_reg[14][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y36         FDRE (Prop_fdre_C_Q)         0.456     5.714 r  mem_text_mapping/ram_s_reg[14][7]/Q
                         net (fo=5, routed)           6.534    12.247    text_out_OBUF[15]
    G7                   OBUF (Prop_obuf_I_O)         2.645    14.892 r  text_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.892    text_out[15]
    G7                                                                r  text_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[12][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.507ns  (logic 3.169ns (33.330%)  route 6.338ns (66.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.788     5.260    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X66Y38         FDRE                                         r  mem_text_mapping/ram_s_reg[12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y38         FDRE (Prop_fdre_C_Q)         0.518     5.778 r  mem_text_mapping/ram_s_reg[12][2]/Q
                         net (fo=5, routed)           6.338    12.116    text_out_OBUF[26]
    G5                   OBUF (Prop_obuf_I_O)         2.651    14.767 r  text_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.767    text_out[26]
    G5                                                                r  text_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.285ns  (logic 3.119ns (33.592%)  route 6.166ns (66.408%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.869     5.341    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X68Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y40         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  mem_text_mapping/ram_s_reg[14][5]/Q
                         net (fo=5, routed)           6.166    11.963    text_out_OBUF[13]
    F2                   OBUF (Prop_obuf_I_O)         2.663    14.626 r  text_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.626    text_out[13]
    F2                                                                r  text_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[13][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 3.213ns (34.457%)  route 6.112ns (65.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.788     5.260    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X67Y38         FDRE                                         r  mem_text_mapping/ram_s_reg[13][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y38         FDRE (Prop_fdre_C_Q)         0.419     5.679 r  mem_text_mapping/ram_s_reg[13][7]_lopt_replica/Q
                         net (fo=1, routed)           6.112    11.790    lopt_22
    J8                   OBUF (Prop_obuf_I_O)         2.794    14.584 r  text_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    14.584    text_out[23]
    J8                                                                r  text_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[13][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 3.085ns (33.473%)  route 6.132ns (66.527%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.788     5.260    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X67Y38         FDRE                                         r  mem_text_mapping/ram_s_reg[13][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y38         FDRE (Prop_fdre_C_Q)         0.456     5.716 r  mem_text_mapping/ram_s_reg[13][4]_lopt_replica/Q
                         net (fo=1, routed)           6.132    11.848    lopt_19
    H6                   OBUF (Prop_obuf_I_O)         2.629    14.477 r  text_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    14.477    text_out[20]
    H6                                                                r  text_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[13][1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.758ns  (logic 3.146ns (35.924%)  route 5.612ns (64.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.876     5.348    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X74Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[13][1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y40         FDRE (Prop_fdre_C_Q)         0.518     5.866 r  mem_text_mapping/ram_s_reg[13][1]_lopt_replica/Q
                         net (fo=1, routed)           5.612    11.478    lopt_15
    J5                   OBUF (Prop_obuf_I_O)         2.628    14.106 r  text_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    14.106    text_out[17]
    J5                                                                r  text_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[14][4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.740ns  (logic 3.179ns (36.372%)  route 5.561ns (63.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.872     5.344    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X70Y39         FDRE                                         r  mem_text_mapping/ram_s_reg[14][4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y39         FDRE (Prop_fdre_C_Q)         0.518     5.862 r  mem_text_mapping/ram_s_reg[14][4]_lopt_replica/Q
                         net (fo=1, routed)           5.561    11.423    lopt_13
    F3                   OBUF (Prop_obuf_I_O)         2.661    14.084 r  text_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.084    text_out[12]
    F3                                                                r  text_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[15][7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.551ns  (logic 3.133ns (36.634%)  route 5.418ns (63.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.869     5.341    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X68Y39         FDRE                                         r  mem_text_mapping/ram_s_reg[15][7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y39         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  mem_text_mapping/ram_s_reg[15][7]_lopt_replica/Q
                         net (fo=1, routed)           5.418    11.215    lopt_53
    E1                   OBUF (Prop_obuf_I_O)         2.677    13.892 r  text_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.892    text_out[7]
    E1                                                                r  text_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_text_mapping/ram_s_reg[12][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.494ns  (logic 3.106ns (36.569%)  route 5.388ns (63.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         1.055     1.055 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.321     3.376    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.472 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.789     5.261    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X67Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[12][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y40         FDRE (Prop_fdre_C_Q)         0.456     5.717 r  mem_text_mapping/ram_s_reg[12][1]/Q
                         net (fo=5, routed)           5.388    11.105    text_out_OBUF[25]
    F5                   OBUF (Prop_obuf_I_O)         2.650    13.755 r  text_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000    13.755    text_out[25]
    F5                                                                r  text_out[25] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.561     1.584    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X57Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[6]/Q
                         net (fo=3, routed)           0.133     1.859    key_gen_mapping/key_gen_DP_mapping/new_key_s[6]
    SLICE_X57Y51         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.432%)  route 0.133ns (48.568%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.563     1.586    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[11]/Q
                         net (fo=3, routed)           0.133     1.860    key_gen_mapping/key_gen_DP_mapping/new_key_s[11]
    SLICE_X64Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.141ns (49.946%)  route 0.141ns (50.054%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.561     1.584    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[15]/Q
                         net (fo=3, routed)           0.141     1.867    key_gen_mapping/key_gen_DP_mapping/new_key_s[15]
    SLICE_X60Y51         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.778%)  route 0.142ns (50.222%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.561     1.584    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[7]/Q
                         net (fo=3, routed)           0.142     1.868    key_gen_mapping/key_gen_DP_mapping/new_key_s[7]
    SLICE_X57Y51         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.635%)  route 0.149ns (51.365%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.561     1.584    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[14]/Q
                         net (fo=3, routed)           0.149     1.874    key_gen_mapping/key_gen_DP_mapping/new_key_s[14]
    SLICE_X60Y51         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.164ns (53.335%)  route 0.143ns (46.665%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.563     1.586    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X66Y50         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y50         FDRE (Prop_fdre_C_Q)         0.164     1.750 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[2]/Q
                         net (fo=3, routed)           0.143     1.894    key_gen_mapping/key_gen_DP_mapping/new_key_s[2]
    SLICE_X62Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.765%)  route 0.181ns (56.235%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.561     1.584    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y51         FDRE (Prop_fdre_C_Q)         0.141     1.725 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[22]/Q
                         net (fo=3, routed)           0.181     1.907    key_gen_mapping/key_gen_DP_mapping/new_key_s[22]
    SLICE_X62Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.798%)  route 0.126ns (47.202%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.627     1.651    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X52Y48         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[28]/Q
                         net (fo=3, routed)           0.126     1.918    key_gen_mapping/key_gen_DP_mapping/new_key_s[28]
    SLICE_X54Y47         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.418%)  route 0.199ns (58.582%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.563     1.586    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[3]/Q
                         net (fo=3, routed)           0.199     1.927    key_gen_mapping/key_gen_DP_mapping/new_key_s[3]
    SLICE_X64Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/key_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (40.948%)  route 0.203ns (59.052%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.792     0.998    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.024 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.563     1.586    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.141     1.727 r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[10]/Q
                         net (fo=3, routed)           0.203     1.931    key_gen_mapping/key_gen_DP_mapping/new_key_s[10]
    SLICE_X64Y50         LDCE                                         r  key_gen_mapping/key_gen_DP_mapping/left_shifted_reg[18]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           563 Endpoints
Min Delay           563 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text_in[48]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[9][0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.894ns  (logic 1.295ns (13.088%)  route 8.599ns (86.912%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  text_in[48] (IN)
                         net (fo=0)                   0.000     0.000    text_in[48]
    F14                  IBUF (Prop_ibuf_I_O)         1.047     1.047 r  text_in_IBUF[48]_inst/O
                         net (fo=1, routed)           7.858     8.905    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[44]
    SLICE_X71Y39         LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[9][0]_i_2/O
                         net (fo=1, routed)           0.263     9.292    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[9][0]
    SLICE_X71Y39         LUT5 (Prop_lut5_I4_O)        0.124     9.416 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[9][0]_i_1__0/O
                         net (fo=2, routed)           0.478     9.894    mem_text_mapping/ram_s_reg[9][7]_1[0]
    SLICE_X72Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[9][0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.742     4.876    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X72Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[9][0]_lopt_replica/C

Slack:                    inf
  Source:                 text_in[48]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[9][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.743ns  (logic 1.295ns (13.290%)  route 8.448ns (86.710%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F14                                               0.000     0.000 r  text_in[48] (IN)
                         net (fo=0)                   0.000     0.000    text_in[48]
    F14                  IBUF (Prop_ibuf_I_O)         1.047     1.047 r  text_in_IBUF[48]_inst/O
                         net (fo=1, routed)           7.858     8.905    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[44]
    SLICE_X71Y39         LUT5 (Prop_lut5_I0_O)        0.124     9.029 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[9][0]_i_2/O
                         net (fo=1, routed)           0.263     9.292    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[9][0]
    SLICE_X71Y39         LUT5 (Prop_lut5_I4_O)        0.124     9.416 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[9][0]_i_1__0/O
                         net (fo=2, routed)           0.327     9.743    mem_text_mapping/ram_s_reg[9][7]_1[0]
    SLICE_X72Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.742     4.876    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X72Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[9][0]/C

Slack:                    inf
  Source:                 text_in[19]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[13][3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.575ns  (logic 1.310ns (13.676%)  route 8.266ns (86.324%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  text_in[19] (IN)
                         net (fo=0)                   0.000     0.000    text_in[19]
    F20                  IBUF (Prop_ibuf_I_O)         1.062     1.062 r  text_in_IBUF[19]_inst/O
                         net (fo=1, routed)           7.236     8.298    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[17]
    SLICE_X71Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.422 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[13][3]_i_2/O
                         net (fo=1, routed)           0.403     8.825    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[13][3]
    SLICE_X71Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[13][3]_i_1__0/O
                         net (fo=2, routed)           0.627     9.575    mem_text_mapping/ram_s_reg[13][7]_1[3]
    SLICE_X71Y42         FDRE                                         r  mem_text_mapping/ram_s_reg[13][3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.743     4.877    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X71Y42         FDRE                                         r  mem_text_mapping/ram_s_reg[13][3]_lopt_replica/C

Slack:                    inf
  Source:                 text_in[12]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[14][4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.386ns  (logic 1.321ns (14.078%)  route 8.064ns (85.922%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D21                                               0.000     0.000 r  text_in[12] (IN)
                         net (fo=0)                   0.000     0.000    text_in[12]
    D21                  IBUF (Prop_ibuf_I_O)         1.073     1.073 r  text_in_IBUF[12]_inst/O
                         net (fo=1, routed)           6.673     7.746    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[11]
    SLICE_X65Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.870 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[14][4]_i_2/O
                         net (fo=1, routed)           0.613     8.482    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[14][4]_0
    SLICE_X66Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.606 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[14][4]_i_1__0/O
                         net (fo=2, routed)           0.779     9.386    mem_text_mapping/ram_s_reg[14][7]_1[4]
    SLICE_X70Y39         FDRE                                         r  mem_text_mapping/ram_s_reg[14][4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.742     4.876    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X70Y39         FDRE                                         r  mem_text_mapping/ram_s_reg[14][4]_lopt_replica/C

Slack:                    inf
  Source:                 text_in[17]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.344ns  (logic 1.301ns (13.921%)  route 8.043ns (86.079%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  text_in[17] (IN)
                         net (fo=0)                   0.000     0.000    text_in[17]
    D20                  IBUF (Prop_ibuf_I_O)         1.053     1.053 r  text_in_IBUF[17]_inst/O
                         net (fo=1, routed)           6.441     7.494    mixcolumn_mapping/mixcolumn_DP_mapping/text_in_IBUF[1]
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.618 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[13][1]_i_2/O
                         net (fo=1, routed)           0.981     8.599    sub_bytes_mapping/sub_bytes_DP_mapping/ram_s_reg[13][1]_0
    SLICE_X75Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.723 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[13][1]_i_1__0/O
                         net (fo=2, routed)           0.620     9.344    mem_text_mapping/ram_s_reg[13][7]_1[1]
    SLICE_X74Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.747     4.881    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X74Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[13][1]/C

Slack:                    inf
  Source:                 text_in[17]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[13][1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.344ns  (logic 1.301ns (13.921%)  route 8.043ns (86.079%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  text_in[17] (IN)
                         net (fo=0)                   0.000     0.000    text_in[17]
    D20                  IBUF (Prop_ibuf_I_O)         1.053     1.053 r  text_in_IBUF[17]_inst/O
                         net (fo=1, routed)           6.441     7.494    mixcolumn_mapping/mixcolumn_DP_mapping/text_in_IBUF[1]
    SLICE_X64Y37         LUT6 (Prop_lut6_I5_O)        0.124     7.618 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[13][1]_i_2/O
                         net (fo=1, routed)           0.981     8.599    sub_bytes_mapping/sub_bytes_DP_mapping/ram_s_reg[13][1]_0
    SLICE_X75Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.723 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[13][1]_i_1__0/O
                         net (fo=2, routed)           0.620     9.344    mem_text_mapping/ram_s_reg[13][7]_1[1]
    SLICE_X74Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[13][1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.747     4.881    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X74Y40         FDRE                                         r  mem_text_mapping/ram_s_reg[13][1]_lopt_replica/C

Slack:                    inf
  Source:                 text_in[19]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[13][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.290ns  (logic 1.310ns (14.096%)  route 7.981ns (85.904%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F20                                               0.000     0.000 r  text_in[19] (IN)
                         net (fo=0)                   0.000     0.000    text_in[19]
    F20                  IBUF (Prop_ibuf_I_O)         1.062     1.062 r  text_in_IBUF[19]_inst/O
                         net (fo=1, routed)           7.236     8.298    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[17]
    SLICE_X71Y37         LUT5 (Prop_lut5_I0_O)        0.124     8.422 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[13][3]_i_2/O
                         net (fo=1, routed)           0.403     8.825    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[13][3]
    SLICE_X71Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.949 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[13][3]_i_1__0/O
                         net (fo=2, routed)           0.341     9.290    mem_text_mapping/ram_s_reg[13][7]_1[3]
    SLICE_X70Y37         FDRE                                         r  mem_text_mapping/ram_s_reg[13][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.740     4.874    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X70Y37         FDRE                                         r  mem_text_mapping/ram_s_reg[13][3]/C

Slack:                    inf
  Source:                 text_in[49]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[9][1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.151ns  (logic 1.317ns (14.394%)  route 7.834ns (85.606%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A13                                               0.000     0.000 r  text_in[49] (IN)
                         net (fo=0)                   0.000     0.000    text_in[49]
    A13                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  text_in_IBUF[49]_inst/O
                         net (fo=1, routed)           6.531     7.600    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[45]
    SLICE_X78Y37         LUT5 (Prop_lut5_I0_O)        0.124     7.724 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[9][1]_i_2/O
                         net (fo=1, routed)           0.650     8.374    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[9][1]
    SLICE_X78Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.498 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[9][1]_i_1__0/O
                         net (fo=2, routed)           0.653     9.151    mem_text_mapping/ram_s_reg[9][7]_1[1]
    SLICE_X82Y41         FDRE                                         r  mem_text_mapping/ram_s_reg[9][1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.757     4.891    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X82Y41         FDRE                                         r  mem_text_mapping/ram_s_reg[9][1]_lopt_replica/C

Slack:                    inf
  Source:                 text_in[18]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[13][2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.129ns  (logic 1.302ns (14.264%)  route 7.827ns (85.736%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  text_in[18] (IN)
                         net (fo=0)                   0.000     0.000    text_in[18]
    D19                  IBUF (Prop_ibuf_I_O)         1.054     1.054 r  text_in_IBUF[18]_inst/O
                         net (fo=1, routed)           6.559     7.613    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[16]
    SLICE_X68Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.737 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[13][2]_i_2/O
                         net (fo=1, routed)           0.574     8.311    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[13][2]
    SLICE_X68Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.435 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[13][2]_i_1__0/O
                         net (fo=2, routed)           0.694     9.129    mem_text_mapping/ram_s_reg[13][7]_1[2]
    SLICE_X72Y42         FDRE                                         r  mem_text_mapping/ram_s_reg[13][2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.743     4.877    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X72Y42         FDRE                                         r  mem_text_mapping/ram_s_reg[13][2]_lopt_replica/C

Slack:                    inf
  Source:                 text_in[23]
                            (input port)
  Destination:            mem_text_mapping/ram_s_reg[13][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.099ns  (logic 1.306ns (14.357%)  route 7.793ns (85.643%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        4.791ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C19                                               0.000     0.000 r  text_in[23] (IN)
                         net (fo=0)                   0.000     0.000    text_in[23]
    C19                  IBUF (Prop_ibuf_I_O)         1.058     1.058 r  text_in_IBUF[23]_inst/O
                         net (fo=1, routed)           6.974     8.033    sub_bytes_mapping/sub_bytes_DP_mapping/text_in_IBUF[21]
    SLICE_X67Y38         LUT5 (Prop_lut5_I0_O)        0.124     8.157 r  sub_bytes_mapping/sub_bytes_DP_mapping/ram_s[13][7]_i_4/O
                         net (fo=1, routed)           0.292     8.449    mixcolumn_mapping/mixcolumn_DP_mapping/ram_s_reg[13][7]_0
    SLICE_X67Y37         LUT5 (Prop_lut5_I4_O)        0.124     8.573 r  mixcolumn_mapping/mixcolumn_DP_mapping/ram_s[13][7]_i_2/O
                         net (fo=2, routed)           0.526     9.099    mem_text_mapping/ram_s_reg[13][7]_1[7]
    SLICE_X67Y38         FDRE                                         r  mem_text_mapping/ram_s_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.843     0.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.043    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.134 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        1.657     4.791    mem_text_mapping/clk_IBUF_BUFG
    SLICE_X67Y38         FDRE                                         r  mem_text_mapping/ram_s_reg[13][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.203ns (60.546%)  route 0.132ns (39.454%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[1]/G
    SLICE_X57Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[1]/Q
                         net (fo=4, routed)           0.132     0.290    key_gen_mapping/key_gen_DP_mapping/g_func[1]
    SLICE_X57Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.335 r  key_gen_mapping/key_gen_DP_mapping/key_reg[97]_i_1/O
                         net (fo=1, routed)           0.000     0.335    key_gen_mapping/key_gen_DP_mapping/key_next[97]
    SLICE_X57Y47         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[97]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.223ns (59.130%)  route 0.154ns (40.870%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[17]/G
    SLICE_X62Y49         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[17]/Q
                         net (fo=4, routed)           0.154     0.332    key_gen_mapping/key_gen_DP_mapping/g_func[17]
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.377 r  key_gen_mapping/key_gen_DP_mapping/key_reg[49]_i_1/O
                         net (fo=1, routed)           0.000     0.377    key_gen_mapping/key_gen_DP_mapping/key_next[49]
    SLICE_X60Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[49]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.203ns (52.736%)  route 0.182ns (47.264%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y51         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[26]/G
    SLICE_X68Y51         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[26]/Q
                         net (fo=4, routed)           0.182     0.340    key_gen_mapping/key_gen_DP_mapping/g_func[26]
    SLICE_X70Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.385 r  key_gen_mapping/key_gen_DP_mapping/key_reg[122]_i_1/O
                         net (fo=1, routed)           0.000     0.385    key_gen_mapping/key_gen_DP_mapping/key_next[122]
    SLICE_X70Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.861     2.139    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X70Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[122]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.399ns  (logic 0.223ns (55.885%)  route 0.176ns (44.115%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[0]/G
    SLICE_X58Y47         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[0]/Q
                         net (fo=4, routed)           0.176     0.354    key_gen_mapping/key_gen_DP_mapping/g_func[0]
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.399 r  key_gen_mapping/key_gen_DP_mapping/key_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     0.399    key_gen_mapping/key_gen_DP_mapping/key_next[32]
    SLICE_X55Y48         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.902     2.180    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[32]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.203ns (49.319%)  route 0.209ns (50.681%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y48         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[16]/G
    SLICE_X61Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[16]/Q
                         net (fo=4, routed)           0.209     0.367    key_gen_mapping/key_gen_DP_mapping/g_func[16]
    SLICE_X58Y49         LUT4 (Prop_lut4_I2_O)        0.045     0.412 r  key_gen_mapping/key_gen_DP_mapping/key_reg[112]_i_1/O
                         net (fo=1, routed)           0.000     0.412    key_gen_mapping/key_gen_DP_mapping/key_next[112]
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X58Y49         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[112]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.203ns (49.282%)  route 0.209ns (50.718%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y50         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[15]/G
    SLICE_X57Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[15]/Q
                         net (fo=4, routed)           0.209     0.367    key_gen_mapping/key_gen_DP_mapping/g_func[15]
    SLICE_X54Y52         LUT5 (Prop_lut5_I4_O)        0.045     0.412 r  key_gen_mapping/key_gen_DP_mapping/key_reg[79]_i_1/O
                         net (fo=1, routed)           0.000     0.412    key_gen_mapping/key_gen_DP_mapping/key_next[79]
    SLICE_X54Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.832     2.110    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X54Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[79]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.203ns (49.190%)  route 0.210ns (50.810%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y49         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[27]/G
    SLICE_X71Y49         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[27]/Q
                         net (fo=4, routed)           0.210     0.368    key_gen_mapping/key_gen_DP_mapping/g_func[27]
    SLICE_X71Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.413 r  key_gen_mapping/key_gen_DP_mapping/key_reg[123]_i_1/O
                         net (fo=1, routed)           0.000     0.413    key_gen_mapping/key_gen_DP_mapping/key_next[123]
    SLICE_X71Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.861     2.139    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X71Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[123]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.203ns (48.961%)  route 0.212ns (51.039%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[9]/G
    SLICE_X59Y48         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[9]/Q
                         net (fo=4, routed)           0.212     0.370    key_gen_mapping/key_gen_DP_mapping/g_func[9]
    SLICE_X62Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.415 r  key_gen_mapping/key_gen_DP_mapping/key_reg[73]_i_1/O
                         net (fo=1, routed)           0.000     0.415    key_gen_mapping/key_gen_DP_mapping/key_next[73]
    SLICE_X62Y48         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X62Y48         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[73]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.203ns (48.186%)  route 0.218ns (51.814%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y46         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[1]/G
    SLICE_X57Y46         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[1]/Q
                         net (fo=4, routed)           0.218     0.376    key_gen_mapping/key_gen_DP_mapping/g_func[1]
    SLICE_X57Y47         LUT6 (Prop_lut6_I3_O)        0.045     0.421 r  key_gen_mapping/key_gen_DP_mapping/key_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     0.421    key_gen_mapping/key_gen_DP_mapping/key_next[33]
    SLICE_X57Y47         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.903     2.181    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[33]/C

Slack:                    inf
  Source:                 key_gen_mapping/key_gen_DP_mapping/g_func_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            key_gen_mapping/key_gen_DP_mapping/key_reg_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.203ns (47.710%)  route 0.222ns (52.290%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         LDCE                         0.000     0.000 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[14]/G
    SLICE_X55Y50         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  key_gen_mapping/key_gen_DP_mapping/g_func_reg[14]/Q
                         net (fo=4, routed)           0.222     0.380    key_gen_mapping/key_gen_DP_mapping/g_func[14]
    SLICE_X56Y52         LUT4 (Prop_lut4_I2_O)        0.045     0.425 r  key_gen_mapping/key_gen_DP_mapping/key_reg[110]_i_1/O
                         net (fo=1, routed)           0.000     0.425    key_gen_mapping/key_gen_DP_mapping/key_next[110]
    SLICE_X56Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AB21                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AB21                 IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.854     1.249    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=1697, routed)        0.833     2.111    key_gen_mapping/key_gen_DP_mapping/clk_IBUF_BUFG
    SLICE_X56Y52         FDRE                                         r  key_gen_mapping/key_gen_DP_mapping/key_reg_reg[110]/C





