Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov  4 13:30:10 2020
| Host         : DESKTOP-1K67A6C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (25)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (23)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: io_dip[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: tester/FSM_onehot_M_state_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.729        0.000                      0                  208        0.172        0.000                      0                  208        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.729        0.000                      0                  208        0.172        0.000                      0                  208        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.281ns  (logic 1.520ns (28.784%)  route 3.761ns (71.216%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.598     8.865    tester/state_cout/M_tester_next
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.326     9.191 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.430     9.621    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.124     9.745 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.608    10.353    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.124    10.477 r  tester/state_cout/M_register_1_q[1]_i_1/O
                         net (fo=1, routed)           0.000    10.477    tester/state_cout/M_tester_state_index[1]
    SLICE_X60Y65         FDRE                                         r  tester/state_cout/M_register_1_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.906    tester/state_cout/CLK
    SLICE_X60Y65         FDRE                                         r  tester/state_cout/M_register_1_q_reg[1]/C
                         clock pessimism              0.258    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X60Y65         FDRE (Setup_fdre_C_D)        0.077    15.206    tester/state_cout/M_register_1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -10.477    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.778ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.273ns  (logic 1.512ns (28.676%)  route 3.761ns (71.324%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.598     8.865    tester/state_cout/M_tester_next
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.326     9.191 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.430     9.621    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.124     9.745 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.608    10.353    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X60Y65         LUT5 (Prop_lut5_I4_O)        0.116    10.469 r  tester/state_cout/M_register_1_q[2]_i_1/O
                         net (fo=1, routed)           0.000    10.469    tester/state_cout/M_tester_state_index[2]
    SLICE_X60Y65         FDRE                                         r  tester/state_cout/M_register_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.502    14.906    tester/state_cout/CLK
    SLICE_X60Y65         FDRE                                         r  tester/state_cout/M_register_1_q_reg[2]/C
                         clock pessimism              0.258    15.164    
                         clock uncertainty           -0.035    15.129    
    SLICE_X60Y65         FDRE (Setup_fdre_C_D)        0.118    15.247    tester/state_cout/M_register_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.247    
                         arrival time                         -10.469    
  -------------------------------------------------------------------
                         slack                                  4.778    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.146ns  (logic 1.520ns (29.537%)  route 3.626ns (70.463%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.598     8.865    tester/state_cout/M_tester_next
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.326     9.191 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.430     9.621    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.124     9.745 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.473    10.218    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X59Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.342 r  tester/state_cout/M_register_1_q[0]_i_1/O
                         net (fo=1, routed)           0.000    10.342    tester/state_cout/M_tester_state_index[0]
    SLICE_X59Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.905    tester/state_cout/CLK
    SLICE_X59Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[0]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)        0.029    15.157    tester/state_cout/M_register_1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.821ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.520ns (29.573%)  route 3.620ns (70.427%))
  Logic Levels:           7  (LUT3=3 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.598     8.865    tester/state_cout/M_tester_next
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.326     9.191 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.430     9.621    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.124     9.745 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.467    10.212    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X58Y66         LUT3 (Prop_lut3_I2_O)        0.124    10.336 r  tester/state_cout/M_register_1_q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.336    tester/state_cout/M_tester_state_index[5]
    SLICE_X58Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.905    tester/state_cout/CLK
    SLICE_X58Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[5]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X58Y66         FDRE (Setup_fdre_C_D)        0.029    15.157    tester/state_cout/M_register_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.821    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.706ns  (logic 0.946ns (20.101%)  route 3.760ns (79.899%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          1.635     9.902    tester/M_tester_next
    SLICE_X61Y54         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.508    14.912    tester/CLK
    SLICE_X61Y54         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[23]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X61Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.728    tester/FSM_onehot_M_state_q_reg[23]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 1.514ns (29.454%)  route 3.626ns (70.546%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.598     8.865    tester/state_cout/M_tester_next
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.326     9.191 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.430     9.621    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.124     9.745 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.473    10.218    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X59Y66         LUT2 (Prop_lut2_I1_O)        0.118    10.336 r  tester/state_cout/M_register_1_q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.336    tester/state_cout/M_tester_state_index[4]
    SLICE_X59Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.905    tester/state_cout/CLK
    SLICE_X59Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[4]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X59Y66         FDRE (Setup_fdre_C_D)        0.075    15.203    tester/state_cout/M_register_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.123ns  (logic 1.520ns (29.672%)  route 3.603ns (70.328%))
  Logic Levels:           7  (LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          0.598     8.865    tester/state_cout/M_tester_next
    SLICE_X59Y66         LUT6 (Prop_lut6_I3_O)        0.326     9.191 f  tester/state_cout/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.430     9.621    tester/state_cout/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X58Y66         LUT3 (Prop_lut3_I0_O)        0.124     9.745 f  tester/state_cout/io_led_OBUF[22]_inst_i_3/O
                         net (fo=11, routed)          0.450    10.195    tester/state_cout/io_led_OBUF[22]_inst_i_3_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124    10.319 r  tester/state_cout/M_register_1_q[3]_i_1/O
                         net (fo=2, routed)           0.000    10.319    tester/state_cout/M_tester_state_index[3]
    SLICE_X60Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.501    14.905    tester/state_cout/CLK
    SLICE_X60Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[3]/C
                         clock pessimism              0.258    15.163    
                         clock uncertainty           -0.035    15.128    
    SLICE_X60Y66         FDRE (Setup_fdre_C_D)        0.077    15.205    tester/state_cout/M_register_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.417ns  (logic 0.946ns (21.416%)  route 3.471ns (78.584%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          1.346     9.613    tester/M_tester_next
    SLICE_X59Y54         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.508    14.912    tester/CLK
    SLICE_X59Y54         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[5]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X59Y54         FDRE (Setup_fdre_C_CE)      -0.407    14.728    tester/FSM_onehot_M_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.267ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.946ns (22.113%)  route 3.332ns (77.887%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          1.207     9.474    tester/M_tester_next
    SLICE_X65Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.507    14.911    tester/CLK
    SLICE_X65Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[30]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X65Y59         FDRE (Setup_fdre_C_CE)      -0.407    14.741    tester/FSM_onehot_M_state_q_reg[30]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  5.267    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 buttoncond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 0.946ns (22.160%)  route 3.323ns (77.840%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.612     5.196    buttoncond/CLK
    SLICE_X62Y71         FDRE                                         r  buttoncond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y71         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  buttoncond/M_ctr_q_reg[13]/Q
                         net (fo=3, routed)           0.881     6.533    buttoncond/M_ctr_q_reg[13]
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.124     6.657 f  buttoncond/M_last_q_i_5/O
                         net (fo=1, routed)           0.433     7.090    buttoncond/M_last_q_i_5_n_0
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.214 f  buttoncond/M_last_q_i_3/O
                         net (fo=1, routed)           0.401     7.615    buttoncond/M_last_q_i_3_n_0
    SLICE_X63Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.739 r  buttoncond/M_last_q_i_1/O
                         net (fo=3, routed)           0.410     8.149    buttoncond/M_buttoncond_out
    SLICE_X63Y68         LUT3 (Prop_lut3_I0_O)        0.118     8.267 r  buttoncond/FSM_onehot_M_state_q[32]_i_1/O
                         net (fo=42, routed)          1.198     9.465    tester/M_tester_next
    SLICE_X63Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.508    14.912    tester/CLK
    SLICE_X63Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[11]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.407    14.742    tester/FSM_onehot_M_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.742    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  5.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.610%)  route 0.117ns (45.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.536    tester/CLK
    SLICE_X62Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tester/FSM_onehot_M_state_q_reg[29]/Q
                         net (fo=8, routed)           0.117     1.794    tester/FSM_onehot_M_state_q_reg_n_0_[29]
    SLICE_X65Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     2.052    tester/CLK
    SLICE_X65Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[30]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X65Y59         FDRE (Hold_fdre_C_D)         0.070     1.622    tester/FSM_onehot_M_state_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    tester/CLK
    SLICE_X63Y60         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tester/FSM_onehot_M_state_q_reg[9]/Q
                         net (fo=6, routed)           0.132     1.808    tester/FSM_onehot_M_state_q_reg_n_0_[9]
    SLICE_X63Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     2.052    tester/CLK
    SLICE_X63Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[10]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.070     1.622    tester/FSM_onehot_M_state_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.087%)  route 0.141ns (49.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.536    tester/CLK
    SLICE_X63Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tester/FSM_onehot_M_state_q_reg[10]/Q
                         net (fo=9, routed)           0.141     1.817    tester/FSM_onehot_M_state_q_reg_n_0_[10]
    SLICE_X63Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     2.052    tester/CLK
    SLICE_X63Y57         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[11]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X63Y57         FDRE (Hold_fdre_C_D)         0.070     1.622    tester/FSM_onehot_M_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.212%)  route 0.164ns (53.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.536    tester/CLK
    SLICE_X65Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  tester/FSM_onehot_M_state_q_reg[30]/Q
                         net (fo=11, routed)          0.164     1.841    tester/FSM_onehot_M_state_q_reg_n_0_[30]
    SLICE_X64Y58         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     2.052    tester/CLK
    SLICE_X64Y58         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[31]/C
                         clock pessimism             -0.501     1.552    
    SLICE_X64Y58         FDRE (Hold_fdre_C_D)         0.063     1.615    tester/FSM_onehot_M_state_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.471%)  route 0.207ns (59.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    tester/CLK
    SLICE_X58Y58         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tester/FSM_onehot_M_state_q_reg[28]/Q
                         net (fo=13, routed)          0.207     1.883    tester/FSM_onehot_M_state_q_reg_n_0_[28]
    SLICE_X62Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     2.052    tester/CLK
    SLICE_X62Y59         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[29]/C
                         clock pessimism             -0.480     1.573    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.066     1.639    tester/FSM_onehot_M_state_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.534    reset_cond/CLK
    SLICE_X61Y61         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.851    reset_cond/M_stage_d[2]
    SLICE_X61Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.049    reset_cond/CLK
    SLICE_X61Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDSE (Hold_fdse_C_D)         0.070     1.604    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 tester/state_cout/M_register_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.405%)  route 0.198ns (51.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.587     1.531    tester/state_cout/CLK
    SLICE_X59Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  tester/state_cout/M_register_1_q_reg[0]/Q
                         net (fo=10, routed)          0.198     1.870    tester/state_cout/Q[0]
    SLICE_X60Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.915 r  tester/state_cout/M_register_1_q[3]_i_1/O
                         net (fo=2, routed)           0.000     1.915    tester/state_cout/M_tester_state_index[3]
    SLICE_X60Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.855     2.044    tester/state_cout/CLK
    SLICE_X60Y66         FDRE                                         r  tester/state_cout/M_register_1_q_reg[3]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X60Y66         FDRE (Hold_fdre_C_D)         0.120     1.665    tester/state_cout/M_register_1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 tester/state_cout/M_register_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/state_cout/M_register_1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.588     1.532    tester/state_cout/CLK
    SLICE_X60Y65         FDRE                                         r  tester/state_cout/M_register_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  tester/state_cout/M_register_1_q_reg[1]/Q
                         net (fo=8, routed)           0.186     1.882    tester/state_cout/M_register_1_q[1]
    SLICE_X60Y65         LUT5 (Prop_lut5_I2_O)        0.043     1.925 r  tester/state_cout/M_register_1_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.925    tester/state_cout/M_tester_state_index[2]
    SLICE_X60Y65         FDRE                                         r  tester/state_cout/M_register_1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.855     2.045    tester/state_cout/CLK
    SLICE_X60Y65         FDRE                                         r  tester/state_cout/M_register_1_q_reg[2]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.131     1.663    tester/state_cout/M_register_1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 tester/FSM_onehot_M_state_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tester/FSM_onehot_M_state_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.126%)  route 0.186ns (56.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.535    tester/CLK
    SLICE_X58Y58         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  tester/FSM_onehot_M_state_q_reg[18]/Q
                         net (fo=15, routed)          0.186     1.862    tester/FSM_onehot_M_state_q_reg_n_0_[18]
    SLICE_X58Y58         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.050    tester/CLK
    SLICE_X58Y58         FDRE                                         r  tester/FSM_onehot_M_state_q_reg[19]/C
                         clock pessimism             -0.516     1.535    
    SLICE_X58Y58         FDRE (Hold_fdre_C_D)         0.061     1.596    tester/FSM_onehot_M_state_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.590     1.534    reset_cond/CLK
    SLICE_X61Y61         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61         FDSE (Prop_fdse_C_Q)         0.141     1.675 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.201     1.876    reset_cond/M_stage_d[3]
    SLICE_X61Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.860     2.049    reset_cond/CLK
    SLICE_X61Y61         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X61Y61         FDSE (Hold_fdse_C_D)         0.072     1.606    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   M_register_a_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y58   M_register_a_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y58   M_register_a_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57   M_register_a_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y57   M_register_a_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y56   M_register_a_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y55   M_register_a_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y59   M_register_a_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y55   M_register_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   M_register_a_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y56   M_register_b_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y54   tester/FSM_onehot_M_state_q_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   tester/FSM_onehot_M_state_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   M_register_a_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   M_register_a_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   M_register_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   M_register_a_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y58   M_register_a_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y58   M_register_a_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   M_register_a_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y57   M_register_a_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y56   M_register_a_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y55   M_register_a_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y55   M_register_a_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y56   M_register_a_q_reg[5]/C



