#--- source.hlsl

StructuredBuffer<half4> In : register(t0);

RWStructuredBuffer<half4> Out : register(u1);

[numthreads(1,1,1)]
void main() {
  Out[0] = sinh(In[0]);
  half4 Tmp = {sinh(In[1].xyz), sinh(In[1].w)};
  Out[1] = Tmp;
  half4 Tmp2 = {sinh(In[2].xy), sinh(In[2].zw)};
  Out[2] = Tmp2;
}


//--- pipeline.yaml

---
Shaders:
  - Stage: Compute
    Entry: main
    DispatchSize: [1, 1, 1]
Buffers:
  - Name: In
    Format: Float16
    Stride: 8
    Data:  [0x8000, 0x0000, 0x3c00, 0xbc00, 0x8000, 0x0000, 0x3c00, 0xbc00, 0x8000, 0x0000, 0x3c00, 0xbc00]
    #  -0, 0, 1, -1, -0, 0, 1, -1, -0, 0, 1, -1,
  - Name: Out
    Format: Float16
    Stride: 8
    FillSize: 24
  - Name: ExpectedOut # The result we expect
    Format: Float16
    Stride: 8
    Data: [ 0x0, 0x0, 0x3CB3, 0xBCB3, 0x0, 0x0, 0x3CB3, 0xBCB3, 0x0, 0x0, 0x3CB3, 0xBCB3 ]
    # -0, 0, 1.175, -1.175, -0, 0, 1.175, -1.175, -0, 0, 1.175, -1.175
Results:
  - Result: Test1
    Rule: BufferFloatULP
    ULPT: 2
    Actual: Out
    Expected: ExpectedOut
DescriptorSets:
  - Resources:
    - Name: In
      Kind: StructuredBuffer
      DirectXBinding:
        Register: 0
        Space: 0
      VulkanBinding:
        Binding: 0
    - Name: Out
      Kind: RWStructuredBuffer
      DirectXBinding:
        Register: 1
        Space: 0
      VulkanBinding:
        Binding: 1
...
#--- end

# Bug https://github.com/KhronosGroup/SPIRV-Cross/issues/2507
# XFAIL: Vulkan && MoltenVK

# REQUIRES: Half
# RUN: split-file %s %t
# RUN: %dxc_target -enable-16bit-types -T cs_6_5 -Fo %t.o %t/source.hlsl
# RUN: %offloader %t/pipeline.yaml %t.o
