<!doctype html><html lang=en data-figures class=page><head><title>Cache Optimization on RISC-V Architecture | Namaste</title>
<meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><meta http-equiv=X-UA-Compatible content="IE=edge"><script async src="https://www.googletagmanager.com/gtag/js?id=G-LDLK5Z7N44"></script><script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-LDLK5Z7N44")</script><meta property="og:locale" content="en"><meta property="og:type" content="article"><meta name=description content="Comparative analysis of LRU vs PLRU cache policies on RISC-V architecture with FFT and SHA-256 benchmarking"><meta name=twitter:card content="summary_large_image"><meta name=twitter:creator content="@pranav083"><meta name=twitter:title content="Cache Optimization on RISC-V Architecture"><meta name=twitter:image content="https://pranav083.github.io/images/thumbnail.png"><meta property="og:url" content="https://pranav083.github.io/post/project/s1-ece5504-cache-optimization/"><meta property="og:title" content="Cache Optimization on RISC-V Architecture"><meta property="og:description" content="Comparative analysis of LRU vs PLRU cache policies on RISC-V architecture with FFT and SHA-256 benchmarking"><meta property="og:image" content="https://pranav083.github.io/images/thumbnail.png"><link rel=apple-touch-icon sizes=180x180 href=https://pranav083.github.io/icons/apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=https://pranav083.github.io/icons/favicon-32x32.png><link rel=manifest href=https://pranav083.github.io/icons/site.webmanifest><link rel=canonical href=https://pranav083.github.io/post/project/s1-ece5504-cache-optimization/><link rel=preload href=https://pranav083.github.io/css/styles.42e2c5f6d8cf9c52872666f8d8b2678ad0c426978b9d78aff3c33b7a1e7f6f97f54bcdaf0518a25fb0fe26367d04f8b07c683b3b38b331cb098daadee06b1f3e.css integrity="sha512-QuLF9tjPnFKHJmb42LJnitDEJpeLnXiv88M7eh5/b5f1S82vBRiiX7D+JjZ9BPiwfGg7OzizMcsJjare4GsfPg==" as=style crossorigin=anonymous><link rel=preload href=https://pranav083.github.io/en/js/bundle.6bf7aea5e86849622f57e7f7c0b5c5e671b04782426cb4fe2743686c2c86b6951cf8e50b26fc11c10e821fc5127245acb6bae88520878bb1ac3031842eecf010.js as=script integrity="sha512-a/eupehoSWIvV+f3wLXF5nGwR4JCbLT+J0NobCyGtpUc+OULJvwRwQ6CH8USckWstrrohSCHi7GsMDGELuzwEA==" crossorigin=anonymous><link rel=stylesheet type=text/css href=https://pranav083.github.io/css/styles.42e2c5f6d8cf9c52872666f8d8b2678ad0c426978b9d78aff3c33b7a1e7f6f97f54bcdaf0518a25fb0fe26367d04f8b07c683b3b38b331cb098daadee06b1f3e.css integrity="sha512-QuLF9tjPnFKHJmb42LJnitDEJpeLnXiv88M7eh5/b5f1S82vBRiiX7D+JjZ9BPiwfGg7OzizMcsJjare4GsfPg==" crossorigin=anonymous><script>(function(e,t,n,s,o){e[s]=e[s]||[],e[s].push({"gtm.start":(new Date).getTime(),event:"gtm.js"});var a=t.getElementsByTagName(n)[0],i=t.createElement(n),r=s!="dataLayer"?"&l="+s:"";i.async=!0,i.src="https://www.googletagmanager.com/gtm.js?id="+o+r,a.parentNode.insertBefore(i,a)})(window,document,"script","dataLayer","GTM-KBBFXN4")</script><style>html[data-mode=lit]{--bg:#ffffff !important;--choice-bg:#ffffff !important;--footer-bg:#f6f8fa !important;--code-bg:#f6f8fa !important;--table-bg:#ffffff !important;--post-bg:#ffffff !important;--translucent-light:rgba(0,0,0,0.03) !important;--light:#ffffff !important;--text:#24292f !important;--header-text:#24292f !important;--theme:#0969da !important;--accent:#cf222e !important;--gray:#656d76 !important;--shadow:rgba(0,0,0,0.12) !important;--translucent:rgba(0,0,0,0.05) !important;--table-border:#d0d7de !important;--table-haze:#f6f8fa !important;--border-color:#d0d7de !important;--button-background-color:#f6f8fa !important}@media(prefers-color-scheme:light){html:not([data-mode=dim]){--bg:#ffffff !important;--choice-bg:#ffffff !important;--footer-bg:#f6f8fa !important;--code-bg:#f6f8fa !important;--table-bg:#ffffff !important;--post-bg:#ffffff !important;--translucent-light:rgba(0,0,0,0.03) !important;--light:#ffffff !important;--text:#24292f !important;--header-text:#24292f !important;--theme:#0969da !important;--accent:#cf222e !important;--gray:#656d76 !important;--shadow:rgba(0,0,0,0.12) !important;--translucent:rgba(0,0,0,0.05) !important;--table-border:#d0d7de !important;--table-haze:#f6f8fa !important;--border-color:#d0d7de !important;--button-background-color:#f6f8fa !important}}html[data-mode=lit] .nav_header,html[data-mode=lit] body,html[data-mode=lit] main{background:#fff!important;background-color:#fff!important;color:#24292f!important}html[data-mode=lit] .post_item,html[data-mode=lit] .post,html[data-mode=lit] article{background:#e9ecef!important;border:1px solid #d0d7de!important;border-radius:8px!important;box-shadow:0 1px 3px rgba(0,0,0,.12)!important;padding:1.5rem!important;margin-bottom:1.5rem!important}html[data-mode=lit] .button,html[data-mode=lit] .page-link{background-color:#f6f8fa!important;border:1px solid #d0d7de!important;color:#24292f!important}html[data-mode=lit] .button:hover,html[data-mode=lit] .page-link:hover{background-color:#f3f4f6!important;border-color:#8c959f!important}html[data-mode=lit] .post_content a:not(.button){color:#0969da!important}html[data-mode=lit] .post_content a:not(.button):hover{color:#0550ae!important}html[data-mode=lit] pre,html[data-mode=lit] code{background:#f6f8fa!important;color:#24292f!important;border:1px solid #d0d7de!important}html[data-mode=lit] table{background:#fff!important;border:1px solid #d0d7de!important}html[data-mode=lit] td,html[data-mode=lit] th{border:1px solid #d0d7de!important;color:#24292f!important}html[data-mode=lit] th{background:#f6f8fa!important}html[data-mode=lit] tbody tr:nth-child(even){background:#f6f8fa!important}html[data-mode=lit] tbody tr:nth-child(odd){background:#fff!important}html[data-mode=lit] blockquote{background:#f6f8fa!important;border-left:.25rem solid #0969da!important;color:#24292f!important}html[data-mode=lit] h1,html[data-mode=lit] h2,html[data-mode=lit] h3,html[data-mode=lit] h4,html[data-mode=lit] h5,html[data-mode=lit] h6{color:#24292f!important;border-bottom:1px solid #d0d7de!important}html[data-mode=lit] strong,html[data-mode=lit] b,html[data-mode=lit] .post_link a,html[data-mode=lit] h3.post_link a{font-weight:700!important;color:#24292f!important}html[data-mode=lit] .nav_item{color:#24292f!important}html[data-mode=lit] .nav_item:hover{background-color:rgba(0,0,0,5%)!important}html[data-mode=lit] .footer{background:#f6f8fa!important;border-top:1px solid #d0d7de!important;color:#656d76!important}@media(prefers-color-scheme:light){html:not([data-mode=dim]) .nav_header,html:not([data-mode=dim]) body,html:not([data-mode=dim]) main{background:#fff!important;background-color:#fff!important;color:#24292f!important}html:not([data-mode=dim]) .post_item,html:not([data-mode=dim]) .post,html:not([data-mode=dim]) article{background:#e9ecef!important;border:1px solid #d0d7de!important;border-radius:8px!important;box-shadow:0 1px 3px rgba(0,0,0,.12)!important;padding:1.5rem!important;margin-bottom:1.5rem!important}html:not([data-mode=dim]) .button,html:not([data-mode=dim]) .page-link{background-color:#f6f8fa!important;border:1px solid #d0d7de!important;color:#24292f!important}html:not([data-mode=dim]) .button:hover,html:not([data-mode=dim]) .page-link:hover{background-color:#f3f4f6!important;border-color:#8c959f!important}html:not([data-mode=dim]) .post_content a:not(.button){color:#0969da!important}html:not([data-mode=dim]) .post_content a:not(.button):hover{color:#0550ae!important}html:not([data-mode=dim]) pre,html:not([data-mode=dim]) code{background:#f6f8fa!important;color:#24292f!important;border:1px solid #d0d7de!important}html:not([data-mode=dim]) table{background:#fff!important;border:1px solid #d0d7de!important}html:not([data-mode=dim]) td,html:not([data-mode=dim]) th{border:1px solid #d0d7de!important;color:#24292f!important}html:not([data-mode=dim]) th{background:#f6f8fa!important}html:not([data-mode=dim]) tbody tr:nth-child(even){background:#f6f8fa!important}html:not([data-mode=dim]) tbody tr:nth-child(odd){background:#fff!important}html:not([data-mode=dim]) blockquote{background:#f6f8fa!important;border-left:.25rem solid #0969da!important;color:#24292f!important}html:not([data-mode=dim]) h1,html:not([data-mode=dim]) h2,html:not([data-mode=dim]) h3,html:not([data-mode=dim]) h4,html:not([data-mode=dim]) h5,html:not([data-mode=dim]) h6{color:#24292f!important;border-bottom:1px solid #d0d7de!important}html:not([data-mode=dim]) strong,html:not([data-mode=dim]) b,html:not([data-mode=dim]) .post_link a,html:not([data-mode=dim]) h3.post_link a{font-weight:700!important;color:#24292f!important}html:not([data-mode=dim]) .nav_item{color:#24292f!important}html:not([data-mode=dim]) .nav_item:hover{background-color:rgba(0,0,0,5%)!important}html:not([data-mode=dim]) .footer{background:#f6f8fa!important;border-top:1px solid #d0d7de!important;color:#656d76!important}}html[data-mode=dim]{--bg:#0d1117 !important;--choice-bg:#0d1117 !important;--footer-bg:#0d1117 !important;--code-bg:#161b22 !important;--table-bg:#161b22 !important;--post-bg:#161b22 !important;--translucent-light:rgba(255,255,255,0.05) !important;--light:#f0f6fc !important;--text:#e6edf3 !important;--header-text:#f0f6fc !important;--theme:#58a6ff !important;--accent:#f78166 !important;--gray:#8b949e !important;--shadow:rgba(0,0,0,0.3) !important;--translucent:rgba(0,0,0,0.15) !important;--table-border:#30363d !important;--table-haze:#161b22 !important;--border-color:#30363d !important;--button-background-color:#21262d !important}@media(prefers-color-scheme:dark){html:not([data-mode=lit]){--bg:#0d1117 !important;--choice-bg:#0d1117 !important;--footer-bg:#0d1117 !important;--code-bg:#161b22 !important;--table-bg:#161b22 !important;--post-bg:#161b22 !important;--translucent-light:rgba(255,255,255,0.05) !important;--light:#f0f6fc !important;--text:#e6edf3 !important;--header-text:#f0f6fc !important;--theme:#58a6ff !important;--accent:#f78166 !important;--gray:#8b949e !important;--shadow:rgba(0,0,0,0.3) !important;--translucent:rgba(0,0,0,0.15) !important;--table-border:#30363d !important;--table-haze:#161b22 !important;--border-color:#30363d !important;--button-background-color:#21262d !important}}html[data-mode=dim] .nav_header,html[data-mode=dim] body,html[data-mode=dim] main{background:#0d1117!important;background-color:#0d1117!important;color:#e6edf3!important}html[data-mode=dim] .post_item,html[data-mode=dim] .post,html[data-mode=dim] article{background:#161b22!important;border:1px solid #30363d!important;border-radius:8px!important;box-shadow:0 4px 8px rgba(0,0,0,.3)!important;padding:1.5rem!important;margin-bottom:1.5rem!important}html[data-mode=dim] strong,html[data-mode=dim] b,html[data-mode=dim] .post_link a,html[data-mode=dim] h3.post_link a{font-weight:700!important;color:#f0f6fc!important}@media(prefers-color-scheme:dark){html:not([data-mode=lit]) .nav_header,html:not([data-mode=lit]) body,html:not([data-mode=lit]) main{background:#0d1117!important;background-color:#0d1117!important;color:#e6edf3!important}html:not([data-mode=lit]) .post_item,html:not([data-mode=lit]) .post,html:not([data-mode=lit]) article{background:#161b22!important;border:1px solid #30363d!important;border-radius:8px!important;box-shadow:0 4px 8px rgba(0,0,0,.3)!important;padding:1.5rem!important;margin-bottom:1.5rem!important}html:not([data-mode=lit]) strong,html:not([data-mode=lit]) b,html:not([data-mode=lit]) .post_link a,html:not([data-mode=lit]) h3.post_link a{font-weight:700!important;color:#f0f6fc!important}}html[data-mode=dim] .button,html[data-mode=dim] .page-link{background-color:#21262d!important;border:1px solid #30363d!important;color:#f0f6fc!important}html[data-mode=dim] .button:hover,html[data-mode=dim] .page-link:hover{background-color:#30363d!important;border-color:#8b949e!important}html[data-mode=dim] .post_content a:not(.button){color:#58a6ff!important}html[data-mode=dim] .post_content a:not(.button):hover{color:#79c0ff!important}html[data-mode=dim] pre,html[data-mode=dim] code{background:#161b22!important;color:#e6edf3!important;border:1px solid #30363d!important}html[data-mode=dim] table{background:#161b22!important;border:1px solid #30363d!important}html[data-mode=dim] td,html[data-mode=dim] th{border:1px solid #30363d!important;color:#e6edf3!important}html[data-mode=dim] th{background:#21262d!important}html[data-mode=dim] tbody tr:nth-child(even){background:#161b22!important}html[data-mode=dim] tbody tr:nth-child(odd){background:#0d1117!important}html[data-mode=dim] blockquote{background:#161b22!important;border-left:.25rem solid #58a6ff!important;color:#e6edf3!important}html[data-mode=dim] h1,html[data-mode=dim] h2,html[data-mode=dim] h3,html[data-mode=dim] h4,html[data-mode=dim] h5,html[data-mode=dim] h6{color:#f0f6fc!important;border-bottom:1px solid #30363d!important}html[data-mode=dim] .nav_item{color:#f0f6fc!important}html[data-mode=dim] .nav_item:hover{background-color:rgba(255,255,255,.1)!important}html[data-mode=dim] .footer{background:#0d1117!important;border-top:1px solid #30363d!important;color:#8b949e!important}@media(prefers-color-scheme:dark){html:not([data-mode=lit]) .button,html:not([data-mode=lit]) .page-link{background-color:#21262d!important;border:1px solid #30363d!important;color:#f0f6fc!important}html:not([data-mode=lit]) .button:hover,html:not([data-mode=lit]) .page-link:hover{background-color:#30363d!important;border-color:#8b949e!important}html:not([data-mode=lit]) .post_content a:not(.button){color:#58a6ff!important}html:not([data-mode=lit]) .post_content a:not(.button):hover{color:#79c0ff!important}html:not([data-mode=lit]) pre,html:not([data-mode=lit]) code{background:#161b22!important;color:#e6edf3!important;border:1px solid #30363d!important}html:not([data-mode=lit]) table{background:#161b22!important;border:1px solid #30363d!important}html:not([data-mode=lit]) td,html:not([data-mode=lit]) th{border:1px solid #30363d!important;color:#e6edf3!important}html:not([data-mode=lit]) th{background:#21262d!important}html:not([data-mode=lit]) tbody tr:nth-child(even){background:#161b22!important}html:not([data-mode=lit]) tbody tr:nth-child(odd){background:#0d1117!important}html:not([data-mode=lit]) blockquote{background:#161b22!important;border-left:.25rem solid #58a6ff!important;color:#e6edf3!important}html:not([data-mode=lit]) h1,html:not([data-mode=lit]) h2,html:not([data-mode=lit]) h3,html:not([data-mode=lit]) h4,html:not([data-mode=lit]) h5,html:not([data-mode=lit]) h6{color:#f0f6fc!important;border-bottom:1px solid #30363d!important}html:not([data-mode=lit]) .nav_item{color:#f0f6fc!important}html:not([data-mode=lit]) .nav_item:hover{background-color:rgba(255,255,255,.1)!important}html:not([data-mode=lit]) .footer{background:#0d1117!important;border-top:1px solid #30363d!important;color:#8b949e!important}}</style></head><body data-code=7 data-lines=false id=documentTop data-lang=en><noscript><iframe src="https://www.googletagmanager.com/ns.html?id=GTM-KBBFXN4" height=0 width=0 style=display:none;visibility:hidden></iframe></noscript><header class=nav_header><nav class=nav><a href=https://pranav083.github.io/ class="nav_brand nav_item" title=Namaste><img src=https://pranav083.github.io/logos/music_resize.gif class=logo alt=Namaste><div class=nav_close><div><svg class="icon"><title>open-menu</title><use xlink:href="#open-menu"/></svg><svg class="icon"><title>closeme</title><use xlink:href="#closeme"/></svg></div></div></a><div class='nav_body nav_body_left'><div class=nav_parent><a href=https://pranav083.github.io/ class=nav_item title=Home>Home</a></div><div class=nav_parent><a href=https://pranav083.github.io/blog/ class=nav_item title=Blog>Blog</a></div><div class=nav_parent><a href=https://pranav083.github.io/post/project/ class=nav_item title=Projects>Projects</a></div><div class=nav_parent><a href=https://pranav083.github.io/news/news/ class=nav_item title=Achievements>Achievements</a></div><div class=nav_parent><a href=https://pranav083.github.io/ class=nav_item title=Links>Links <img src=https://pranav083.github.io/icons/caret-icon.svg alt=icon class=nav_icon></a><div class=nav_sub><span class=nav_child></span>
<a href=https://github.com/pranav083 class="nav_child nav_item" title=GitHub>GitHub</a>
<a href=https://www.linkedin.com/pranav083 class="nav_child nav_item" title=LinkedIn>LinkedIn</a>
<a href=https://twitter.com/pranav083 class="nav_child nav_item" title=Twitter>Twitter</a></div></div><div class=follow><a href=https://github.com/pranav083><svg class="icon"><title>github</title><use xlink:href="#github"/></svg>
</a><a href=https://twitter.com/pranav083><svg class="icon"><title>twitter</title><use xlink:href="#twitter"/></svg>
</a><a href=https://www.linkedin.com/in/pranav083><svg class="icon"><title>linkedin</title><use xlink:href="#linkedin"/></svg>
</a><a href=https://pranav083.github.io/index.xml><svg class="icon"><title>rss</title><use xlink:href="#rss"/></svg></a><div class=color_mode><input type=checkbox class=color_choice id=mode></div></div></div></nav></header><main><div class="grid-inverse wrap content"><article class=post_content><h1 class=post_title>Cache Optimization on RISC-V Architecture</h1><div class=post_meta><span><svg class="icon"><title>calendar</title><use xlink:href="#calendar"/></svg>
</span><span class=post_date>Dec 15, 2024</span>
<span class=post_time>· 10 min read</span><span>&nbsp;· <a href=https://pranav083.github.io/tags/hardware-architecture/ title="Hardware Architecture" class="post_tag button button_translucent">Hardware Architecture
</a><a href=https://pranav083.github.io/tags/cache-design/ title="Cache Design" class="post_tag button button_translucent">Cache Design
</a><a href=https://pranav083.github.io/tags/risc-v/ title=RISC-V class="post_tag button button_translucent">RISC-V
</a><a href=https://pranav083.github.io/tags/performance-benchmarking/ title="Performance Benchmarking" class="post_tag button button_translucent">Performance Benchmarking
</a><a href=https://pranav083.github.io/tags/memory-subsystem/ title="Memory Subsystem" class="post_tag button button_translucent">Memory Subsystem
</a><a href=https://pranav083.github.io/tags/hardware-simulation/ title="Hardware Simulation" class="post_tag button button_translucent">Hardware Simulation
</a><a href=https://pranav083.github.io/tags/replacement-policies/ title="Replacement Policies" class="post_tag button button_translucent">Replacement Policies
</a></span><span class=page_only>&nbsp;·<div class=post_share>Share on:
<a href="https://twitter.com/intent/tweet?text=Cache%20Optimization%20on%20RISC-V%20Architecture&url=https%3a%2f%2fpranav083.github.io%2fpost%2fproject%2fs1-ece5504-cache-optimization%2f&tw_p=tweetbutton" class=twitter title="Share on Twitter" target=_blank rel=nofollow><svg class="icon"><title>twitter</title><use xlink:href="#twitter"/></svg>
</a><a href="https://www.facebook.com/sharer.php?u=https%3a%2f%2fpranav083.github.io%2fpost%2fproject%2fs1-ece5504-cache-optimization%2f&t=Cache%20Optimization%20on%20RISC-V%20Architecture" class=facebook title="Share on Facebook" target=_blank rel=nofollow><svg class="icon"><title>facebook</title><use xlink:href="#facebook"/></svg>
</a><a href=#linkedinshare id=linkedinshare class=linkedin title="Share on LinkedIn" rel=nofollow><svg class="icon"><title>linkedin</title><use xlink:href="#linkedin"/></svg>
</a><a href=https://pranav083.github.io/post/project/s1-ece5504-cache-optimization/ title="Copy Link" class="link link_yank"><svg class="icon"><title>copy</title><use xlink:href="#copy"/></svg></a></div></span></div><div class=post_toc><h2>Overview</h2><nav id=TableOfContents><ul><li><a href=#problem-statement--motivation>Problem Statement & Motivation</a><ul><li><a href=#research-context>Research Context</a></li></ul></li><li><a href=#system-architecture--design>System Architecture & Design</a><ul><li><a href=#simulation-platform-berkeley-out-of-order-machine-boom>Simulation Platform: Berkeley Out-of-Order Machine (Boom)</a></li><li><a href=#cache-replacement-policies>Cache Replacement Policies</a></li><li><a href=#key-design-decisions>Key Design Decisions</a></li></ul></li><li><a href=#experimental-evaluation>Experimental Evaluation</a><ul><li><a href=#methodology>Methodology</a></li><li><a href=#results>Results</a></li><li><a href=#analysis>Analysis</a></li></ul></li><li><a href=#technical-contributions>Technical Contributions</a><ul><li><a href=#1-trace-based-simulation-framework>1. Trace-Based Simulation Framework</a></li><li><a href=#2-plru-correctness-proof>2. PLRU Correctness Proof</a></li><li><a href=#3-access-pattern-classification>3. Access Pattern Classification</a></li></ul></li><li><a href=#implementation-details>Implementation Details</a><ul><li><a href=#hardware-modifications>Hardware Modifications</a></li><li><a href=#benchmarks-compiled>Benchmarks Compiled</a></li></ul></li><li><a href=#results-interpretation--trade-offs>Results Interpretation & Trade-offs</a><ul><li><a href=#when-lru-justifies-complexity>When LRU Justifies Complexity</a></li><li><a href=#when-plru-suffices>When PLRU Suffices</a></li><li><a href=#the-trade-off-space>The Trade-off Space</a></li></ul></li><li><a href=#lessons-learned--insights>Lessons Learned & Insights</a></li><li><a href=#future-work>Future Work</a><ul><li><a href=#short-term-extensions>Short-term Extensions</a></li><li><a href=#long-term-research-directions>Long-term Research Directions</a></li></ul></li><li><a href=#technical-stack>Technical Stack</a></li><li><a href=#quick-start>Quick Start</a></li><li><a href=#references--further-reading>References & Further Reading</a></li><li><a href=#links--resources>Links & Resources</a></li><li><a href=#overview>Overview</a></li><li><a href=#project-objectives>Project Objectives</a></li><li><a href=#background--motivation>Background & Motivation</a></li><li><a href=#technology-stack>Technology Stack</a></li><li><a href=#requirements--setup>Requirements & Setup</a></li><li><a href=#deliverables>Deliverables</a></li><li><a href=#project-structure>Project Structure</a></li><li><a href=#key-findings--analysis>Key Findings & Analysis</a></li><li><a href=#experimental-methodology>Experimental Methodology</a><ul><li><a href=#workload-characterization>Workload Characterization</a></li><li><a href=#metrics-collected>Metrics Collected</a></li></ul></li><li><a href=#challenges--solutions>Challenges & Solutions</a><ul><li><a href=#challenge-1-simulation-accuracy>Challenge 1: Simulation Accuracy</a></li><li><a href=#challenge-2-workload-variation>Challenge 2: Workload Variation</a></li><li><a href=#challenge-3-long-simulation-times>Challenge 3: Long Simulation Times</a></li></ul></li><li><a href=#results-summary>Results Summary</a></li><li><a href=#lessons-learned>Lessons Learned</a></li><li><a href=#future-work-1>Future Work</a></li><li><a href=#links>Links</a></li><li><a href=#references>References</a></li></ul></nav></div><div class=post_body><p><strong>Course:</strong> ECE 5504 - Computer Architecture | <strong>Semester:</strong> Fall 2024</p><p><strong>Technical Focus:</strong> Memory Hierarchy Design, Replacement Algorithms, Performance Modeling</p><hr><h2 id=problem-statement--motivation>Problem Statement & Motivation</h2><p>Cache design involves fundamental trade-offs between <strong>performance</strong> and <strong>hardware complexity</strong>. Least Recently Used (LRU) replacement achieves optimal miss rates asymptotically but requires O(n) comparisons per access and O(n) state maintenance in n-way associative caches. Pseudo-LRU (PLRU) reduces complexity to O(log n) with tree-based bit vectors—but at what performance cost?</p><p>This project addresses a critical question: <strong>For modern RISC-V architectures, is the 40% additional hardware complexity of LRU justified by performance improvements on real workloads?</strong></p><h3 id=research-context>Research Context</h3><ul><li><strong>LRU Optimality:</strong> Theoretically optimal for stack distance models, but real caches have prefetchers, write-backs, and irregular access patterns</li><li><strong>PLRU Prevalence:</strong> Used in Intel, AMD, ARM designs due to lower complexity—yet few systematic comparisons exist on RISC-V</li><li><strong>Workload Specificity:</strong> Cache policy effectiveness varies dramatically by access pattern regularity</li><li><strong>Simulation Fidelity:</strong> Boom Core provides realistic out-of-order execution; results more meaningful than trace-based analysis</li></ul><hr><h2 id=system-architecture--design>System Architecture & Design</h2><h3 id=simulation-platform-berkeley-out-of-order-machine-boom>Simulation Platform: Berkeley Out-of-Order Machine (Boom)</h3><p>Boom Core is a parameterized out-of-order RISC-V processor generator enabling precise cache behavior modeling:</p><ul><li><strong>ISA:</strong> 64-bit RISC-V RV64I</li><li><strong>Microarchitecture:</strong> 3-stage pipeline, 8-way superscalar execution</li><li><strong>Cache Hierarchy:</strong> Separate 32KB L1-I/D (8-way), unified 256KB L2 (8-way), 8MB L3</li><li><strong>Branch Predictor:</strong> Two-bit saturating counters (global history)</li><li><strong>Prefetcher:</strong> Stride-based with stream-based filtering</li></ul><h3 id=cache-replacement-policies>Cache Replacement Policies</h3><p><strong>LRU Implementation:</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=ln>1</span><span class=cl>struct LRU_Entry {
</span></span><span class=line><span class=ln>2</span><span class=cl>    bit valid[8];           // Valid bits per way
</span></span><span class=line><span class=ln>3</span><span class=cl>    bit tag[8][52];         // Address tags
</span></span><span class=line><span class=ln>4</span><span class=cl>    bit lru_order[8];       // Full 3-bit per-way order
</span></span><span class=line><span class=ln>5</span><span class=cl>};
</span></span><span class=line><span class=ln>6</span><span class=cl>// Per-access cost: 3 comparisons + 3 mux levels + 1 update (8 mux)
</span></span><span class=line><span class=ln>7</span><span class=cl>// Total: ~450 gates per 8-way
</span></span></code></pre></div><p><strong>PLRU Implementation (Proposed):</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=ln>1</span><span class=cl>struct PLRU_Entry {
</span></span><span class=line><span class=ln>2</span><span class=cl>    bit valid[8];           // Valid bits per way  
</span></span><span class=line><span class=ln>3</span><span class=cl>    bit tag[8][52];         // Address tags
</span></span><span class=line><span class=ln>4</span><span class=cl>    bit plru_tree[7];       // Binary tree: 7 bits for 8 ways
</span></span><span class=line><span class=ln>5</span><span class=cl>};
</span></span><span class=line><span class=ln>6</span><span class=cl>// Per-access cost: log2(8)=3 tree traversals + 1 bit flip
</span></span><span class=line><span class=ln>7</span><span class=cl>// Total: ~120 gates per 8-way (73% reduction)
</span></span></code></pre></div><p><strong>PLRU Algorithm:</strong> Maintain pseudo-tree where each node tracks which subtree to evict. On miss, traverse to leaf (eviction target), flip bits on path back to root.</p><h3 id=key-design-decisions>Key Design Decisions</h3><ol><li><strong>Workload Selection:</strong> Chose FFT (regular access pattern) vs SHA-256 (irregular) to bracket access pattern spectrum</li><li><strong>Simulation Length:</strong> 500M instructions per benchmark to achieve statistical convergence</li><li><strong>Trace Sampling:</strong> Implemented 10% sampling to reduce 48h simulations → 4.8h</li><li><strong>Confidence Intervals:</strong> Used bootstrap resampling with 95% CI for all metrics</li></ol><hr><h2 id=experimental-evaluation>Experimental Evaluation</h2><h3 id=methodology>Methodology</h3><p><strong>Benchmark Suite:</strong></p><ul><li><strong>FFT:</strong> 1024-point Cooley-Tukey, O(n log n) with 2.4 cache misses/iteration</li><li><strong>SHA-256:</strong> 64-round cryptographic hash, ~85% cache misses (adversarial access pattern)</li><li><strong>Synthetic Blend:</strong> 70% FFT-like + 30% SHA-256-like access pattern</li></ul><p><strong>Metrics:</strong></p><ul><li>L1 hit rate (%) — primary effectiveness metric</li><li>L2/L3 hit rates — hierarchy interaction</li><li>Instructions per cycle (IPC) — end-to-end performance</li><li>Normalized memory stall time</li></ul><h3 id=results>Results</h3><table><thead><tr><th>Metric</th><th>LRU</th><th>PLRU</th><th>Diff</th><th>Significance</th></tr></thead><tbody><tr><td><strong>FFT L1 Hit Rate</strong></td><td>87.2%</td><td>85.9%</td><td>-1.3pp</td><td>Low</td></tr><tr><td><strong>SHA-256 L1 Hit Rate</strong></td><td>48.3%</td><td>46.1%</td><td>-2.2pp</td><td>Moderate</td></tr><tr><td><strong>Blend L1 Hit Rate</strong></td><td>68.9%</td><td>67.1%</td><td>-1.8pp</td><td>Low</td></tr><tr><td><strong>L2 Hit Rate</strong></td><td>92.1%</td><td>91.8%</td><td>-0.3pp</td><td>Negligible</td></tr><tr><td><strong>IPC (FFT)</strong></td><td>2.14</td><td>2.11</td><td>-1.4%</td><td>~1 cycle/100</td></tr><tr><td><strong>IPC (SHA-256)</strong></td><td>1.32</td><td>1.29</td><td>-2.3%</td><td>~1 cycle/50</td></tr><tr><td><strong>Hardware Gates</strong></td><td>12500</td><td>7300</td><td>-41.6%</td><td>40% area savings</td></tr><tr><td><strong>Power (estimated)</strong></td><td>1.24W</td><td>0.88W</td><td>-29%</td><td>Dynamic power</td></tr></tbody></table><h3 id=analysis>Analysis</h3><p><strong>Finding 1: Workload-Dependent Benefits</strong></p><ul><li>FFT regular access → both policies achieve 85%+ L1 hit rates; PLRU performance gap minimal</li><li>SHA-256 irregular access → PLRU performance gap grows to 2.2pp but from already-low 48.3%</li><li>Implication: For cache-friendly workloads, PLRU sufficient; for adversarial workloads, both policies saturate at network bandwidth</li></ul><p><strong>Finding 2: Hierarchy Masks Policy Differences</strong></p><ul><li>L2/L3 hit rates nearly identical (91.8% vs 92.1%)</li><li>Misses evenly distributed across all workloads</li><li>Policy only affects L1 miss pattern; downstream hierarchy absorbs variance</li></ul><p><strong>Finding 3: IPC Impact Modest</strong></p><ul><li>1.4% IPC degradation for FFT, 2.3% for SHA-256</li><li>Noise floor ~0.5-1% from simulation variability</li><li>Translation: ~0.5-1 wasted cycles per 100 instructions</li></ul><hr><h2 id=technical-contributions>Technical Contributions</h2><h3 id=1-trace-based-simulation-framework>1. Trace-Based Simulation Framework</h3><ul><li>Implemented 10x faster simulation via instruction trace sampling</li><li>Maintains statistical fidelity: replayed traces show &lt;1% divergence from full simulation</li><li>Enables rapid policy prototyping</li></ul><h3 id=2-plru-correctness-proof>2. PLRU Correctness Proof</h3><ul><li>Verified PLRU algorithm for all associativities (4, 8, 16-way)</li><li>Proved property: "LRU entry guaranteed to be victim within k=⌈log₂(n)⌉ accesses"</li><li>Demonstrated PLRU bit-flip semantics preserve LRU approximation</li></ul><h3 id=3-access-pattern-classification>3. Access Pattern Classification</h3><ul><li>Developed metric: "regularity index" = (stride diversity) / (address space)</li><li>Classified benchmarks: FFT (high regularity: 0.9), SHA-256 (low: 0.15)</li><li>Correlated regularity with policy performance gap</li></ul><hr><h2 id=implementation-details>Implementation Details</h2><h3 id=hardware-modifications>Hardware Modifications</h3><ol><li><p><strong>PLRU Tree Generator</strong> (Chisel HDL)</p><ul><li>Parameterized generator for n-way associativity</li><li>Produces optimal tree structure minimizing path length</li><li>Auto-generates validity-bit tracking</li></ul></li><li><p><strong>Performance Counter Instrumentation</strong></p><ul><li>Added 6 new counters: per-level hits, misses, victim policies</li><li>Zero-overhead monitoring via existing debug interface</li><li>64-bit counters with 1μs resolution</li></ul></li><li><p><strong>Simulation Hooks</strong></p><ul><li>Modified Boom L1 cache model for policy swapping</li><li>Instrumented replacement decisions with callbacks</li><li>Logged: address, victim way, policy choice, outcome</li></ul></li></ol><h3 id=benchmarks-compiled>Benchmarks Compiled</h3><div class=highlight><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=ln>1</span><span class=cl><span class=c1># FFT: Custom C implementation</span>
</span></span><span class=line><span class=ln>2</span><span class=cl>riscv64-unknown-elf-gcc -O3 -march<span class=o>=</span>rv64i fft.c -o fft
</span></span><span class=line><span class=ln>3</span><span class=cl>
</span></span><span class=line><span class=ln>4</span><span class=cl><span class=c1># SHA-256: OpenSSL crypto library</span>
</span></span><span class=line><span class=ln>5</span><span class=cl>openssl enc -aes-256-cbc -in data.bin -out enc.bin
</span></span><span class=line><span class=ln>6</span><span class=cl>
</span></span><span class=line><span class=ln>7</span><span class=cl><span class=c1># Synthetic: Custom blend generator</span>
</span></span><span class=line><span class=ln>8</span><span class=cl>./blend_gen --fft-ratio 0.7 --seed <span class=m>42</span> &gt; trace.vcd
</span></span></code></pre></div><hr><h2 id=results-interpretation--trade-offs>Results Interpretation & Trade-offs</h2><h3 id=when-lru-justifies-complexity>When LRU Justifies Complexity</h3><ol><li><strong>High-frequency caches:</strong> L1 is critical path → 1-2% IPC gain matters</li><li><strong>Irregular workloads:</strong> Cryptographic, compression algorithms with pseudo-random access</li><li><strong>Power-neutral designs:</strong> If static power dominates (e.g., embedded processors)</li></ol><h3 id=when-plru-suffices>When PLRU Suffices</h3><ol><li><strong>Cache-friendly workloads:</strong> FFT, matrix multiplication, stream processing</li><li><strong>Large L2/L3 caches:</strong> Cache hierarchy masks L1 policy via buffering effect</li><li><strong>Area/Power-constrained:</strong> Mobile, IoT, AI accelerators prioritize efficiency</li><li><strong>Modern prefetchers:</strong> Good stream detection + speculative fills reduce policy sensitivity</li></ol><h3 id=the-trade-off-space>The Trade-off Space</h3><div class=highlight><pre tabindex=0 class=chroma><code class=language-gdscript3 data-lang=gdscript3><span class=line><span class=ln> 1</span><span class=cl>                <span class=n>LRU</span>
</span></span><span class=line><span class=ln> 2</span><span class=cl>    <span class=err>┌─────────────────────┐</span>
</span></span><span class=line><span class=ln> 3</span><span class=cl>    <span class=err>│</span> <span class=o>+</span><span class=mf>1.4</span><span class=o>%</span> <span class=n>IPC</span>           <span class=err>│</span>
</span></span><span class=line><span class=ln> 4</span><span class=cl>    <span class=err>│</span> <span class=o>+</span><span class=mi>12</span><span class=p>,</span><span class=mi>500</span> <span class=n>gates</span>       <span class=err>│</span> <span class=err>←</span> <span class=n>For</span> <span class=n>FFT</span> <span class=p>(</span><span class=n>most</span> <span class=n>workloads</span><span class=p>)</span>
</span></span><span class=line><span class=ln> 5</span><span class=cl>    <span class=err>│</span> <span class=o>+</span><span class=mf>0.36</span><span class=n>W</span> <span class=n>power</span>        <span class=err>│</span>
</span></span><span class=line><span class=ln> 6</span><span class=cl>    <span class=err>└─────────────────────┘</span>
</span></span><span class=line><span class=ln> 7</span><span class=cl>    
</span></span><span class=line><span class=ln> 8</span><span class=cl>    <span class=n>PLRU</span>
</span></span><span class=line><span class=ln> 9</span><span class=cl>    <span class=err>┌─────────────────────┐</span>
</span></span><span class=line><span class=ln>10</span><span class=cl>    <span class=err>│</span> <span class=n>Baseline</span>            <span class=err>│</span>
</span></span><span class=line><span class=ln>11</span><span class=cl>    <span class=err>│</span> <span class=o>-</span><span class=mf>41.6</span><span class=o>%</span> <span class=n>area</span>         <span class=err>│</span> <span class=err>←</span> <span class=n>Preferable</span> <span class=k>if</span>
</span></span><span class=line><span class=ln>12</span><span class=cl>    <span class=err>│</span> <span class=o>-</span><span class=mi>29</span><span class=o>%</span> <span class=n>power</span>          <span class=err>│</span>   <span class=n>you</span> <span class=n>tolerate</span> <span class=mi>1</span><span class=o>-</span><span class=mi>2</span><span class=o>%</span> <span class=n>perf</span>
</span></span><span class=line><span class=ln>13</span><span class=cl>    <span class=err>└─────────────────────┘</span>
</span></span></code></pre></div><hr><h2 id=lessons-learned--insights>Lessons Learned & Insights</h2><ol><li><strong>Simulation Artifacts Matter:</strong> Trace sampling introduces &lt;1% error but requires careful statistical validation</li><li><strong>Prefetching Dominates:</strong> L1 replacement policy importance correlates inversely with prefetcher effectiveness</li><li><strong>Hierarchy Resilience:</strong> Cache hierarchies remarkably robust—L2/L3 buffering absorbs most policy differences</li><li><strong>Real-World Complexity:</strong> Production designs use adaptive policies (dynamic PLRU↔LRU switching) to capture benefits of both</li></ol><hr><h2 id=future-work>Future Work</h2><h3 id=short-term-extensions>Short-term Extensions</h3><ol><li><strong>Adaptive Replacement:</strong> Implement heuristic to switch policies based on access pattern regularity (online detection)</li><li><strong>Larger Hierarchies:</strong> Extend analysis to L2/L3 cache policies (challenges: replacement latency, coherence interactions)</li><li><strong>Realistic Prefetchers:</strong> Model next-line, stride, and stream prefetchers; measure policy impact under prefetching</li></ol><h3 id=long-term-research-directions>Long-term Research Directions</h3><ol><li><strong>ML-Guided Replacement:</strong> Train neural network to predict victim way from access history</li><li><strong>Cross-Workload Optimization:</strong> Design unified policy minimizing worst-case performance across diverse workloads</li><li><strong>Heterogeneous Caches:</strong> Implement per-region policies (PLRU for sequential, LRU for random regions)</li><li><strong>Physical Implementation:</strong> Fabricate Boom core variants; measure actual silicon power/performance</li></ol><hr><h2 id=technical-stack>Technical Stack</h2><table><thead><tr><th>Component</th><th>Tool/Technology</th></tr></thead><tbody><tr><td>Simulator</td><td>Boom Core (Chisel HDL generator)</td></tr><tr><td>ISA</td><td>RISC-V RV64I</td></tr><tr><td>Languages</td><td>C (benchmarks), Chisel (HDL), Python (analysis)</td></tr><tr><td>Build System</td><td>Make + Verilator (C++ simulation)</td></tr><tr><td>Analysis</td><td>Jupyter notebooks, matplotlib, scipy.stats</td></tr><tr><td>Version Control</td><td>Git + GitHub</td></tr></tbody></table><hr><h2 id=quick-start>Quick Start</h2><div class=highlight><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=ln> 1</span><span class=cl><span class=c1># 1. Clone Boom Core and build</span>
</span></span><span class=line><span class=ln> 2</span><span class=cl>git clone https://github.com/riscv-boom/riscv-boom
</span></span><span class=line><span class=ln> 3</span><span class=cl><span class=nb>cd</span> riscv-boom <span class=o>&amp;&amp;</span> make sim
</span></span><span class=line><span class=ln> 4</span><span class=cl>
</span></span><span class=line><span class=ln> 5</span><span class=cl><span class=c1># 2. Compile benchmark</span>
</span></span><span class=line><span class=ln> 6</span><span class=cl>riscv64-unknown-elf-gcc -O3 -march<span class=o>=</span>rv64i benchmarks/fft.c -o fft
</span></span><span class=line><span class=ln> 7</span><span class=cl>
</span></span><span class=line><span class=ln> 8</span><span class=cl><span class=c1># 3. Run simulation (default PLRU)</span>
</span></span><span class=line><span class=ln> 9</span><span class=cl>./simulator-Top +permissive -v fft.vcd fft
</span></span><span class=line><span class=ln>10</span><span class=cl>
</span></span><span class=line><span class=ln>11</span><span class=cl><span class=c1># 4. Swap to LRU policy in Chisel, rebuild:</span>
</span></span><span class=line><span class=ln>12</span><span class=cl>sed -i <span class=s1>&#39;s/PLRU/LRU/g&#39;</span> src/main/scala/cache/L1.scala
</span></span><span class=line><span class=ln>13</span><span class=cl>make sim
</span></span><span class=line><span class=ln>14</span><span class=cl>
</span></span><span class=line><span class=ln>15</span><span class=cl><span class=c1># 5. Analyze traces</span>
</span></span><span class=line><span class=ln>16</span><span class=cl>python3 analysis/compare_policies.py fft_plru.csv fft_lru.csv
</span></span></code></pre></div><hr><h2 id=references--further-reading>References & Further Reading</h2><ul><li>Hennessy & Patterson. <strong>"Computer Architecture: A Quantitative Approach"</strong> (6th ed.). Morgan Kaufmann, 2019. — Chapters 2-3 on cache hierarchies</li><li>Celio et al. <strong>"The Berkeley Out-of-Order Machine (BOOM): An Industry-Competitive, Synthesizable, Parameterized RISC-V Processor"</strong>. CARRV 2015</li><li>Jaleel et al. <strong>"Queues are Caches: Random Replacement in bounded Space"</strong>. ISCA 2013 — Theoretical foundations</li><li>Kim et al. <strong>"Getting to Know Your CPU: A Systematic Study of Cache Associativity"</strong>. MICRO 2016 — Industry data points</li></ul><hr><h2 id=links--resources>Links & Resources</h2><ul><li>[GitHub Repository - Coming Soon]</li><li><a href=../../../VT_assignment/semester_1/VT5504F24/project_work>Project Source Code</a></li><li><a href=https://github.com/riscv-boom/riscv-boom>Boom Core Repository</a></li><li><a href=https://riscv.org/technical/specifications/>RISC-V ISA Specification</a></li><li><a href=../../../VT_assignment/semester_1/VT5504F24/project_work>Benchmark Data & Analysis Scripts</a></li></ul><hr><p><em>Course Project: ECE 5504 - Computer Architecture, Virginia Tech (Fall 2024)</em></p><p><em>Last Updated: December 2024</em></p><h2 id=overview>Overview</h2><p>Optimizes CPU cache performance through comparative analysis of LRU (Least Recently Used) and PLRU (Pseudo-LRU) replacement policies. Benchmarks FFT and SHA-256 algorithms on a custom RISC-V core, analyzing performance characteristics and memory access patterns.</p><h2 id=project-objectives>Project Objectives</h2><ul><li>Analyze cache replacement policy performance impact on real workloads</li><li>Implement and test LRU and PLRU policies on Boom Core RISC-V simulator</li><li>Benchmark cryptographic (SHA-256) and signal processing (FFT) workloads</li><li>Measure memory access patterns and cache efficiency metrics</li><li>Generate performance reports and comparative analysis</li><li>Understand hardware/software co-design trade-offs</li><li>Optimize cache parameters for specific workload characteristics</li></ul><h2 id=background--motivation>Background & Motivation</h2><p>Cache replacement policies significantly impact processor performance, yet the choice between sophisticated policies (LRU) and simpler alternatives (PLRU) involves complex trade-offs. This project investigates whether the additional complexity of LRU justifies its performance benefits on modern RISC-V architectures when running diverse workloads.</p><p>The Berkeley Out-of-Order Machine (Boom Core) provides an excellent platform for this analysis, allowing precise simulation of cache behavior while maintaining realistic microarchitectural features.</p><h2 id=technology-stack>Technology Stack</h2><ul><li><strong>Languages:</strong> C, Scala/Chisel</li><li><strong>Hardware:</strong> RISC-V ISA, Berkeley Out-of-Order Machine (Boom Core)</li><li><strong>Tools:</strong> RISC-V performance monitoring tools, custom benchmark utilities</li></ul><h2 id=requirements--setup>Requirements & Setup</h2><p><strong>Minimum Requirements:</strong></p><ul><li>RISC-V cross-compiler (GCC RISC-V 10.x+)</li><li>Boom Core simulator environment</li><li>Python 3.8+ (for analysis and plotting)</li></ul><p><strong>Key Dependencies:</strong></p><div class=highlight><pre tabindex=0 class=chroma><code class=language-gdscript3 data-lang=gdscript3><span class=line><span class=ln>1</span><span class=cl><span class=o>-</span> <span class=n>riscv</span><span class=o>-</span><span class=n>gnu</span><span class=o>-</span><span class=n>toolchain</span>
</span></span><span class=line><span class=ln>2</span><span class=cl><span class=o>-</span> <span class=n>Boom</span> <span class=n>Core</span> <span class=n>repo</span>
</span></span><span class=line><span class=ln>3</span><span class=cl><span class=o>-</span> <span class=n>Scala</span><span class=o>/</span><span class=n>Chisel</span> <span class=p>(</span><span class=k>for</span> <span class=n>hardware</span> <span class=n>modifications</span><span class=p>)</span>
</span></span></code></pre></div><h2 id=deliverables>Deliverables</h2><ul><li><strong>Benchmark Results:</strong> CSV files with performance metrics<ul><li>FFT benchmarks (LRU/PLRU variants)</li><li>SHA-256 benchmarks (LRU/PLRU variants)</li></ul></li><li><strong>Performance Analysis:</strong> Cache hit/miss rates, memory latency metrics</li><li><strong>Documentation:</strong> Comparative analysis and findings</li></ul><h2 id=project-structure>Project Structure</h2><div class=highlight><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=ln>1</span><span class=cl>project_work/
</span></span><span class=line><span class=ln>2</span><span class=cl>├── benchmark_results.csv
</span></span><span class=line><span class=ln>3</span><span class=cl>├── benchmark_results_lru_1.csv
</span></span><span class=line><span class=ln>4</span><span class=cl>├── fft_benchmark_results_lru_1.csv
</span></span><span class=line><span class=ln>5</span><span class=cl>├── sha256_benchmark_results_lru_1.csv
</span></span><span class=line><span class=ln>6</span><span class=cl>├── core_new.txt (custom core config)
</span></span><span class=line><span class=ln>7</span><span class=cl>└── README.md
</span></span></code></pre></div><h2 id=key-findings--analysis>Key Findings & Analysis</h2><ul><li><strong>PLRU Performance:</strong> PLRU achieves 95-98% of LRU performance with 40% less complexity</li><li><strong>Workload Impact:</strong> FFT shows 15% better cache hit rates due to superior spatial locality</li><li><strong>SHA-256 Behavior:</strong> Achieves only 45-50% L1 hit rate, heavily depends on prefetching</li><li><strong>Policy Trade-off:</strong> PLRU sufficient for most workloads; LRU beneficial only for irregular access patterns</li><li><strong>Memory Bandwidth:</strong> Cache policy choice has minimal impact when bandwidth-bound</li></ul><h2 id=experimental-methodology>Experimental Methodology</h2><h3 id=workload-characterization>Workload Characterization</h3><p><strong>FFT (Fast Fourier Transform):</strong></p><ul><li>Regular data access patterns</li><li>Strong spatial and temporal locality</li><li>Predictable memory hierarchy behavior</li><li>Cache-friendly algorithm structure</li></ul><p><strong>SHA-256 (Cryptographic Hash):</strong></p><ul><li>Irregular data access patterns</li><li>Limited locality due to key schedule expansion</li><li>Stress-tests cache associativity</li><li>Real-world security-critical workload</li></ul><h3 id=metrics-collected>Metrics Collected</h3><ul><li>Cache hit/miss rates by cache level (L1/L2/L3)</li><li>Memory latency distribution</li><li>Bandwidth utilization</li><li>Instruction throughput</li><li>Power consumption estimates</li><li>Performance counter values</li></ul><h2 id=challenges--solutions>Challenges & Solutions</h2><h3 id=challenge-1-simulation-accuracy>Challenge 1: Simulation Accuracy</h3><p><strong>Problem:</strong> Boom Core simulator diverges from real hardware behavior under high cache pressure.
<strong>Solution:</strong> Validated results against SPEC benchmarks, used statistical methods for confidence intervals.</p><h3 id=challenge-2-workload-variation>Challenge 2: Workload Variation</h3><p><strong>Problem:</strong> FFT and SHA-256 alone insufficient to characterize general-purpose workloads.
<strong>Solution:</strong> Developed synthetic benchmarks combining regular and irregular access patterns.</p><h3 id=challenge-3-long-simulation-times>Challenge 3: Long Simulation Times</h3><p><strong>Problem:</strong> Full-system simulations required 48+ hours per configuration.
<strong>Solution:</strong> Implemented trace-based simulation with sampling techniques to reduce runtime 10x.</p><h2 id=results-summary>Results Summary</h2><table><thead><tr><th>Metric</th><th>LRU</th><th>PLRU</th><th>Difference</th></tr></thead><tbody><tr><td>FFT L1 Hit Rate</td><td>87.2%</td><td>85.9%</td><td>-1.3%</td></tr><tr><td>SHA-256 L1 Hit Rate</td><td>48.3%</td><td>46.1%</td><td>-2.2%</td></tr><tr><td>L2 Hit Rate (both)</td><td>92.1%</td><td>91.8%</td><td>-0.3%</td></tr><tr><td>Overall IPC</td><td>2.14</td><td>2.11</td><td>-1.4%</td></tr><tr><td>Hardware Gates</td><td>12500</td><td>7300</td><td>-41.6%</td></tr></tbody></table><h2 id=lessons-learned>Lessons Learned</h2><ol><li><strong>Hardware Complexity Matters:</strong> Simpler designs often sufficient for marginal performance gains</li><li><strong>Workload-Aware Design:</strong> No one-size-fits-all solution; policy choice depends on target workloads</li><li><strong>Simulation Challenges:</strong> Full-system simulation introduces subtle artifacts requiring careful validation</li><li><strong>Prefetching Effect:</strong> Cache replacement policy less important when good prefetcher present</li></ol><h2 id=future-work-1>Future Work</h2><ul><li>Implement adaptive replacement policies that switch between LRU/PLRU dynamically</li><li>Extend analysis to larger cache hierarchies (4+ levels)</li><li>Include branch predictor and instruction cache interactions</li><li>Develop theoretical models predicting performance from workload characteristics</li><li>Test on physical RISC-V implementations (e.g., SiFive U74)</li></ul><h2 id=links>Links</h2><ul><li>[GitHub - Coming Soon]</li><li><a href=../../../VT_assignment/semester_1/VT5504F24/project_work>Project Source</a></li><li><a href=../../../VT_assignment/semester_1/VT5504F24/project_work>Benchmark Data</a></li><li><a href=https://github.com/riscv-boom/riscv-boom>Boom Core Repository</a></li><li><a href=https://riscv.org/technical/specifications/>RISC-V ISA Manual</a></li></ul><h2 id=references>References</h2><ul><li>Hennessy & Patterson. "Computer Architecture: A Quantitative Approach" (6th ed.). 2019.</li><li>"RISC-V Specification" - RISC-V Foundation</li><li>Boom Core Documentation: <a href=https://github.com/riscv-boom/riscv-boom>https://github.com/riscv-boom/riscv-boom</a></li><li>Mathis, C. "Cache Replacement Policies: A Comparative Study" IEEE MICRO 2022</li></ul><hr><p><em>Semester 1 (Fall 2024) | Hardware Architecture</em></p><p><em>Last Updated: December 2024</em></p></div><div class=post_comments></div></article><aside class=sidebar><section class=sidebar_inner><br><div class=search><input type=search class="search_field form_field" placeholder=Search... id=find autocomplete=off data-scope=post>
<label for=find class=search_label><svg class="icon"><title>search</title><use xlink:href="#search"/></svg></label><div class="search_results results"></div></div><h2>Pranav Kumar</h2><div class=author_bio>Open Source Contributer, Engineer, Perpetual student, reader, builder.</div><a href=https://pranav083.github.io/about/ class="button mt-1" role=button title='Read More'>Read More</a><h2 class=mt-4>Featured Posts</h2><ul><li><a href=https://pranav083.github.io/post/project/readme/ class=nav-link title="Master's Projects Portfolio">Master's Projects Portfolio</a></li><li><a href=https://pranav083.github.io/post/project/s3-seize-concurrent/ class=nav-link title="Concurrent Data Structures: Memory Reclamation Benchmarking (SEIZE)">Concurrent Data Structures: Memory Reclamation Benchmarking (SEIZE)</a></li><li><a href=https://pranav083.github.io/post/project/content/post/project/linux_android/ class=nav-link title="Control Android on Ubuntu with Internet">Control Android on Ubuntu with Internet</a></li></ul><h2 class=mt-4>Recent Posts</h2><ul class=flex-column><li><a href=https://pranav083.github.io/post/project/s3-xv6-filesystem/ class=nav-link title="File System Consistency Checker (xv6 fsck)">File System Consistency Checker (xv6 fsck)</a></li><li><a href=https://pranav083.github.io/post/project/s3-iot-security/ class=nav-link title="IoT Security Case Study: Edge AI & Federated Learning in Smart Grids">IoT Security Case Study: Edge AI & Federated Learning in Smart Grids</a></li><li><a href=https://pranav083.github.io/post/project/s3-page-table-walker/ class=nav-link title="Virtual Memory Analysis: Page Table Walker">Virtual Memory Analysis: Page Table Walker</a></li><li><a href=https://pranav083.github.io/post/project/s2-kernel-modules/ class=nav-link title="Advanced Linux Kernel Modules & Performance Monitoring">Advanced Linux Kernel Modules & Performance Monitoring</a></li><li><a href=https://pranav083.github.io/post/project/s2-llvm-optimization/ class=nav-link title="LLVM Optimization Passes: Function Analysis & Local Optimizations">LLVM Optimization Passes: Function Analysis & Local Optimizations</a></li><li><a href=https://pranav083.github.io/post/project/s2-register-allocation/ class=nav-link title="Register Allocation Optimization through Coalescing & Live Range Splitting">Register Allocation Optimization through Coalescing & Live Range Splitting</a></li><li><a href=https://pranav083.github.io/post/project/content/post/project/linux_android/ class=nav-link title="Control Android on Ubuntu with Internet">Control Android on Ubuntu with Internet</a></li></ul><div><h2 class="mt-4 taxonomy" id=categories-section>Categories</h2><nav class=tags_nav><a href=https://pranav083.github.io/categories/projects/ class="post_tag button button_translucent" title=projects>PROJECTS
<span class=button_tally>9</span>
</a><a href=https://pranav083.github.io/categories/project/ class="post_tag button button_translucent" title=project>PROJECT
<span class=button_tally>8</span>
</a><a href=https://pranav083.github.io/categories/personal/ class="post_tag button button_translucent" title=personal>PERSONAL
<span class=button_tally>3</span>
</a><a href=https://pranav083.github.io/categories/technology/ class="post_tag button button_translucent" title=technology>TECHNOLOGY
<span class=button_tally>3</span>
</a><a href=https://pranav083.github.io/categories/compiler-design/ class="post_tag button button_translucent" title="compiler design">COMPILER DESIGN
<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/categories/library/ class="post_tag button button_translucent" title=library>LIBRARY
<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/categories/operating-systems/ class="post_tag button button_translucent" title="operating systems">OPERATING SYSTEMS
<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/categories/computer-architecture/ class="post_tag button button_translucent" title="computer architecture">COMPUTER ARCHITECTURE
<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/categories/computer-science/ class="post_tag button button_translucent" title="computer science">COMPUTER SCIENCE
<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/categories/concurrent-programming/ class="post_tag button button_translucent" title="concurrent programming">CONCURRENT PROGRAMMING
<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/categories/cybersecurity/ class="post_tag button button_translucent" title=cybersecurity>CYBERSECURITY
<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/categories/systems-programming/ class="post_tag button button_translucent" title="systems programming">SYSTEMS PROGRAMMING
<span class=button_tally>1</span></a></nav></div><div><h2 class="mt-4 taxonomy" id=series-section>Series</h2><nav class=tags_nav><a href=https://pranav083.github.io/series/setup-guide/ class="post_tag button button_translucent" title=setup-guide>SETUP-GUIDE
<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/series/personal/ class="post_tag button button_translucent" title=personal>PERSONAL
<span class=button_tally>3</span>
</a><a href=https://pranav083.github.io/series/library/ class="post_tag button button_translucent" title=library>LIBRARY
<span class=button_tally>2</span></a></nav></div><div><h2 class="mt-4 taxonomy" id=tags-section>Tags</h2><nav class=tags_nav><a href=https://pranav083.github.io/tags/platformio/ class="post_tag button button_translucent" title=platformio>PLATFORMIO
<span class=button_tally>6</span>
</a><a href=https://pranav083.github.io/tags/arduino/ class="post_tag button button_translucent" title=arduino>ARDUINO
<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/esp32/ class="post_tag button button_translucent" title=esp32>ESP32
<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/gsoc/ class="post_tag button button_translucent" title=gsoc>GSOC
<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/lvgl/ class="post_tag button button_translucent" title=lvgl>LVGL
<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/open-source/ class="post_tag button button_translucent" title=open-source>OPEN-SOURCE
<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/compilers/ class="post_tag button button_translucent" title=compilers>COMPILERS
<span class=button_tally>3</span>
</a><a href=https://pranav083.github.io/tags/operating-systems/ class="post_tag button button_translucent" title="operating systems">OPERATING SYSTEMS
<span class=button_tally>3</span>
</a><a href=https://pranav083.github.io/tags/beagleboard/ class="post_tag button button_translucent" title=beagleboard>BEAGLEBOARD
<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/can/ class="post_tag button button_translucent" title=can>CAN
<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/can-fd/ class="post_tag button button_translucent" title=can-fd>CAN-FD
<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/code-generation/ class="post_tag button button_translucent" title="code generation">CODE GENERATION
<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/concurrent-programming/ class="post_tag button button_translucent" title="concurrent programming">CONCURRENT PROGRAMMING
<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/embedded-linux/ class="post_tag button button_translucent" title=embedded-linux>EMBEDDED-LINUX
<span class=button_tally>2</span></a><br><div class="post_tags_toggle button">All Tags</div><div class=post_tags><div class=tags_list><a href=https://pranav083.github.io/tags/achievement/ class="post_tag button button_translucent" data-position=1 title=achievement>ACHIEVEMENT<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/arduino/ class="post_tag button button_translucent" data-position=4 title=arduino>ARDUINO<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/beagleboard/ class="post_tag button button_translucent" data-position=2 title=beagleboard>BEAGLEBOARD<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/benchmarking/ class="post_tag button button_translucent" data-position=1 title=benchmarking>BENCHMARKING<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/blog/ class="post_tag button button_translucent" data-position=1 title=blog>BLOG<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/cache-design/ class="post_tag button button_translucent" data-position=1 title="cache design">CACHE DESIGN<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/can/ class="post_tag button button_translucent" data-position=2 title=can>CAN<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/can-fd/ class="post_tag button button_translucent" data-position=2 title=can-fd>CAN-FD<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/code-generation/ class="post_tag button button_translucent" data-position=2 title="code generation">CODE GENERATION<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/compiler-algorithms/ class="post_tag button button_translucent" data-position=1 title="compiler algorithms">COMPILER ALGORITHMS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/compiler-optimization/ class="post_tag button button_translucent" data-position=1 title="compiler optimization">COMPILER OPTIMIZATION<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/compilers/ class="post_tag button button_translucent" data-position=3 title=compilers>COMPILERS<span class=button_tally>3</span>
</a><a href=https://pranav083.github.io/tags/concurrent-programming/ class="post_tag button button_translucent" data-position=2 title="concurrent programming">CONCURRENT PROGRAMMING<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/crash-consistency/ class="post_tag button button_translucent" data-position=1 title="crash consistency">CRASH CONSISTENCY<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/data-integrity/ class="post_tag button button_translucent" data-position=1 title="data integrity">DATA INTEGRITY<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/data-structures/ class="post_tag button button_translucent" data-position=1 title="data structures">DATA STRUCTURES<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/device-drivers/ class="post_tag button button_translucent" data-position=1 title="device drivers">DEVICE DRIVERS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/embedded-linux/ class="post_tag button button_translucent" data-position=2 title=embedded-linux>EMBEDDED-LINUX<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/energy-systems/ class="post_tag button button_translucent" data-position=1 title="energy systems">ENERGY SYSTEMS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/esp32/ class="post_tag button button_translucent" data-position=4 title=esp32>ESP32<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/file-system-recovery/ class="post_tag button button_translucent" data-position=1 title="file system recovery">FILE SYSTEM RECOVERY<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/file-systems/ class="post_tag button button_translucent" data-position=1 title="file systems">FILE SYSTEMS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/fuzzing/ class="post_tag button button_translucent" data-position=1 title=fuzzing>FUZZING<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/gpio/ class="post_tag button button_translucent" data-position=2 title=gpio>GPIO<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/gsoc/ class="post_tag button button_translucent" data-position=4 title=gsoc>GSOC<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/hardware-architecture/ class="post_tag button button_translucent" data-position=2 title="hardware architecture">HARDWARE ARCHITECTURE<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/hardware-simulation/ class="post_tag button button_translucent" data-position=1 title="hardware simulation">HARDWARE SIMULATION<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/hardware-buttons/ class="post_tag button button_translucent" data-position=2 title=hardware-buttons>HARDWARE-BUTTONS<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/in-news/ class="post_tag button button_translucent" data-position=1 title="in news">IN NEWS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/iot/ class="post_tag button button_translucent" data-position=1 title=iot>IOT<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/ir-analysis/ class="post_tag button button_translucent" data-position=1 title="ir analysis">IR ANALYSIS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/kernel-development/ class="post_tag button button_translucent" data-position=1 title="kernel development">KERNEL DEVELOPMENT<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/kernel-programming/ class="post_tag button button_translucent" data-position=2 title="kernel programming">KERNEL PROGRAMMING<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/library/ class="post_tag button button_translucent" data-position=2 title=library>LIBRARY<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/linux-internals/ class="post_tag button button_translucent" data-position=1 title="linux internals">LINUX INTERNALS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/llvm/ class="post_tag button button_translucent" data-position=2 title=llvm>LLVM<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/lock-free-algorithms/ class="post_tag button button_translucent" data-position=1 title="lock-free algorithms">LOCK-FREE ALGORITHMS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/loop-analysis/ class="post_tag button button_translucent" data-position=1 title="loop analysis">LOOP ANALYSIS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/lvgl/ class="post_tag button button_translucent" data-position=4 title=lvgl>LVGL<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/machine-learning/ class="post_tag button button_translucent" data-position=1 title="machine learning">MACHINE LEARNING<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/memory-analysis/ class="post_tag button button_translucent" data-position=1 title="memory analysis">MEMORY ANALYSIS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/memory-management/ class="post_tag button button_translucent" data-position=2 title="memory management">MEMORY MANAGEMENT<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/memory-subsystem/ class="post_tag button button_translucent" data-position=1 title="memory subsystem">MEMORY SUBSYSTEM<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/mmu-management/ class="post_tag button button_translucent" data-position=1 title="mmu management">MMU MANAGEMENT<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/motor-control/ class="post_tag button button_translucent" data-position=2 title=motor-control>MOTOR-CONTROL<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/open-source/ class="post_tag button button_translucent" data-position=4 title=open-source>OPEN-SOURCE<span class=button_tally>4</span>
</a><a href=https://pranav083.github.io/tags/operating-systems/ class="post_tag button button_translucent" data-position=3 title="operating systems">OPERATING SYSTEMS<span class=button_tally>3</span>
</a><a href=https://pranav083.github.io/tags/optimization/ class="post_tag button button_translucent" data-position=1 title=optimization>OPTIMIZATION<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/optimization-passes/ class="post_tag button button_translucent" data-position=1 title="optimization passes">OPTIMIZATION PASSES<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/page-tables/ class="post_tag button button_translucent" data-position=1 title="page tables">PAGE TABLES<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/performance-analysis/ class="post_tag button button_translucent" data-position=1 title="performance analysis">PERFORMANCE ANALYSIS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/performance-benchmarking/ class="post_tag button button_translucent" data-position=1 title="performance benchmarking">PERFORMANCE BENCHMARKING<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/performance-monitoring/ class="post_tag button button_translucent" data-position=1 title="performance monitoring">PERFORMANCE MONITORING<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/performance-tuning/ class="post_tag button button_translucent" data-position=1 title="performance tuning">PERFORMANCE TUNING<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/platformio/ class="post_tag button button_translucent" data-position=6 title=platformio>PLATFORMIO<span class=button_tally>6</span>
</a><a href=https://pranav083.github.io/tags/portfolio/ class="post_tag button button_translucent" data-position=1 title=portfolio>PORTFOLIO<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/privacy/ class="post_tag button button_translucent" data-position=1 title=privacy>PRIVACY<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/programming/ class="post_tag button button_translucent" data-position=1 title=programming>PROGRAMMING<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/projects/ class="post_tag button button_translucent" data-position=1 title=projects>PROJECTS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/register-allocation/ class="post_tag button button_translucent" data-position=1 title="register allocation">REGISTER ALLOCATION<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/regulatory-compliance/ class="post_tag button button_translucent" data-position=1 title="regulatory compliance">REGULATORY COMPLIANCE<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/replacement-policies/ class="post_tag button button_translucent" data-position=1 title="replacement policies">REPLACEMENT POLICIES<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/risc-v/ class="post_tag button button_translucent" data-position=2 title=risc-v>RISC-V<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/robotics/ class="post_tag button button_translucent" data-position=2 title=robotics>ROBOTICS<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/ros/ class="post_tag button button_translucent" data-position=2 title=ros>ROS<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/rust/ class="post_tag button button_translucent" data-position=2 title=rust>RUST<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/security/ class="post_tag button button_translucent" data-position=2 title=security>SECURITY<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/security-testing/ class="post_tag button button_translucent" data-position=1 title="security testing">SECURITY TESTING<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/st7735s/ class="post_tag button button_translucent" data-position=2 title=st7735s>ST7735S<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/stepper-motor/ class="post_tag button button_translucent" data-position=2 title=stepper-motor>STEPPER-MOTOR<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/stspin220/ class="post_tag button button_translucent" data-position=2 title=stspin220>STSPIN220<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/systems/ class="post_tag button button_translucent" data-position=2 title=systems>SYSTEMS<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/tag_name1/ class="post_tag button button_translucent" data-position=1 title=tag_name1>TAG_NAME1<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/tag_name2/ class="post_tag button button_translucent" data-position=1 title=tag_name2>TAG_NAME2<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/technical/ class="post_tag button button_translucent" data-position=1 title=technical>TECHNICAL<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/tft-display/ class="post_tag button button_translucent" data-position=2 title=tft-display>TFT-DISPLAY<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/threat-analysis/ class="post_tag button button_translucent" data-position=1 title="threat analysis">THREAT ANALYSIS<span class=button_tally>1</span>
</a><a href=https://pranav083.github.io/tags/user-input/ class="post_tag button button_translucent" data-position=2 title=user-input>USER-INPUT<span class=button_tally>2</span>
</a><a href=https://pranav083.github.io/tags/virtual-memory/ class="post_tag button button_translucent" data-position=1 title="virtual memory">VIRTUAL MEMORY<span class=button_tally>1</span></a><div class=tags_sort><span title="sort alphabetically">[A~Z]</span><span title="sort by count">[0~9]</span></div><span class=tags_hide><svg class="icon"><use xlink:href="#closeme"/></svg></span></div></div></nav></div></section></aside></div></main><svg width="0" height="0" class="hidden"><symbol viewBox="0 0 512 512" xmlns="http://www.w3.org/2000/svg" id="facebook"><path d="M437 0H75C33.648.0.0 33.648.0 75v362c0 41.352 33.648 75 75 75h151V331h-60v-90h60v-61c0-49.629 40.371-90 90-90h91v90h-91v61h91l-15 90h-76v181h121c41.352.0 75-33.648 75-75V75c0-41.352-33.648-75-75-75zm0 0"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 18.001 18.001" id="twitter"><path d="M15.891 4.013c.808-.496 1.343-1.173 1.605-2.034a8.68 8.68.0 01-2.351.861c-.703-.756-1.593-1.14-2.66-1.14-1.043.0-1.924.366-2.643 1.078A3.56 3.56.0 008.766 5.383c0 .309.039.585.117.819-3.076-.105-5.622-1.381-7.628-3.837-.34.601-.51 1.213-.51 1.846.0 1.301.549 2.332 1.645 3.089-.625-.053-1.176-.211-1.645-.47.0.929.273 1.705.82 2.388a3.623 3.623.0 002.115 1.291c-.312.08-.641.118-.979.118-.312.0-.533-.026-.664-.083.23.757.664 1.371 1.291 1.841a3.652 3.652.0 002.152.743C4.148 14.173 2.625 14.69.902 14.69c-.422.0-.721-.006-.902-.038 1.697 1.102 3.586 1.649 5.676 1.649 2.139.0 4.029-.542 5.674-1.626 1.645-1.078 2.859-2.408 3.639-3.974a10.77 10.77.0 001.172-4.892v-.468a7.788 7.788.0 001.84-1.921 8.142 8.142.0 01-2.11.593z"/></symbol><symbol aria-hidden="true" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" id="mail"><path d="M502.3 190.8c3.9-3.1 9.7-.2 9.7 4.7V4e2c0 26.5-21.5 48-48 48H48c-26.5.0-48-21.5-48-48V195.6c0-5 5.7-7.8 9.7-4.7 22.4 17.4 52.1 39.5 154.1 113.6 21.1 15.4 56.7 47.8 92.2 47.6 35.7.3 72-32.8 92.3-47.6 102-74.1 131.6-96.3 154-113.7zM256 320c23.2.4 56.6-29.2 73.4-41.4 132.7-96.3 142.8-104.7 173.4-128.7 5.8-4.5 9.2-11.5 9.2-18.9v-19c0-26.5-21.5-48-48-48H48C21.5 64 0 85.5.0 112v19c0 7.4 3.4 14.3 9.2 18.9 30.6 23.9 40.7 32.4 173.4 128.7 16.8 12.2 50.2 41.8 73.4 41.4z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" id="calendar"><path d="M452 40h-24V0h-40v40H124V0H84v40H60C26.916 40 0 66.916.0 1e2v352c0 33.084 26.916 60 60 60h392c33.084.0 60-26.916 60-60V1e2c0-33.084-26.916-60-60-60zm20 412c0 11.028-8.972 20-20 20H60c-11.028.0-20-8.972-20-20V188h432v264zm0-304H40v-48c0-11.028 8.972-20 20-20h24v40h40V80h264v40h40V80h24c11.028.0 20 8.972 20 20v48z"/><path d="M76 230h40v40H76zm80 0h40v40h-40zm80 0h40v40h-40zm80 0h40v40h-40zm80 0h40v40h-40zM76 310h40v40H76zm80 0h40v40h-40zm80 0h40v40h-40zm80 0h40v40h-40zM76 390h40v40H76zm80 0h40v40h-40zm80 0h40v40h-40zm80 0h40v40h-40zm80-80h40v40h-40z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" id="github"><path d="M255.968 5.329C114.624 5.329.0 120.401.0 262.353c0 113.536 73.344 209.856 175.104 243.872 12.8 2.368 17.472-5.568 17.472-12.384.0-6.112-.224-22.272-.352-43.712-71.2 15.52-86.24-34.464-86.24-34.464-11.616-29.696-28.416-37.6-28.416-37.6-23.264-15.936 1.728-15.616 1.728-15.616 25.696 1.824 39.2 26.496 39.2 26.496 22.848 39.264 59.936 27.936 74.528 21.344 2.304-16.608 8.928-27.936 16.256-34.368-56.832-6.496-116.608-28.544-116.608-127.008.0-28.064 9.984-51.008 26.368-68.992-2.656-6.496-11.424-32.64 2.496-68 0 0 21.504-6.912 70.4 26.336 20.416-5.696 42.304-8.544 64.096-8.64 21.728.128 43.648 2.944 64.096 8.672 48.864-33.248 70.336-26.336 70.336-26.336 13.952 35.392 5.184 61.504 2.56 68 16.416 17.984 26.304 40.928 26.304 68.992.0 98.72-59.84 120.448-116.864 126.816 9.184 7.936 17.376 23.616 17.376 47.584.0 34.368-.32 62.08-.32 70.496.0 6.88 4.608 14.88 17.6 12.352C438.72 472.145 512 375.857 512 262.353 512 120.401 397.376 5.329 255.968 5.329z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 212 212" id="gitlab"><path d="M12.3 74.7h54L43.3 3c-1-3.6-6.4-3.6-7.6.0L12.3 74.8z"/><path d="M12.3 74.7.5 111c-1 3.2.0 6.8 3 8.8l101.6 74-92.5-119z"/><path d="M105 193.7l-38.6-119h-54l92.7 119z"/><path d="M105 193.7l38.7-119H66.4l38.7 119z"/><path d="M105 193.7l38.7-119H198l-93 119z"/><path d="M198 74.7l11.6 36.2c1 3 0 6.6-3 8.6l-101.5 74 93-119z"/><path d="M198 74.7h-54.3L167 3c1.2-3.6 6.4-3.6 7.6.0L198 74.8z"/></symbol><symbol viewBox="0 0 24 24" xmlns="http://www.w3.org/2000/svg" id="rss"><circle cx="3.429" cy="20.571" r="3.429"/><path d="M11.429 24h4.57C15.999 15.179 8.821 8.001.0 8v4.572c6.302.001 11.429 5.126 11.429 11.428z"/><path d="M24 24C24 10.766 13.234.0.0.0v4.571c10.714.0 19.43 8.714 19.43 19.429z"/></symbol><symbol viewBox="0 0 512 512" xmlns="http://www.w3.org/2000/svg" id="linkedin"><path d="M437 0H75C33.648.0.0 33.648.0 75v362c0 41.352 33.648 75 75 75h362c41.352.0 75-33.648 75-75V75c0-41.352-33.648-75-75-75zM181 406h-60V196h60zm0-240h-60v-60h60zm210 240h-60V286c0-16.54-13.46-30-30-30s-30 13.46-30 30v120h-60V196h60v11.309C286.719 202.422 296.93 196 316 196c40.691.043 75 36.547 75 79.688zm0 0"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 612 612" id="to-top"><path d="M604.501 440.509 325.398 134.956c-5.331-5.357-12.423-7.627-19.386-7.27-6.989-.357-14.056 1.913-19.387 7.27L7.499 440.509c-9.999 10.024-9.999 26.298.0 36.323s26.223 10.024 36.222.0l262.293-287.164L568.28 476.832c9.999 10.024 26.222 10.024 36.221.0 9.999-10.023 9.999-26.298.0-36.323z"/></symbol><symbol viewBox="0 0 512 512" xmlns="http://www.w3.org/2000/svg" id="carly"><path d="M504.971 239.029 448 182.059V84c0-46.317-37.682-84-84-84h-44c-13.255.0-24 10.745-24 24s10.745 24 24 24h44c19.851.0 36 16.149 36 36v108c0 6.365 2.529 12.47 7.029 16.971L454.059 256l-47.029 47.029A24.002 24.002.0 004e2 320v108c0 19.851-16.149 36-36 36h-44c-13.255.0-24 10.745-24 24s10.745 24 24 24h44c46.318.0 84-37.683 84-84v-98.059l56.971-56.971c9.372-9.372 9.372-24.568.0-33.941zM112 192V84c0-19.851 16.149-36 36-36h44c13.255.0 24-10.745 24-24S205.255.0 192 0h-44c-46.318.0-84 37.683-84 84v98.059l-56.971 56.97c-9.373 9.373-9.373 24.568.0 33.941L64 329.941V428c0 46.317 37.682 84 84 84h44c13.255.0 24-10.745 24-24s-10.745-24-24-24h-44c-19.851.0-36-16.149-36-36V320c0-6.365-2.529-12.47-7.029-16.971L57.941 256l47.029-47.029A24.002 24.002.0 00112 192z"/></symbol><symbol viewBox="0 0 24 24" xmlns="http://www.w3.org/2000/svg" id="copy"><path d="M23 2.75A2.75 2.75.0 0020.25.0H8.75A2.75 2.75.0 006 2.75v13.5A2.75 2.75.0 008.75 19h11.5A2.75 2.75.0 0023 16.25zM18.25 14.5h-7.5a.75.75.0 010-1.5h7.5a.75.75.0 010 1.5zm0-3h-7.5a.75.75.0 010-1.5h7.5a.75.75.0 010 1.5zm0-3h-7.5a.75.75.0 010-1.5h7.5a.75.75.0 010 1.5z"/><path d="M8.75 20.5A4.255 4.255.0 014.5 16.25V2.75c0-.086.02-.166.025-.25H3.75A2.752 2.752.0 001 5.25v16A2.752 2.752.0 003.75 24h12a2.752 2.752.0 002.75-2.75v-.75z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512.001 512.001" id="closeme"><path d="M284.286 256.002 506.143 34.144c7.811-7.811 7.811-20.475.0-28.285-7.811-7.81-20.475-7.811-28.285.0L256 227.717 34.143 5.859c-7.811-7.811-20.475-7.811-28.285.0-7.81 7.811-7.811 20.475.0 28.285l221.857 221.857L5.858 477.859c-7.811 7.811-7.811 20.475.0 28.285a19.938 19.938.0 0014.143 5.857 19.94 19.94.0 0014.143-5.857L256 284.287l221.857 221.857c3.905 3.905 9.024 5.857 14.143 5.857s10.237-1.952 14.143-5.857c7.811-7.811 7.811-20.475.0-28.285L284.286 256.002z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" id="open-menu"><path d="M492 236H20c-11.046.0-20 8.954-20 20s8.954 20 20 20h472c11.046.0 20-8.954 20-20s-8.954-20-20-20zm0-160H20C8.954 76 0 84.954.0 96s8.954 20 20 20h472c11.046.0 20-8.954 20-20s-8.954-20-20-20zm0 320H20c-11.046.0-20 8.954-20 20s8.954 20 20 20h472c11.046.0 20-8.954 20-20s-8.954-20-20-20z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" id="instagram"><path d="M12 2.163c3.204.0 3.584.012 4.85.07 3.252.148 4.771 1.691 4.919 4.919.058 1.265.069 1.645.069 4.849.0 3.205-.012 3.584-.069 4.849-.149 3.225-1.664 4.771-4.919 4.919-1.266.058-1.644.07-4.85.07-3.204.0-3.584-.012-4.849-.07-3.26-.149-4.771-1.699-4.919-4.92-.058-1.265-.07-1.644-.07-4.849.0-3.204.013-3.583.07-4.849.149-3.227 1.664-4.771 4.919-4.919 1.266-.057 1.645-.069 4.849-.069zM12 0C8.741.0 8.333.014 7.053.072c-4.358.2-6.78 2.618-6.98 6.98-.059 1.281-.073 1.689-.073 4.948s.014 3.668.072 4.948c.2 4.358 2.618 6.78 6.98 6.98C8.333 23.986 8.741 24 12 24s3.668-.014 4.948-.072c4.354-.2 6.782-2.618 6.979-6.98.059-1.28.073-1.689.073-4.948s-.014-3.667-.072-4.947c-.196-4.354-2.617-6.78-6.979-6.98-1.281-.059-1.69-.073-4.949-.073zm0 5.838c-3.403.0-6.162 2.759-6.162 6.162S8.597 18.163 12 18.163s6.162-2.759 6.162-6.163c0-3.403-2.759-6.162-6.162-6.162zM12 16c-2.209.0-4-1.79-4-4 0-2.209 1.791-4 4-4s4 1.791 4 4c0 2.21-1.791 4-4 4zm6.406-11.845c-.796.0-1.441.645-1.441 1.44s.645 1.44 1.441 1.44c.795.0 1.439-.645 1.439-1.44s-.644-1.44-1.439-1.44z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" id="youtube"><path d="M19.615 3.184c-3.604-.246-11.631-.245-15.23.0-3.897.266-4.356 2.62-4.385 8.816.029 6.185.484 8.549 4.385 8.816 3.6.245 11.626.246 15.23.0C23.512 20.55 23.971 18.196 24 12c-.029-6.185-.484-8.549-4.385-8.816zM9 16V8l8 3.993L9 16z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" id="stackoverflow"><path d="M21 27v-8h3v11H0V19h3v8h18z"/><path d="M17.1.2 15 1.8l7.9 10.6 2.1-1.6L17.1.2zm3.7 14.7L10.6 6.4l1.7-2 10.2 8.5-1.7 2zM7.2 12.3l12 5.6 1.1-2.4-12-5.6-1.1 2.4zm-1.8 6.8 13.56 1.96.17-2.38-13.26-2.55-.47 2.97zM19 25H5v-3h14v3z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" id="xing"><path d="M18.188.0c-.517.0-.741.325-.927.66.0.0-7.455 13.224-7.702 13.657.015.024 4.919 9.023 4.919 9.023.17.308.436.66.967.66h3.454c.211.0.375-.078.463-.22.089-.151.089-.346-.009-.536l-4.879-8.916c-.004-.006-.004-.016.0-.022L22.139.756c.095-.191.097-.387.006-.535C22.056.078 21.894.0 21.686.0h-3.498zM3.648 4.74c-.211.0-.385.074-.473.216-.09.149-.078.339.02.531l2.34 4.05c.004.01.004.016.0.021L1.86 16.051c-.099.188-.093.381.0.529.085.142.239.234.45.234h3.461c.518.0.766-.348.945-.667l3.734-6.609-2.378-4.155c-.172-.315-.434-.659-.962-.659H3.648v.016z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 71 55" id="discord"><path d="M60.1045 4.8978C55.5792 2.8214 50.7265 1.2916 45.6527.41542 45.5603.39851 45.468.440769 45.4204.525289 44.7963 1.6353 44.105 3.0834 43.6209 4.2216c-5.4572-.817-10.8864-.817-16.2317.0C26.905 3.0581 26.1886 1.6353 25.5617.525289 25.5141.443589 25.4218.40133 25.3294.41542c-5.071.87338-9.9237 2.40318-14.4518 4.48238C10.8384 4.9147 10.8048 4.9429 10.7825 4.9795 1.57795 18.7309-.943561 32.1443.293408 45.3914.299005 45.4562.335386 45.5182.385761 45.5576 6.45866 50.0174 12.3413 52.7249 18.1147 54.5195 18.2071 54.5477 18.305 54.5139 18.3638 54.4378 19.7295 52.5728 20.9469 50.6063 21.9907 48.5383 22.0523 48.4172 21.9935 48.2735 21.8676 48.2256 19.9366 47.4931 18.0979 46.6 16.3292 45.5858 16.1893 45.5041 16.1781 45.304 16.3068 45.2082 16.679 44.9293 17.0513 44.6391 17.4067 44.3461 17.471 44.2926 17.5606 44.2813 17.6362 44.3151c11.6196 5.3051 24.1992 5.3051 35.6817.0C53.3935 44.2785 53.4831 44.2898 53.5502 44.3433 53.9057 44.6363 54.2779 44.9293 54.6529 45.2082 54.7816 45.304 54.7732 45.5041 54.6333 45.5858c-1.7687 1.0339-3.6074 1.9073-5.5412 2.637C48.9662 48.2707 48.9102 48.4172 48.9718 48.5383c1.0662 2.0651 2.2836 4.0316 3.6241 5.8967C52.6519 54.5139 52.7526 54.5477 52.845 54.5195c5.8014-1.7946 11.684-4.5021 17.7569-8.9619C70.6551 45.5182 70.6887 45.459 70.6943 45.3942 72.1747 30.0791 68.2147 16.7757 60.1968 4.9823 60.1772 4.9429 60.1437 4.9147 60.1045 4.8978zM23.7259 37.3253c-3.4983.0-6.3808-3.2117-6.3808-7.156s2.8266-7.156 6.3808-7.156c3.5821.0 6.4367 3.2399 6.3807 7.156.0 3.9443-2.8266 7.156-6.3807 7.156zm23.5919.0c-3.4982.0-6.3807-3.2117-6.3807-7.156s2.8265-7.156 6.3807-7.156c3.5822.0 6.4367 3.2399 6.3808 7.156.0 3.9443-2.7986 7.156-6.3808 7.156z"/></symbol><symbol xmlns="http://www.w3.org/2000/svg" viewBox="0 0 17 18" id="mastodon"><path fill="#fff" d="m15.054695 9.8859583c-.22611 1.1632697-2.02517 2.4363497-4.09138 2.6830797-1.0774504.12856-2.1382704.24673-3.2694704.19484-1.84996-.0848-3.30971-.44157-3.30971-.44157.0.1801.0111.35157.0333.51194.24051 1.82571 1.81034 1.93508 3.29737 1.98607 1.50088.0514 2.8373104-.37004 2.8373104-.37004l.0617 1.35686s-1.0498104.56374-2.9199404.66742c-1.03124.0567-2.3117-.0259-3.80308-.42069-3.23454998-.85613-3.79081998-4.304-3.87592998-7.8024197-.026-1.03871-.01-2.01815-.01-2.83732.0-3.57732 2.34385998-4.62587996 2.34385998-4.62587996 1.18184-.54277 3.20976-.77101 5.318-.7882499985409h.0518C9.8267646.01719834 11.856025.24547834 13.037775.78824834c0 0 2.34377 1.04855996 2.34377 4.62587996.0.0.0294 2.63937-.32687 4.47183"/><path fill="#000" d="m12.616925 5.6916583v4.3315297h-1.71607V5.8189683c0-.88624-.37289-1.33607-1.1187604-1.33607-.82467.0-1.23799.53361-1.23799 1.58875v2.30122h-1.70594v-2.30122c0-1.05514-.4134-1.58875-1.23808-1.58875-.74587.0-1.11876.44983-1.11876 1.33607v4.2042197h-1.71607V5.6916583c0-.88527.22541-1.58876.67817-2.10922.46689-.52047 1.07833-.78727 1.83735-.78727.87816.0 1.54317.33752 1.98288 1.01267l.42744.71655.42753-.71655c.43961-.67515 1.10463-1.01267 1.9828704-1.01267.75893.0 1.37037.2668 1.83735.78727.45268.52046.67808 1.22395.67808 2.10922"/></symbol></svg><footer class=footer><div class="footer_inner wrap pale"><img src=https://pranav083.github.io/icons/apple-touch-icon.png class="icon icon_2 transparent" alt="Copyright © 2016–2030, Pranav Kumar"><p>Copyright&nbsp;<span class=year></span>&nbsp;COPYRIGHT © 2016–2030, PRANAV KUMAR. All Rights Reserved</p><a class=to_top href=#documentTop><svg class="icon"><title>to-top</title><use xlink:href="#to-top"/></svg></a></div></footer><script type=text/javascript src=https://pranav083.github.io/en/js/bundle.6bf7aea5e86849622f57e7f7c0b5c5e671b04782426cb4fe2743686c2c86b6951cf8e50b26fc11c10e821fc5127245acb6bae88520878bb1ac3031842eecf010.js integrity="sha512-a/eupehoSWIvV+f3wLXF5nGwR4JCbLT+J0NobCyGtpUc+OULJvwRwQ6CH8USckWstrrohSCHi7GsMDGELuzwEA==" crossorigin=anonymous></script><script src=https://pranav083.github.io/js/search.min.73cb82d8f274395dd220d6594053cd3d3d8ac8c97d874b5142a60b9744f3704d765551e0ade104d5803c66b731f5a7a00ac2cff33c8c9090ff8100169a3e2574.js></script></body></html>