 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 10
        -transition_time
Design : posit_mac
Scenario(s): mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
Version: V-2023.12-SP5-3
Date   : Wed Aug 20 14:07:28 2025
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_101_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.63 f    mo             0.90
  intadd_0_n8 (net)                  1                   0.00       6.63 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.70 f    mo             0.90
  intadd_0_n7 (net)                  1                   0.00       6.70 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.77 f    mo             0.90
  intadd_0_n6 (net)                  1                   0.00       6.77 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.83 f    mo             0.90
  intadd_0_n5 (net)                  1                   0.00       6.83 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.90 f    mo             0.90
  intadd_0_n4 (net)                  1                   0.00       6.90 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.96 f    mo             0.90
  intadd_0_n3 (net)                  1                   0.00       6.96 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     7.03 f    mo             0.90
  intadd_0_n2 (net)                  1                   0.00       7.03 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     7.10 f    mo             0.90
  intadd_0_n1 (net)                  1                   0.00       7.10 f                   
  U2767/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.03      0.08 *     7.17 r                   0.90
  n3283 (net)                        1                   0.00       7.17 r                   
  U2768/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.03      0.06 *     7.24 f                   0.90
  n3284 (net)                        1                   0.00       7.24 f                   
  U2769/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.03      0.03 *     7.27 r                   0.90
  n461 (net)                         1                   0.00       7.27 r                   
  acc_reg_101_/D (C8T28SOI_LR_DFPRQX4_P0)      0.03      0.00 *     7.27 r                   0.90
  data arrival time                                                 7.27                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_101_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -7.27                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       2.61                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_100_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.63 f    mo             0.90
  intadd_0_n8 (net)                  1                   0.00       6.63 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.70 f    mo             0.90
  intadd_0_n7 (net)                  1                   0.00       6.70 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.77 f    mo             0.90
  intadd_0_n6 (net)                  1                   0.00       6.77 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.83 f    mo             0.90
  intadd_0_n5 (net)                  1                   0.00       6.83 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.90 f    mo             0.90
  intadd_0_n4 (net)                  1                   0.00       6.90 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.96 f    mo             0.90
  intadd_0_n3 (net)                  1                   0.00       6.96 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     7.03 f    mo             0.90
  intadd_0_n2 (net)                  1                   0.00       7.03 f                   
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.08 *     7.12 r    mo             0.90
  intadd_0_SUM_99_ (net)             1                   0.00       7.12 r                   
  U2764/Z (C8T28SOI_LR_AND2X5_P0)              0.02      0.03 *     7.15 r                   0.90
  n460 (net)                         1                   0.00       7.15 r                   
  acc_reg_100_/D (C8T28SOI_LR_DFPRQX4_P0)      0.02      0.00 *     7.15 r                   0.90
  data arrival time                                                 7.15                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -7.15                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       2.73                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_99_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.63 f    mo             0.90
  intadd_0_n8 (net)                  1                   0.00       6.63 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.70 f    mo             0.90
  intadd_0_n7 (net)                  1                   0.00       6.70 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.77 f    mo             0.90
  intadd_0_n6 (net)                  1                   0.00       6.77 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.83 f    mo             0.90
  intadd_0_n5 (net)                  1                   0.00       6.83 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.90 f    mo             0.90
  intadd_0_n4 (net)                  1                   0.00       6.90 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.96 f    mo             0.90
  intadd_0_n3 (net)                  1                   0.00       6.96 f                   
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.08 *     7.05 r    mo             0.90
  intadd_0_SUM_98_ (net)             1                   0.00       7.05 r                   
  U2763/Z (C8T28SOI_LR_AND2X5_P0)              0.02      0.03 *     7.08 r                   0.90
  n459 (net)                         1                   0.00       7.08 r                   
  acc_reg_99_/D (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.00 *     7.08 r                   0.90
  data arrival time                                                 7.08                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -7.08                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       2.80                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_98_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.63 f    mo             0.90
  intadd_0_n8 (net)                  1                   0.00       6.63 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.70 f    mo             0.90
  intadd_0_n7 (net)                  1                   0.00       6.70 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.77 f    mo             0.90
  intadd_0_n6 (net)                  1                   0.00       6.77 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.83 f    mo             0.90
  intadd_0_n5 (net)                  1                   0.00       6.83 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.90 f    mo             0.90
  intadd_0_n4 (net)                  1                   0.00       6.90 f                   
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.08 *     6.98 r    mo             0.90
  intadd_0_SUM_97_ (net)             1                   0.00       6.98 r                   
  U2762/Z (C8T28SOI_LR_AND2X5_P0)              0.02      0.03 *     7.01 r                   0.90
  n458 (net)                         1                   0.00       7.01 r                   
  acc_reg_98_/D (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.00 *     7.01 r                   0.90
  data arrival time                                                 7.01                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -7.01                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       2.87                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_97_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.63 f    mo             0.90
  intadd_0_n8 (net)                  1                   0.00       6.63 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.70 f    mo             0.90
  intadd_0_n7 (net)                  1                   0.00       6.70 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.77 f    mo             0.90
  intadd_0_n6 (net)                  1                   0.00       6.77 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.83 f    mo             0.90
  intadd_0_n5 (net)                  1                   0.00       6.83 f                   
  intadd_0_U5/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.08 *     6.92 r    mo             0.90
  intadd_0_SUM_96_ (net)             1                   0.00       6.92 r                   
  U2761/Z (C8T28SOI_LR_AND2X5_P0)              0.02      0.03 *     6.95 r                   0.90
  n457 (net)                         1                   0.00       6.95 r                   
  acc_reg_97_/D (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.00 *     6.95 r                   0.90
  data arrival time                                                 6.95                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -6.95                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       2.93                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_96_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.63 f    mo             0.90
  intadd_0_n8 (net)                  1                   0.00       6.63 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.70 f    mo             0.90
  intadd_0_n7 (net)                  1                   0.00       6.70 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.77 f    mo             0.90
  intadd_0_n6 (net)                  1                   0.00       6.77 f                   
  intadd_0_U6/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.08 *     6.85 r    mo             0.90
  intadd_0_SUM_95_ (net)             1                   0.00       6.85 r                   
  U2759/Z (C8T28SOI_LR_AND2X5_P0)              0.02      0.03 *     6.88 r                   0.90
  n456 (net)                         1                   0.00       6.88 r                   
  acc_reg_96_/D (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.00 *     6.88 r                   0.90
  data arrival time                                                 6.88                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -6.88                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       3.00                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_95_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.63 f    mo             0.90
  intadd_0_n8 (net)                  1                   0.00       6.63 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.70 f    mo             0.90
  intadd_0_n7 (net)                  1                   0.00       6.70 f                   
  intadd_0_U7/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.09 *     6.78 r    mo             0.90
  intadd_0_SUM_94_ (net)             1                   0.00       6.78 r                   
  U2758/Z (C8T28SOI_LR_AND2X5_P0)              0.02      0.03 *     6.81 r                   0.90
  n455 (net)                         1                   0.00       6.81 r                   
  acc_reg_95_/D (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.00 *     6.81 r                   0.90
  data arrival time                                                 6.81                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -6.81                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       3.06                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.03      0.07 *     6.63 f    mo             0.90
  intadd_0_n8 (net)                  1                   0.00       6.63 f                   
  intadd_0_U8/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.08 *     6.71 r    mo             0.90
  intadd_0_SUM_93_ (net)             1                   0.00       6.71 r                   
  U2757/Z (C8T28SOI_LR_AND2X5_P0)              0.02      0.03 *     6.74 r                   0.90
  n454 (net)                         1                   0.00       6.74 r                   
  acc_reg_94_/D (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.00 *     6.74 r                   0.90
  data arrival time                                                 6.74                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_94_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -6.74                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       3.13                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_93_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.56 f    mo             0.90
  intadd_0_n9 (net)                  1                   0.00       6.56 f                   
  intadd_0_U9/S0 (C8T28SOI_LR_FA1X4_P0)        0.02      0.08 *     6.65 r    mo             0.90
  intadd_0_SUM_92_ (net)             1                   0.00       6.65 r                   
  U2756/Z (C8T28SOI_LR_AND2X5_P0)              0.03      0.03 *     6.68 r                   0.90
  n453 (net)                         1                   0.00       6.68 r                   
  acc_reg_93_/D (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.00 *     6.68 r                   0.90
  data arrival time                                                 6.68                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_93_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -6.68                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       3.20                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_92_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   0.90
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.03      0.13       0.33 f                   0.90
  acc[0] (net)                       6                   0.00       0.33 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.04      0.03 *     0.36 r                   0.90
  n3781 (net)                        3                   0.00       0.36 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.02      0.02 *     0.38 f                   0.90
  n3286 (net)                        1                   0.00       0.38 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.03      0.06 *     0.45 f                   0.90
  intadd_0_n100 (net)                1                   0.00       0.45 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.03      0.07 *     0.51 f    mo             0.90
  intadd_0_n99 (net)                 1                   0.00       0.51 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.58 f    mo             0.90
  intadd_0_n98 (net)                 1                   0.00       0.58 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.65 f    mo             0.90
  intadd_0_n97 (net)                 1                   0.00       0.65 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.71 f    mo             0.90
  intadd_0_n96 (net)                 1                   0.00       0.71 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.78 f    mo             0.90
  intadd_0_n95 (net)                 1                   0.00       0.78 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.84 f    mo             0.90
  intadd_0_n94 (net)                 1                   0.00       0.84 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.91 f    mo             0.90
  intadd_0_n93 (net)                 1                   0.00       0.91 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     0.98 f    mo             0.90
  intadd_0_n92 (net)                 1                   0.00       0.98 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.05 f    mo             0.90
  intadd_0_n91 (net)                 1                   0.00       1.05 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.12 f    mo             0.90
  intadd_0_n90 (net)                 1                   0.00       1.12 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.18 f    mo             0.90
  intadd_0_n89 (net)                 1                   0.00       1.18 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.25 f    mo             0.90
  intadd_0_n88 (net)                 1                   0.00       1.25 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.32 f    mo             0.90
  intadd_0_n87 (net)                 1                   0.00       1.32 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.39 f    mo             0.90
  intadd_0_n86 (net)                 1                   0.00       1.39 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.45 f    mo             0.90
  intadd_0_n85 (net)                 1                   0.00       1.45 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.52 f    mo             0.90
  intadd_0_n84 (net)                 1                   0.00       1.52 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.59 f    mo             0.90
  intadd_0_n83 (net)                 1                   0.00       1.59 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.66 f    mo             0.90
  intadd_0_n82 (net)                 1                   0.00       1.66 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.72 f    mo             0.90
  intadd_0_n81 (net)                 1                   0.00       1.72 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.79 f    mo             0.90
  intadd_0_n80 (net)                 1                   0.00       1.79 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.86 f    mo             0.90
  intadd_0_n79 (net)                 1                   0.00       1.86 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     1.93 f    mo             0.90
  intadd_0_n78 (net)                 1                   0.00       1.93 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.00 f    mo             0.90
  intadd_0_n77 (net)                 1                   0.00       2.00 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.06 f    mo             0.90
  intadd_0_n76 (net)                 1                   0.00       2.06 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.13 f    mo             0.90
  intadd_0_n75 (net)                 1                   0.00       2.13 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.20 f    mo             0.90
  intadd_0_n74 (net)                 1                   0.00       2.20 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.26 f    mo             0.90
  intadd_0_n73 (net)                 1                   0.00       2.26 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.33 f    mo             0.90
  intadd_0_n72 (net)                 1                   0.00       2.33 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.40 f    mo             0.90
  intadd_0_n71 (net)                 1                   0.00       2.40 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.47 f    mo             0.90
  intadd_0_n70 (net)                 1                   0.00       2.47 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.54 f    mo             0.90
  intadd_0_n69 (net)                 1                   0.00       2.54 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.60 f    mo             0.90
  intadd_0_n68 (net)                 1                   0.00       2.60 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.67 f    mo             0.90
  intadd_0_n67 (net)                 1                   0.00       2.67 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.74 f    mo             0.90
  intadd_0_n66 (net)                 1                   0.00       2.74 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.81 f    mo             0.90
  intadd_0_n65 (net)                 1                   0.00       2.81 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.87 f    mo             0.90
  intadd_0_n64 (net)                 1                   0.00       2.87 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     2.94 f    mo             0.90
  intadd_0_n63 (net)                 1                   0.00       2.94 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.01 f    mo             0.90
  intadd_0_n62 (net)                 1                   0.00       3.01 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.07 f    mo             0.90
  intadd_0_n61 (net)                 1                   0.00       3.07 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.14 f    mo             0.90
  intadd_0_n60 (net)                 1                   0.00       3.14 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.21 f    mo             0.90
  intadd_0_n59 (net)                 1                   0.00       3.21 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.28 f    mo             0.90
  intadd_0_n58 (net)                 1                   0.00       3.28 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.34 f    mo             0.90
  intadd_0_n57 (net)                 1                   0.00       3.34 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.41 f    mo             0.90
  intadd_0_n56 (net)                 1                   0.00       3.41 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.48 f    mo             0.90
  intadd_0_n55 (net)                 1                   0.00       3.48 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.54 f    mo             0.90
  intadd_0_n54 (net)                 1                   0.00       3.54 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.61 f    mo             0.90
  intadd_0_n53 (net)                 1                   0.00       3.61 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.68 f    mo             0.90
  intadd_0_n52 (net)                 1                   0.00       3.68 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.75 f    mo             0.90
  intadd_0_n51 (net)                 1                   0.00       3.75 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.81 f    mo             0.90
  intadd_0_n50 (net)                 1                   0.00       3.81 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.88 f    mo             0.90
  intadd_0_n49 (net)                 1                   0.00       3.88 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     3.95 f    mo             0.90
  intadd_0_n48 (net)                 1                   0.00       3.95 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.01 f    mo             0.90
  intadd_0_n47 (net)                 1                   0.00       4.01 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.08 f    mo             0.90
  intadd_0_n46 (net)                 1                   0.00       4.08 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.15 f    mo             0.90
  intadd_0_n45 (net)                 1                   0.00       4.15 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.21 f    mo             0.90
  intadd_0_n44 (net)                 1                   0.00       4.21 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.28 f    mo             0.90
  intadd_0_n43 (net)                 1                   0.00       4.28 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.35 f    mo             0.90
  intadd_0_n42 (net)                 1                   0.00       4.35 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.42 f    mo             0.90
  intadd_0_n41 (net)                 1                   0.00       4.42 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.48 f    mo             0.90
  intadd_0_n40 (net)                 1                   0.00       4.48 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.55 f    mo             0.90
  intadd_0_n39 (net)                 1                   0.00       4.55 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.62 f    mo             0.90
  intadd_0_n38 (net)                 1                   0.00       4.62 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.69 f    mo             0.90
  intadd_0_n37 (net)                 1                   0.00       4.69 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.76 f    mo             0.90
  intadd_0_n36 (net)                 1                   0.00       4.76 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.82 f    mo             0.90
  intadd_0_n35 (net)                 1                   0.00       4.82 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.89 f    mo             0.90
  intadd_0_n34 (net)                 1                   0.00       4.89 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     4.96 f    mo             0.90
  intadd_0_n33 (net)                 1                   0.00       4.96 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.03 f    mo             0.90
  intadd_0_n32 (net)                 1                   0.00       5.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.09 f    mo             0.90
  intadd_0_n31 (net)                 1                   0.00       5.09 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.16 f    mo             0.90
  intadd_0_n30 (net)                 1                   0.00       5.16 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.23 f    mo             0.90
  intadd_0_n29 (net)                 1                   0.00       5.23 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.30 f    mo             0.90
  intadd_0_n28 (net)                 1                   0.00       5.30 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.36 f    mo             0.90
  intadd_0_n27 (net)                 1                   0.00       5.36 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.43 f    mo             0.90
  intadd_0_n26 (net)                 1                   0.00       5.43 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.50 f    mo             0.90
  intadd_0_n25 (net)                 1                   0.00       5.50 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.57 f    mo             0.90
  intadd_0_n24 (net)                 1                   0.00       5.57 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.63 f    mo             0.90
  intadd_0_n23 (net)                 1                   0.00       5.63 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.70 f    mo             0.90
  intadd_0_n22 (net)                 1                   0.00       5.70 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.77 f    mo             0.90
  intadd_0_n21 (net)                 1                   0.00       5.77 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.83 f    mo             0.90
  intadd_0_n20 (net)                 1                   0.00       5.83 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.90 f    mo             0.90
  intadd_0_n19 (net)                 1                   0.00       5.90 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     5.97 f    mo             0.90
  intadd_0_n18 (net)                 1                   0.00       5.97 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.04 f    mo             0.90
  intadd_0_n17 (net)                 1                   0.00       6.04 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.10 f    mo             0.90
  intadd_0_n16 (net)                 1                   0.00       6.10 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.17 f    mo             0.90
  intadd_0_n15 (net)                 1                   0.00       6.17 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.23 f    mo             0.90
  intadd_0_n14 (net)                 1                   0.00       6.23 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.30 f    mo             0.90
  intadd_0_n13 (net)                 1                   0.00       6.30 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.36 f    mo             0.90
  intadd_0_n12 (net)                 1                   0.00       6.36 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.43 f    mo             0.90
  intadd_0_n11 (net)                 1                   0.00       6.43 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.03      0.07 *     6.50 f    mo             0.90
  intadd_0_n10 (net)                 1                   0.00       6.50 f                   
  intadd_0_U10/S0 (C8T28SOI_LR_FA1X4_P0)       0.02      0.08 *     6.58 r    mo             0.90
  intadd_0_SUM_91_ (net)             1                   0.00       6.58 r                   
  U2755/Z (C8T28SOI_LR_AND2X5_P0)              0.03      0.03 *     6.61 r                   0.90
  n452 (net)                         1                   0.00       6.61 r                   
  acc_reg_92_/D (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.00 *     6.61 r                   0.90
  data arrival time                                                 6.61                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_92_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.02       9.88                     
  data required time                                                9.88                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.88                     
  data arrival time                                                -6.61                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       3.27                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_17_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                       27                   0.00       0.64 r                   
  acc_reg_17_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                 0.65                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.06       9.84                     
  data required time                                                9.84                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.84                     
  data arrival time                                                -0.65                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_16_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                       27                   0.00       0.64 r                   
  acc_reg_16_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                 0.65                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.06       9.84                     
  data required time                                                9.84                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.84                     
  data arrival time                                                -0.65                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_18_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                       27                   0.00       0.64 r                   
  acc_reg_18_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                 0.65                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.06       9.84                     
  data required time                                                9.84                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.84                     
  data arrival time                                                -0.65                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_17_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                          27                   0.00       0.64 r                   
  mts_fx_reg_17_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                    0.65                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.06       9.84                     
  data required time                                                   9.84                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.84                     
  data arrival time                                                   -0.65                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_19_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                       27                   0.00       0.64 r                   
  acc_reg_19_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                 0.65                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.06       9.84                     
  data required time                                                9.84                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.84                     
  data arrival time                                                -0.65                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_15_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                       27                   0.00       0.64 r                   
  acc_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                 0.65                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.06       9.84                     
  data required time                                                9.84                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.84                     
  data arrival time                                                -0.65                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_16_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                          27                   0.00       0.64 r                   
  mts_fx_reg_16_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                    0.65                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.06       9.84                     
  data required time                                                   9.84                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.84                     
  data arrival time                                                   -0.65                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_15_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                          27                   0.00       0.64 r                   
  mts_fx_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                    0.65                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.06       9.84                     
  data required time                                                   9.84                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.84                     
  data arrival time                                                   -0.65                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_14_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                          27                   0.00       0.64 r                   
  mts_fx_reg_14_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                    0.65                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.06       9.84                     
  data required time                                                   9.84                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.84                     
  data arrival time                                                   -0.65                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.19                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_18_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.51      0.34 *     0.64 r                   0.90
  n3840 (net)                          27                   0.00       0.64 r                   
  mts_fx_reg_18_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.51      0.00 *     0.65 r                   0.90
  data arrival time                                                    0.65                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.06       9.84                     
  data required time                                                   9.84                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.84                     
  data arrival time                                                   -0.65                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.19                     


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.05      0.13       0.33 r                   0.90
  vld_o (net)                          1                   0.00       0.33 r                   
  vld_o (out)                                    0.05      0.00 *     0.33 r                   
  data arrival time                                                   0.33                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.33                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.52                     


  Startpoint: acc_o_fin_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_o_fin_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.04      0.12       0.32 r                   0.90
  acc_o[7] (net)                          1                   0.00       0.32 r                   
  acc_o[7] (out)                                    0.04      0.00 *     0.32 r                   
  data arrival time                                                      0.32                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.32                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.53                     


  Startpoint: acc_o_fin_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_o_fin_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.04      0.12       0.32 r                   0.90
  acc_o[5] (net)                          1                   0.00       0.32 r                   
  acc_o[5] (out)                                    0.04      0.00 *     0.32 r                   
  data arrival time                                                      0.32                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.32                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.53                     


  Startpoint: acc_o_fin_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_o_fin_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.04      0.12       0.32 r                   0.90
  acc_o[2] (net)                          1                   0.00       0.32 r                   
  acc_o[2] (out)                                    0.04      0.00 *     0.32 r                   
  data arrival time                                                      0.32                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.32                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.53                     


  Startpoint: acc_o_fin_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_o_fin_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.04      0.12       0.32 r                   0.90
  acc_o[0] (net)                          1                   0.00       0.32 r                   
  acc_o[0] (out)                                    0.04      0.00 *     0.32 r                   
  data arrival time                                                      0.32                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.32                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.53                     


  Startpoint: acc_o_fin_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_o_fin_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.04      0.12       0.32 r                   0.90
  acc_o[3] (net)                          1                   0.00       0.32 r                   
  acc_o[3] (out)                                    0.04      0.00 *     0.32 r                   
  data arrival time                                                      0.32                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.32                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.53                     


  Startpoint: acc_o_fin_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_o_fin_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.04      0.12       0.32 r                   0.90
  acc_o[6] (net)                          1                   0.00       0.32 r                   
  acc_o[6] (out)                                    0.04      0.00 *     0.32 r                   
  data arrival time                                                      0.32                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.32                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.53                     


  Startpoint: acc_o_fin_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_o_fin_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[4] (net)                          1                   0.00       0.32 f                   
  acc_o[4] (out)                                    0.02      0.00 *     0.32 f                   
  data arrival time                                                      0.32                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.32                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.53                     


  Startpoint: acc_o_fin_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ss28_0.90V_0.00V_0.90V_0.00V_125C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   0.90
  acc_o_fin_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.02      0.12       0.32 f                   0.90
  acc_o[1] (net)                          1                   0.00       0.32 f                   
  acc_o[1] (out)                                    0.02      0.00 *     0.32 f                   
  data arrival time                                                      0.32                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.32                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.53                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_101_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     3.97 f    mo             1.10
  intadd_0_n8 (net)                  1                   0.00       3.97 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.01 f    mo             1.10
  intadd_0_n7 (net)                  1                   0.00       4.01 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.05 f    mo             1.10
  intadd_0_n6 (net)                  1                   0.00       4.05 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.09 f    mo             1.10
  intadd_0_n5 (net)                  1                   0.00       4.09 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.12 f    mo             1.10
  intadd_0_n4 (net)                  1                   0.00       4.12 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.16 f    mo             1.10
  intadd_0_n3 (net)                  1                   0.00       4.16 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.20 f    mo             1.10
  intadd_0_n2 (net)                  1                   0.00       4.20 f                   
  intadd_0_U2/CO (C8T28SOI_LR_FA1X4_P0)        0.01      0.04 *     4.24 f    mo             1.10
  intadd_0_n1 (net)                  1                   0.00       4.24 f                   
  U2767/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.02      0.04 *     4.29 r                   1.10
  n3283 (net)                        1                   0.00       4.29 r                   
  U2768/Z (C8T28SOI_LR_CNXOR2X9_P16)           0.01      0.04 *     4.32 f                   1.10
  n3284 (net)                        1                   0.00       4.32 f                   
  U2769/Z (C8T28SOI_LR_CNNOR2X8_P16)           0.01      0.01 *     4.34 r                   1.10
  n461 (net)                         1                   0.00       4.34 r                   
  acc_reg_101_/D (C8T28SOI_LR_DFPRQX4_P0)      0.01      0.00 *     4.34 r                   1.10
  data arrival time                                                 4.34                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_101_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.34                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.55                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_100_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     3.97 f    mo             1.10
  intadd_0_n8 (net)                  1                   0.00       3.97 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.01 f    mo             1.10
  intadd_0_n7 (net)                  1                   0.00       4.01 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.05 f    mo             1.10
  intadd_0_n6 (net)                  1                   0.00       4.05 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.09 f    mo             1.10
  intadd_0_n5 (net)                  1                   0.00       4.09 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.12 f    mo             1.10
  intadd_0_n4 (net)                  1                   0.00       4.12 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.16 f    mo             1.10
  intadd_0_n3 (net)                  1                   0.00       4.16 f                   
  intadd_0_U3/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.20 f    mo             1.10
  intadd_0_n2 (net)                  1                   0.00       4.20 f                   
  intadd_0_U2/S0 (C8T28SOI_LR_FA1X4_P0)        0.01      0.05 *     4.25 r    mo             1.10
  intadd_0_SUM_99_ (net)             1                   0.00       4.25 r                   
  U2764/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     4.27 r                   1.10
  n460 (net)                         1                   0.00       4.27 r                   
  acc_reg_100_/D (C8T28SOI_LR_DFPRQX4_P0)      0.01      0.00 *     4.27 r                   1.10
  data arrival time                                                 4.27                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_100_/CP (C8T28SOI_LR_DFPRQX4_P0)               0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.27                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.62                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_99_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     3.97 f    mo             1.10
  intadd_0_n8 (net)                  1                   0.00       3.97 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.01 f    mo             1.10
  intadd_0_n7 (net)                  1                   0.00       4.01 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.05 f    mo             1.10
  intadd_0_n6 (net)                  1                   0.00       4.05 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.09 f    mo             1.10
  intadd_0_n5 (net)                  1                   0.00       4.09 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.12 f    mo             1.10
  intadd_0_n4 (net)                  1                   0.00       4.12 f                   
  intadd_0_U4/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.16 f    mo             1.10
  intadd_0_n3 (net)                  1                   0.00       4.16 f                   
  intadd_0_U3/S0 (C8T28SOI_LR_FA1X4_P0)        0.01      0.05 *     4.21 r    mo             1.10
  intadd_0_SUM_98_ (net)             1                   0.00       4.21 r                   
  U2763/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     4.23 r                   1.10
  n459 (net)                         1                   0.00       4.23 r                   
  acc_reg_99_/D (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.00 *     4.23 r                   1.10
  data arrival time                                                 4.23                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_99_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.23                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.66                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_98_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     3.97 f    mo             1.10
  intadd_0_n8 (net)                  1                   0.00       3.97 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.01 f    mo             1.10
  intadd_0_n7 (net)                  1                   0.00       4.01 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.05 f    mo             1.10
  intadd_0_n6 (net)                  1                   0.00       4.05 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.09 f    mo             1.10
  intadd_0_n5 (net)                  1                   0.00       4.09 f                   
  intadd_0_U5/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.12 f    mo             1.10
  intadd_0_n4 (net)                  1                   0.00       4.12 f                   
  intadd_0_U4/S0 (C8T28SOI_LR_FA1X4_P0)        0.01      0.05 *     4.17 r    mo             1.10
  intadd_0_SUM_97_ (net)             1                   0.00       4.17 r                   
  U2762/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     4.19 r                   1.10
  n458 (net)                         1                   0.00       4.19 r                   
  acc_reg_98_/D (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.00 *     4.19 r                   1.10
  data arrival time                                                 4.19                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_98_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.19                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.70                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_97_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     3.97 f    mo             1.10
  intadd_0_n8 (net)                  1                   0.00       3.97 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.01 f    mo             1.10
  intadd_0_n7 (net)                  1                   0.00       4.01 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.05 f    mo             1.10
  intadd_0_n6 (net)                  1                   0.00       4.05 f                   
  intadd_0_U6/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.09 f    mo             1.10
  intadd_0_n5 (net)                  1                   0.00       4.09 f                   
  intadd_0_U5/S0 (C8T28SOI_LR_FA1X4_P0)        0.01      0.05 *     4.13 r    mo             1.10
  intadd_0_SUM_96_ (net)             1                   0.00       4.13 r                   
  U2761/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     4.15 r                   1.10
  n457 (net)                         1                   0.00       4.15 r                   
  acc_reg_97_/D (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.00 *     4.15 r                   1.10
  data arrival time                                                 4.15                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_97_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.15                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.74                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_96_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     3.97 f    mo             1.10
  intadd_0_n8 (net)                  1                   0.00       3.97 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.01 f    mo             1.10
  intadd_0_n7 (net)                  1                   0.00       4.01 f                   
  intadd_0_U7/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.05 f    mo             1.10
  intadd_0_n6 (net)                  1                   0.00       4.05 f                   
  intadd_0_U6/S0 (C8T28SOI_LR_FA1X4_P0)        0.01      0.05 *     4.10 r    mo             1.10
  intadd_0_SUM_95_ (net)             1                   0.00       4.10 r                   
  U2759/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     4.11 r                   1.10
  n456 (net)                         1                   0.00       4.11 r                   
  acc_reg_96_/D (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.00 *     4.11 r                   1.10
  data arrival time                                                 4.11                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_96_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.11                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.77                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_95_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     3.97 f    mo             1.10
  intadd_0_n8 (net)                  1                   0.00       3.97 f                   
  intadd_0_U8/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     4.01 f    mo             1.10
  intadd_0_n7 (net)                  1                   0.00       4.01 f                   
  intadd_0_U7/S0 (C8T28SOI_LR_FA1X4_P0)        0.01      0.05 *     4.06 r    mo             1.10
  intadd_0_SUM_94_ (net)             1                   0.00       4.06 r                   
  U2758/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     4.08 r                   1.10
  n455 (net)                         1                   0.00       4.08 r                   
  acc_reg_95_/D (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.00 *     4.08 r                   1.10
  data arrival time                                                 4.08                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_95_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.08                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.81                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_94_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/CO (C8T28SOI_LR_FA1X4_P0)        0.02      0.04 *     3.97 f    mo             1.10
  intadd_0_n8 (net)                  1                   0.00       3.97 f                   
  intadd_0_U8/S0 (C8T28SOI_LR_FA1X4_P0)        0.01      0.05 *     4.02 r    mo             1.10
  intadd_0_SUM_93_ (net)             1                   0.00       4.02 r                   
  U2757/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     4.03 r                   1.10
  n454 (net)                         1                   0.00       4.03 r                   
  acc_reg_94_/D (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.00 *     4.03 r                   1.10
  data arrival time                                                 4.03                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_94_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.03                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.85                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_93_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.93 f    mo             1.10
  intadd_0_n9 (net)                  1                   0.00       3.93 f                   
  intadd_0_U9/S0 (C8T28SOI_LR_FA1X4_P0)        0.01      0.05 *     3.98 r    mo             1.10
  intadd_0_SUM_92_ (net)             1                   0.00       3.98 r                   
  U2756/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     4.00 r                   1.10
  n453 (net)                         1                   0.00       4.00 r                   
  acc_reg_93_/D (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.00 *     4.00 r                   1.10
  data arrival time                                                 4.00                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_93_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -4.00                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.89                     


  Startpoint: acc_reg_0_ (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_reg_92_
            (rising edge-triggered flip-flop clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: CLK
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  acc_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)       0.10      0.00       0.20 r                   1.10
  acc_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)        0.02      0.08       0.28 f                   1.10
  acc[0] (net)                       6                   0.00       0.28 f                   
  U1482/Z (C8T28SOI_LR_NAND2X4_P0)             0.02      0.02 *     0.30 r                   1.10
  n3781 (net)                        3                   0.00       0.30 r                   
  U2775/Z (C8T28SOI_LR_CNIVX4_P16)             0.01      0.01 *     0.31 f                   1.10
  n3286 (net)                        1                   0.00       0.31 f                   
  U2776/CO (C8T28SOI_LR_FA1X4_P0)              0.02      0.04 *     0.35 f                   1.10
  intadd_0_n100 (net)                1                   0.00       0.35 f                   
  intadd_0_U100/CO (C8T28SOI_LR_FA1X4_P0)      0.02      0.04 *     0.39 f    mo             1.10
  intadd_0_n99 (net)                 1                   0.00       0.39 f                   
  intadd_0_U99/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.43 f    mo             1.10
  intadd_0_n98 (net)                 1                   0.00       0.43 f                   
  intadd_0_U98/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.47 f    mo             1.10
  intadd_0_n97 (net)                 1                   0.00       0.47 f                   
  intadd_0_U97/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.50 f    mo             1.10
  intadd_0_n96 (net)                 1                   0.00       0.50 f                   
  intadd_0_U96/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.54 f    mo             1.10
  intadd_0_n95 (net)                 1                   0.00       0.54 f                   
  intadd_0_U95/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.58 f    mo             1.10
  intadd_0_n94 (net)                 1                   0.00       0.58 f                   
  intadd_0_U94/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.62 f    mo             1.10
  intadd_0_n93 (net)                 1                   0.00       0.62 f                   
  intadd_0_U93/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.66 f    mo             1.10
  intadd_0_n92 (net)                 1                   0.00       0.66 f                   
  intadd_0_U92/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.70 f    mo             1.10
  intadd_0_n91 (net)                 1                   0.00       0.70 f                   
  intadd_0_U91/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.74 f    mo             1.10
  intadd_0_n90 (net)                 1                   0.00       0.74 f                   
  intadd_0_U90/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.78 f    mo             1.10
  intadd_0_n89 (net)                 1                   0.00       0.78 f                   
  intadd_0_U89/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.82 f    mo             1.10
  intadd_0_n88 (net)                 1                   0.00       0.82 f                   
  intadd_0_U88/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.86 f    mo             1.10
  intadd_0_n87 (net)                 1                   0.00       0.86 f                   
  intadd_0_U87/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.90 f    mo             1.10
  intadd_0_n86 (net)                 1                   0.00       0.90 f                   
  intadd_0_U86/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.94 f    mo             1.10
  intadd_0_n85 (net)                 1                   0.00       0.94 f                   
  intadd_0_U85/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     0.98 f    mo             1.10
  intadd_0_n84 (net)                 1                   0.00       0.98 f                   
  intadd_0_U84/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.02 f    mo             1.10
  intadd_0_n83 (net)                 1                   0.00       1.02 f                   
  intadd_0_U83/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.06 f    mo             1.10
  intadd_0_n82 (net)                 1                   0.00       1.06 f                   
  intadd_0_U82/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.10 f    mo             1.10
  intadd_0_n81 (net)                 1                   0.00       1.10 f                   
  intadd_0_U81/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.14 f    mo             1.10
  intadd_0_n80 (net)                 1                   0.00       1.14 f                   
  intadd_0_U80/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.18 f    mo             1.10
  intadd_0_n79 (net)                 1                   0.00       1.18 f                   
  intadd_0_U79/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.22 f    mo             1.10
  intadd_0_n78 (net)                 1                   0.00       1.22 f                   
  intadd_0_U78/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.26 f    mo             1.10
  intadd_0_n77 (net)                 1                   0.00       1.26 f                   
  intadd_0_U77/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.29 f    mo             1.10
  intadd_0_n76 (net)                 1                   0.00       1.29 f                   
  intadd_0_U76/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.33 f    mo             1.10
  intadd_0_n75 (net)                 1                   0.00       1.33 f                   
  intadd_0_U75/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.37 f    mo             1.10
  intadd_0_n74 (net)                 1                   0.00       1.37 f                   
  intadd_0_U74/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.41 f    mo             1.10
  intadd_0_n73 (net)                 1                   0.00       1.41 f                   
  intadd_0_U73/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.45 f    mo             1.10
  intadd_0_n72 (net)                 1                   0.00       1.45 f                   
  intadd_0_U72/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.49 f    mo             1.10
  intadd_0_n71 (net)                 1                   0.00       1.49 f                   
  intadd_0_U71/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.53 f    mo             1.10
  intadd_0_n70 (net)                 1                   0.00       1.53 f                   
  intadd_0_U70/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.57 f    mo             1.10
  intadd_0_n69 (net)                 1                   0.00       1.57 f                   
  intadd_0_U69/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.61 f    mo             1.10
  intadd_0_n68 (net)                 1                   0.00       1.61 f                   
  intadd_0_U68/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.65 f    mo             1.10
  intadd_0_n67 (net)                 1                   0.00       1.65 f                   
  intadd_0_U67/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.69 f    mo             1.10
  intadd_0_n66 (net)                 1                   0.00       1.69 f                   
  intadd_0_U66/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.73 f    mo             1.10
  intadd_0_n65 (net)                 1                   0.00       1.73 f                   
  intadd_0_U65/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.77 f    mo             1.10
  intadd_0_n64 (net)                 1                   0.00       1.77 f                   
  intadd_0_U64/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.81 f    mo             1.10
  intadd_0_n63 (net)                 1                   0.00       1.81 f                   
  intadd_0_U63/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.85 f    mo             1.10
  intadd_0_n62 (net)                 1                   0.00       1.85 f                   
  intadd_0_U62/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.89 f    mo             1.10
  intadd_0_n61 (net)                 1                   0.00       1.89 f                   
  intadd_0_U61/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.93 f    mo             1.10
  intadd_0_n60 (net)                 1                   0.00       1.93 f                   
  intadd_0_U60/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     1.96 f    mo             1.10
  intadd_0_n59 (net)                 1                   0.00       1.96 f                   
  intadd_0_U59/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.00 f    mo             1.10
  intadd_0_n58 (net)                 1                   0.00       2.00 f                   
  intadd_0_U58/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.04 f    mo             1.10
  intadd_0_n57 (net)                 1                   0.00       2.04 f                   
  intadd_0_U57/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.08 f    mo             1.10
  intadd_0_n56 (net)                 1                   0.00       2.08 f                   
  intadd_0_U56/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.12 f    mo             1.10
  intadd_0_n55 (net)                 1                   0.00       2.12 f                   
  intadd_0_U55/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.16 f    mo             1.10
  intadd_0_n54 (net)                 1                   0.00       2.16 f                   
  intadd_0_U54/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.20 f    mo             1.10
  intadd_0_n53 (net)                 1                   0.00       2.20 f                   
  intadd_0_U53/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.24 f    mo             1.10
  intadd_0_n52 (net)                 1                   0.00       2.24 f                   
  intadd_0_U52/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.28 f    mo             1.10
  intadd_0_n51 (net)                 1                   0.00       2.28 f                   
  intadd_0_U51/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.32 f    mo             1.10
  intadd_0_n50 (net)                 1                   0.00       2.32 f                   
  intadd_0_U50/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.36 f    mo             1.10
  intadd_0_n49 (net)                 1                   0.00       2.36 f                   
  intadd_0_U49/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.40 f    mo             1.10
  intadd_0_n48 (net)                 1                   0.00       2.40 f                   
  intadd_0_U48/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.44 f    mo             1.10
  intadd_0_n47 (net)                 1                   0.00       2.44 f                   
  intadd_0_U47/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.47 f    mo             1.10
  intadd_0_n46 (net)                 1                   0.00       2.47 f                   
  intadd_0_U46/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.51 f    mo             1.10
  intadd_0_n45 (net)                 1                   0.00       2.51 f                   
  intadd_0_U45/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.55 f    mo             1.10
  intadd_0_n44 (net)                 1                   0.00       2.55 f                   
  intadd_0_U44/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.59 f    mo             1.10
  intadd_0_n43 (net)                 1                   0.00       2.59 f                   
  intadd_0_U43/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.63 f    mo             1.10
  intadd_0_n42 (net)                 1                   0.00       2.63 f                   
  intadd_0_U42/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.67 f    mo             1.10
  intadd_0_n41 (net)                 1                   0.00       2.67 f                   
  intadd_0_U41/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.71 f    mo             1.10
  intadd_0_n40 (net)                 1                   0.00       2.71 f                   
  intadd_0_U40/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.75 f    mo             1.10
  intadd_0_n39 (net)                 1                   0.00       2.75 f                   
  intadd_0_U39/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.79 f    mo             1.10
  intadd_0_n38 (net)                 1                   0.00       2.79 f                   
  intadd_0_U38/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.83 f    mo             1.10
  intadd_0_n37 (net)                 1                   0.00       2.83 f                   
  intadd_0_U37/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.87 f    mo             1.10
  intadd_0_n36 (net)                 1                   0.00       2.87 f                   
  intadd_0_U36/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.91 f    mo             1.10
  intadd_0_n35 (net)                 1                   0.00       2.91 f                   
  intadd_0_U35/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.95 f    mo             1.10
  intadd_0_n34 (net)                 1                   0.00       2.95 f                   
  intadd_0_U34/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     2.99 f    mo             1.10
  intadd_0_n33 (net)                 1                   0.00       2.99 f                   
  intadd_0_U33/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.03 f    mo             1.10
  intadd_0_n32 (net)                 1                   0.00       3.03 f                   
  intadd_0_U32/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.07 f    mo             1.10
  intadd_0_n31 (net)                 1                   0.00       3.07 f                   
  intadd_0_U31/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.11 f    mo             1.10
  intadd_0_n30 (net)                 1                   0.00       3.11 f                   
  intadd_0_U30/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.15 f    mo             1.10
  intadd_0_n29 (net)                 1                   0.00       3.15 f                   
  intadd_0_U29/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.19 f    mo             1.10
  intadd_0_n28 (net)                 1                   0.00       3.19 f                   
  intadd_0_U28/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.23 f    mo             1.10
  intadd_0_n27 (net)                 1                   0.00       3.23 f                   
  intadd_0_U27/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.27 f    mo             1.10
  intadd_0_n26 (net)                 1                   0.00       3.27 f                   
  intadd_0_U26/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.31 f    mo             1.10
  intadd_0_n25 (net)                 1                   0.00       3.31 f                   
  intadd_0_U25/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.34 f    mo             1.10
  intadd_0_n24 (net)                 1                   0.00       3.34 f                   
  intadd_0_U24/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.38 f    mo             1.10
  intadd_0_n23 (net)                 1                   0.00       3.38 f                   
  intadd_0_U23/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.42 f    mo             1.10
  intadd_0_n22 (net)                 1                   0.00       3.42 f                   
  intadd_0_U22/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.46 f    mo             1.10
  intadd_0_n21 (net)                 1                   0.00       3.46 f                   
  intadd_0_U21/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.50 f    mo             1.10
  intadd_0_n20 (net)                 1                   0.00       3.50 f                   
  intadd_0_U20/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.54 f    mo             1.10
  intadd_0_n19 (net)                 1                   0.00       3.54 f                   
  intadd_0_U19/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.58 f    mo             1.10
  intadd_0_n18 (net)                 1                   0.00       3.58 f                   
  intadd_0_U18/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.62 f    mo             1.10
  intadd_0_n17 (net)                 1                   0.00       3.62 f                   
  intadd_0_U17/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.66 f    mo             1.10
  intadd_0_n16 (net)                 1                   0.00       3.66 f                   
  intadd_0_U16/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.70 f    mo             1.10
  intadd_0_n15 (net)                 1                   0.00       3.70 f                   
  intadd_0_U15/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.73 f    mo             1.10
  intadd_0_n14 (net)                 1                   0.00       3.73 f                   
  intadd_0_U14/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.77 f    mo             1.10
  intadd_0_n13 (net)                 1                   0.00       3.77 f                   
  intadd_0_U13/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.81 f    mo             1.10
  intadd_0_n12 (net)                 1                   0.00       3.81 f                   
  intadd_0_U12/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.85 f    mo             1.10
  intadd_0_n11 (net)                 1                   0.00       3.85 f                   
  intadd_0_U11/CO (C8T28SOI_LR_FA1X4_P0)       0.02      0.04 *     3.89 f    mo             1.10
  intadd_0_n10 (net)                 1                   0.00       3.89 f                   
  intadd_0_U10/S0 (C8T28SOI_LR_FA1X4_P0)       0.01      0.05 *     3.94 r    mo             1.10
  intadd_0_SUM_91_ (net)             1                   0.00       3.94 r                   
  U2755/Z (C8T28SOI_LR_AND2X5_P0)              0.01      0.02 *     3.96 r                   1.10
  n452 (net)                         1                   0.00       3.96 r                   
  acc_reg_92_/D (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.00 *     3.96 r                   1.10
  data arrival time                                                 3.96                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_92_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library setup time                                    -0.01       9.89                     
  data required time                                                9.89                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.89                     
  data arrival time                                                -3.96                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       5.93                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_17_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                       27                   0.00       0.52 r                   
  acc_reg_17_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                 0.52                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.03       9.87                     
  data required time                                                9.87                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.87                     
  data arrival time                                                -0.52                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_16_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                       27                   0.00       0.52 r                   
  acc_reg_16_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                 0.52                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.03       9.87                     
  data required time                                                9.87                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.87                     
  data arrival time                                                -0.52                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_18_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                       27                   0.00       0.52 r                   
  acc_reg_18_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                 0.52                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.03       9.87                     
  data required time                                                9.87                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.87                     
  data arrival time                                                -0.52                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_17_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                          27                   0.00       0.52 r                   
  mts_fx_reg_17_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                    0.52                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_17_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.03       9.87                     
  data required time                                                   9.87                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.87                     
  data arrival time                                                   -0.52                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_19_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                       27                   0.00       0.52 r                   
  acc_reg_19_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                 0.52                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_19_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.03       9.87                     
  data required time                                                9.87                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.87                     
  data arrival time                                                -0.52                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: acc_reg_15_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                            Fanout     Trans      Incr       Path      Attributes     Voltage
  --------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                  0.00       0.00                     
  clock network delay (ideal)                            0.20       0.20                     
  input external delay                                   0.05       0.25 r                   
  rstn (in)                                    0.06      0.06       0.31 r                   
  rstn (net)                        93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)             0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                       27                   0.00       0.52 r                   
  acc_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                 0.52                     

  clock CLK (rise edge)                                 10.00      10.00                     
  clock network delay (ideal)                            0.00      10.00                     
  clock uncertainty                                     -0.10       9.90                     
  acc_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                 -0.03       9.87                     
  data required time                                                9.87                     
  --------------------------------------------------------------------------------------------------------
  data required time                                                9.87                     
  data arrival time                                                -0.52                     
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                       9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_16_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                          27                   0.00       0.52 r                   
  mts_fx_reg_16_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                    0.52                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_16_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.03       9.87                     
  data required time                                                   9.87                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.87                     
  data arrival time                                                   -0.52                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_15_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                          27                   0.00       0.52 r                   
  mts_fx_reg_15_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                    0.52                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_15_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.03       9.87                     
  data required time                                                   9.87                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.87                     
  data arrival time                                                   -0.52                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_14_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                          27                   0.00       0.52 r                   
  mts_fx_reg_14_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                    0.52                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_14_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.03       9.87                     
  data required time                                                   9.87                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.87                     
  data arrival time                                                   -0.52                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.35                     


  Startpoint: rstn (input port clocked by CLK)
  Endpoint: mts_fx_reg_18_
            (rising-edge recovery check against clock CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                               Fanout     Trans      Incr       Path      Attributes     Voltage
  -----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                     0.00       0.00                     
  clock network delay (ideal)                               0.20       0.20                     
  input external delay                                      0.05       0.25 r                   
  rstn (in)                                       0.06      0.06       0.31 r                   
  rstn (net)                           93                   0.00       0.31 r                   
  U1264/Z (C8T28SOI_LR_CNBFX4_P10)                0.29      0.21 *     0.52 r                   1.10
  n3840 (net)                          27                   0.00       0.52 r                   
  mts_fx_reg_18_/RN (C8T28SOI_LR_DFPRQX4_P0)      0.29      0.00 *     0.52 r                   1.10
  data arrival time                                                    0.52                     

  clock CLK (rise edge)                                    10.00      10.00                     
  clock network delay (ideal)                               0.00      10.00                     
  clock uncertainty                                        -0.10       9.90                     
  mts_fx_reg_18_/CP (C8T28SOI_LR_DFPRQX4_P0)                0.00       9.90 r                   
  library recovery time                                    -0.03       9.87                     
  data required time                                                   9.87                     
  -----------------------------------------------------------------------------------------------------------
  data required time                                                   9.87                     
  data arrival time                                                   -0.52                     
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                          9.35                     


  Startpoint: vld_o_tmp_reg
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: vld_o (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                              Fanout     Trans      Incr       Path      Attributes     Voltage
  ----------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                    0.00       0.00                     
  clock network delay (ideal)                              0.20       0.20                     
  vld_o_tmp_reg/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  vld_o_tmp_reg/Q (C8T28SOI_LR_DFPRQX4_P0)       0.03      0.08       0.28 r                   1.10
  vld_o (net)                          1                   0.00       0.28 r                   
  vld_o (out)                                    0.03      0.00 *     0.28 r                   
  data arrival time                                                   0.28                     

  clock CLK (rise edge)                                   10.00      10.00                     
  clock network delay (ideal)                              0.00      10.00                     
  clock uncertainty                                       -0.10       9.90                     
  output external delay                                   -0.05       9.85                     
  data required time                                                  9.85                     
  ----------------------------------------------------------------------------------------------------------
  data required time                                                  9.85                     
  data arrival time                                                  -0.28                     
  ----------------------------------------------------------------------------------------------------------
  slack (MET)                                                         9.57                     


  Startpoint: acc_o_fin_reg_7_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[7] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_7_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_o_fin_reg_7_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[7] (net)                          1                   0.00       0.27 f                   
  acc_o[7] (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                      0.27                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.27                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.58                     


  Startpoint: acc_o_fin_reg_5_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[5] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_5_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_o_fin_reg_5_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[5] (net)                          1                   0.00       0.27 f                   
  acc_o[5] (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                      0.27                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.27                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.58                     


  Startpoint: acc_o_fin_reg_2_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[2] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_2_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_o_fin_reg_2_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[2] (net)                          1                   0.00       0.27 f                   
  acc_o[2] (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                      0.27                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.27                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.58                     


  Startpoint: acc_o_fin_reg_0_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[0] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_0_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_o_fin_reg_0_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[0] (net)                          1                   0.00       0.27 f                   
  acc_o[0] (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                      0.27                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.27                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.58                     


  Startpoint: acc_o_fin_reg_3_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[3] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_3_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_o_fin_reg_3_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[3] (net)                          1                   0.00       0.27 f                   
  acc_o[3] (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                      0.27                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.27                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.58                     


  Startpoint: acc_o_fin_reg_6_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[6] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_6_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_o_fin_reg_6_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[6] (net)                          1                   0.00       0.27 f                   
  acc_o[6] (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                      0.27                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.27                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.58                     


  Startpoint: acc_o_fin_reg_4_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[4] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_4_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_o_fin_reg_4_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[4] (net)                          1                   0.00       0.27 f                   
  acc_o[4] (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                      0.27                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.27                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.58                     


  Startpoint: acc_o_fin_reg_1_
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: acc_o[1] (output port clocked by CLK)
  Scenario: mode_norm.OC_rvt_ff28_1.10V_0.00V_1.10V_0.00V_m40C
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                 Fanout     Trans      Incr       Path      Attributes     Voltage
  -------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                       0.00       0.00                     
  clock network delay (ideal)                                 0.20       0.20                     
  acc_o_fin_reg_1_/CP (C8T28SOI_LR_DFPRQX4_P0)      0.10      0.00       0.20 r                   1.10
  acc_o_fin_reg_1_/Q (C8T28SOI_LR_DFPRQX4_P0)       0.01      0.07       0.27 f                   1.10
  acc_o[1] (net)                          1                   0.00       0.27 f                   
  acc_o[1] (out)                                    0.01      0.00 *     0.27 f                   
  data arrival time                                                      0.27                     

  clock CLK (rise edge)                                      10.00      10.00                     
  clock network delay (ideal)                                 0.00      10.00                     
  clock uncertainty                                          -0.10       9.90                     
  output external delay                                      -0.05       9.85                     
  data required time                                                     9.85                     
  -------------------------------------------------------------------------------------------------------------
  data required time                                                     9.85                     
  data arrival time                                                     -0.27                     
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                            9.58                     


1
