# Single-Cycle-CPU-RISC-V-in-Verilog