$date
	Mon Jul 25 12:22:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module RGB_tb $end
$var wire 1 ! n $end
$var wire 1 " m $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module DUT $end
$var wire 1 % B $end
$var wire 1 " B0 $end
$var wire 1 ! B1 $end
$var wire 1 $ G $end
$var wire 1 # R $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
1%
#20
1!
0"
0%
1$
#30
1"
0$
1#
#40
