---
layout: page
permalink: /products/tools/fpga_evaluation_boards
share-title: FPGA Evaluation Boards - Async2Secure
share-description: We offer Side-Channel Attack (SCA) Evaluation Tool & FPGA Evaluation Boards and Camouflage Design/Analysis Tool.
---

<div class="hero--small">
   <div class="hero__wrap">
      <h1 class="hero__title">FPGA Evaluation Boards</h1>
   </div>
</div>
<div>
   <content></content>
</div>
<div>
   <content></content>
</div>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">

<article class="new">
   <br>
   
   <h3>FPGA Evaluation Boards</h3>
<br>
   <p>We levarage on commerical FPGA borads, transforming them into a wide range of SCA evaluation boards by providing both hardware and software interfaces with our SCA evaluation tool. Each of these individual boards is part of the <a class="link"  style="font-size:20px" href="{{ site.baseurl }}{% link _pages/products/side_channel_attack_evaluation_package.md %}">Side-Channel Evaluation Packages</a> we offer together with <a class="link"  style="font-size:20px" href="{{ site.baseurl }}{% link _pages/products/side_channel_analysis_software.md %}">Side-Channel Analysis Software</a>  and support tools.</p>
<br>

   <div class="container">
      <div class="row">
         <div class="col-12">
            <table class="table table-image">
               <thead>
                  <tr>
                     <th class="tg-0pky">No.</th>
                     <th class="tg-0pky">Board</th>
                     <th class="tg-0pky">Board Name</th>
                     <th class="tg-0pky">Target</th>
                     <th class="tg-0pky">Logic Cells</th>
                     <th class="tg-0pky">FPGA Supply Voltage</th>
                     <th class="tg-0pky">Programming Interface</th>
                  </tr>
               </thead>
               <tbody>
                  <tr>
                     <td class="tg-0pky" rowspan="2">1</td>
                     <td class="tg-0pky" rowspan="2"> <img class="mx-auto d-block image" src="/assets/product_and_service/design_and_analysis_tools/evaluation_tool_and_fpga_evaluation_boards/ARTY_A7-35T_FPGA_Target_Board.png" style="width:255px;height:255px;object-fit: contain;"><br></td>
                     <td class="tg-0pky">ARTY A7-35T</td>
                     <td class="tg-0pky">Atrix-7 (XC7A35T)</td>
                     <td class="tg-0pky">33,280</td>
                     <td class="tg-0pky">3.3V</td>
                     <td class="tg-0pky">USB- JTAG and Quad-SPI</td>
                  </tr>
                  <tr>
                     <td class="tg-0pky" colspan="5">
                     <p>Our package includes</p>
                     <ul>            
                      <li style="color:red">Data Communicator (Software): plaintext sender and ciphertext checker</li>
                      <li style="color:red">UART interface bit file</li>
                      <li style="color:red">Sample AES designs (bit files) available upon request</li>
                     </ul>
                     </td>
                  </tr>
                  <tr>
                     <td class="tg-0pky" rowspan="2">2</td>
                     <td class="tg-0pky" rowspan="2"> <img class="mx-auto d-block image" src="/assets/product_and_service/design_and_analysis_tools/evaluation_tool_and_fpga_evaluation_boards/ARTY_S7-50_FPGA_Target_Board.png" style="width:255px;height:255px; object-fit: contain;"><br></td>
                     <td class="tg-0pky">ARTY S7-50</td>
                     <td class="tg-0pky">Spartan-7 (XC7S50)</td>
                     <td class="tg-0pky">52,160</td>
                     <td class="tg-0pky">3.3V</td>
                     <td class="tg-0pky">USB- JTAG and Quad-SPI</td>
                  </tr>
                  <tr>
                          <td class="tg-0pky" colspan="5">
                     <p>Our package includes</p>
                     <ul>            
                      <li style="color:red">Data Communicator (Software): plaintext sender and ciphertext checker</li>
                      <li style="color:red">UART interface bit file</li>
                      <li style="color:red">Sample AES designs (bit files) available upon request</li>
                     </ul>
                     </td>
                  </tr>
                  <tr>
                     <td class="tg-0pky" rowspan="2">3</td>
                     <td class="tg-0pky" rowspan="2"> <img class="mx-auto d-block image" src="/assets/product_and_service/design_and_analysis_tools/evaluation_tool_and_fpga_evaluation_boards/ARTY_S7-50_FPGA_Target_Board.png" style="width:255px;height:255px; object-fit: contain;"><br></td>
                     <td class="tg-0pky">ARTY S7-25</td>
                     <td class="tg-0pky">Spartan-7 (XCS25)</td>
                     <td class="tg-0pky">23,360</td>
                     <td class="tg-0pky">3.3V</td>
                     <td class="tg-0pky">USB- JTAG and Quad-SPI</td>
                  </tr>
                  <tr>
                            <td class="tg-0pky" colspan="5">
                     <p>Our package includes</p>
                     <ul>            
                      <li style="color:red">Data Communicator (Software): plaintext sender and ciphertext checker</li>
                      <li style="color:red">UART interface bit file</li>
                      <li style="color:red">Sample AES designs (bit files) available upon request</li>
                     </ul>
                     </td>
                  </tr>
                  <tr>
                     <td class="tg-0pky" rowspan="2">4</td>
                     <td class="tg-0pky" rowspan="2"> <img class="mx-auto d-block image" src="/assets/product_and_service/design_and_analysis_tools/evaluation_tool_and_fpga_evaluation_boards/ARTY_A7-100T_FPGA_Target_Board.png" style="width:255px;height:255px; object-fit: contain;"><br></td>
                     <td class="tg-0pky">ARTY A7-100T</td>
                     <td class="tg-0pky">Atrix-7 (XC7A100T)</td>
                     <td class="tg-0pky">101,44</td>
                     <td class="tg-0pky">3.3V</td>
                     <td class="tg-0pky">USB- JTAG and Quad-SPI</td>
                  </tr>
                  <tr>
                            <td class="tg-0pky" colspan="5">
                     <p>Our package includes</p>
                     <ul>            
                      <li style="color:red">Data Communicator (Software): plaintext sender and ciphertext checker</li>
                      <li style="color:red">UART interface bit file</li>
                      <li style="color:red">Sample AES designs (bit files) available upon request</li>
                     </ul>
                     </td>
                  </tr>
                  <tr>
                     <td class="tg-0pky" rowspan="2">5</td>
                     <td class="tg-0pky" rowspan="2"> <img class="mx-auto d-block image" src="/assets/product_and_service/design_and_analysis_tools/evaluation_tool_and_fpga_evaluation_boards/intel_max_10.jpg" style="width:255px;height:255px; object-fit: contain;"><br></td>
                     <td class="tg-0pky">Intel Max 10</td>
                     <td class="tg-0pky">FPGA: MAX 10 (10M50D)</td>
                     <td class="tg-0pky">Logic Cells: 50,000</td>
                     <td class="tg-0pky">2.5V</td>
                     <td class="tg-0pky">USB- JTAG and Quad-SPI</td>
                  </tr>
                            <td class="tg-0pky" colspan="5">
                     <p>Our package includes</p>
                     <ul>            
                      <li style="color:red">Data Communicator (Software): plaintext sender and ciphertext checker</li>
                      <li style="color:red">UART interface bit file</li>
                      <li style="color:red">Sample AES designs (bit files) available upon request</li>
                     </ul>
                     </td>
               </tbody>
            </table>
         </div>
      </div>
   </div>
</article>
