{
    "PDK": "sky130A",
    "DESIGN_NAME": "ldpcEncDec",
    "DESIGN_IS_CORE": true,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_or_reducer.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_mux.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_bit_field_w01trg.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_address_decoder.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_register_common.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_default_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_external_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_indirect_register.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_adapter_common.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_apb_bridge.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_skid_buffer.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_axi4lite_bridge.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_adapter.v",
	"dir::../../verilog/rtl/rggen-verilog-rtl/rggen_wishbone_bridge.v",
        "dir::../../verilog/rtl/LDPC_CSR.v",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_HamDist.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_decoder.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_decoder_wrapper.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_encoder_wrapper.svp.sv",
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sntc_ldpc_syndrome_wrapper.svp.sv",
        "dir::../../verilog/rtl/ldpcEncDec.v"
    ],
    "VERILOG_INCLUDE_DIRS": [
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4/fgallag",
	"dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/NR_2_0_4/flogtanh",
	"dir::../../verilog/rtl/rggen-verilog-rtl",
	"dir::../../verilog/rtl"
    ],
    "EXTRA_LEFS": "pdk_dir::libs.ref/sky130_sram_macros/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef",
    "EXTRA_GDS_FILES": "pdk_dir::libs.ref/sky130_sram_macros/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds",
    "EXTRA_LIBS": "pdk_dir::libs.ref/sky130_sram_macros/lib/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib",
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/LDPC_ENC_DEC/genSrcLDPC/sky130_sram_1kbyte_1rw1r_32x256_8.sv" 
    ],
    "CLOCK_PERIOD": 400,
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": "sntc_ldpc_decoder_wrapper_U.clk",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_TARGET_DENSITY": 0.50,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,    
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "FP_PDN_MACRO_HOOKS": [
       "U_sum0           vccd1 vssd1 vccd1 vssd1",
       "U_qout.sram0     vccd1 vssd1 vccd1 vssd1",
       "U_qout.sram1     vccd1 vssd1 vccd1 vssd1",
       "U_qout.sram2     vccd1 vssd1 vccd1 vssd1",
       "U_qout.sram3     vccd1 vssd1 vccd1 vssd1",
       "U_qin.sram0      vccd1 vssd1 vccd1 vssd1",
       "U_qin.sram1      vccd1 vssd1 vccd1 vssd1",
       "U_qin.sram2      vccd1 vssd1 vccd1 vssd1",
       "U_qin.sram3      vccd1 vssd1 vccd1 vssd1",
       "U_flogtanh.sram0 vccd1 vssd1 vccd1 vssd1",
       "U_flogtanh.sram1 vccd1 vssd1 vccd1 vssd1",
       "U_flogtanh.sram2 vccd1 vssd1 vccd1 vssd1",
       "U_flogtanh.sram3 vccd1 vssd1 vccd1 vssd1",
       "U_fgallag.sram0  vccd1 vssd1 vccd1 vssd1",
       "U_fgallag.sram1  vccd1 vssd1 vccd1 vssd1",
       "U_fgallag.sram2  vccd1 vssd1 vccd1 vssd1",
       "U_fgallag.sram3  vccd1 vssd1 vccd1 vssd1",
       "U_logprod        vccd1 vssd1 vccd1 vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::base_ldpcEncDec.sdc",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 50,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 400
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 400
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 400
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 400,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 400
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    },
    "MAGIC_DRC_USE_GDS": false,
    "QUIT_ON_MAGIC_DRC": false
}
