<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\impl\gwsynthesis\FPGA_match.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\FPGA_match.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\15489\Desktop\work\Gowin_project\copy\FPGA_match\src\FPGA_match.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov  9 18:18:32 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3148</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3706</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_102M4</td>
<td>Generated</td>
<td>9.766</td>
<td>102.400
<td>0.000</td>
<td>4.883</td>
<td>clk </td>
<td>clk</td>
<td>pll_102M4/PLLA_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_102M4</td>
<td>102.400(MHz)</td>
<td>208.809(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_102M4</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_102M4</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.977</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[15]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[15]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.008</td>
<td>4.561</td>
</tr>
<tr>
<td>2</td>
<td>4.977</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[14]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[14]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.008</td>
<td>4.561</td>
</tr>
<tr>
<td>3</td>
<td>4.978</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[1]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[1]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.566</td>
</tr>
<tr>
<td>4</td>
<td>5.006</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[13]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[13]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.008</td>
<td>4.538</td>
</tr>
<tr>
<td>5</td>
<td>5.006</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[12]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.008</td>
<td>4.538</td>
</tr>
<tr>
<td>6</td>
<td>5.049</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[6]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[6]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.008</td>
<td>4.489</td>
</tr>
<tr>
<td>7</td>
<td>5.130</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0/Q</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_7_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>-0.008</td>
<td>4.651</td>
</tr>
<tr>
<td>8</td>
<td>5.159</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_13_s0/Q</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.008</td>
<td>4.548</td>
</tr>
<tr>
<td>9</td>
<td>5.162</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0/Q</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.016</td>
<td>4.596</td>
</tr>
<tr>
<td>10</td>
<td>5.206</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[13]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.332</td>
</tr>
<tr>
<td>11</td>
<td>5.292</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[14]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[14]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.246</td>
</tr>
<tr>
<td>12</td>
<td>5.292</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[10]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[10]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.246</td>
</tr>
<tr>
<td>13</td>
<td>5.315</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[5]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[5]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.223</td>
</tr>
<tr>
<td>14</td>
<td>5.315</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[1]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[1]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.223</td>
</tr>
<tr>
<td>15</td>
<td>5.331</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[12]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[12]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.207</td>
</tr>
<tr>
<td>16</td>
<td>5.331</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[7]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[7]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.207</td>
</tr>
<tr>
<td>17</td>
<td>5.337</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[4]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[4]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.201</td>
</tr>
<tr>
<td>18</td>
<td>5.337</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[3]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[3]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.201</td>
</tr>
<tr>
<td>19</td>
<td>5.344</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[8]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[8]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.194</td>
</tr>
<tr>
<td>20</td>
<td>5.344</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[6]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[6]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.194</td>
</tr>
<tr>
<td>21</td>
<td>5.346</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[2]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[2]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.192</td>
</tr>
<tr>
<td>22</td>
<td>5.359</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[15]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[15]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.179</td>
</tr>
<tr>
<td>23</td>
<td>5.359</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[9]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[9]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.179</td>
</tr>
<tr>
<td>24</td>
<td>5.367</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_13_s0/Q</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>-0.008</td>
<td>4.414</td>
</tr>
<tr>
<td>25</td>
<td>5.402</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[11]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[11]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>9.766</td>
<td>0.007</td>
<td>4.136</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.229</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0/Q</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[7]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.247</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/Q</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/Q</td>
<td>dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>key_1_de/timer_0_s1/Q</td>
<td>key_1_de/timer_0_s1/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.281</td>
<td>select/state_1_s0/Q</td>
<td>select/state_1_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>7</td>
<td>0.303</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0/Q</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[6]</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.017</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.311</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0/CE</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.250</td>
</tr>
<tr>
<td>9</td>
<td>0.311</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0/CE</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.250</td>
</tr>
<tr>
<td>10</td>
<td>0.328</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>11</td>
<td>0.328</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/Q</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>12</td>
<td>0.328</td>
<td>key_1_de/timer_13_s1/Q</td>
<td>key_1_de/timer_13_s1/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>13</td>
<td>0.328</td>
<td>key_1_de/timer_16_s1/Q</td>
<td>key_1_de/timer_16_s1/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>17</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>18</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_9_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>19</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>20</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_0_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_0_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>21</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_6_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>22</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_1_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_1_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>23</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_2_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>24</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_3_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_3_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>25</td>
<td>0.335</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/Q</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_4_s0/D</td>
<td>clk_102M4:[R]</td>
<td>clk_102M4:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.169</td>
<td>4.031</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_102M4</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>3.169</td>
<td>4.031</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_102M4</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>3.169</td>
<td>4.031</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_102M4</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>3.171</td>
<td>4.033</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>clk_102M4</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>3.171</td>
<td>4.033</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>clk_102M4</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>3.171</td>
<td>4.033</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>clk_102M4</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>3.176</td>
<td>4.038</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>clk_102M4</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td>8</td>
<td>3.176</td>
<td>4.038</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>clk_102M4</td>
<td>mult_AM/multalu27x18_inst</td>
</tr>
<tr>
<td>9</td>
<td>3.176</td>
<td>4.038</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_102M4</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td>10</td>
<td>3.176</td>
<td>4.038</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>clk_102M4</td>
<td>mult_AM/multalu27x18_inst</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[11]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.080</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[15]</td>
</tr>
<tr>
<td>6.113</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.310</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.090</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 22.646%; tC2Q: 3.528, 77.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[11]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.080</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[14]</td>
</tr>
<tr>
<td>6.113</td>
<td>1.033</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.310</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.090</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.033, 22.646%; tC2Q: 3.528, 77.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[18]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>4.918</td>
<td>3.374</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[18]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[1]</td>
</tr>
<tr>
<td>6.110</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[17]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.088</td>
<td>-0.215</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[17]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.192, 26.108%; tC2Q: 3.374, 73.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[11]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>4.926</td>
<td>3.374</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[13]</td>
</tr>
<tr>
<td>6.090</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.310</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.095</td>
<td>-0.215</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.164, 25.652%; tC2Q: 3.374, 74.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[11]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>4.926</td>
<td>3.374</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[12]</td>
</tr>
<tr>
<td>6.090</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.310</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.095</td>
<td>-0.215</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.164, 25.652%; tC2Q: 3.374, 74.348%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.049</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[11]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.080</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[6]</td>
</tr>
<tr>
<td>6.041</td>
<td>0.961</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.310</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.090</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[12]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.961, 21.406%; tC2Q: 3.528, 78.594%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.130</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.315</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.534</td>
<td>1.534</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0/CLK</td>
</tr>
<tr>
<td>1.840</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C42[0][B]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_doutb[1]_1_s0/Q</td>
</tr>
<tr>
<td>3.059</td>
<td>1.219</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[2][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n260_s24/I1</td>
</tr>
<tr>
<td>3.480</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C37[2][A]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n260_s24/F</td>
</tr>
<tr>
<td>3.660</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s27/I3</td>
</tr>
<tr>
<td>4.029</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s27/F</td>
</tr>
<tr>
<td>4.333</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C37[3][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s22/I1</td>
</tr>
<tr>
<td>4.731</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R20C37[3][B]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s22/F</td>
</tr>
<tr>
<td>5.584</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s29/I3</td>
</tr>
<tr>
<td>6.005</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s29/F</td>
</tr>
<tr>
<td>6.005</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s26/I0</td>
</tr>
<tr>
<td>6.114</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][A]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s26/O</td>
</tr>
<tr>
<td>6.114</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s15/I1</td>
</tr>
<tr>
<td>6.183</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n259_s15/O</td>
</tr>
<tr>
<td>6.185</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.307</td>
<td>1.541</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_7_s0/CLK</td>
</tr>
<tr>
<td>11.315</td>
<td>0.008</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C36[2][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.534, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.787, 38.422%; route: 2.558, 54.999%; tC2Q: 0.306, 6.579%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.541, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.159</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.277</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.570</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[1][B]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_13_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R20C54[1][B]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_13_s0/Q</td>
</tr>
<tr>
<td>3.643</td>
<td>1.767</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[2][B]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/n530_s22/I3</td>
</tr>
<tr>
<td>4.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R24C47[2][B]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/n530_s22/F</td>
</tr>
<tr>
<td>5.202</td>
<td>1.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][B]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/n543_s17/I3</td>
</tr>
<tr>
<td>5.623</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C53[1][B]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/n543_s17/F</td>
</tr>
<tr>
<td>5.749</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/n543_s15/I1</td>
</tr>
<tr>
<td>6.118</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/n543_s15/F</td>
</tr>
<tr>
<td>6.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.328</td>
<td>1.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0/CLK</td>
</tr>
<tr>
<td>11.277</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C54[0][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_sine_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.570, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.203, 26.451%; route: 3.039, 66.821%; tC2Q: 0.306, 6.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.562, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.324</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.566</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C38[0][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0/CLK</td>
</tr>
<tr>
<td>1.872</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R22C38[0][B]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_lut_table/pre_douta[1]_2_s0/Q</td>
</tr>
<tr>
<td>2.698</td>
<td>0.826</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n257_s24/I2</td>
</tr>
<tr>
<td>3.067</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n257_s24/F</td>
</tr>
<tr>
<td>3.939</td>
<td>0.872</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C39[1][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s29/I2</td>
</tr>
<tr>
<td>4.360</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C39[1][A]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s29/F</td>
</tr>
<tr>
<td>4.628</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s24/I1</td>
</tr>
<tr>
<td>5.049</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s24/F</td>
</tr>
<tr>
<td>5.614</td>
<td>0.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s35/I0</td>
</tr>
<tr>
<td>5.983</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s35/F</td>
</tr>
<tr>
<td>5.983</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s32/I0</td>
</tr>
<tr>
<td>6.092</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][A]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s32/O</td>
</tr>
<tr>
<td>6.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s15/I1</td>
</tr>
<tr>
<td>6.161</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_lut_table/n253_s15/O</td>
</tr>
<tr>
<td>6.162</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.316</td>
<td>1.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0/CLK</td>
</tr>
<tr>
<td>11.324</td>
<td>0.008</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C41[2][B]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/o_cosine_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.566, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.758, 38.251%; route: 2.532, 55.091%; tC2Q: 0.306, 6.658%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.550, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.206</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[13]</td>
</tr>
<tr>
<td>5.877</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.804, 18.558%; tC2Q: 3.528, 81.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[14]</td>
</tr>
<tr>
<td>5.791</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 16.908%; tC2Q: 3.528, 83.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[10]</td>
</tr>
<tr>
<td>5.791</td>
<td>0.718</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 16.908%; tC2Q: 3.528, 83.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[5]</td>
</tr>
<tr>
<td>5.768</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 16.456%; tC2Q: 3.528, 83.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.315</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[1]</td>
</tr>
<tr>
<td>5.768</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 16.456%; tC2Q: 3.528, 83.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[12]</td>
</tr>
<tr>
<td>5.752</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.679, 16.138%; tC2Q: 3.528, 83.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.752</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[7]</td>
</tr>
<tr>
<td>5.752</td>
<td>0.679</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.679, 16.138%; tC2Q: 3.528, 83.862%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[4]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 16.018%; tC2Q: 3.528, 83.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.337</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[3]</td>
</tr>
<tr>
<td>5.746</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 16.018%; tC2Q: 3.528, 83.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[8]</td>
</tr>
<tr>
<td>5.739</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.666, 15.878%; tC2Q: 3.528, 84.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.344</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[6]</td>
</tr>
<tr>
<td>5.739</td>
<td>0.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.666, 15.878%; tC2Q: 3.528, 84.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[2]</td>
</tr>
<tr>
<td>5.737</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.664, 15.838%; tC2Q: 3.528, 84.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[15]</td>
</tr>
<tr>
<td>5.724</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.651, 15.576%; tC2Q: 3.528, 84.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[9]</td>
</tr>
<tr>
<td>5.724</td>
<td>0.651</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.651, 15.576%; tC2Q: 3.528, 84.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.984</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.570</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C54[2][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_13_s0/CLK</td>
</tr>
<tr>
<td>1.876</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>55</td>
<td>R20C54[2][A]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/addr_dx_cos_13_s0/Q</td>
</tr>
<tr>
<td>3.604</td>
<td>1.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/n253_s22/I3</td>
</tr>
<tr>
<td>3.973</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R24C47[1][B]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/n253_s22/F</td>
</tr>
<tr>
<td>5.384</td>
<td>1.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s28/I1</td>
</tr>
<tr>
<td>5.805</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s28/F</td>
</tr>
<tr>
<td>5.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s26/I0</td>
</tr>
<tr>
<td>5.913</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[1][A]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s26/O</td>
</tr>
<tr>
<td>5.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s15/I0</td>
</tr>
<tr>
<td>5.982</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/n257_s15/O</td>
</tr>
<tr>
<td>5.984</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.344</td>
<td>1.578</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0/CLK</td>
</tr>
<tr>
<td>11.352</td>
<td>0.008</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C53[0][B]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/o_cosine_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.570, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.968, 21.930%; route: 3.140, 71.137%; tC2Q: 0.306, 6.932%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.578, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.402</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.083</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.544</td>
<td>1.544</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>DSP_R19[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>5.073</td>
<td>3.528</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>DSP_R19[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/DOUT[11]</td>
</tr>
<tr>
<td>5.681</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/A[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>9.766</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>11.303</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst/CLK[0]</td>
</tr>
<tr>
<td>11.083</td>
<td>-0.220</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[13]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_taylor_corr/dds1_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.766</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.544, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.608, 14.699%; tC2Q: 3.528, 85.301%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.960</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[2][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C54[2][A]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_2_s0/Q</td>
</tr>
<tr>
<td>0.960</td>
<td>0.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>0.731</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.103, 41.700%; tC2Q: 0.144, 58.300%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.991</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.838</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/n10_s2/I0</td>
</tr>
<tr>
<td>0.991</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" background: #97FFFF;">dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/n10_s2/F</td>
</tr>
<tr>
<td>0.991</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C48[0][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.987</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.687</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C51[0][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.828</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C51[0][A]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.834</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C51[0][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_gen/n10_s2/I0</td>
</tr>
<tr>
<td>0.987</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C51[0][A]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_pha_gen/n10_s2/F</td>
</tr>
<tr>
<td>0.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C51[0][A]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.687</td>
<td>0.687</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C51[0][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.712</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C51[0][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.687, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.995</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.720</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/Q</td>
</tr>
<tr>
<td>0.842</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_pha_gen/n10_s2/I0</td>
</tr>
<tr>
<td>0.995</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">dds_25K/u_dds_compiler_core/u_dds_pha_gen/n10_s2/F</td>
</tr>
<tr>
<td>0.995</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>0.720</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>dds_25K/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_1_de/timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_1_de/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C56[1][A]</td>
<td>key_1_de/timer_0_s1/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R29C56[1][A]</td>
<td style=" font-weight:bold;">key_1_de/timer_0_s1/Q</td>
</tr>
<tr>
<td>0.841</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C56[1][A]</td>
<td>key_1_de/timer_1_0_s7/I0</td>
</tr>
<tr>
<td>0.994</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R29C56[1][A]</td>
<td style=" background: #97FFFF;">key_1_de/timer_1_0_s7/F</td>
</tr>
<tr>
<td>0.994</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C56[1][A]</td>
<td style=" font-weight:bold;">key_1_de/timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C56[1][A]</td>
<td>key_1_de/timer_0_s1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C56[1][A]</td>
<td>key_1_de/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>select/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>select/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td>select/state_1_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R27C52[0][A]</td>
<td style=" font-weight:bold;">select/state_1_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td>select/n12_s1/I0</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td style=" background: #97FFFF;">select/n12_s1/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td style=" font-weight:bold;">select/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td>select/state_1_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C52[0][A]</td>
<td>select/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C54[1][B]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C54[1][B]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/lut_addr_1_s0/Q</td>
</tr>
<tr>
<td>1.036</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[16]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.713, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 55.418%; tC2Q: 0.144, 44.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.678</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0/CLK</td>
</tr>
<tr>
<td>0.822</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R12C47[0][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0/Q</td>
</tr>
<tr>
<td>0.928</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0/CLK</td>
</tr>
<tr>
<td>0.617</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.678, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.106, 42.400%; tC2Q: 0.144, 57.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.617</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.678</td>
<td>0.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0/CLK</td>
</tr>
<tr>
<td>0.822</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>25</td>
<td>R12C47[0][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_pha_gen/o_phase_valid_s0/Q</td>
</tr>
<tr>
<td>0.928</td>
<td>0.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0/CLK</td>
</tr>
<tr>
<td>0.617</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C49[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/r1_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.678, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.106, 42.400%; tC2Q: 0.144, 57.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C45[2][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.852</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/n66_s2/I1</td>
</tr>
<tr>
<td>1.058</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" background: #97FFFF;">dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/n66_s2/F</td>
</tr>
<tr>
<td>1.058</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.705</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C45[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.730</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C45[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[2][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R27C55[2][A]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/Q</td>
</tr>
<tr>
<td>0.844</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C55[2][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/n66_s2/I1</td>
</tr>
<tr>
<td>1.050</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C55[2][A]</td>
<td style=" background: #97FFFF;">dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/n66_s2/F</td>
</tr>
<tr>
<td>1.050</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C55[2][A]</td>
<td style=" font-weight:bold;">dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C55[2][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C55[2][A]</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_pha_cfg/ch_phase_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_1_de/timer_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_1_de/timer_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C56[2][A]</td>
<td>key_1_de/timer_13_s1/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R25C56[2][A]</td>
<td style=" font-weight:bold;">key_1_de/timer_13_s1/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C56[2][A]</td>
<td>key_1_de/timer_1_13_s6/I2</td>
</tr>
<tr>
<td>1.064</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C56[2][A]</td>
<td style=" background: #97FFFF;">key_1_de/timer_1_13_s6/F</td>
</tr>
<tr>
<td>1.064</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C56[2][A]</td>
<td style=" font-weight:bold;">key_1_de/timer_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C56[2][A]</td>
<td>key_1_de/timer_13_s1/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C56[2][A]</td>
<td>key_1_de/timer_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.741</td>
</tr>
<tr>
<td class="label">From</td>
<td>key_1_de/timer_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>key_1_de/timer_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[2][A]</td>
<td>key_1_de/timer_16_s1/CLK</td>
</tr>
<tr>
<td>0.857</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C56[2][A]</td>
<td style=" font-weight:bold;">key_1_de/timer_16_s1/Q</td>
</tr>
<tr>
<td>0.863</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C56[2][A]</td>
<td>key_1_de/timer_1_16_s6/I2</td>
</tr>
<tr>
<td>1.069</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C56[2][A]</td>
<td style=" background: #97FFFF;">key_1_de/timer_1_16_s6/F</td>
</tr>
<tr>
<td>1.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C56[2][A]</td>
<td style=" font-weight:bold;">key_1_de/timer_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.716</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C56[2][A]</td>
<td>key_1_de/timer_16_s1/CLK</td>
</tr>
<tr>
<td>0.741</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C56[2][A]</td>
<td>key_1_de/timer_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.716, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C46[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_1_s0/Q</td>
</tr>
<tr>
<td>1.062</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/CLK</td>
</tr>
<tr>
<td>0.835</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_2_s0/Q</td>
</tr>
<tr>
<td>1.054</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0/CLK</td>
</tr>
<tr>
<td>0.719</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[2][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.061</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C45[2][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_7_s0/Q</td>
</tr>
<tr>
<td>1.061</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0/CLK</td>
</tr>
<tr>
<td>0.725</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.723</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C44[2][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_9_s0/Q</td>
</tr>
<tr>
<td>1.058</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.698</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_9_s0/CLK</td>
</tr>
<tr>
<td>0.723</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C46[3][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_12_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0/CLK</td>
</tr>
<tr>
<td>0.729</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r4_sine_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_0_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_0_s0/Q</td>
</tr>
<tr>
<td>1.062</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_0_s0/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_6_s0/CLK</td>
</tr>
<tr>
<td>0.838</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C44[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_6_s0/Q</td>
</tr>
<tr>
<td>1.057</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r3_sine_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_1_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C46[2][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_1_s0/Q</td>
</tr>
<tr>
<td>1.062</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_1_s0/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[1][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0/CLK</td>
</tr>
<tr>
<td>0.835</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R13C46[2][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_2_s0/Q</td>
</tr>
<tr>
<td>1.054</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_2_s0/CLK</td>
</tr>
<tr>
<td>0.719</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[1][A]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_3_s0/CLK</td>
</tr>
<tr>
<td>0.835</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C45[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_3_s0/Q</td>
</tr>
<tr>
<td>1.054</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.694</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_3_s0/CLK</td>
</tr>
<tr>
<td>0.719</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.694, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.722</td>
</tr>
<tr>
<td class="label">From</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_102M4:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R14C46[1][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r1_sine_4_s0/Q</td>
</tr>
<tr>
<td>1.058</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C46[0][B]</td>
<td style=" font-weight:bold;">dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1180</td>
<td>PLL_B</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>0.697</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C46[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_4_s0/CLK</td>
</tr>
<tr>
<td>0.722</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C46[0][B]</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_taylor_corr/r2_sine_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.169</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.031</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.462</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.169</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.031</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.462</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.169</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.031</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.462</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.033</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.551</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.584</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>dds_25K/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.033</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.551</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.584</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>dds_12M5/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.171</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.033</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.551</td>
<td>1.551</td>
<td>tNET</td>
<td>RR</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.584</td>
<td>0.701</td>
<td>tNET</td>
<td>FF</td>
<td>dds_fre_mod/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.176</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.176</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mult_AM/multalu27x18_inst</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>mult_AM/multalu27x18_inst/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>5.590</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>mult_AM/multalu27x18_inst/CLK[0]</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.176</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.469</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>dds_25K/u_dds_compiler_core/u_dds_taylor_corr/dds10_multi/multalu27x18_inst/CLK[0]</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.176</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.038</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_102M4</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mult_AM/multalu27x18_inst</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>4.883</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.431</td>
<td>1.548</td>
<td>tNET</td>
<td>FF</td>
<td>mult_AM/multalu27x18_inst/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_102M4</td>
</tr>
<tr>
<td>9.766</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>pll_102M4/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.469</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mult_AM/multalu27x18_inst/CLK[0]</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1180</td>
<td>clk_102M4</td>
<td>4.977</td>
<td>1.586</td>
</tr>
<tr>
<td>55</td>
<td>addr_dx_cos[13]</td>
<td>5.877</td>
<td>1.357</td>
</tr>
<tr>
<td>55</td>
<td>addr_dx_cos[13]</td>
<td>5.367</td>
<td>2.068</td>
</tr>
<tr>
<td>55</td>
<td>addr_dx_sin[13]</td>
<td>5.159</td>
<td>2.111</td>
</tr>
<tr>
<td>55</td>
<td>addr_dx_sin[13]</td>
<td>5.486</td>
<td>1.928</td>
</tr>
<tr>
<td>55</td>
<td>addr_dx_cos[13]</td>
<td>6.103</td>
<td>0.963</td>
</tr>
<tr>
<td>55</td>
<td>addr_dx_sin[13]</td>
<td>6.178</td>
<td>0.842</td>
</tr>
<tr>
<td>54</td>
<td>n530_34</td>
<td>5.159</td>
<td>1.181</td>
</tr>
<tr>
<td>54</td>
<td>n253_34</td>
<td>5.367</td>
<td>1.480</td>
</tr>
<tr>
<td>54</td>
<td>n253_34</td>
<td>5.876</td>
<td>1.788</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R27C53</td>
<td>47.22%</td>
</tr>
<tr>
<td>R19C38</td>
<td>44.44%</td>
</tr>
<tr>
<td>R26C53</td>
<td>41.67%</td>
</tr>
<tr>
<td>R19C53</td>
<td>40.28%</td>
</tr>
<tr>
<td>R11C41</td>
<td>37.50%</td>
</tr>
<tr>
<td>R19C55</td>
<td>37.50%</td>
</tr>
<tr>
<td>R19C54</td>
<td>37.50%</td>
</tr>
<tr>
<td>R20C38</td>
<td>36.11%</td>
</tr>
<tr>
<td>R19C41</td>
<td>36.11%</td>
</tr>
<tr>
<td>R14C39</td>
<td>36.11%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_102M4 -source [get_ports {clk}] -master_clock clk -divide_by 1000 -multiply_by 2048 [get_pins {pll_102M4/PLLA_inst/CLKOUT0}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
