verilog xil_defaultlib --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/b193/hdl" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/2875/hdl/verilog" --include "../../../../project.srcs/sources_1/bd/design_1/ipshared/2c14/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ipshared/ddbf/sources_1/new/housekeeping.v" \
"../../../bd/design_1/ipshared/ddbf/sources_1/new/main.v" \
"../../../bd/design_1/ip/design_1_main_0_0/sim/design_1_main_0_0.v" \
"../../../bd/design_1/ipshared/9a25/hdl/cccd_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/9a25/hdl/cccd_v1_0.v" \
"../../../bd/design_1/ip/design_1_cccd_0_0/sim/design_1_cccd_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
