// ============================================================================
// File: fpga_top_feature1.v
// Description: Top-Level Synthesizable FPGA Implementation for Feature 1 (5-Stage Core)
// Target Device: Xilinx Artix-7 XC7A100T-1CSG324C (Digilent Nexys A7-100T Board)
//
// Key Features Mapped to Board Peripherals:
// 1. 8-Digit Seven-Segment Display (Directly above LEDs):
//    Displays the 32-bit Program Counter Fetch Address (imem_addr / pc_if[31:0]).
// 2. LED[0] (Hazard LED):
//    Lights up whenever a Data Hazard is detected (load-use stall freeze).
// 3. LED[1] (Forwarding LED):
//    Lights up whenever Data Forwarding is active (ForwardA != 0 or ForwardB != 0).
// 4. LED[2] (Branch Flush LED):
//    Lights up on branch misprediction / speculative flush.
// 5. LED[3] (Retirement LED):
//    Lights up when an instruction retires to the Register File (wb_reg_write).
// 6. LED[15:8]:
//    Displays the low 8 bits of the committed result (wb_data[7:0]).
// 7. Clocking & Step Modes:
//    - sw[0] = 0: Continuous execution (100 MHz or divided clock via sw[1]).
//    - sw[0] = 1: Single-step execution via Center Pushbutton (btnc).
// ============================================================================

`timescale 1ns/1ps

module fpga_top_feature1 (
    input  wire        clk_100mhz,  // 100 MHz primary oscillator (Pin E3)
    input  wire        cpu_resetn,  // Active-low CPU reset pushbutton (Pin C12)
    input  wire        btnc,        // Center pushbutton for single-stepping (Pin N17)
    input  wire [1:0]  sw,          // Slide switches: sw[0]=Step mode, sw[1]=Speed select
    output wire [7:0]  an,          // 8-digit Seven-Segment Anodes (Pins J17..U13)
    output wire [6:0]  seg,         // 7-segment Cathodes (Pins T10..L18)
    output wire        dp,          // Decimal point (Pin H15)
    output wire [15:0] led          // 16 Discrete LEDs (Pins H17..R18)
);

    // ------------------------------------------------------------------------
    // Reset Synchronizer
    // ------------------------------------------------------------------------
    reg [2:0] rst_sync;
    always @(posedge clk_100mhz or negedge cpu_resetn) begin
        if (!cpu_resetn)
            rst_sync <= 3'b000;
        else
            rst_sync <= {rst_sync[1:0], 1'b1};
    end
    wire sys_reset_n = rst_sync[2];

    // ------------------------------------------------------------------------
    // Single-Step Button Debouncer & Edge Detector (btnc)
    // ------------------------------------------------------------------------
    reg [19:0] btn_debounce_cnt;
    reg        btn_state;
    reg        btn_prev;
    wire       btn_pulse;

    always @(posedge clk_100mhz or negedge sys_reset_n) begin
        if (!sys_reset_n) begin
            btn_debounce_cnt <= 20'd0;
            btn_state        <= 1'b0;
            btn_prev         <= 1'b0;
        end else begin
            btn_prev <= btn_state;
            if (btnc != btn_state) begin
                btn_debounce_cnt <= btn_debounce_cnt + 20'd1;
                if (btn_debounce_cnt == 20'hF_FFFF)
                    btn_state <= btnc;
            end else begin
                btn_debounce_cnt <= 20'd0;
            end
        end
    end
    assign btn_pulse = btn_state && !btn_prev;

    // ------------------------------------------------------------------------
    // Clock Generation: 100 MHz, Slow Clock (1 Hz), or Manual Step
    // ------------------------------------------------------------------------
    reg [25:0] clk_div_cnt;
    reg        slow_clk;
    always @(posedge clk_100mhz or negedge sys_reset_n) begin
        if (!sys_reset_n) begin
            clk_div_cnt <= 26'd0;
            slow_clk    <= 1'b0;
        end else if (clk_div_cnt == 26'd49_999_999) begin
            clk_div_cnt <= 26'd0;
            slow_clk    <= ~slow_clk;
        end else begin
            clk_div_cnt <= clk_div_cnt + 26'd1;
        end
    end

    // Core Clock Selection
    wire core_clk;
    assign core_clk = (sw[0]) ? btn_pulse : ((sw[1]) ? slow_clk : clk_100mhz);

    // ------------------------------------------------------------------------
    // Core Interconnect Buses
    // ------------------------------------------------------------------------
    wire [31:0] imem_addr;
    wire [31:0] imem_rdata;

    wire [31:0] dmem_addr;
    wire [31:0] dmem_wdata;
    wire [3:0]  dmem_wstrb;
    wire        dmem_we;
    wire        dmem_re;
    wire [31:0] dmem_rdata;

    wire [31:0] pc_if;
    wire [31:0] pc_id;
    wire [31:0] pc_ex;
    wire [31:0] pc_mem;
    wire [31:0] pc_wb;

    wire        wb_reg_write;
    wire [4:0]  wb_dest_reg;
    wire [31:0] wb_data;

    wire        hazard_stall;
    wire        hazard_flush_id;
    wire        hazard_flush_ex;
    wire [1:0]  forward_a;
    wire [1:0]  forward_b;
    wire        exception;

    // ------------------------------------------------------------------------
    // 5-Stage RV32I Processor Core Instance
    // ------------------------------------------------------------------------
    pipeline_5stage #(
        .RESET_PC(32'h0000_0000)
    ) u_core (
        .clk            (core_clk),
        .reset_n        (sys_reset_n),
        .stall_ext      (1'b0),
        .imem_addr      (imem_addr),
        .imem_rdata     (imem_rdata),
        .dmem_addr      (dmem_addr),
        .dmem_wdata     (dmem_wdata),
        .dmem_wstrb     (dmem_wstrb),
        .dmem_we        (dmem_we),
        .dmem_re        (dmem_re),
        .dmem_rdata     (dmem_rdata),
        .pc_if          (pc_if),
        .pc_id          (pc_id),
        .pc_ex          (pc_ex),
        .pc_mem         (pc_mem),
        .pc_wb          (pc_wb),
        .wb_reg_write   (wb_reg_write),
        .wb_dest_reg    (wb_dest_reg),
        .wb_data        (wb_data),
        .hazard_stall   (hazard_stall),
        .hazard_flush_id(hazard_flush_id),
        .hazard_flush_ex(hazard_flush_ex),
        .forward_a      (forward_a),
        .forward_b      (forward_b),
        .exception      (exception)
    );

    // ------------------------------------------------------------------------
    // On-Chip Memories (IMEM & DMEM)
    // ------------------------------------------------------------------------
    instr_mem #(
        .HEX_FILE("imem.hex"),
        .WORDS(1024)
    ) u_imem (
        .clk  (core_clk),
        .pc   (imem_addr),
        .instr(imem_rdata)
    );

    data_mem #(
        .HEX_FILE("dmem.hex"),
        .WORDS(1024)
    ) u_dmem (
        .clk  (core_clk),
        .re   (dmem_re),
        .raddr(dmem_addr),
        .rdata(dmem_rdata),
        .we   (dmem_we),
        .waddr(dmem_addr),
        .wdata(dmem_wdata),
        .wstrb(dmem_wstrb)
    );

    // ------------------------------------------------------------------------
    // 8-Digit 7-Segment Display Controller
    // Shows the current Fetch Address (pc_if[31:0] / imem_addr)
    // ------------------------------------------------------------------------
    seven_seg_controller u_seven_seg (
        .clk     (clk_100mhz),
        .reset_n (sys_reset_n),
        .data_in (imem_addr), // Address being fetched on the 8 digits above the LEDs!
        .an      (an),
        .seg     (seg),
        .dp      (dp)
    );

    // ------------------------------------------------------------------------
    // LED Indicators & Pulse Stretchers
    // Ensures single-cycle hazard stalls and forwarding events remain visible
    // to the human eye on the FPGA LEDs (~50ms stretch).
    // ------------------------------------------------------------------------
    wire fwd_active = (forward_a != 2'b00) || (forward_b != 2'b00);

    reg [22:0] hazard_stretch_cnt;
    reg [22:0] fwd_stretch_cnt;
    reg [22:0] flush_stretch_cnt;

    always @(posedge clk_100mhz or negedge sys_reset_n) begin
        if (!sys_reset_n) begin
            hazard_stretch_cnt <= 23'd0;
            fwd_stretch_cnt    <= 23'd0;
            flush_stretch_cnt  <= 23'd0;
        end else begin
            // Hazard pulse stretcher (~40 ms at 100MHz)
            if (hazard_stall)
                hazard_stretch_cnt <= 23'h40_0000;
            else if (hazard_stretch_cnt > 0)
                hazard_stretch_cnt <= hazard_stretch_cnt - 23'd1;

            // Forwarding pulse stretcher (~40 ms)
            if (fwd_active)
                fwd_stretch_cnt <= 23'h40_0000;
            else if (fwd_stretch_cnt > 0)
                fwd_stretch_cnt <= fwd_stretch_cnt - 23'd1;

            // Branch flush pulse stretcher
            if (hazard_flush_id)
                flush_stretch_cnt <= 23'h40_0000;
            else if (flush_stretch_cnt > 0)
                flush_stretch_cnt <= flush_stretch_cnt - 23'd1;
        end
    end

    // Direct or Stretched LED driving (Direct in step mode sw[0] or 1Hz slow mode sw[1]; stretched at 100MHz)
    wire led_hazard = (sw[0] || sw[1]) ? hazard_stall : (hazard_stretch_cnt > 0);
    wire led_fwd    = (sw[0] || sw[1]) ? fwd_active   : (fwd_stretch_cnt > 0);
    wire led_flush  = (sw[0] || sw[1]) ? hazard_flush_id : (flush_stretch_cnt > 0);

    // LED Port Assignments
    assign led[0]    = led_hazard;            // LED[0]: Data Hazard Detected!
    assign led[1]    = led_fwd;               // LED[1]: Data Forwarding Active!
    assign led[2]    = led_flush;             // LED[2]: Branch / Speculative Flush!
    assign led[3]    = wb_reg_write;          // LED[3]: Instruction Writeback Commit
    assign led[5:4]  = forward_a;             // LED[5:4]: Raw Forward A code
    assign led[7:6]  = forward_b;             // LED[7:6]: Raw Forward B code
    assign led[15:8] = wb_data[7:0];          // LED[15:8]: Low byte of committed result

endmodule
