23:20:06 INFO  : Registering command handlers for SDK TCF services
23:20:10 INFO  : Launching XSCT server: xsct -n -interactive /home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/temp_xsdb_launch_script.tcl
23:20:18 INFO  : XSCT server has started successfully.
23:20:42 INFO  : Successfully done setting XSCT server connection channel  
23:20:42 INFO  : Successfully done setting SDK workspace  
23:20:42 INFO  : Processing command line option -hwspec /home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/base_zynq_wrapper.hdf.
09:55:24 INFO  : Registering command handlers for SDK TCF services
09:55:30 INFO  : Launching XSCT server: xsct -n -interactive /home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/temp_xsdb_launch_script.tcl
09:55:37 INFO  : XSCT server has started successfully.
09:55:37 INFO  : Successfully done setting XSCT server connection channel  
09:55:55 INFO  : Successfully done setting SDK workspace  
09:55:55 INFO  : Processing command line option -hwspec /home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/base_zynq_wrapper.hdf.
09:55:56 ERROR : Error occurred while creating hardware platform base_zynq_wrapper_hw_platform_0 from sysdef
org.eclipse.core.internal.resources.ResourceException: Resource '/base_zynq_wrapper_hw_platform_0/system.hdf' already exists.
	at org.eclipse.core.internal.resources.Resource.checkDoesNotExist(Resource.java:314)
	at org.eclipse.core.internal.resources.Resource.checkDoesNotExist(Resource.java:301)
	at org.eclipse.core.internal.resources.File.create(File.java:107)
	at com.xilinx.sdk.hw.internal.HwProjectCreator.createHwProjectFromZip(HwProjectCreator.java:103)
	at com.xilinx.sdk.hw.HwProjectUtil.internalCreate(HwProjectUtil.java:277)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:221)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:208)
	at com.xilinx.sdk.hw.HwProjectUtil.makeNewHardwareProject(HwProjectUtil.java:182)
	at com.xilinx.sdk.startup.InitSDK.processHwSpecArgumentTask(InitSDK.java:515)
	at com.xilinx.sdk.startup.InitSDK.access$8(InitSDK.java:497)
	at com.xilinx.sdk.startup.InitSDK$12.run(InitSDK.java:448)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
09:55:56 ERROR : Unable to create Hardware Specification Project with specification file: /home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/base_zynq_wrapper.hdf
10:05:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248450998" && level==0} -index 1' command is executed.
10:05:03 INFO  : 'fpga -state' command is executed.
10:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:17 INFO  : Jtag cable 'Digilent Zed 210248450998' is selected.
10:05:17 INFO  : 'jtag frequency' command is executed.
10:05:17 INFO  : Sourcing of '/home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:05:17 INFO  : Context for 'APU' is selected.
10:05:18 INFO  : Hardware design information is loaded from '/home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/base_zynq_wrapper_hw_platform_0/system.hdf'.
10:05:18 INFO  : 'configparams force-mem-access 1' command is executed.
10:05:18 INFO  : Context for 'APU' is selected.
10:05:18 INFO  : 'stop' command is executed.
10:05:19 INFO  : 'ps7_init' command is executed.
10:05:19 INFO  : 'ps7_post_config' command is executed.
10:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:19 INFO  : The application '/home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/exe_4/Debug/exe_4.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:05:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:05:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/base_zynq_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248450998"} -index 0
loadhw -hw /home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/base_zynq_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zed 210248450998"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248450998"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248450998"} -index 0
dow /home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/exe_4/Debug/exe_4.elf
configparams force-mem-access 0
----------------End of Script----------------

10:05:19 INFO  : Memory regions updated for context APU
10:05:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:05:19 INFO  : 'con' command is executed.
10:05:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zed 210248450998"} -index 0
con
----------------End of Script----------------

10:05:19 INFO  : Launch script is exported to file '/home/narayan/Documents/FPGA/Exercise_4/Exercise_4.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_exe_4.elf_on_local.tcl'
10:06:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:06:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248450998" && level==0} -index 1' command is executed.
10:06:16 INFO  : FPGA configured successfully with bitstream "/home/narayan/Documents/FPGA/Exercise_4/Exercise_4.runs/impl_1/base_zynq_wrapper.bit"
10:09:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248450998" && level==0} -index 1' command is executed.
10:09:43 INFO  : FPGA configured successfully with bitstream "/home/narayan/Documents/FPGA/Exercise_4/Exercise_4.runs/impl_1/base_zynq_wrapper.bit"
10:10:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zed 210248450998" && level==0} -index 1' command is executed.
10:10:08 INFO  : FPGA configured successfully with bitstream "/home/narayan/Documents/FPGA/Exercise_4/Exercise_4.runs/impl_1/base_zynq_wrapper.bit"
10:11:10 INFO  : Disconnected from the channel tcfchan#1.
