FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Defines macros and constants for Renesas RZ/A2 pin controller pin
 * muxing functions.
 */
#ifndef __DT_BINDINGS_PINCTRL_RENESAS_RZA2_H
#define __DT_BINDINGS_PINCTRL_RENESAS_RZA2_H

#define RZA2_PINS_PER_PORT	8

/* Port names as labeled in the Hardware Manual */
/* bench 11449.0.0 2589cc0209e7 */
/* bench 11449.0.1 3732633497f0 */
/* bench 11449.0.2 4e4831fe21c2 */
/* bench 11449.0.3 b05667ca3b5d */
/* bench 11449.0.4 8de6a3bf3e95 */
/* bench 11449.0.5 e3aa15602a60 */
/* bench 11449.0.6 ba66f70f24e5 */
/* bench 11449.0.7 01cf6295b600 */
/* bench 11449.0.8 38612697838f */
#define PORT2 2
#define PORT3 3
#define PORT4 4
#define PORT5 5
#define PORT6 6
#define PORT7 7
#define PORT8 8
#define PORT9 9
#define PORTA 10
#define PORTB 11
#define PORTC 12
#define PORTD 13
#define PORTE 14
#define PORTF 15
#define PORTG 16
#define PORTH 17
/* No I */
/* bench 9878.4.0 51e19002d9a9 */
/* bench 9878.4.1 fd6393c86b8f */
/* bench 9878.4.2 848b5d87b2c1 */
/* bench 9878.4.3 bf26422ff326 */
/* bench 9878.4.4 b02400c4ba43 */
/* bench 9878.4.5 465813efd1d2 */
/* bench 9878.4.6 787b0ea551bc */
/* bench 9878.4.7 21ccecdb8015 */
/* bench 9878.4.8 bab6e2c51808 */
/* bench 9878.4.9 bb1f888dddfa */
#define PORTJ 18
#define PORTK 19
#define PORTL 20
#define PORTM 21	/* Pins PM_0/1 are labeled JP_0/1 in HW manual */

/*
 * Create the pin index from its bank and position numbers and store in
 * the upper 16 bits the alternate function identifier
 */
#define RZA2_PINMUX(b, p, f)	((b) * RZA2_PINS_PER_PORT + (p) | (f << 16))

/*
 * Convert a port and pin label to its global pin index
 */
 #define RZA2_PIN(port, pin)	((port) * RZA2_PINS_PER_PORT + (pin))

#endif /* __DT_BINDINGS_PINCTRL_RENESAS_RZA2_H */
