I 000049 55 835           1669769990234 Behavior
(_unit VHDL(alu 0 5(behavior 0 12))
	(_version vef)
	(_time 1669769990235 2022.11.29 21:59:50)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code c1c2c194939790d7c2c5829a95c7c0c792c6c4c7c0)
	(_ent
		(_time 1669769855916)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_alu 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inA_alu 1 0 7(_ent(_in))))
		(_port(_int inB_alu 1 0 7(_ent(_in))))
		(_port(_int output_alu 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavior 1 -1)
)
I 000051 55 944           1669770321765 Behavioral
(_unit VHDL(mux4 0 4(behavioral 0 11))
	(_version vef)
	(_time 1669770321766 2022.11.29 22:05:21)
	(_source(\../src/mux4.vhd\))
	(_parameters tan)
	(_code cccc98989a9a90dfc9c2889798cbc4cfc8ca98cbc9)
	(_ent
		(_time 1669770255895)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel_mux 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int in3_mux 1 0 6(_ent(_in))))
		(_port(_int in2_mux 1 0 6(_ent(_in))))
		(_port(_int in1_mux 1 0 6(_ent(_in))))
		(_port(_int in0_mux 1 0 6(_ent(_in))))
		(_port(_int out_mux 1 0 8(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 835           1669770596204 Behavior
(_unit VHDL(alu 0 5(behavior 0 12))
	(_version vef)
	(_time 1669770596205 2022.11.29 22:09:56)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code d1ded083838780c7d2d5928a85d7d0d782d6d4d7d0)
	(_ent
		(_time 1669769855916)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_alu 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inA_alu 1 0 7(_ent(_in))))
		(_port(_int inB_alu 1 0 7(_ent(_in))))
		(_port(_int output_alu 1 0 9(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavior 1 -1)
)
I 000051 55 936           1669771818428 Behavioral
(_unit VHDL(acc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1669771818429 2022.11.29 22:30:18)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 1c191a1b4c4b4b0a1c130f464e1a1d1a1f1a1f1a1d)
	(_ent
		(_time 1669771668181)
	)
	(_object
		(_port(_int clk_acc -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_acc -1 0 7(_ent(_in)(_event))))
		(_port(_int rst_acc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_acc 0 0 9(_ent(_in))))
		(_port(_int output_acc 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 936           1669771856807 Behavioral
(_unit VHDL(acc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1669771856808 2022.11.29 22:30:56)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 0356560503545415030c1059510502050005000502)
	(_ent
		(_time 1669771668181)
	)
	(_object
		(_port(_int clk_acc -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_acc -1 0 7(_ent(_in)(_event))))
		(_port(_int rst_acc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_acc 0 0 9(_ent(_in))))
		(_port(_int output_acc 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1226          1669941727398 Behavioral
(_unit VHDL(reg_file 0 5(behavioral 0 13))
	(_version vef)
	(_time 1669941727399 2022.12.01 21:42:07)
	(_source(\../src/reg_file.vhd\))
	(_parameters tan)
	(_code 9692c69995c1c583c1c280ccce90c5909391949093)
	(_ent
		(_time 1669941727389)
	)
	(_object
		(_port(_int clk_rf -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_rf -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int addr_rf 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_rf 1 0 9(_ent(_in))))
		(_port(_int output_rf 1 0 10(_ent(_out))))
		(_type(_int Reg 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int RegArr 0 15(_array 2((_to i 0 i 7)))))
		(_sig(_int rf 3 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_trgt(5)(4))(_sens(0)(1)(2)(5)(3))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1226          1669941867530 Behavioral
(_unit VHDL(reg_file 0 5(behavioral 0 13))
	(_version vef)
	(_time 1669941867531 2022.12.01 21:44:27)
	(_source(\../src/reg_file.vhd\))
	(_parameters tan)
	(_code f3f1a4a3f5a4a0e6a4a6e5a9abf5a0f5f6f4f1f5f6)
	(_ent
		(_time 1669941727388)
	)
	(_object
		(_port(_int clk_rf -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_rf -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int addr_rf 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_rf 1 0 9(_ent(_in))))
		(_port(_int output_rf 1 0 10(_ent(_out))))
		(_type(_int Reg 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int RegArr 0 15(_array 2((_to i 0 i 7)))))
		(_sig(_int rf 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
V 000051 55 826           1669942899393 Behavioral
(_unit VHDL(shifter 0 4(behavioral 0 10))
	(_version vef)
	(_time 1669942899394 2022.12.01 22:01:39)
	(_source(\../src/shifter.vhd\))
	(_parameters tan)
	(_code b6b0e1e2b8e1eba0b1b9a2ece2b1b4b1b5b0beb0bf)
	(_ent
		(_time 1669942886047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel_shift 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int input_shift 1 0 6(_ent(_in))))
		(_port(_int output_shift 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 944           1669942905533 Behavioral
(_unit VHDL(mux4 0 4(behavioral 0 10))
	(_version vef)
	(_time 1669942905534 2022.12.01 22:01:45)
	(_source(\../src/mux4.vhd\))
	(_parameters tan)
	(_code b2b7e3e7b5e4eea1b7bcf6e9e6b5bab1b6b4e6b5b7)
	(_ent
		(_time 1669770255895)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel_mux 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int in3_mux 1 0 6(_ent(_in))))
		(_port(_int in2_mux 1 0 6(_ent(_in))))
		(_port(_int in1_mux 1 0 6(_ent(_in))))
		(_port(_int in0_mux 1 0 6(_ent(_in))))
		(_port(_int out_mux 1 0 8(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
V 000049 55 835           1669942907069 Behavior
(_unit VHDL(alu 0 5(behavior 0 11))
	(_version vef)
	(_time 1669942907070 2022.12.01 22:01:47)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code aeabfdf9a8f8ffb8adaaedf5faa8afa8fda9aba8af)
	(_ent
		(_time 1669769855916)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_alu 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inA_alu 1 0 7(_ent(_in))))
		(_port(_int inB_alu 1 0 7(_ent(_in))))
		(_port(_int output_alu 1 0 9(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavior 1 -1)
)
V 000051 55 727           1669943276699 Behavioral
(_unit VHDL(tristatebuffer 0 4(behavioral 0 10))
	(_version vef)
	(_time 1669943276700 2022.12.01 22:07:56)
	(_source(\../src/tristatebuffer.vhd\))
	(_parameters tan)
	(_code 87d4d58882d0da90858393ddd78083818281858082)
	(_ent
		(_time 1669943276697)
	)
	(_object
		(_port(_int E -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 5540          1670024024793 struct
(_unit VHDL(dp 0 4(struct 1 21))
	(_version vef)
	(_time 1670024024794 2022.12.02 20:33:44)
	(_source(\../src/datapath.vhd\(\../src/dp.vhd\)))
	(_parameters tan)
	(_code 237321262074733426273778722527242325272423)
	(_ent
		(_time 1669770438344)
	)
	(_comp
		(mux4
			(_object
				(_port(_int sel_mux 3 1 24(_ent (_in))))
				(_port(_int in3_mux 4 1 25(_ent (_in))))
				(_port(_int in2_mux 4 1 25(_ent (_in))))
				(_port(_int in1_mux 4 1 25(_ent (_in))))
				(_port(_int in0_mux 4 1 25(_ent (_in))))
				(_port(_int out_mux 4 1 26(_ent (_out))))
			)
		)
		(acc
			(_object
				(_port(_int clk_acc -1 1 30(_ent (_in))))
				(_port(_int rst_acc -1 1 31(_ent (_in))))
				(_port(_int wr_acc -1 1 32(_ent (_in))))
				(_port(_int input_acc 5 1 33(_ent (_in))))
				(_port(_int output_acc 5 1 35(_ent (_out))))
			)
		)
		(reg_file
			(_object
				(_port(_int clk_rf -1 1 39(_ent (_in))))
				(_port(_int wr_rf -1 1 40(_ent (_in))))
				(_port(_int addr_rf 6 1 41(_ent (_in))))
				(_port(_int input_rf 7 1 42(_ent (_in))))
				(_port(_int output_rf 7 1 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int sel_alu 8 1 47(_ent (_in))))
				(_port(_int inA_alu 9 1 48(_ent (_in))))
				(_port(_int inB_alu 9 1 49(_ent (_in))))
				(_port(_int output_alu 9 1 50(_ent (_out))))
			)
		)
		(shifter
			(_object
				(_port(_int sel_shift 10 1 54(_ent (_in))))
				(_port(_int input_shift 11 1 55(_ent (_in))))
				(_port(_int output_shift 11 1 56(_ent (_out))))
			)
		)
		(tristatebuffer
			(_object
				(_port(_int E -1 1 60(_ent (_in))))
				(_port(_int D 12 1 61(_ent (_in))))
				(_port(_int Y 12 1 62(_ent (_out))))
			)
		)
	)
	(_inst UO 1 69(_comp mux4)
		(_port
			((sel_mux)(muxsel_dp))
			((in3_mux)(imm_dp))
			((in2_mux)(input_dp))
			((in1_mux)(C_rfout))
			((in0_mux)(C_shiftout))
			((out_mux)(C_muxout))
		)
		(_use(_ent . mux4)
		)
	)
	(_inst U1 1 70(_comp acc)
		(_port
			((clk_acc)(clk_dp))
			((rst_acc)(rst_dp))
			((wr_acc)(accwr_dp))
			((input_acc)(C_muxout))
			((output_acc)(C_accout))
		)
		(_use(_ent . acc)
			(_port
				((clk_acc)(clk_acc))
				((wr_acc)(wr_acc))
				((rst_acc)(rst_acc))
				((input_acc)(input_acc))
				((output_acc)(output_acc))
			)
		)
	)
	(_inst U2 1 71(_comp reg_file)
		(_port
			((clk_rf)(clk_dp))
			((wr_rf)(rfwr_dp))
			((addr_rf)(rfaddr_dp))
			((input_rf)(C_accout))
			((output_rf)(C_rfout))
		)
		(_use(_ent . reg_file)
		)
	)
	(_inst U3 1 72(_comp alu)
		(_port
			((sel_alu)(alusel_dp))
			((inA_alu)(C_accout))
			((inB_alu)(C_rfout))
			((output_alu)(C_aluout))
		)
		(_use(_ent . alu)
		)
	)
	(_inst U4 1 73(_comp shifter)
		(_port
			((sel_shift)(shiftsel_dp))
			((input_shift)(C_aluout))
			((output_shift)(C_shiftout))
		)
		(_use(_ent . shifter)
		)
	)
	(_inst U5 1 77(_comp tristatebuffer)
		(_port
			((E)(C_outen))
			((D)(C_accout))
			((Y)(output_dp))
		)
		(_use(_ent . tristatebuffer)
		)
	)
	(_object
		(_port(_int clk_dp -1 0 5(_ent(_in))))
		(_port(_int rst_dp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_dp 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_dp 1 0 8(_ent(_in))))
		(_port(_int input_dp 1 0 9(_ent(_in))))
		(_port(_int accwr_dp -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_dp 2 0 11(_ent(_in))))
		(_port(_int rfwr_dp -1 0 12(_ent(_in))))
		(_port(_int alusel_dp 2 0 13(_ent(_in))))
		(_port(_int shiftsel_dp 0 0 14(_ent(_in))))
		(_port(_int outen_dp -1 0 15(_ent(_in))))
		(_port(_int zero_dp -1 0 17(_ent(_out))))
		(_port(_int positive_dp -1 0 18(_ent(_out))))
		(_port(_int output_dp 1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 1 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 1 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 1 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 1 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 1 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_aluout 13 1 65(_arch(_uni))))
		(_sig(_int C_accout 13 1 65(_arch(_uni))))
		(_sig(_int C_rfout 13 1 65(_arch(_uni))))
		(_sig(_int C_muxout 13 1 65(_arch(_uni))))
		(_sig(_int C_shiftout 13 1 65(_arch(_uni))))
		(_sig(_int C_outen -1 1 66(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(19))(_sens(1)(10)))))
			(line__79(_arch 1 1 79(_assignment(_trgt(11))(_sens(17)))))
			(line__80(_arch 2 1 80(_assignment(_alias((positive_dp)(C_muxout(7))))(_simpleassign "not")(_trgt(12))(_sens(17(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (17(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . struct 3 -1)
)
I 000047 55 5540          1670024032330 struct
(_unit VHDL(dp 0 4(struct 1 21))
	(_version vef)
	(_time 1670024032331 2022.12.02 20:33:52)
	(_source(\../src/datapath.vhd\(\../src/dp.vhd\)))
	(_parameters tan)
	(_code 9e999990cbc9ce899b9a8ac5cf989a999e989a999e)
	(_ent
		(_time 1669770438344)
	)
	(_comp
		(mux4
			(_object
				(_port(_int sel_mux 3 1 24(_ent (_in))))
				(_port(_int in3_mux 4 1 25(_ent (_in))))
				(_port(_int in2_mux 4 1 25(_ent (_in))))
				(_port(_int in1_mux 4 1 25(_ent (_in))))
				(_port(_int in0_mux 4 1 25(_ent (_in))))
				(_port(_int out_mux 4 1 26(_ent (_out))))
			)
		)
		(acc
			(_object
				(_port(_int clk_acc -1 1 30(_ent (_in))))
				(_port(_int rst_acc -1 1 31(_ent (_in))))
				(_port(_int wr_acc -1 1 32(_ent (_in))))
				(_port(_int input_acc 5 1 33(_ent (_in))))
				(_port(_int output_acc 5 1 35(_ent (_out))))
			)
		)
		(reg_file
			(_object
				(_port(_int clk_rf -1 1 39(_ent (_in))))
				(_port(_int wr_rf -1 1 40(_ent (_in))))
				(_port(_int addr_rf 6 1 41(_ent (_in))))
				(_port(_int input_rf 7 1 42(_ent (_in))))
				(_port(_int output_rf 7 1 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int sel_alu 8 1 47(_ent (_in))))
				(_port(_int inA_alu 9 1 48(_ent (_in))))
				(_port(_int inB_alu 9 1 49(_ent (_in))))
				(_port(_int output_alu 9 1 50(_ent (_out))))
			)
		)
		(shifter
			(_object
				(_port(_int sel_shift 10 1 54(_ent (_in))))
				(_port(_int input_shift 11 1 55(_ent (_in))))
				(_port(_int output_shift 11 1 56(_ent (_out))))
			)
		)
		(tristatebuffer
			(_object
				(_port(_int E -1 1 60(_ent (_in))))
				(_port(_int D 12 1 61(_ent (_in))))
				(_port(_int Y 12 1 62(_ent (_out))))
			)
		)
	)
	(_inst UO 1 69(_comp mux4)
		(_port
			((sel_mux)(muxsel_dp))
			((in3_mux)(imm_dp))
			((in2_mux)(input_dp))
			((in1_mux)(C_rfout))
			((in0_mux)(C_shiftout))
			((out_mux)(C_muxout))
		)
		(_use(_ent . mux4)
		)
	)
	(_inst U1 1 70(_comp acc)
		(_port
			((clk_acc)(clk_dp))
			((rst_acc)(rst_dp))
			((wr_acc)(accwr_dp))
			((input_acc)(C_muxout))
			((output_acc)(C_accout))
		)
		(_use(_ent . acc)
			(_port
				((clk_acc)(clk_acc))
				((wr_acc)(wr_acc))
				((rst_acc)(rst_acc))
				((input_acc)(input_acc))
				((output_acc)(output_acc))
			)
		)
	)
	(_inst U2 1 71(_comp reg_file)
		(_port
			((clk_rf)(clk_dp))
			((wr_rf)(rfwr_dp))
			((addr_rf)(rfaddr_dp))
			((input_rf)(C_accout))
			((output_rf)(C_rfout))
		)
		(_use(_ent . reg_file)
		)
	)
	(_inst U3 1 72(_comp alu)
		(_port
			((sel_alu)(alusel_dp))
			((inA_alu)(C_accout))
			((inB_alu)(C_rfout))
			((output_alu)(C_aluout))
		)
		(_use(_ent . alu)
		)
	)
	(_inst U4 1 73(_comp shifter)
		(_port
			((sel_shift)(shiftsel_dp))
			((input_shift)(C_aluout))
			((output_shift)(C_shiftout))
		)
		(_use(_ent . shifter)
		)
	)
	(_inst U5 1 77(_comp tristatebuffer)
		(_port
			((E)(C_outen))
			((D)(C_accout))
			((Y)(output_dp))
		)
		(_use(_ent . tristatebuffer)
		)
	)
	(_object
		(_port(_int clk_dp -1 0 5(_ent(_in))))
		(_port(_int rst_dp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_dp 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_dp 1 0 8(_ent(_in))))
		(_port(_int input_dp 1 0 9(_ent(_in))))
		(_port(_int accwr_dp -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_dp 2 0 11(_ent(_in))))
		(_port(_int rfwr_dp -1 0 12(_ent(_in))))
		(_port(_int alusel_dp 2 0 13(_ent(_in))))
		(_port(_int shiftsel_dp 0 0 14(_ent(_in))))
		(_port(_int outen_dp -1 0 15(_ent(_in))))
		(_port(_int zero_dp -1 0 17(_ent(_out))))
		(_port(_int positive_dp -1 0 18(_ent(_out))))
		(_port(_int output_dp 1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 1 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 1 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 1 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 1 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 1 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_aluout 13 1 65(_arch(_uni))))
		(_sig(_int C_accout 13 1 65(_arch(_uni))))
		(_sig(_int C_rfout 13 1 65(_arch(_uni))))
		(_sig(_int C_muxout 13 1 65(_arch(_uni))))
		(_sig(_int C_shiftout 13 1 65(_arch(_uni))))
		(_sig(_int C_outen -1 1 66(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(19))(_sens(1)(10)))))
			(line__79(_arch 1 1 79(_assignment(_trgt(11))(_sens(17)))))
			(line__80(_arch 2 1 80(_assignment(_alias((positive_dp)(C_muxout(7))))(_simpleassign "not")(_trgt(12))(_sens(17(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (17(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . struct 3 -1)
)
V 000047 55 5540          1670074297019 struct
(_unit VHDL(dp 0 4(struct 1 21))
	(_version vef)
	(_time 1670074297020 2022.12.03 10:31:37)
	(_source(\../src/datapath.vhd\(\../src/dp.vhd\)))
	(_parameters tan)
	(_code 0e085f095b595e190b0a1a555f080a090e080a090e)
	(_ent
		(_time 1669770438344)
	)
	(_comp
		(mux4
			(_object
				(_port(_int sel_mux 3 1 24(_ent (_in))))
				(_port(_int in3_mux 4 1 25(_ent (_in))))
				(_port(_int in2_mux 4 1 25(_ent (_in))))
				(_port(_int in1_mux 4 1 25(_ent (_in))))
				(_port(_int in0_mux 4 1 25(_ent (_in))))
				(_port(_int out_mux 4 1 26(_ent (_out))))
			)
		)
		(acc
			(_object
				(_port(_int clk_acc -1 1 30(_ent (_in))))
				(_port(_int rst_acc -1 1 31(_ent (_in))))
				(_port(_int wr_acc -1 1 32(_ent (_in))))
				(_port(_int input_acc 5 1 33(_ent (_in))))
				(_port(_int output_acc 5 1 35(_ent (_out))))
			)
		)
		(reg_file
			(_object
				(_port(_int clk_rf -1 1 39(_ent (_in))))
				(_port(_int wr_rf -1 1 40(_ent (_in))))
				(_port(_int addr_rf 6 1 41(_ent (_in))))
				(_port(_int input_rf 7 1 42(_ent (_in))))
				(_port(_int output_rf 7 1 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int sel_alu 8 1 47(_ent (_in))))
				(_port(_int inA_alu 9 1 48(_ent (_in))))
				(_port(_int inB_alu 9 1 49(_ent (_in))))
				(_port(_int output_alu 9 1 50(_ent (_out))))
			)
		)
		(shifter
			(_object
				(_port(_int sel_shift 10 1 54(_ent (_in))))
				(_port(_int input_shift 11 1 55(_ent (_in))))
				(_port(_int output_shift 11 1 56(_ent (_out))))
			)
		)
		(tristatebuffer
			(_object
				(_port(_int E -1 1 60(_ent (_in))))
				(_port(_int D 12 1 61(_ent (_in))))
				(_port(_int Y 12 1 62(_ent (_out))))
			)
		)
	)
	(_inst UO 1 69(_comp mux4)
		(_port
			((sel_mux)(muxsel_dp))
			((in3_mux)(imm_dp))
			((in2_mux)(input_dp))
			((in1_mux)(C_rfout))
			((in0_mux)(C_shiftout))
			((out_mux)(C_muxout))
		)
		(_use(_ent . mux4)
		)
	)
	(_inst U1 1 70(_comp acc)
		(_port
			((clk_acc)(clk_dp))
			((rst_acc)(rst_dp))
			((wr_acc)(accwr_dp))
			((input_acc)(C_muxout))
			((output_acc)(C_accout))
		)
		(_use(_ent . acc)
			(_port
				((clk_acc)(clk_acc))
				((wr_acc)(wr_acc))
				((rst_acc)(rst_acc))
				((input_acc)(input_acc))
				((output_acc)(output_acc))
			)
		)
	)
	(_inst U2 1 71(_comp reg_file)
		(_port
			((clk_rf)(clk_dp))
			((wr_rf)(rfwr_dp))
			((addr_rf)(rfaddr_dp))
			((input_rf)(C_accout))
			((output_rf)(C_rfout))
		)
		(_use(_ent . reg_file)
		)
	)
	(_inst U3 1 72(_comp alu)
		(_port
			((sel_alu)(alusel_dp))
			((inA_alu)(C_accout))
			((inB_alu)(C_rfout))
			((output_alu)(C_aluout))
		)
		(_use(_ent . alu)
		)
	)
	(_inst U4 1 73(_comp shifter)
		(_port
			((sel_shift)(shiftsel_dp))
			((input_shift)(C_aluout))
			((output_shift)(C_shiftout))
		)
		(_use(_ent . shifter)
		)
	)
	(_inst U5 1 77(_comp tristatebuffer)
		(_port
			((E)(C_outen))
			((D)(C_accout))
			((Y)(output_dp))
		)
		(_use(_ent . tristatebuffer)
		)
	)
	(_object
		(_port(_int clk_dp -1 0 5(_ent(_in))))
		(_port(_int rst_dp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_dp 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_dp 1 0 8(_ent(_in))))
		(_port(_int input_dp 1 0 9(_ent(_in))))
		(_port(_int accwr_dp -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_dp 2 0 11(_ent(_in))))
		(_port(_int rfwr_dp -1 0 12(_ent(_in))))
		(_port(_int alusel_dp 2 0 13(_ent(_in))))
		(_port(_int shiftsel_dp 0 0 14(_ent(_in))))
		(_port(_int outen_dp -1 0 15(_ent(_in))))
		(_port(_int zero_dp -1 0 17(_ent(_out))))
		(_port(_int positive_dp -1 0 18(_ent(_out))))
		(_port(_int output_dp 1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 1 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 1 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 1 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 1 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 1 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_aluout 13 1 65(_arch(_uni))))
		(_sig(_int C_accout 13 1 65(_arch(_uni))))
		(_sig(_int C_rfout 13 1 65(_arch(_uni))))
		(_sig(_int C_muxout 13 1 65(_arch(_uni))))
		(_sig(_int C_shiftout 13 1 65(_arch(_uni))))
		(_sig(_int C_outen -1 1 66(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(19))(_sens(1)(10)))))
			(line__79(_arch 1 1 79(_assignment(_trgt(11))(_sens(17)))))
			(line__80(_arch 2 1 80(_assignment(_alias((positive_dp)(C_muxout(7))))(_simpleassign "not")(_trgt(12))(_sens(17(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (17(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . struct 3 -1)
)
I 000044 55 6008          1671233261184 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671233261185 2022.12.16 20:27:41)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 7f70297f2d2929692b7a6c242a787d792c797c787b)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6137          1671235011643 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235011644 2022.12.16 20:56:51)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 434044404415155542405018164441451045404447)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6168          1671235390952 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235390953 2022.12.16 21:03:10)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code f4f3a3a5f4a2a2e2f4f1e7afa1f3f6f2a7f2f7f3f0)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6168          1671235534287 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235534288 2022.12.16 21:05:34)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code e4e6b3b6e4b2b2f2e4e4f7bfb1e3e6e2b7e2e7e3e0)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6168          1671235537795 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235537796 2022.12.16 21:05:37)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 9093c19e94c6c686909083cbc5979296c396939794)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6168          1671235539081 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235539082 2022.12.16 21:05:39)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code a0a0a3f6a4f6f6b6a0a0b3fbf5a7a2a6f3a6a3a7a4)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6168          1671235539722 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235539723 2022.12.16 21:05:39)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 11111117144747071111024a441613174217121615)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6168          1671235539947 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235539948 2022.12.16 21:05:39)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code fcfcfcadabaaaaeafcfcefa7a9fbfefaaffafffbf8)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6168          1671235547210 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235547211 2022.12.16 21:05:47)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 5d535e5f0d0b0b4b5d5d4e06085a5f5b0e5b5e5a59)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6191          1671235821247 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671235821248 2022.12.16 21:10:21)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code cd9a9b999d9b9bdbcac8de9698cacfcb9ecbcecac9)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6223          1671236482389 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671236482390 2022.12.16 21:21:22)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 61346760643737776767723a346663673267626665)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6246          1671236839136 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671236839137 2022.12.16 21:27:19)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code efeaeabdbdb9b9f9e9bafcb4bae8ede9bce9ece8eb)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6305          1671238051796 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671238051797 2022.12.16 21:47:31)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code e0b4e4b2e4b6b6f6b3e7e3e3f4bbb3e6b3e6e3e7e4e7e2)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6314          1671238568819 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671238568820 2022.12.16 21:56:08)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 8788d68884d1d191d480858093dcd481d4818480838085)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6431          1671284464875 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671284464876 2022.12.17 10:41:04)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code f6a5a6a7f4a0a0e0a5f1f7f4e2ada5f0a5f0f5f1f2f1f4)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6454          1671285063119 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671285063120 2022.12.17 10:51:03)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code e0e6b7b2e4b6b6f6b3e7e0b3f4bbb3e6b3e6e3e7e4e7e2)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6477          1671285198760 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671285198761 2022.12.17 10:53:18)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code b8bfededb4eeeeaeebbfbeb9ace3ebbeebbebbbfbcbfba)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6500          1671285415952 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671285415953 2022.12.17 10:56:55)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 1c1d1f1a4b4a4a0a4f1b194e08474f1a4f1a1f1b181b1e)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6535          1671286275921 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671286275922 2022.12.17 11:11:15)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 5d53085f0d0b0b4b0e5a590849060e5b0e5b5e5a595a5f)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6570          1671286529566 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671286529567 2022.12.17 11:15:29)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 353563313463632366323e3b216e663366333632313237)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6570          1671286659245 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671286659246 2022.12.17 11:17:39)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code bdbdb6e8edebebabeebab6eba9e6eebbeebbbebab9babf)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6640          1671287119146 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671287119147 2022.12.17 11:25:19)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 2f2f782a7d7979397c287d293b747c297c292c282b282d)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6675          1671287437187 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671287437188 2022.12.17 11:30:37)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 8e8c8a81dfd8d898dd89dcdf9ad5dd88dd888d898a898c)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6710          1671287635026 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671287635027 2022.12.17 11:33:55)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 6260326364343474316532617639316431646165666560)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6745          1671287730219 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671287730220 2022.12.17 11:35:30)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 356036313463632366326232216e663366333632313237)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6768          1671288054972 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671288054973 2022.12.17 11:40:54)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code c397c497c49595d590c494ccd79890c590c5c0c4c7c4c1)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6791          1671288091476 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671288091477 2022.12.17 11:41:31)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 676567666431317134603164733c346134616460636065)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6791          1671288093669 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671288093670 2022.12.17 11:41:33)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code f3f1a2a2f4a5a5e5a0f4a5f0e7a8a0f5a0f5f0f4f7f4f1)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6814          1671288177032 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671288177033 2022.12.17 11:42:57)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 929d909c94c4c484c195c79486c9c194c1949195969590)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6837          1671288787040 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671288787041 2022.12.17 11:53:07)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 6231616364343474316537337639316431646165666560)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6860          1671288915926 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671288915927 2022.12.17 11:55:15)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code dd8fd98e8d8b8bcb8ed9de8ec9868edb8edbdedad9dadf)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1671288974766 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671288974767 2022.12.17 11:56:14)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code a9fdfeffa4ffffbffaadaba8bdf2faaffaafaaaeadaeab)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
V 000044 55 6883          1671289528272 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671289528273 2022.12.17 12:05:28)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code d4d08187d48282c287d0d6d5c08f87d287d2d7d3d0d3d6)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
V 000050 55 4072          1671290569199 structure
(_unit VHDL(cpu 0 5(structure 0 12))
	(_version vef)
	(_time 1671290569200 2022.12.17 12:22:49)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code fef9fcafaba8afe8f9f9eea5aaf8fdf9fef9fbf8fd)
	(_ent
		(_time 1671290569188)
	)
	(_comp
		(ctrl
			(_object
				(_port(_int clk_ctrl -1 0 15(_ent (_in))))
				(_port(_int rst_ctrl -1 0 16(_ent (_in))))
				(_port(_int muxsel_ctrl 1 0 17(_ent (_out))))
				(_port(_int imm_ctrl 2 0 18(_ent (_out))))
				(_port(_int accwr_ctrl -1 0 19(_ent (_out))))
				(_port(_int rfaddr_ctrl 3 0 20(_ent (_out))))
				(_port(_int rfwr_ctrl -1 0 21(_ent (_out))))
				(_port(_int alusel_ctrl 3 0 22(_ent (_out))))
				(_port(_int shiftsel_ctrl 1 0 23(_ent (_out))))
				(_port(_int outen_ctrl -1 0 24(_ent (_out))))
				(_port(_int zero_ctrl -1 0 25(_ent (_in))))
				(_port(_int positive_ctrl -1 0 26(_ent (_in))))
			)
		)
		(dp
			(_object
				(_port(_int clk_dp -1 0 30(_ent (_in))))
				(_port(_int rst_dp -1 0 31(_ent (_in))))
				(_port(_int muxsel_dp 4 0 32(_ent (_in))))
				(_port(_int imm_dp 5 0 33(_ent (_in))))
				(_port(_int input_dp 5 0 34(_ent (_in))))
				(_port(_int accwr_dp -1 0 35(_ent (_in))))
				(_port(_int rfaddr_dp 6 0 36(_ent (_in))))
				(_port(_int rfwr_dp -1 0 37(_ent (_in))))
				(_port(_int alusel_dp 6 0 38(_ent (_in))))
				(_port(_int shiftsel_dp 4 0 39(_ent (_in))))
				(_port(_int outen_dp -1 0 40(_ent (_in))))
				(_port(_int zero_dp -1 0 41(_ent (_out))))
				(_port(_int positive_dp -1 0 42(_ent (_out))))
				(_port(_int output_dp 5 0 43(_ent (_out))))
			)
		)
	)
	(_inst U0 0 53(_comp ctrl)
		(_port
			((clk_ctrl)(clk_cpu))
			((rst_ctrl)(rst_cpu))
			((muxsel_ctrl)(C_muxsel))
			((imm_ctrl)(C_immediate))
			((accwr_ctrl)(C_accwr))
			((rfaddr_ctrl)(C_rfaddr))
			((rfwr_ctrl)(C_rfwr))
			((alusel_ctrl)(C_alusel))
			((shiftsel_ctrl)(C_shiftsel))
			((outen_ctrl)(C_outen))
			((zero_ctrl)(C_zero))
			((positive_ctrl)(C_positive))
		)
		(_use(_ent . ctrl)
		)
	)
	(_inst U1 0 58(_comp dp)
		(_port
			((clk_dp)(clk_cpu))
			((rst_dp)(rst_cpu))
			((muxsel_dp)(C_muxsel))
			((imm_dp)(C_immediate))
			((input_dp)(input_cpu))
			((accwr_dp)(C_accwr))
			((rfaddr_dp)(C_rfaddr))
			((rfwr_dp)(C_rfwr))
			((alusel_dp)(C_alusel))
			((shiftsel_dp)(C_shiftsel))
			((outen_dp)(C_outen))
			((zero_dp)(C_zero))
			((positive_dp)(C_positive))
			((output_dp)(output_cpu))
		)
		(_use(_ent . dp)
		)
	)
	(_object
		(_port(_int clk_cpu -1 0 6(_ent(_in))))
		(_port(_int rst_cpu -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int input_cpu 0 0 8(_ent(_in))))
		(_port(_int output_cpu 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_immediate 7 0 46(_arch(_uni))))
		(_sig(_int C_accwr -1 0 48(_arch(_uni))))
		(_sig(_int C_rfwr -1 0 48(_arch(_uni))))
		(_sig(_int C_outen -1 0 48(_arch(_uni))))
		(_sig(_int C_zero -1 0 48(_arch(_uni))))
		(_sig(_int C_positive -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int C_muxsel 8 0 49(_arch(_uni))))
		(_sig(_int C_shiftsel 8 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int C_rfaddr 9 0 50(_arch(_uni))))
		(_sig(_int C_alusel 9 0 50(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
V 000050 55 3577          1671297715435 structure
(_unit VHDL(computer 0 5(structure 0 13))
	(_version vef)
	(_time 1671297715436 2022.12.17 14:21:55)
	(_source(\../src/computer.vhd\))
	(_parameters tan)
	(_code f8ffa8a8a6aff8effbfbeda3adfefdfffafefbfeae)
	(_ent
		(_time 1671297689731)
	)
	(_comp
		(clk_generator
			(_object
				(_port(_int clock_25Mhz -1 0 16(_ent (_in))))
				(_port(_int clock_1MHz -1 0 17(_ent (_out))))
				(_port(_int clock_100KHz -1 0 18(_ent (_out))))
				(_port(_int clock_10KHz -1 0 19(_ent (_out))))
				(_port(_int clock_1KHz -1 0 20(_ent (_out))))
				(_port(_int clock_100Hz -1 0 21(_ent (_out))))
				(_port(_int clock_10Hz -1 0 22(_ent (_out))))
				(_port(_int clock_1Hz -1 0 23(_ent (_out))))
			)
		)
		(cpu
			(_object
				(_port(_int clk_cpu -1 0 28(_ent (_in))))
				(_port(_int rst_cpu -1 0 29(_ent (_in))))
				(_port(_int input_cpu 2 0 30(_ent (_in))))
				(_port(_int output_cpu 2 0 31(_ent (_out))))
			)
		)
		(output
			(_object
				(_port(_int number 3 0 35(_ent (_in))))
				(_port(_int digit1 4 0 36(_ent (_out))))
				(_port(_int digit2 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst UO 0 45(_comp clk_generator)
		(_port
			((clock_25Mhz)(clock_25MHz))
			((clock_1MHz)(_open))
			((clock_100KHz)(_open))
			((clock_10KHz)(clk))
			((clock_1KHz)(_open))
			((clock_100Hz)(_open))
			((clock_10Hz)(_open))
			((clock_1Hz)(_open))
		)
		(_use(_implicit)
			(_port
				((clock_25Mhz)(clock_25Mhz))
				((clock_1MHz)(clock_1MHz))
				((clock_100KHz)(clock_100KHz))
				((clock_10KHz)(clock_10KHz))
				((clock_1KHz)(clock_1KHz))
				((clock_100Hz)(clock_100Hz))
				((clock_10Hz)(clock_10Hz))
				((clock_1Hz)(clock_1Hz))
			)
		)
	)
	(_inst U1 0 47(_comp cpu)
		(_port
			((clk_cpu)(clk))
			((rst_cpu)(resetN))
			((input_cpu)(input_comp))
			((output_cpu)(C_outcpu))
		)
		(_use(_ent . cpu)
		)
	)
	(_inst U2 0 48(_comp output)
		(_port
			((number)(C_outcpu))
			((digit1)(C_digit1))
			((digit2)(C_digit2))
		)
		(_use(_implicit)
			(_port
				((number)(number))
				((digit1)(digit1))
				((digit2)(digit2))
			)
		)
	)
	(_object
		(_port(_int clock_25MHz -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int input_comp 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~8}~12 0 9(_array -1((_to i 1 i 8)))))
		(_port(_int digit1_comp 1 0 9(_ent(_out))))
		(_port(_int digit2_comp 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~7}~13 0 36(_array -1((_to i 1 i 7)))))
		(_sig(_int clk -1 0 39(_arch(_uni))))
		(_sig(_int resetN -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_outcpu 5 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~7}~136 0 42(_array -1((_to i 1 i 7)))))
		(_sig(_int C_digit1 6 0 42(_arch(_uni))))
		(_sig(_int C_digit2 6 0 42(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(3))(_sens(7)(8)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(9)))))
			(line__52(_arch 2 0 52(_assignment(_alias((resetN)(reset)))(_simpleassign "not")(_trgt(6))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33751810 33686274)
	)
	(_model . structure 3 -1)
)
I 000049 55 835           1671997313484 Behavior
(_unit VHDL(alu 0 5(behavior 0 11))
	(_version vef)
	(_time 1671997313485 2022.12.25 16:41:53)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code e2e6e0b1b3b4b3f4e1e6a1b9b6e4e3e4b1e5e7e4e3)
	(_ent
		(_time 1669769855916)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_alu 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inA_alu 1 0 7(_ent(_in))))
		(_port(_int inB_alu 1 0 7(_ent(_in))))
		(_port(_int output_alu 1 0 9(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavior 1 -1)
)
I 000051 55 944           1671997313524 Behavioral
(_unit VHDL(mux4 0 4(behavioral 0 10))
	(_version vef)
	(_time 1671997313525 2022.12.25 16:41:53)
	(_source(\../src/mux4.vhd\))
	(_parameters tan)
	(_code 0105510605575d12040f455a550609020507550604)
	(_ent
		(_time 1669770255895)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel_mux 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int in3_mux 1 0 6(_ent(_in))))
		(_port(_int in2_mux 1 0 6(_ent(_in))))
		(_port(_int in1_mux 1 0 6(_ent(_in))))
		(_port(_int in0_mux 1 0 6(_ent(_in))))
		(_port(_int out_mux 1 0 8(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 5540          1671997313565 struct
(_unit VHDL(dp 0 4(struct 1 21))
	(_version vef)
	(_time 1671997313566 2022.12.25 16:41:53)
	(_source(\../src/datapath.vhd\(\../src/dp.vhd\)))
	(_parameters tan)
	(_code 30343034306760273534246b613634373036343730)
	(_ent
		(_time 1669770438344)
	)
	(_comp
		(mux4
			(_object
				(_port(_int sel_mux 3 1 24(_ent (_in))))
				(_port(_int in3_mux 4 1 25(_ent (_in))))
				(_port(_int in2_mux 4 1 25(_ent (_in))))
				(_port(_int in1_mux 4 1 25(_ent (_in))))
				(_port(_int in0_mux 4 1 25(_ent (_in))))
				(_port(_int out_mux 4 1 26(_ent (_out))))
			)
		)
		(acc
			(_object
				(_port(_int clk_acc -1 1 30(_ent (_in))))
				(_port(_int rst_acc -1 1 31(_ent (_in))))
				(_port(_int wr_acc -1 1 32(_ent (_in))))
				(_port(_int input_acc 5 1 33(_ent (_in))))
				(_port(_int output_acc 5 1 35(_ent (_out))))
			)
		)
		(reg_file
			(_object
				(_port(_int clk_rf -1 1 39(_ent (_in))))
				(_port(_int wr_rf -1 1 40(_ent (_in))))
				(_port(_int addr_rf 6 1 41(_ent (_in))))
				(_port(_int input_rf 7 1 42(_ent (_in))))
				(_port(_int output_rf 7 1 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int sel_alu 8 1 47(_ent (_in))))
				(_port(_int inA_alu 9 1 48(_ent (_in))))
				(_port(_int inB_alu 9 1 49(_ent (_in))))
				(_port(_int output_alu 9 1 50(_ent (_out))))
			)
		)
		(shifter
			(_object
				(_port(_int sel_shift 10 1 54(_ent (_in))))
				(_port(_int input_shift 11 1 55(_ent (_in))))
				(_port(_int output_shift 11 1 56(_ent (_out))))
			)
		)
		(tristatebuffer
			(_object
				(_port(_int E -1 1 60(_ent (_in))))
				(_port(_int D 12 1 61(_ent (_in))))
				(_port(_int Y 12 1 62(_ent (_out))))
			)
		)
	)
	(_inst UO 1 69(_comp mux4)
		(_port
			((sel_mux)(muxsel_dp))
			((in3_mux)(imm_dp))
			((in2_mux)(input_dp))
			((in1_mux)(C_rfout))
			((in0_mux)(C_shiftout))
			((out_mux)(C_muxout))
		)
		(_use(_ent . mux4)
		)
	)
	(_inst U1 1 70(_comp acc)
		(_port
			((clk_acc)(clk_dp))
			((rst_acc)(rst_dp))
			((wr_acc)(accwr_dp))
			((input_acc)(C_muxout))
			((output_acc)(C_accout))
		)
		(_use(_ent . acc)
			(_port
				((clk_acc)(clk_acc))
				((wr_acc)(wr_acc))
				((rst_acc)(rst_acc))
				((input_acc)(input_acc))
				((output_acc)(output_acc))
			)
		)
	)
	(_inst U2 1 71(_comp reg_file)
		(_port
			((clk_rf)(clk_dp))
			((wr_rf)(rfwr_dp))
			((addr_rf)(rfaddr_dp))
			((input_rf)(C_accout))
			((output_rf)(C_rfout))
		)
		(_use(_ent . reg_file)
		)
	)
	(_inst U3 1 72(_comp alu)
		(_port
			((sel_alu)(alusel_dp))
			((inA_alu)(C_accout))
			((inB_alu)(C_rfout))
			((output_alu)(C_aluout))
		)
		(_use(_ent . alu)
		)
	)
	(_inst U4 1 73(_comp shifter)
		(_port
			((sel_shift)(shiftsel_dp))
			((input_shift)(C_aluout))
			((output_shift)(C_shiftout))
		)
		(_use(_ent . shifter)
		)
	)
	(_inst U5 1 77(_comp tristatebuffer)
		(_port
			((E)(C_outen))
			((D)(C_accout))
			((Y)(output_dp))
		)
		(_use(_ent . tristatebuffer)
		)
	)
	(_object
		(_port(_int clk_dp -1 0 5(_ent(_in))))
		(_port(_int rst_dp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_dp 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_dp 1 0 8(_ent(_in))))
		(_port(_int input_dp 1 0 9(_ent(_in))))
		(_port(_int accwr_dp -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_dp 2 0 11(_ent(_in))))
		(_port(_int rfwr_dp -1 0 12(_ent(_in))))
		(_port(_int alusel_dp 2 0 13(_ent(_in))))
		(_port(_int shiftsel_dp 0 0 14(_ent(_in))))
		(_port(_int outen_dp -1 0 15(_ent(_in))))
		(_port(_int zero_dp -1 0 17(_ent(_out))))
		(_port(_int positive_dp -1 0 18(_ent(_out))))
		(_port(_int output_dp 1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 1 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 1 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 1 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 1 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 1 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_aluout 13 1 65(_arch(_uni))))
		(_sig(_int C_accout 13 1 65(_arch(_uni))))
		(_sig(_int C_rfout 13 1 65(_arch(_uni))))
		(_sig(_int C_muxout 13 1 65(_arch(_uni))))
		(_sig(_int C_shiftout 13 1 65(_arch(_uni))))
		(_sig(_int C_outen -1 1 66(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(19))(_sens(1)(10)))))
			(line__79(_arch 1 1 79(_assignment(_trgt(11))(_sens(17)))))
			(line__80(_arch 2 1 80(_assignment(_alias((positive_dp)(C_muxout(7))))(_simpleassign "not")(_trgt(12))(_sens(17(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (17(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . struct 3 -1)
)
I 000051 55 936           1671997313612 Behavioral
(_unit VHDL(acc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1671997313613 2022.12.25 16:41:53)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 5f5b5a5c0a0808495f504c050d595e595c595c595e)
	(_ent
		(_time 1669771668181)
	)
	(_object
		(_port(_int clk_acc -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_acc -1 0 7(_ent(_in)(_event))))
		(_port(_int rst_acc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_acc 0 0 9(_ent(_in))))
		(_port(_int output_acc 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1226          1671997313659 Behavioral
(_unit VHDL(reg_file 0 5(behavioral 0 13))
	(_version vef)
	(_time 1671997313660 2022.12.25 16:41:53)
	(_source(\../src/reg_file.vhd\))
	(_parameters tan)
	(_code 8e8b8880ded9dd9bd9db98d4d688dd888b898c888b)
	(_ent
		(_time 1669941727388)
	)
	(_object
		(_port(_int clk_rf -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_rf -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int addr_rf 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_rf 1 0 9(_ent(_in))))
		(_port(_int output_rf 1 0 10(_ent(_out))))
		(_type(_int Reg 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int RegArr 0 15(_array 2((_to i 0 i 7)))))
		(_sig(_int rf 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(4))(_sens(0)(1)(2)(5)(3))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 826           1671997313698 Behavioral
(_unit VHDL(shifter 0 4(behavioral 0 10))
	(_version vef)
	(_time 1671997313699 2022.12.25 16:41:53)
	(_source(\../src/shifter.vhd\))
	(_parameters tan)
	(_code ada8aafaf1faf0bbaaa2b9f7f9aaafaaaeaba5aba4)
	(_ent
		(_time 1669942886047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel_shift 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int input_shift 1 0 6(_ent(_in))))
		(_port(_int output_shift 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 727           1671997313736 Behavioral
(_unit VHDL(tristatebuffer 0 4(behavioral 0 10))
	(_version vef)
	(_time 1671997313737 2022.12.25 16:41:53)
	(_source(\../src/tristatebuffer.vhd\))
	(_parameters tan)
	(_code dcd9dc8f8d8b81cbded8c8868cdbd8dad9dadedbd9)
	(_ent
		(_time 1669943276696)
	)
	(_object
		(_port(_int E -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 6883          1671997313779 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1671997313780 2022.12.25 16:41:53)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 0b0f0d0c5d5d5d1d580f090a1f50580d580d080c0f0c09)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(12))(_sens(0)(1))(_mon)(_read(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000050 55 4072          1671997313827 structure
(_unit VHDL(cpu 0 5(structure 0 12))
	(_version vef)
	(_time 1671997313828 2022.12.25 16:41:53)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 3a3e3c3e6b6c6b2c3d3d2a616e3c393d3a3d3f3c39)
	(_ent
		(_time 1671290569187)
	)
	(_comp
		(ctrl
			(_object
				(_port(_int clk_ctrl -1 0 15(_ent (_in))))
				(_port(_int rst_ctrl -1 0 16(_ent (_in))))
				(_port(_int muxsel_ctrl 1 0 17(_ent (_out))))
				(_port(_int imm_ctrl 2 0 18(_ent (_out))))
				(_port(_int accwr_ctrl -1 0 19(_ent (_out))))
				(_port(_int rfaddr_ctrl 3 0 20(_ent (_out))))
				(_port(_int rfwr_ctrl -1 0 21(_ent (_out))))
				(_port(_int alusel_ctrl 3 0 22(_ent (_out))))
				(_port(_int shiftsel_ctrl 1 0 23(_ent (_out))))
				(_port(_int outen_ctrl -1 0 24(_ent (_out))))
				(_port(_int zero_ctrl -1 0 25(_ent (_in))))
				(_port(_int positive_ctrl -1 0 26(_ent (_in))))
			)
		)
		(dp
			(_object
				(_port(_int clk_dp -1 0 30(_ent (_in))))
				(_port(_int rst_dp -1 0 31(_ent (_in))))
				(_port(_int muxsel_dp 4 0 32(_ent (_in))))
				(_port(_int imm_dp 5 0 33(_ent (_in))))
				(_port(_int input_dp 5 0 34(_ent (_in))))
				(_port(_int accwr_dp -1 0 35(_ent (_in))))
				(_port(_int rfaddr_dp 6 0 36(_ent (_in))))
				(_port(_int rfwr_dp -1 0 37(_ent (_in))))
				(_port(_int alusel_dp 6 0 38(_ent (_in))))
				(_port(_int shiftsel_dp 4 0 39(_ent (_in))))
				(_port(_int outen_dp -1 0 40(_ent (_in))))
				(_port(_int zero_dp -1 0 41(_ent (_out))))
				(_port(_int positive_dp -1 0 42(_ent (_out))))
				(_port(_int output_dp 5 0 43(_ent (_out))))
			)
		)
	)
	(_inst U0 0 53(_comp ctrl)
		(_port
			((clk_ctrl)(clk_cpu))
			((rst_ctrl)(rst_cpu))
			((muxsel_ctrl)(C_muxsel))
			((imm_ctrl)(C_immediate))
			((accwr_ctrl)(C_accwr))
			((rfaddr_ctrl)(C_rfaddr))
			((rfwr_ctrl)(C_rfwr))
			((alusel_ctrl)(C_alusel))
			((shiftsel_ctrl)(C_shiftsel))
			((outen_ctrl)(C_outen))
			((zero_ctrl)(C_zero))
			((positive_ctrl)(C_positive))
		)
		(_use(_ent . ctrl)
		)
	)
	(_inst U1 0 58(_comp dp)
		(_port
			((clk_dp)(clk_cpu))
			((rst_dp)(rst_cpu))
			((muxsel_dp)(C_muxsel))
			((imm_dp)(C_immediate))
			((input_dp)(input_cpu))
			((accwr_dp)(C_accwr))
			((rfaddr_dp)(C_rfaddr))
			((rfwr_dp)(C_rfwr))
			((alusel_dp)(C_alusel))
			((shiftsel_dp)(C_shiftsel))
			((outen_dp)(C_outen))
			((zero_dp)(C_zero))
			((positive_dp)(C_positive))
			((output_dp)(output_cpu))
		)
		(_use(_ent . dp)
		)
	)
	(_object
		(_port(_int clk_cpu -1 0 6(_ent(_in))))
		(_port(_int rst_cpu -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int input_cpu 0 0 8(_ent(_in))))
		(_port(_int output_cpu 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_immediate 7 0 46(_arch(_uni))))
		(_sig(_int C_accwr -1 0 48(_arch(_uni))))
		(_sig(_int C_rfwr -1 0 48(_arch(_uni))))
		(_sig(_int C_outen -1 0 48(_arch(_uni))))
		(_sig(_int C_zero -1 0 48(_arch(_uni))))
		(_sig(_int C_positive -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int C_muxsel 8 0 49(_arch(_uni))))
		(_sig(_int C_shiftsel 8 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int C_rfaddr 9 0 50(_arch(_uni))))
		(_sig(_int C_alusel 9 0 50(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
I 000050 55 3577          1671997313845 structure
(_unit VHDL(computer 0 5(structure 0 13))
	(_version vef)
	(_time 1671997313846 2022.12.25 16:41:53)
	(_source(\../src/computer.vhd\))
	(_parameters tan)
	(_code 494d4f4b161e495e4a4a5c121c4f4c4e4b4f4a4f1f)
	(_ent
		(_time 1671297689731)
	)
	(_comp
		(clk_generator
			(_object
				(_port(_int clock_25Mhz -1 0 16(_ent (_in))))
				(_port(_int clock_1MHz -1 0 17(_ent (_out))))
				(_port(_int clock_100KHz -1 0 18(_ent (_out))))
				(_port(_int clock_10KHz -1 0 19(_ent (_out))))
				(_port(_int clock_1KHz -1 0 20(_ent (_out))))
				(_port(_int clock_100Hz -1 0 21(_ent (_out))))
				(_port(_int clock_10Hz -1 0 22(_ent (_out))))
				(_port(_int clock_1Hz -1 0 23(_ent (_out))))
			)
		)
		(cpu
			(_object
				(_port(_int clk_cpu -1 0 28(_ent (_in))))
				(_port(_int rst_cpu -1 0 29(_ent (_in))))
				(_port(_int input_cpu 2 0 30(_ent (_in))))
				(_port(_int output_cpu 2 0 31(_ent (_out))))
			)
		)
		(output
			(_object
				(_port(_int number 3 0 35(_ent (_in))))
				(_port(_int digit1 4 0 36(_ent (_out))))
				(_port(_int digit2 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst UO 0 45(_comp clk_generator)
		(_port
			((clock_25Mhz)(clock_25MHz))
			((clock_1MHz)(_open))
			((clock_100KHz)(_open))
			((clock_10KHz)(clk))
			((clock_1KHz)(_open))
			((clock_100Hz)(_open))
			((clock_10Hz)(_open))
			((clock_1Hz)(_open))
		)
		(_use(_implicit)
			(_port
				((clock_25Mhz)(clock_25Mhz))
				((clock_1MHz)(clock_1MHz))
				((clock_100KHz)(clock_100KHz))
				((clock_10KHz)(clock_10KHz))
				((clock_1KHz)(clock_1KHz))
				((clock_100Hz)(clock_100Hz))
				((clock_10Hz)(clock_10Hz))
				((clock_1Hz)(clock_1Hz))
			)
		)
	)
	(_inst U1 0 47(_comp cpu)
		(_port
			((clk_cpu)(clk))
			((rst_cpu)(resetN))
			((input_cpu)(input_comp))
			((output_cpu)(C_outcpu))
		)
		(_use(_ent . cpu)
		)
	)
	(_inst U2 0 48(_comp output)
		(_port
			((number)(C_outcpu))
			((digit1)(C_digit1))
			((digit2)(C_digit2))
		)
		(_use(_implicit)
			(_port
				((number)(number))
				((digit1)(digit1))
				((digit2)(digit2))
			)
		)
	)
	(_object
		(_port(_int clock_25MHz -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int input_comp 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~8}~12 0 9(_array -1((_to i 1 i 8)))))
		(_port(_int digit1_comp 1 0 9(_ent(_out))))
		(_port(_int digit2_comp 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~7}~13 0 36(_array -1((_to i 1 i 7)))))
		(_sig(_int clk -1 0 39(_arch(_uni))))
		(_sig(_int resetN -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_outcpu 5 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~7}~136 0 42(_array -1((_to i 1 i 7)))))
		(_sig(_int C_digit1 6 0 42(_arch(_uni))))
		(_sig(_int C_digit2 6 0 42(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(3))(_sens(7)(8)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(9)))))
			(line__52(_arch 2 0 52(_assignment(_alias((resetN)(reset)))(_simpleassign "not")(_trgt(6))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33751810 33686274)
	)
	(_model . structure 3 -1)
)
I 000044 55 6883          1672002134374 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672002134375 2022.12.25 18:02:14)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 7d297d7d2d2b2b6b2e797f7d69262e7b2e7b7e7a797a7f)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1672008447467 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672008447468 2022.12.25 19:47:27)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 4244154144141454114640425619114411444145464540)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1672008829009 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672008829010 2022.12.25 19:53:49)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 9dcfc893cdcbcb8bce999f9d89c6ce9bce9b9e9a999a9f)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1672009150152 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672009150153 2022.12.25 19:59:10)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 2277272724747434712620223679712471242125262520)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1672009230064 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672009230065 2022.12.25 20:00:30)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 441412474412125217404644501f174217424743404346)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1672010403099 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672010403100 2022.12.25 20:20:03)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 6b386c6a3d3d3d7d386f696b7f30386d386d686c6f6c69)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1672011039680 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672011039681 2022.12.25 20:30:39)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 1d124c1b4d4b4b0b4e191f1d09464e1b4e1b1e1a191a1f)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1672011253636 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672011253637 2022.12.25 20:34:13)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code de8c888d8f8888c88ddadcdeca858dd88dd8ddd9dad9dc)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 50528770)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6814          1672011695785 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672011695786 2022.12.25 20:41:35)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code fbf4acaaadadadeda8fff9ffefa0a8fda8fdf8fcfffcf9)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(33686018 50529027)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6837          1672012768208 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672012768209 2022.12.25 20:59:28)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 207071252476763673242223347b732673262327242722)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(12))(_sens(0)(1))(_mon)(_read(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(33686018 50529027)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6837          1672184495907 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672184495908 2022.12.27 20:41:35)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 202021252476763673242223347b732673262327242722)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(33686018 50529027)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6883          1672184895388 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672184895389 2022.12.27 20:48:15)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 9c9dce92cbcaca8acf989d9388c7cf9acf9a9f9b989b9e)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(33686018 33751555)
		(33751554 50463234)
		(50529027 33686018)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 50463234)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6837          1672185445638 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672185445639 2022.12.27 20:57:25)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 065505010450501055020709125d550055000501020104)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(33686018 50529027)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6860          1672186522051 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672186522052 2022.12.27 21:15:22)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code bdbfede8edebebabeeb9bceea9e6eebbeebbbebab9babf)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(33686018 50529027)
		(50463234 33686018)
		(33686275 50463234)
		(33751554 33686018)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6814          1672357899312 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672357899313 2022.12.29 20:51:39)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code c3c0c897c49595d590c7c297d79890c590c5c0c4c7c4c1)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(12))(_sens(0)(1))(_mon)(_read(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(33686018 50529027)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000049 55 835           1672359213323 Behavior
(_unit VHDL(alu 0 5(behavior 0 11))
	(_version vef)
	(_time 1672359213324 2022.12.29 21:13:33)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code b3b3b7e7e3e5e2a5b0b7f0e8e7b5b2b5e0b4b6b5b2)
	(_ent
		(_time 1669769855916)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_alu 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inA_alu 1 0 7(_ent(_in))))
		(_port(_int inB_alu 1 0 7(_ent(_in))))
		(_port(_int output_alu 1 0 9(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavior 1 -1)
)
V 000051 55 944           1672359213375 Behavioral
(_unit VHDL(mux4 0 4(behavioral 0 10))
	(_version vef)
	(_time 1672359213376 2022.12.29 21:13:33)
	(_source(\../src/mux4.vhd\))
	(_parameters tan)
	(_code e1e1b0b3e5b7bdf2e4efa5bab5e6e9e2e5e7b5e6e4)
	(_ent
		(_time 1669770255895)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel_mux 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int in3_mux 1 0 6(_ent(_in))))
		(_port(_int in2_mux 1 0 6(_ent(_in))))
		(_port(_int in1_mux 1 0 6(_ent(_in))))
		(_port(_int in0_mux 1 0 6(_ent(_in))))
		(_port(_int out_mux 1 0 8(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 5540          1672359213424 struct
(_unit VHDL(dp 0 4(struct 1 21))
	(_version vef)
	(_time 1672359213425 2022.12.29 21:13:33)
	(_source(\../src/datapath.vhd\(\../src/dp.vhd\)))
	(_parameters tan)
	(_code 10101216104740071514044b411614171016141710)
	(_ent
		(_time 1669770438344)
	)
	(_comp
		(mux4
			(_object
				(_port(_int sel_mux 3 1 24(_ent (_in))))
				(_port(_int in3_mux 4 1 25(_ent (_in))))
				(_port(_int in2_mux 4 1 25(_ent (_in))))
				(_port(_int in1_mux 4 1 25(_ent (_in))))
				(_port(_int in0_mux 4 1 25(_ent (_in))))
				(_port(_int out_mux 4 1 26(_ent (_out))))
			)
		)
		(acc
			(_object
				(_port(_int clk_acc -1 1 30(_ent (_in))))
				(_port(_int rst_acc -1 1 31(_ent (_in))))
				(_port(_int wr_acc -1 1 32(_ent (_in))))
				(_port(_int input_acc 5 1 33(_ent (_in))))
				(_port(_int output_acc 5 1 35(_ent (_out))))
			)
		)
		(reg_file
			(_object
				(_port(_int clk_rf -1 1 39(_ent (_in))))
				(_port(_int wr_rf -1 1 40(_ent (_in))))
				(_port(_int addr_rf 6 1 41(_ent (_in))))
				(_port(_int input_rf 7 1 42(_ent (_in))))
				(_port(_int output_rf 7 1 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int sel_alu 8 1 47(_ent (_in))))
				(_port(_int inA_alu 9 1 48(_ent (_in))))
				(_port(_int inB_alu 9 1 49(_ent (_in))))
				(_port(_int output_alu 9 1 50(_ent (_out))))
			)
		)
		(shifter
			(_object
				(_port(_int sel_shift 10 1 54(_ent (_in))))
				(_port(_int input_shift 11 1 55(_ent (_in))))
				(_port(_int output_shift 11 1 56(_ent (_out))))
			)
		)
		(tristatebuffer
			(_object
				(_port(_int E -1 1 60(_ent (_in))))
				(_port(_int D 12 1 61(_ent (_in))))
				(_port(_int Y 12 1 62(_ent (_out))))
			)
		)
	)
	(_inst UO 1 69(_comp mux4)
		(_port
			((sel_mux)(muxsel_dp))
			((in3_mux)(imm_dp))
			((in2_mux)(input_dp))
			((in1_mux)(C_rfout))
			((in0_mux)(C_shiftout))
			((out_mux)(C_muxout))
		)
		(_use(_ent . mux4)
		)
	)
	(_inst U1 1 70(_comp acc)
		(_port
			((clk_acc)(clk_dp))
			((rst_acc)(rst_dp))
			((wr_acc)(accwr_dp))
			((input_acc)(C_muxout))
			((output_acc)(C_accout))
		)
		(_use(_ent . acc)
			(_port
				((clk_acc)(clk_acc))
				((wr_acc)(wr_acc))
				((rst_acc)(rst_acc))
				((input_acc)(input_acc))
				((output_acc)(output_acc))
			)
		)
	)
	(_inst U2 1 71(_comp reg_file)
		(_port
			((clk_rf)(clk_dp))
			((wr_rf)(rfwr_dp))
			((addr_rf)(rfaddr_dp))
			((input_rf)(C_accout))
			((output_rf)(C_rfout))
		)
		(_use(_ent . reg_file)
		)
	)
	(_inst U3 1 72(_comp alu)
		(_port
			((sel_alu)(alusel_dp))
			((inA_alu)(C_accout))
			((inB_alu)(C_rfout))
			((output_alu)(C_aluout))
		)
		(_use(_ent . alu)
		)
	)
	(_inst U4 1 73(_comp shifter)
		(_port
			((sel_shift)(shiftsel_dp))
			((input_shift)(C_aluout))
			((output_shift)(C_shiftout))
		)
		(_use(_ent . shifter)
		)
	)
	(_inst U5 1 77(_comp tristatebuffer)
		(_port
			((E)(C_outen))
			((D)(C_accout))
			((Y)(output_dp))
		)
		(_use(_ent . tristatebuffer)
		)
	)
	(_object
		(_port(_int clk_dp -1 0 5(_ent(_in))))
		(_port(_int rst_dp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_dp 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_dp 1 0 8(_ent(_in))))
		(_port(_int input_dp 1 0 9(_ent(_in))))
		(_port(_int accwr_dp -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_dp 2 0 11(_ent(_in))))
		(_port(_int rfwr_dp -1 0 12(_ent(_in))))
		(_port(_int alusel_dp 2 0 13(_ent(_in))))
		(_port(_int shiftsel_dp 0 0 14(_ent(_in))))
		(_port(_int outen_dp -1 0 15(_ent(_in))))
		(_port(_int zero_dp -1 0 17(_ent(_out))))
		(_port(_int positive_dp -1 0 18(_ent(_out))))
		(_port(_int output_dp 1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 1 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 1 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 1 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 1 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 1 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_aluout 13 1 65(_arch(_uni))))
		(_sig(_int C_accout 13 1 65(_arch(_uni))))
		(_sig(_int C_rfout 13 1 65(_arch(_uni))))
		(_sig(_int C_muxout 13 1 65(_arch(_uni))))
		(_sig(_int C_shiftout 13 1 65(_arch(_uni))))
		(_sig(_int C_outen -1 1 66(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(19))(_sens(1)(10)))))
			(line__79(_arch 1 1 79(_assignment(_trgt(11))(_sens(17)))))
			(line__80(_arch 2 1 80(_assignment(_alias((positive_dp)(C_muxout(7))))(_simpleassign "not")(_trgt(12))(_sens(17(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (17(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . struct 3 -1)
)
V 000051 55 936           1672359213482 Behavioral
(_unit VHDL(acc 0 5(behavioral 0 13))
	(_version vef)
	(_time 1672359213483 2022.12.29 21:13:33)
	(_source(\../src/acc.vhd\))
	(_parameters tan)
	(_code 4f4f484d1a1818594f405c151d494e494c494c494e)
	(_ent
		(_time 1669771668181)
	)
	(_object
		(_port(_int clk_acc -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_acc -1 0 7(_ent(_in)(_event))))
		(_port(_int rst_acc -1 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_acc 0 0 9(_ent(_in))))
		(_port(_int output_acc 0 0 10(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1226          1672359213533 Behavioral
(_unit VHDL(reg_file 0 5(behavioral 0 13))
	(_version vef)
	(_time 1672359213534 2022.12.29 21:13:33)
	(_source(\../src/reg_file.vhd\))
	(_parameters tan)
	(_code 8d8c8983dcdade98dad89bd7d58bde8b888a8f8b88)
	(_ent
		(_time 1669941727388)
	)
	(_object
		(_port(_int clk_rf -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_rf -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int addr_rf 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_rf 1 0 9(_ent(_in))))
		(_port(_int output_rf 1 0 10(_ent(_out))))
		(_type(_int Reg 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int RegArr 0 15(_array 2((_to i 0 i 7)))))
		(_sig(_int rf 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(4))(_sens(0)(1)(2)(5)(3))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
V 000051 55 826           1672359213576 Behavioral
(_unit VHDL(shifter 0 4(behavioral 0 10))
	(_version vef)
	(_time 1672359213577 2022.12.29 21:13:33)
	(_source(\../src/shifter.vhd\))
	(_parameters tan)
	(_code adaca8faf1faf0bbaaa2b9f7f9aaafaaaeaba5aba4)
	(_ent
		(_time 1669942886047)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 5(_array -1((_dto i 1 i 0)))))
		(_port(_int sel_shift 0 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int input_shift 1 0 6(_ent(_in))))
		(_port(_int output_shift 1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 727           1672359213617 Behavioral
(_unit VHDL(tristatebuffer 0 4(behavioral 0 10))
	(_version vef)
	(_time 1672359213618 2022.12.29 21:13:33)
	(_source(\../src/tristatebuffer.vhd\))
	(_parameters tan)
	(_code dbdad9888b8c86ccd9dfcf818bdcdfdddeddd9dcde)
	(_ent
		(_time 1669943276696)
	)
	(_object
		(_port(_int E -1 0 5(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 6(_array -1((_dto i 7 i 0)))))
		(_port(_int D 0 0 6(_ent(_in))))
		(_port(_int Y 0 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(67372036 67372036)
	)
	(_model . Behavioral 1 -1)
)
V 000050 55 4072          1672359213663 structure
(_unit VHDL(cpu 0 5(structure 0 12))
	(_version vef)
	(_time 1672359213664 2022.12.29 21:13:33)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 0a0a0e0d5b5c5b1c0d0d1a515e0c090d0a0d0f0c09)
	(_ent
		(_time 1671290569187)
	)
	(_comp
		(ctrl
			(_object
				(_port(_int clk_ctrl -1 0 15(_ent (_in))))
				(_port(_int rst_ctrl -1 0 16(_ent (_in))))
				(_port(_int muxsel_ctrl 1 0 17(_ent (_out))))
				(_port(_int imm_ctrl 2 0 18(_ent (_out))))
				(_port(_int accwr_ctrl -1 0 19(_ent (_out))))
				(_port(_int rfaddr_ctrl 3 0 20(_ent (_out))))
				(_port(_int rfwr_ctrl -1 0 21(_ent (_out))))
				(_port(_int alusel_ctrl 3 0 22(_ent (_out))))
				(_port(_int shiftsel_ctrl 1 0 23(_ent (_out))))
				(_port(_int outen_ctrl -1 0 24(_ent (_out))))
				(_port(_int zero_ctrl -1 0 25(_ent (_in))))
				(_port(_int positive_ctrl -1 0 26(_ent (_in))))
			)
		)
		(dp
			(_object
				(_port(_int clk_dp -1 0 30(_ent (_in))))
				(_port(_int rst_dp -1 0 31(_ent (_in))))
				(_port(_int muxsel_dp 4 0 32(_ent (_in))))
				(_port(_int imm_dp 5 0 33(_ent (_in))))
				(_port(_int input_dp 5 0 34(_ent (_in))))
				(_port(_int accwr_dp -1 0 35(_ent (_in))))
				(_port(_int rfaddr_dp 6 0 36(_ent (_in))))
				(_port(_int rfwr_dp -1 0 37(_ent (_in))))
				(_port(_int alusel_dp 6 0 38(_ent (_in))))
				(_port(_int shiftsel_dp 4 0 39(_ent (_in))))
				(_port(_int outen_dp -1 0 40(_ent (_in))))
				(_port(_int zero_dp -1 0 41(_ent (_out))))
				(_port(_int positive_dp -1 0 42(_ent (_out))))
				(_port(_int output_dp 5 0 43(_ent (_out))))
			)
		)
	)
	(_inst U0 0 53(_comp ctrl)
		(_port
			((clk_ctrl)(clk_cpu))
			((rst_ctrl)(rst_cpu))
			((muxsel_ctrl)(C_muxsel))
			((imm_ctrl)(C_immediate))
			((accwr_ctrl)(C_accwr))
			((rfaddr_ctrl)(C_rfaddr))
			((rfwr_ctrl)(C_rfwr))
			((alusel_ctrl)(C_alusel))
			((shiftsel_ctrl)(C_shiftsel))
			((outen_ctrl)(C_outen))
			((zero_ctrl)(C_zero))
			((positive_ctrl)(C_positive))
		)
		(_use(_ent . ctrl)
		)
	)
	(_inst U1 0 58(_comp dp)
		(_port
			((clk_dp)(clk_cpu))
			((rst_dp)(rst_cpu))
			((muxsel_dp)(C_muxsel))
			((imm_dp)(C_immediate))
			((input_dp)(input_cpu))
			((accwr_dp)(C_accwr))
			((rfaddr_dp)(C_rfaddr))
			((rfwr_dp)(C_rfwr))
			((alusel_dp)(C_alusel))
			((shiftsel_dp)(C_shiftsel))
			((outen_dp)(C_outen))
			((zero_dp)(C_zero))
			((positive_dp)(C_positive))
			((output_dp)(output_cpu))
		)
		(_use(_ent . dp)
		)
	)
	(_object
		(_port(_int clk_cpu -1 0 6(_ent(_in))))
		(_port(_int rst_cpu -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int input_cpu 0 0 8(_ent(_in))))
		(_port(_int output_cpu 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~132 0 32(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 0 36(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 46(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_immediate 7 0 46(_arch(_uni))))
		(_sig(_int C_accwr -1 0 48(_arch(_uni))))
		(_sig(_int C_rfwr -1 0 48(_arch(_uni))))
		(_sig(_int C_outen -1 0 48(_arch(_uni))))
		(_sig(_int C_zero -1 0 48(_arch(_uni))))
		(_sig(_int C_positive -1 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int C_muxsel 8 0 49(_arch(_uni))))
		(_sig(_int C_shiftsel 8 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 50(_array -1((_dto i 2 i 0)))))
		(_sig(_int C_rfaddr 9 0 50(_arch(_uni))))
		(_sig(_int C_alusel 9 0 50(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
)
V 000050 55 3577          1672359213675 structure
(_unit VHDL(computer 0 5(structure 0 13))
	(_version vef)
	(_time 1672359213676 2022.12.29 21:13:33)
	(_source(\../src/computer.vhd\))
	(_parameters tan)
	(_code 1a1a1e1d1d4d1a0d19190f414f1c1f1d181c191c4c)
	(_ent
		(_time 1671297689731)
	)
	(_comp
		(clk_generator
			(_object
				(_port(_int clock_25Mhz -1 0 16(_ent (_in))))
				(_port(_int clock_1MHz -1 0 17(_ent (_out))))
				(_port(_int clock_100KHz -1 0 18(_ent (_out))))
				(_port(_int clock_10KHz -1 0 19(_ent (_out))))
				(_port(_int clock_1KHz -1 0 20(_ent (_out))))
				(_port(_int clock_100Hz -1 0 21(_ent (_out))))
				(_port(_int clock_10Hz -1 0 22(_ent (_out))))
				(_port(_int clock_1Hz -1 0 23(_ent (_out))))
			)
		)
		(cpu
			(_object
				(_port(_int clk_cpu -1 0 28(_ent (_in))))
				(_port(_int rst_cpu -1 0 29(_ent (_in))))
				(_port(_int input_cpu 2 0 30(_ent (_in))))
				(_port(_int output_cpu 2 0 31(_ent (_out))))
			)
		)
		(output
			(_object
				(_port(_int number 3 0 35(_ent (_in))))
				(_port(_int digit1 4 0 36(_ent (_out))))
				(_port(_int digit2 4 0 36(_ent (_out))))
			)
		)
	)
	(_inst UO 0 45(_comp clk_generator)
		(_port
			((clock_25Mhz)(clock_25MHz))
			((clock_1MHz)(_open))
			((clock_100KHz)(_open))
			((clock_10KHz)(clk))
			((clock_1KHz)(_open))
			((clock_100Hz)(_open))
			((clock_10Hz)(_open))
			((clock_1Hz)(_open))
		)
		(_use(_implicit)
			(_port
				((clock_25Mhz)(clock_25Mhz))
				((clock_1MHz)(clock_1MHz))
				((clock_100KHz)(clock_100KHz))
				((clock_10KHz)(clock_10KHz))
				((clock_1KHz)(clock_1KHz))
				((clock_100Hz)(clock_100Hz))
				((clock_10Hz)(clock_10Hz))
				((clock_1Hz)(clock_1Hz))
			)
		)
	)
	(_inst U1 0 47(_comp cpu)
		(_port
			((clk_cpu)(clk))
			((rst_cpu)(resetN))
			((input_cpu)(input_comp))
			((output_cpu)(C_outcpu))
		)
		(_use(_ent . cpu)
		)
	)
	(_inst U2 0 48(_comp output)
		(_port
			((number)(C_outcpu))
			((digit1)(C_digit1))
			((digit2)(C_digit2))
		)
		(_use(_implicit)
			(_port
				((number)(number))
				((digit1)(digit1))
				((digit2)(digit2))
			)
		)
	)
	(_object
		(_port(_int clock_25MHz -1 0 6(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int input_comp 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~8}~12 0 9(_array -1((_to i 1 i 8)))))
		(_port(_int digit1_comp 1 0 9(_ent(_out))))
		(_port(_int digit2_comp 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 35(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~7}~13 0 36(_array -1((_to i 1 i 7)))))
		(_sig(_int clk -1 0 39(_arch(_uni))))
		(_sig(_int resetN -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 0 41(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_outcpu 5 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~7}~136 0 42(_array -1((_to i 1 i 7)))))
		(_sig(_int C_digit1 6 0 42(_arch(_uni))))
		(_sig(_int C_digit2 6 0 42(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(3))(_sens(7)(8)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(9)))))
			(line__52(_arch 2 0 52(_assignment(_alias((resetN)(reset)))(_simpleassign "not")(_trgt(6))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith)))
	(_static
		(33751810 33686274)
	)
	(_model . structure 3 -1)
)
I 000044 55 6837          1672359705230 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672359705231 2022.12.29 21:21:45)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 356631313463632366313466216e663366333632313237)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(33686018 50529027)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6837          1672579352780 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672579352781 2023.01.01 10:22:32)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 1a1b4c1c4f4c4c0c491e1b490e41491c491c191d1e1d18)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(33686018 50529027)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
V 000047 55 5540          1672582823145 struct
(_unit VHDL(dp 0 4(struct 1 21))
	(_version vef)
	(_time 1672582823146 2023.01.01 11:20:23)
	(_source(\../src/datapath.vhd\(\../src/dp.vhd\)))
	(_parameters tan)
	(_code 323334363065622537322669633436353234363532)
	(_ent
		(_time 1669770438344)
	)
	(_comp
		(mux4
			(_object
				(_port(_int sel_mux 3 1 24(_ent (_in))))
				(_port(_int in3_mux 4 1 25(_ent (_in))))
				(_port(_int in2_mux 4 1 25(_ent (_in))))
				(_port(_int in1_mux 4 1 25(_ent (_in))))
				(_port(_int in0_mux 4 1 25(_ent (_in))))
				(_port(_int out_mux 4 1 26(_ent (_out))))
			)
		)
		(acc
			(_object
				(_port(_int clk_acc -1 1 30(_ent (_in))))
				(_port(_int rst_acc -1 1 31(_ent (_in))))
				(_port(_int wr_acc -1 1 32(_ent (_in))))
				(_port(_int input_acc 5 1 33(_ent (_in))))
				(_port(_int output_acc 5 1 35(_ent (_out))))
			)
		)
		(reg_file
			(_object
				(_port(_int clk_rf -1 1 39(_ent (_in))))
				(_port(_int wr_rf -1 1 40(_ent (_in))))
				(_port(_int addr_rf 6 1 41(_ent (_in))))
				(_port(_int input_rf 7 1 42(_ent (_in))))
				(_port(_int output_rf 7 1 43(_ent (_out))))
			)
		)
		(alu
			(_object
				(_port(_int sel_alu 8 1 47(_ent (_in))))
				(_port(_int inA_alu 9 1 48(_ent (_in))))
				(_port(_int inB_alu 9 1 49(_ent (_in))))
				(_port(_int output_alu 9 1 50(_ent (_out))))
			)
		)
		(shifter
			(_object
				(_port(_int sel_shift 10 1 54(_ent (_in))))
				(_port(_int input_shift 11 1 55(_ent (_in))))
				(_port(_int output_shift 11 1 56(_ent (_out))))
			)
		)
		(tristatebuffer
			(_object
				(_port(_int E -1 1 60(_ent (_in))))
				(_port(_int D 12 1 61(_ent (_in))))
				(_port(_int Y 12 1 62(_ent (_out))))
			)
		)
	)
	(_inst UO 1 69(_comp mux4)
		(_port
			((sel_mux)(muxsel_dp))
			((in3_mux)(imm_dp))
			((in2_mux)(input_dp))
			((in1_mux)(C_rfout))
			((in0_mux)(C_shiftout))
			((out_mux)(C_muxout))
		)
		(_use(_ent . mux4)
		)
	)
	(_inst U1 1 71(_comp acc)
		(_port
			((clk_acc)(clk_dp))
			((rst_acc)(rst_dp))
			((wr_acc)(accwr_dp))
			((input_acc)(C_muxout))
			((output_acc)(C_accout))
		)
		(_use(_ent . acc)
			(_port
				((clk_acc)(clk_acc))
				((wr_acc)(wr_acc))
				((rst_acc)(rst_acc))
				((input_acc)(input_acc))
				((output_acc)(output_acc))
			)
		)
	)
	(_inst U2 1 73(_comp reg_file)
		(_port
			((clk_rf)(clk_dp))
			((wr_rf)(rfwr_dp))
			((addr_rf)(rfaddr_dp))
			((input_rf)(C_accout))
			((output_rf)(C_rfout))
		)
		(_use(_ent . reg_file)
		)
	)
	(_inst U3 1 75(_comp alu)
		(_port
			((sel_alu)(alusel_dp))
			((inA_alu)(C_accout))
			((inB_alu)(C_rfout))
			((output_alu)(C_aluout))
		)
		(_use(_ent . alu)
		)
	)
	(_inst U4 1 77(_comp shifter)
		(_port
			((sel_shift)(shiftsel_dp))
			((input_shift)(C_aluout))
			((output_shift)(C_shiftout))
		)
		(_use(_ent . shifter)
		)
	)
	(_inst U5 1 81(_comp tristatebuffer)
		(_port
			((E)(C_outen))
			((D)(C_accout))
			((Y)(output_dp))
		)
		(_use(_ent . tristatebuffer)
		)
	)
	(_object
		(_port(_int clk_dp -1 0 5(_ent(_in))))
		(_port(_int rst_dp -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 7(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_dp 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_dp 1 0 8(_ent(_in))))
		(_port(_int input_dp 1 0 9(_ent(_in))))
		(_port(_int accwr_dp -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_dp 2 0 11(_ent(_in))))
		(_port(_int rfwr_dp -1 0 12(_ent(_in))))
		(_port(_int alusel_dp 2 0 13(_ent(_in))))
		(_port(_int shiftsel_dp 0 0 14(_ent(_in))))
		(_port(_int outen_dp -1 0 15(_ent(_in))))
		(_port(_int zero_dp -1 0 17(_ent(_out))))
		(_port(_int positive_dp -1 0 18(_ent(_out))))
		(_port(_int output_dp 1 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 24(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 1 25(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 1 33(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 41(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~134 1 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~136 1 47(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 1 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 1 54(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1312 1 55(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1314 1 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1316 1 65(_array -1((_dto i 7 i 0)))))
		(_sig(_int C_aluout 13 1 65(_arch(_uni))))
		(_sig(_int C_accout 13 1 65(_arch(_uni))))
		(_sig(_int C_rfout 13 1 65(_arch(_uni))))
		(_sig(_int C_muxout 13 1 65(_arch(_uni))))
		(_sig(_int C_shiftout 13 1 65(_arch(_uni))))
		(_sig(_int C_outen -1 1 66(_arch(_uni))))
		(_prcs
			(line__79(_arch 0 1 79(_assignment(_trgt(19))(_sens(1)(10)))))
			(line__83(_arch 1 1 83(_assignment(_trgt(11))(_sens(17)))))
			(line__84(_arch 2 1 84(_assignment(_alias((positive_dp)(C_muxout(7))))(_simpleassign "not")(_trgt(12))(_sens(17(7))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (17(7))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018)
	)
	(_model . struct 3 -1)
)
I 000044 55 6814          1672582823191 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672582823192 2023.01.01 11:20:23)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 616060606437377732656362753a326732676266656663)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(12))(_sens(0)(1))(_mon)(_read(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6814          1672594395889 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672594395890 2023.01.01 14:33:15)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 40464b434416165613444243541b134613464347444742)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000051 55 1164          1672594893893 Behavioral
(_unit VHDL(reg_file 0 5(behavioral 0 13))
	(_version vef)
	(_time 1672594893894 2023.01.01 14:41:33)
	(_source(\../src/reg_file.vhd\))
	(_parameters tan)
	(_code 90c6939f95c7c385c7c586cac896c3969597929695)
	(_ent
		(_time 1669941727388)
	)
	(_object
		(_port(_int clk_rf -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_rf -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int addr_rf 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_rf 1 0 9(_ent(_in))))
		(_port(_int output_rf 1 0 10(_ent(_out))))
		(_type(_int Reg 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int RegArr 0 15(_array 2((_to i 0 i 7)))))
		(_sig(_int rf 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(4)(5))(_sens(0)(1)(2)(3)(5))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1164          1672594961862 Behavioral
(_unit VHDL(reg_file 0 5(behavioral 0 13))
	(_version vef)
	(_time 1672594961863 2023.01.01 14:42:41)
	(_source(\../src/reg_file.vhd\))
	(_parameters tan)
	(_code 11474116154642044644074b491742171416131714)
	(_ent
		(_time 1669941727388)
	)
	(_object
		(_port(_int clk_rf -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_rf -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int addr_rf 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_rf 1 0 9(_ent(_in))))
		(_port(_int output_rf 1 0 10(_ent(_out))))
		(_type(_int Reg 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int RegArr 0 15(_array 2((_to i 0 i 7)))))
		(_sig(_int rf 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(4))(_sens(0)(1)(2)(5)(3))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1164          1672595443752 Behavioral
(_unit VHDL(reg_file 0 5(behavioral 0 13))
	(_version vef)
	(_time 1672595443753 2023.01.01 14:50:43)
	(_source(\../src/reg_file.vhd\))
	(_parameters tan)
	(_code 7374747275242066242665292b7520757674717576)
	(_ent
		(_time 1669941727388)
	)
	(_object
		(_port(_int clk_rf -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_rf -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int addr_rf 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_rf 1 0 9(_ent(_in))))
		(_port(_int output_rf 1 0 10(_ent(_out))))
		(_type(_int Reg 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int RegArr 0 15(_array 2((_to i 0 i 7)))))
		(_sig(_int rf 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(4))(_sens(0)(1)(2)(5)(3))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000044 55 6814          1672595443793 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672595443794 2023.01.01 14:50:43)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code a2a4a4f4a4f4f4b4f1a6a0a1b6f9f1a4f1a4a1a5a6a5a0)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(12))(_sens(0)(1))(_mon)(_read(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
V 000051 55 1164          1672595911852 Behavioral
(_unit VHDL(reg_file 0 5(behavioral 0 13))
	(_version vef)
	(_time 1672595911853 2023.01.01 14:58:31)
	(_source(\../src/reg_file.vhd\))
	(_parameters tan)
	(_code f1f4faa1f5a6a2e4a6a4e7aba9f7a2f7f4f6f3f7f4)
	(_ent
		(_time 1669941727388)
	)
	(_object
		(_port(_int clk_rf -1 0 6(_ent(_in)(_event))))
		(_port(_int wr_rf -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8(_array -1((_dto i 2 i 0)))))
		(_port(_int addr_rf 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int input_rf 1 0 9(_ent(_in))))
		(_port(_int output_rf 1 0 10(_ent(_out))))
		(_type(_int Reg 0 14(_array -1((_dto i 7 i 0)))))
		(_type(_int RegArr 0 15(_array 2((_to i 0 i 7)))))
		(_sig(_int rf 3 0 16(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5)(4))(_sens(0)(1)(2)(5)(3))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000044 55 6814          1672597760497 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672597760498 2023.01.01 15:29:20)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 414214424417175712454342551a124712474246454643)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 (_to i 0 i 25))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6819          1672598251605 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672598251606 2023.01.01 15:37:31)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code a7f5f0f1a4f1f1b1f4a3a5a7b3fcf4a1f4a1a4a0a3a0a5)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 (_to i 0 i 26))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6819          1672598300663 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672598300664 2023.01.01 15:38:20)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 3d326a396d6b6b2b6e393f3d29666e3b6e3b3e3a393a3f)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 (_to i 0 i 26))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6819          1672598891185 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672598891186 2023.01.01 15:48:11)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 015602060457571752050301155a520752070206050603)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 (_to i 0 i 26))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6842          1672599057979 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672599057980 2023.01.01 15:50:57)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 8e8adf81dfd8d898dd8a8c819ad5dd88dd888d898a898c)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 (_to i 0 i 26))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6842          1672599134609 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672599134610 2023.01.01 15:52:14)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code dfdcda8c8d8989c98cdbddd1cb848cd98cd9dcd8dbd8dd)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 (_to i 0 i 26))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6842          1672600654557 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672600654558 2023.01.01 16:17:34)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 303e3b34346666266334323e246b633663363337343732)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 (_to i 0 i 26))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6848          1672601278806 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672601278807 2023.01.01 16:27:58)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code aaacfcfcfffcfcbcf9aea8f8bef1f9acf9aca9adaeada8)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 S1032 (_to i 0 i 27))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6871          1672601812547 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672601812548 2023.01.01 16:36:52)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 9095909e94c6c686c394919184cbc396c3969397949792)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 S1032 (_to i 0 i 27))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6848          1672601943259 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672601943260 2023.01.01 16:39:03)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code 1f1a1e194d4949094c1b1e180b444c194c191c181b181d)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 S1032 (_to i 0 i 27))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(12))(_sens(0)(1))(_mon)(_read(10)(11)(12)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6854          1672604983467 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672604983468 2023.01.01 17:29:43)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code faf5fcabafacaceca9fefbfaeea1a9fca9fcf9fdfefdf8)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 S1032 S1033 (_to i 0 i 28))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6854          1672604985169 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672604985170 2023.01.01 17:29:45)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code a1aef1f7a4f7f7b7f2a5a0a1b5faf2a7f2a7a2a6a5a6a3)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 S1032 S1033 (_to i 0 i 28))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
I 000044 55 6866          1672605162159 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672605162160 2023.01.01 17:32:42)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code f9fbaca8f4afafefaafdf8aaeda2aaffaafffafefdfefb)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 S1032 S1033 S1030 S1031 (_to i 0 i 30))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
V 000049 55 835           1672605172727 Behavior
(_unit VHDL(alu 0 5(behavior 0 11))
	(_version vef)
	(_time 1672605172728 2023.01.01 17:32:52)
	(_source(\../src/alu.vhd\))
	(_parameters tan)
	(_code 3c3d34393c6a6d2a3f387f67683a3d3a6f3b393a3d)
	(_ent
		(_time 1669769855916)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 6(_array -1((_dto i 2 i 0)))))
		(_port(_int sel_alu 0 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 7(_array -1((_dto i 7 i 0)))))
		(_port(_int inA_alu 1 0 7(_ent(_in))))
		(_port(_int inB_alu 1 0 7(_ent(_in))))
		(_port(_int output_alu 1 0 9(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavior 1 -1)
)
V 000044 55 6866          1672605436499 fsm
(_unit VHDL(ctrl 0 5(fsm 0 21))
	(_version vef)
	(_time 1672605436500 2023.01.01 17:37:16)
	(_source(\../src/ctrl.vhd\))
	(_parameters tan)
	(_code a1a0f4f7a4f7f7b7f2a5a1a5b5faf2a7f2a7a2a6a5a6a3)
	(_ent
		(_time 1671233151428)
	)
	(_object
		(_port(_int clk_ctrl -1 0 6(_ent(_in)(_event))))
		(_port(_int rst_ctrl -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int muxsel_ctrl 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9(_array -1((_dto i 7 i 0)))))
		(_port(_int imm_ctrl 1 0 9(_ent(_out))))
		(_port(_int accwr_ctrl -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 11(_array -1((_dto i 2 i 0)))))
		(_port(_int rfaddr_ctrl 2 0 11(_ent(_out))))
		(_port(_int rfwr_ctrl -1 0 12(_ent(_out))))
		(_port(_int alusel_ctrl 2 0 13(_ent(_out))))
		(_port(_int shiftsel_ctrl 0 0 14(_ent(_out))))
		(_port(_int outen_ctrl -1 0 15(_ent(_out))))
		(_port(_int zero_ctrl -1 0 16(_ent(_in))))
		(_port(_int positive_ctrl -1 0 17(_ent(_in))))
		(_type(_int state_type 0 22(_enum1 S1 S2 S8 S9 S10 S11 S12 S13 S14 S210 S220 S230 S240 S30 S31 S32 S33 S41 S42 S43 S44 S45 S46 S51 S52 S99 S999 S1032 S1033 S1030 S1031 (_to i 0 i 30))))
		(_sig(_int state 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDA 4 0 31(_arch(_string \"0001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~132 0 32(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STA 5 0 32(_arch(_string \"0010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~134 0 33(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDM 6 0 33(_arch(_string \"0011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~136 0 34(_array -1((_dto i 3 i 0)))))
		(_cnst(_int STM 7 0 34(_arch(_string \"0100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~138 0 35(_array -1((_dto i 3 i 0)))))
		(_cnst(_int LDI 8 0 35(_arch(_string \"0101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 38(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JMP 9 0 38(_arch(_string \"0110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1312 0 40(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JZ 10 0 40(_arch(_string \"0111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 42(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JNZ 11 0 42(_arch(_string \"1000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1316 0 44(_array -1((_dto i 3 i 0)))))
		(_cnst(_int JP 12 0 44(_arch(_string \"1001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1318 0 48(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ANDA 13 0 48(_arch(_string \"1010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1320 0 49(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ORA 14 0 49(_arch(_string \"1011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 50(_array -1((_dto i 3 i 0)))))
		(_cnst(_int ADD 15 0 50(_arch(_string \"1100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1324 0 51(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SUB 16 0 51(_arch(_string \"1101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 53(_array -1((_dto i 3 i 0)))))
		(_cnst(_int SOI 17 0 53(_arch(_string \"1110"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_cnst(_int NOTA 18 0 54(_arch(_string \"000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1328 0 55(_array -1((_dto i 2 i 0)))))
		(_cnst(_int INC 19 0 55(_arch(_string \"001"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 56(_array -1((_dto i 2 i 0)))))
		(_cnst(_int DEC 20 0 56(_arch(_string \"010"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1332 0 57(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFL 21 0 57(_arch(_string \"011"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 58(_array -1((_dto i 2 i 0)))))
		(_cnst(_int SHFR 22 0 58(_arch(_string \"100"\))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 59(_array -1((_dto i 2 i 0)))))
		(_cnst(_int ROTR 23 0 59(_arch(_string \"101"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 62(_array -1((_dto i 3 i 0)))))
		(_cnst(_int MISC 24 0 62(_arch(_string \"1111"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 63(_array -1((_dto i 1 i 0)))))
		(_cnst(_int INA 25 0 63(_arch(_string \"00"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 64(_array -1((_dto i 1 i 0)))))
		(_cnst(_int OUTA 26 0 64(_arch(_string \"01"\))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1342 0 65(_array -1((_dto i 1 i 0)))))
		(_cnst(_int HALT 27 0 65(_arch(_string \"10"\))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1344 0 66(_array -1((_dto i 3 i 0)))))
		(_cnst(_int NOP 28 0 66(_arch(_string \"0000"\))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 69(_array -1((_dto i 7 i 0)))))
		(_type(_int PM_BLOCK 0 69(_array 29((_to i 0 i 31)))))
		(_var(_int PM 30 0 73(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 74(_array -1((_dto i 7 i 0)))))
		(_var(_int IR 31 0 74(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1348 0 75(_array -1((_dto i 3 i 0)))))
		(_var(_int OPCODE 32 0 75(_prcs 0)))
		(_type(_int ~INTEGER~range~0~to~31~1349 0 76(_scalar (_to i 0 i 31))))
		(_var(_int PC 33 0 76(_prcs 0)))
		(_var(_int zero_flag -1 0 77(_prcs 0)))
		(_var(_int positive_flag -1 0 77(_prcs 0)))
		(_prcs
			(line__72(_arch 0 0 72(_prcs(_simple)(_trgt(12)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0)(1))(_mon)(_read(12)(10)(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(33686018 33686018)
		(131586)
		(50463490 33686018)
		(33686018 33686018)
		(33751554 33686018)
		(50529027 33686018)
		(33751554 50463234)
		(33751554 33751554)
		(50529026 33686018)
		(50463234 33686018)
		(33686275 50463234)
		(50463234 33751554)
		(33751811 33751554)
		(33686019 33751811)
		(50529027 50463234)
		(50529027 33751554)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(770)
		(33686018 33686018)
		(33686018 33686018)
		(515)
		(33686018 33686018)
		(33686018 33686018)
		(771)
		(33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(197122)
		(33686018 33686018)
		(131842)
		(33686018 33686018)
		(131587)
		(33686018 33686018)
		(197123)
		(33686018 33686018)
		(197378)
		(33686018 33686018)
		(131843)
		(33686018 33686018)
		(197379)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
	)
	(_model . fsm 1 -1)
)
