Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Mar 22 21:08:54 2018
| Host         : Jack-GL552VW running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab042_control_sets_placed.rpt
| Design       : lab042
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |   173 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              43 |           23 |
| No           | Yes                   | No                     |               8 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------+--------------------------+------------------+----------------+
|        Clock Signal       | Enable Signal |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------------+---------------+--------------------------+------------------+----------------+
|  U_FD/out[0]              |               | U_D/q_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[1]_LDC_i_1_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[3]_LDC_i_1_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[4]_LDC_i_1_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[5]_LDC_i_1_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[6]_LDC_i_1_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[7]_LDC_i_1_n_0 |                1 |              1 |
|  U_FD/out[0]              |               | U_D/q_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  U_D/q_reg[0]_LDC_i_1_n_0 |               | U_D/q_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  U_D/q_reg[1]_LDC_i_1_n_0 |               | U_D/q_reg[1]_LDC_i_2_n_0 |                1 |              1 |
|  U_D/q_reg[2]_LDC_i_1_n_0 |               | U_D/q_reg[2]_LDC_i_2_n_0 |                1 |              1 |
|  U_D/q_reg[3]_LDC_i_1_n_0 |               | U_D/q_reg[3]_LDC_i_2_n_0 |                1 |              1 |
|  U_D/q_reg[4]_LDC_i_1_n_0 |               | U_D/q_reg[4]_LDC_i_2_n_0 |                1 |              1 |
|  U_D/q_reg[5]_LDC_i_1_n_0 |               | U_D/q_reg[5]_LDC_i_2_n_0 |                1 |              1 |
|  U_D/q_reg[6]_LDC_i_1_n_0 |               | U_D/q_reg[6]_LDC_i_2_n_0 |                1 |              1 |
|  U_D/q_reg[7]_LDC_i_1_n_0 |               | U_D/q_reg[7]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG            |               | rst_IBUF                 |                7 |             27 |
+---------------------------+---------------+--------------------------+------------------+----------------+


