
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.44000000000000000000;
1.44000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_8_1";
mvm_32_32_8_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_8_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_8_1' with
	the parameters "32,32,8,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b8_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b8_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b8_g1' with
	the parameters "1,32,8,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b8_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b8_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "8,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "16,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b8_g1' with
	the parameters "8,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b8_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b8_SIZE32' with
	the parameters "8,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b8_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b8_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |   8   | N  |
=================================================
Statistics for MUX_OPs
========================================================================
|       block name/line         | Inputs | Outputs | # sel inputs | MB |
========================================================================
| memory_b8_SIZE32_LOGSIZE5/105 |   32   |    8    |      5       | N  |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b8_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "16,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 629 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b8_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b16_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b16_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b8_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b8_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b8_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b8_g1'
  Processing 'mvm_32_32_8_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b8_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b8_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b8_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b8_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b8_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b8_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b8_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b8_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b8_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b8_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b8_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b8_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b8_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b8_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b8_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b8_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b8_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b8_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b8_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b8_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b8_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b8_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b8_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b8_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b8_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b8_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b8_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b8_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b8_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b8_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b8_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b8_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b8_g1_1_DW_mult_tc_0'
  Mapping 'mac_b8_g1_2_DW_mult_tc_0'
  Mapping 'mac_b8_g1_3_DW_mult_tc_0'
  Mapping 'mac_b8_g1_4_DW_mult_tc_0'
  Mapping 'mac_b8_g1_5_DW_mult_tc_0'
  Mapping 'mac_b8_g1_6_DW_mult_tc_0'
  Mapping 'mac_b8_g1_7_DW_mult_tc_0'
  Mapping 'mac_b8_g1_8_DW_mult_tc_0'
  Mapping 'mac_b8_g1_9_DW_mult_tc_0'
  Mapping 'mac_b8_g1_10_DW_mult_tc_0'
  Mapping 'mac_b8_g1_11_DW_mult_tc_0'
  Mapping 'mac_b8_g1_12_DW_mult_tc_0'
  Mapping 'mac_b8_g1_13_DW_mult_tc_0'
  Mapping 'mac_b8_g1_14_DW_mult_tc_0'
  Mapping 'mac_b8_g1_15_DW_mult_tc_0'
  Mapping 'mac_b8_g1_16_DW_mult_tc_0'
  Mapping 'mac_b8_g1_17_DW_mult_tc_0'
  Mapping 'mac_b8_g1_18_DW_mult_tc_0'
  Mapping 'mac_b8_g1_19_DW_mult_tc_0'
  Mapping 'mac_b8_g1_20_DW_mult_tc_0'
  Mapping 'mac_b8_g1_21_DW_mult_tc_0'
  Mapping 'mac_b8_g1_22_DW_mult_tc_0'
  Mapping 'mac_b8_g1_23_DW_mult_tc_0'
  Mapping 'mac_b8_g1_24_DW_mult_tc_0'
  Mapping 'mac_b8_g1_25_DW_mult_tc_0'
  Mapping 'mac_b8_g1_26_DW_mult_tc_0'
  Mapping 'mac_b8_g1_27_DW_mult_tc_0'
  Mapping 'mac_b8_g1_28_DW_mult_tc_0'
  Mapping 'mac_b8_g1_29_DW_mult_tc_0'
  Mapping 'mac_b8_g1_30_DW_mult_tc_0'
  Mapping 'mac_b8_g1_31_DW_mult_tc_0'
  Mapping 'mac_b8_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:34  190544.0      0.40    1186.9   35329.4                          
    0:00:34  190544.0      0.40    1186.9   35329.4                          
    0:00:34  191145.7      0.40    1178.5   34909.9                          
    0:00:35  191739.4      0.40    1170.1   34490.4                          
    0:00:35  192333.2      0.40    1161.7   34070.9                          
    0:00:35  192926.9      0.40    1153.2   33651.4                          
    0:00:36  193418.4      0.40     803.1   22609.5                          
    0:00:37  193910.0      0.40     452.3   11567.7                          
    0:00:37  194401.6      0.40      99.5     525.8                          
    0:00:53  196303.2      0.26      50.9       0.0                          
    0:00:53  196303.2      0.26      50.9       0.0                          
    0:00:53  196303.2      0.26      50.9       0.0                          
    0:00:54  196303.5      0.26      50.9       0.0                          
    0:00:54  196303.5      0.26      50.9       0.0                          
    0:01:09  170493.2      0.67      70.0       0.0                          
    0:01:10  170448.5      0.29      43.5       0.0                          
    0:01:16  170440.3      0.31      46.3       0.0                          
    0:01:17  170457.1      0.31      44.4       0.0                          
    0:01:18  170473.8      0.29      43.1       0.0                          
    0:01:19  170477.0      0.29      42.9       0.0                          
    0:01:20  170479.7      0.28      42.8       0.0                          
    0:01:20  170485.5      0.28      42.4       0.0                          
    0:01:21  170488.2      0.28      42.0       0.0                          
    0:01:22  170490.0      0.27      42.0       0.0                          
    0:01:23  170497.5      0.27      41.7       0.0                          
    0:01:23  170503.9      0.26      41.4       0.0                          
    0:01:23  170511.1      0.26      40.4       0.0                          
    0:01:24  170516.1      0.25      39.8       0.0                          
    0:01:24  170519.8      0.24      38.6       0.0                          
    0:01:25  170532.1      0.24      38.0       0.0                          
    0:01:25  170537.4      0.24      37.4       0.0                          
    0:01:26  170542.7      0.23      37.0       0.0                          
    0:01:26  170548.8      0.23      36.4       0.0                          
    0:01:27  170548.6      0.23      36.4       0.0                          
    0:01:27  170548.6      0.23      36.4       0.0                          
    0:01:27  170548.6      0.23      36.4       0.0                          
    0:01:27  170548.6      0.23      36.4       0.0                          
    0:01:27  170548.6      0.23      36.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:27  170548.6      0.23      36.4       0.0                          
    0:01:27  170562.4      0.22      35.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:27  170601.0      0.21      35.2       0.0 path/path/path/genblk1.add_in_reg[14]/D
    0:01:27  170630.5      0.21      34.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:27  170654.7      0.20      34.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[14]/D
    0:01:27  170678.9      0.20      33.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170700.4      0.20      32.3       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170723.6      0.20      31.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170745.1      0.20      30.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170771.5      0.20      29.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170786.4      0.20      28.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170807.9      0.19      28.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170823.1      0.19      28.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170855.8      0.19      26.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170884.5      0.19      25.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  170914.6      0.19      25.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:28  170926.8      0.19      25.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170941.2      0.18      25.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170965.6      0.18      24.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:28  170996.5      0.18      23.9       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  171010.3      0.18      23.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:28  171024.7      0.18      22.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171040.1      0.18      22.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171066.7      0.18      22.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171073.6      0.17      21.8       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171086.7      0.17      21.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171102.1      0.17      21.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171113.3      0.16      21.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171127.4      0.16      21.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171138.0      0.16      21.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171151.3      0.16      20.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171162.8      0.16      20.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171177.1      0.16      20.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171187.5      0.16      20.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171197.9      0.16      20.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171206.9      0.15      20.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:29  171219.1      0.15      20.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:29  171237.0      0.15      20.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171250.3      0.15      20.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171252.1      0.15      20.0       0.0 path/path/path/genblk1.add_in_reg[14]/D
    0:01:30  171267.3      0.15      19.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171273.7      0.15      19.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171280.1      0.15      19.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171288.3      0.15      19.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171298.1      0.15      19.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171318.6      0.15      19.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171330.6      0.14      19.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171336.7      0.14      19.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171349.2      0.14      18.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171352.9      0.14      18.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171370.2      0.14      18.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171378.2      0.14      18.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:30  171388.9      0.14      18.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:30  171399.0      0.14      18.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171406.4      0.14      18.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171413.9      0.13      18.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171424.2      0.13      18.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171431.9      0.13      18.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171438.9      0.13      17.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171459.3      0.13      17.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171465.7      0.13      17.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171474.0      0.13      17.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171482.2      0.13      17.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171497.9      0.12      17.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171504.6      0.12      17.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171509.6      0.12      17.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171518.7      0.12      17.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:31  171531.7      0.12      17.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171537.3      0.12      17.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[14]/D
    0:01:31  171544.5      0.12      16.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171554.8      0.12      16.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171572.1      0.11      16.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171576.1      0.11      16.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171583.8      0.11      16.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171592.6      0.11      16.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171609.1      0.11      16.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171619.7      0.11      16.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171626.1      0.11      16.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171633.0      0.11      16.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171633.6      0.11      16.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171642.1      0.11      16.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171653.8      0.11      15.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:32  171659.6      0.11      15.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  171715.5      0.11      15.5     121.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:32  171750.1      0.11      15.3     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[14]/D
    0:01:32  171762.3      0.11      15.2     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171771.9      0.11      15.1     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171779.9      0.10      15.1     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171786.3      0.10      15.0     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171793.7      0.10      14.9     193.7 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171805.9      0.10      14.8     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171820.6      0.10      14.7     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:33  171827.2      0.10      14.6     193.7 path/path/path/genblk1.add_in_reg[14]/D
    0:01:33  171844.2      0.10      14.5     218.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  171862.6      0.10      14.4     242.2 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171874.6      0.10      14.3     242.2 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171920.6      0.09      14.1     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  171937.1      0.09      14.0     363.3 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171973.0      0.09      13.3     363.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:33  171986.3      0.09      13.2     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:33  171991.3      0.09      13.2     363.3 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:33  172000.7      0.09      13.1     363.3 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:33  172004.9      0.09      13.0     363.3 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:33  172013.7      0.09      13.0     363.3 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172026.7      0.09      12.9     363.3 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172034.7      0.09      12.8     363.3 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172044.5      0.09      12.8     363.3 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172052.0      0.09      12.7     363.3 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172070.3      0.09      12.6     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172082.3      0.09      12.5     387.5 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172091.1      0.09      12.4     387.5 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172108.4      0.09      12.3     411.7 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172138.4      0.09      12.2     484.3 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172157.6      0.09      12.1     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172171.4      0.09      12.0     532.8 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172182.1      0.08      11.9     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:34  172187.4      0.08      11.8     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172194.6      0.08      11.8     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[14]/D
    0:01:34  172206.0      0.08      11.7     532.8 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172222.5      0.08      11.5     532.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:34  172232.9      0.08      11.3     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:34  172237.1      0.08      11.3     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:34  172248.8      0.08      11.2     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:34  172276.0      0.08      11.1     605.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172307.3      0.08      11.0     653.9 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172335.5      0.08      10.9     702.3 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172353.9      0.08      10.8     726.5 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172361.1      0.08      10.7     726.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172377.3      0.08      10.5     726.5 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172388.7      0.08      10.4     726.5 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172393.3      0.07      10.4     726.5 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172395.1      0.07      10.4     726.5 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172403.4      0.07      10.3     726.5 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:35  172409.8      0.07      10.3     726.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172419.1      0.07      10.2     726.5 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172422.5      0.07      10.1     726.5 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172424.1      0.07      10.1     726.5 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172430.0      0.07      10.0     726.5 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172439.0      0.07       9.9     726.5 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:35  172448.9      0.07       9.9     726.5 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:35  172464.3      0.07       9.7     726.5 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:36  172486.1      0.07       9.6     750.7 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172498.3      0.07       9.5     774.9 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172501.3      0.07       9.5     774.9 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172513.0      0.07       9.3     774.9 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172521.7      0.07       9.2     774.9 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172532.4      0.07       9.1     774.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172547.5      0.07       8.9     774.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172567.0      0.07       8.7     774.9 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172580.3      0.07       8.5     774.9 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172585.6      0.07       8.5     774.9 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172593.8      0.07       8.4     774.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172596.0      0.07       8.3     774.9 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172602.9      0.07       8.3     774.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:36  172609.3      0.06       8.2     774.9 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172616.4      0.06       8.2     774.9 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172616.7      0.06       8.2     774.9 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:36  172625.0      0.06       8.1     774.9 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:36  172631.1      0.06       8.0     774.9 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:36  172632.9      0.06       8.0     774.9 path/path/path/genblk1.add_in_reg[14]/D
    0:01:36  172647.8      0.06       7.8     774.9 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172648.1      0.06       7.8     774.9 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:37  172657.1      0.06       7.8     774.9 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172663.3      0.06       7.7     774.9 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:37  172664.3      0.06       7.7     774.9 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172665.1      0.06       7.7     774.9 path/path/path/genblk1.add_in_reg[14]/D
    0:01:37  172669.9      0.06       7.6     774.9 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172693.8      0.06       7.5     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:37  172707.1      0.06       7.4     799.2 path/genblk1[27].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172713.0      0.06       7.3     799.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172722.3      0.06       7.2     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:37  172728.4      0.06       7.1     799.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172734.3      0.06       7.1     799.2 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172752.6      0.06       6.9     799.2 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172759.0      0.06       6.8     799.2 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172765.7      0.06       6.7     799.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:37  172766.5      0.06       6.7     799.2 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:37  172774.4      0.06       6.7     799.2 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:37  172776.6      0.06       6.7     799.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172784.6      0.06       6.6     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:38  172788.5      0.06       6.6     799.2 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:38  172798.9      0.06       6.5     799.2 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172808.5      0.06       6.4     799.2 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172817.5      0.05       6.3     799.2 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172823.9      0.05       6.2     799.2 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172824.2      0.05       6.2     799.2 path/genblk1[12].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172833.0      0.05       6.1     799.2 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:38  172841.5      0.05       6.0     799.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172844.1      0.05       6.0     799.2 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172849.7      0.05       6.0     799.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172850.8      0.05       6.0     799.2 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:38  172857.2      0.05       5.9     799.2 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:38  172867.3      0.05       5.8     799.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:38  172873.1      0.05       5.8     799.2 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:38  172880.3      0.05       5.7     799.2 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:39  172883.2      0.05       5.7     799.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172897.9      0.05       5.6     799.2 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172898.1      0.05       5.6     799.2 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172909.8      0.05       5.5     799.2 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172921.3      0.05       5.4     799.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172931.1      0.05       5.3     799.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172934.6      0.05       5.3     799.2 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172941.5      0.05       5.2     799.2 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172949.5      0.05       5.1     799.2 path/genblk1[8].path/path/genblk1.add_in_reg[14]/D
    0:01:39  172956.7      0.05       5.1     799.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172963.3      0.05       5.0     799.2 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:39  172975.8      0.05       4.9     799.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172993.6      0.05       4.7     799.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  172996.8      0.05       4.7     799.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173004.5      0.05       4.6     799.2 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173013.8      0.04       4.6     799.2 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:39  173027.9      0.04       4.4     799.2 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173029.5      0.04       4.4     799.2 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173033.8      0.04       4.3     799.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:39  173038.1      0.04       4.3     799.2 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:39  173038.1      0.04       4.3     799.2 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173050.8      0.04       4.2     799.2 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173052.4      0.04       4.2     799.2 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173057.7      0.04       4.1     799.2 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173067.3      0.04       4.0     799.2 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173074.8      0.04       4.0     799.2 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173079.5      0.04       4.0     799.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173081.4      0.04       4.0     799.2 path/genblk1[21].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173094.4      0.04       3.9     799.2 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:40  173101.1      0.04       3.8     799.2 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173109.6      0.04       3.8     799.2 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173121.3      0.04       3.7     799.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173125.3      0.04       3.6     799.2 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173135.7      0.04       3.6     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:40  173142.3      0.04       3.6     799.2 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173149.5      0.04       3.5     799.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173156.2      0.04       3.4     799.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173157.0      0.04       3.4     799.2 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:40  173164.4      0.04       3.3     799.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:40  173166.3      0.04       3.3     799.2 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173168.4      0.04       3.3     799.2 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173174.5      0.04       3.2     799.2 path/genblk1[16].path/path/genblk1.add_in_reg[14]/D
    0:01:41  173177.2      0.03       3.2     799.2 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173187.3      0.03       3.1     799.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173201.4      0.03       3.0     799.2 path/genblk1[19].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173202.2      0.03       3.0     799.2 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173211.0      0.03       2.9     799.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173226.1      0.03       2.8     799.2 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173244.2      0.03       2.7     799.2 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173253.2      0.03       2.6     799.2 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173257.8      0.03       2.6     799.2 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173264.7      0.03       2.6     799.2 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173274.5      0.03       2.5     799.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173277.2      0.03       2.5     799.2 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173286.0      0.03       2.4     799.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173288.4      0.03       2.4     799.2 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:41  173289.7      0.03       2.4     799.2 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173291.3      0.03       2.4     799.2 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:41  173303.8      0.03       2.3     799.2 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:41  173311.5      0.03       2.3     799.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173317.1      0.03       2.2     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:42  173323.5      0.03       2.2     799.2 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173329.1      0.03       2.2     799.2 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173336.0      0.03       2.1     799.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173335.7      0.03       2.1     799.2 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173340.0      0.03       2.1     799.2 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173345.3      0.03       2.0     799.2 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173346.3      0.03       2.0     799.2 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173350.6      0.03       2.0     799.2 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173350.6      0.03       2.0     799.2 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173352.5      0.03       2.0     799.2 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173355.9      0.03       1.9     799.2 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173360.7      0.03       1.9     799.2 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173363.9      0.03       1.9     799.2 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173366.8      0.03       1.9     799.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:42  173376.1      0.02       1.8     799.2 path/genblk1[10].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173383.3      0.02       1.8     799.2 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173384.6      0.02       1.8     799.2 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173388.9      0.02       1.7     799.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:42  173390.5      0.02       1.7     799.2 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173392.9      0.02       1.7     799.2 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173397.2      0.02       1.7     799.2 path/genblk1[6].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173398.5      0.02       1.7     799.2 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173405.4      0.02       1.6     799.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:43  173413.6      0.02       1.6     799.2 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173419.0      0.02       1.6     799.2 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:43  173420.6      0.02       1.6     799.2 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173426.4      0.02       1.5     799.2 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173432.0      0.02       1.5     799.2 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:43  173432.8      0.02       1.5     799.2 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:43  173436.8      0.02       1.5     799.2 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173445.8      0.02       1.4     799.2 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:43  173450.6      0.02       1.4     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:43  173454.9      0.02       1.4     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:43  173457.0      0.02       1.4     799.2 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173463.1      0.02       1.4     799.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173471.6      0.02       1.3     799.2 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:43  173477.0      0.02       1.3     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:44  173481.2      0.02       1.2     799.2 path/genblk1[17].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173484.4      0.02       1.2     799.2 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173484.9      0.02       1.2     799.2 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173487.3      0.02       1.2     799.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173490.8      0.02       1.2     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:44  173494.2      0.02       1.1     799.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173503.6      0.02       1.1     799.2 path/genblk1[23].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173517.1      0.02       1.0     799.2 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173517.1      0.02       1.0     799.2 path/genblk1[11].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173525.6      0.02       1.0     799.2 path/path/path/genblk1.add_in_reg[14]/D
    0:01:44  173528.3      0.02       1.0     799.2 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:44  173537.9      0.02       0.9     799.2 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173539.7      0.02       0.9     799.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173544.8      0.02       0.9     799.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:44  173544.8      0.02       0.9     799.2 path/genblk1[13].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173546.9      0.02       0.9     799.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:44  173559.7      0.02       0.8     799.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173559.7      0.01       0.8     799.2 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173565.0      0.01       0.8     799.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173568.2      0.01       0.7     799.2 path/genblk1[31].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173569.3      0.01       0.7     799.2 path/genblk1[24].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173573.5      0.01       0.7     799.2 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173577.5      0.01       0.7     799.2 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173577.8      0.01       0.7     799.2 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173585.5      0.01       0.6     799.2 path/genblk1[29].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173589.5      0.01       0.6     799.2 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173592.4      0.01       0.6     799.2 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173599.8      0.01       0.5     799.2 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173607.0      0.01       0.5     799.2 path/genblk1[17].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173612.3      0.01       0.5     799.2 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173615.8      0.01       0.5     799.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:45  173620.1      0.01       0.4     799.2 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:45  173625.9      0.01       0.4     799.2 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:45  173632.8      0.01       0.4     799.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173636.8      0.01       0.3     799.2 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:46  173645.6      0.01       0.3     799.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173648.5      0.01       0.3     799.2 path/genblk1[1].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173654.1      0.01       0.2     799.2 path/genblk1[30].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173665.0      0.01       0.2     799.2 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173671.7      0.01       0.2     799.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173675.7      0.00       0.2     799.2 path/genblk1[20].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173680.2      0.00       0.1     799.2 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:01:46  173682.3      0.00       0.1     799.2 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173686.3      0.00       0.1     799.2 path/genblk1[16].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173691.1      0.00       0.1     799.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173692.4      0.00       0.1     799.2 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173692.1      0.00       0.1     799.2 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:46  173698.8      0.00       0.1     799.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173701.5      0.00       0.0     799.2 path/genblk1[9].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173706.5      0.00       0.0     799.2 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173709.4      0.00       0.0     799.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:46  173712.9      0.00       0.0     799.2 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173716.9      0.00       0.0     799.2 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:46  173720.6      0.00       0.0     799.2 path/genblk1[2].path/path/genblk1.add_in_reg[15]/D
    0:01:47  173723.0      0.00       0.0     799.2 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:47  173725.7      0.00       0.0     799.2 path/genblk1[8].path/path/genblk1.add_in_reg[15]/D
    0:01:47  173729.1      0.00       0.0     799.2 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:47  173730.7      0.00       0.0     799.2                          
    0:01:47  173722.2      0.00       0.0     799.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:47  173722.2      0.00       0.0     799.2                          
    0:01:48  173451.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:48  173451.1      0.00       0.0       0.0                          
    0:01:48  173451.1      0.00       0.0       0.0                          
    0:01:52  173235.7      0.02       0.1       0.0                          
    0:01:53  173188.3      0.02       0.1       0.0                          
    0:01:54  173149.5      0.02       0.1       0.0                          
    0:01:54  173147.9      0.02       0.1       0.0                          
    0:01:54  173146.3      0.02       0.1       0.0                          
    0:01:54  173146.3      0.02       0.1       0.0                          
    0:01:54  173151.9      0.01       0.1       0.0                          
    0:01:55  173159.3      0.01       0.0       0.0                          
    0:01:56  173049.5      0.01       0.2       0.0                          
    0:01:56  173046.0      0.01       0.2       0.0                          
    0:01:56  173046.0      0.01       0.2       0.0                          
    0:01:56  173046.0      0.01       0.2       0.0                          
    0:01:56  173046.0      0.01       0.2       0.0                          
    0:01:56  173046.0      0.01       0.2       0.0                          
    0:01:56  173046.0      0.01       0.2       0.0                          
    0:01:56  173051.9      0.01       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:56  173054.0      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[15]/D
    0:01:56  173059.9      0.00       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  173067.8      0.00       0.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  173071.3      0.00       0.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[14]/D
    0:01:57  173076.9      0.00       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[15]/D
    0:01:57  173082.2      0.00       0.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:57  173083.0      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:01:57  173083.8      0.00       0.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[15]/D
    0:01:57  173085.1      0.00       0.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:57  173092.0      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[14]/D
    0:01:57  173100.8      0.00       0.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  173106.1      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  173113.6      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  173120.8      0.00       0.0       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  173123.2      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:01:57  173126.9      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:01:57  173130.1      0.00       0.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[15]/D
    0:01:57  173138.9      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[15]/D
    0:01:57  173140.2      0.00       0.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[15]/D
    0:01:57  173144.2      0.00       0.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[14]/D
    0:01:59  173133.5      0.00       0.0       0.0                          
    0:02:03  173060.9      0.00       0.0       0.0                          
    0:02:04  172950.0      0.00       0.0       0.0                          
    0:02:04  172839.1      0.00       0.0       0.0                          
    0:02:05  172727.4      0.00       0.0       0.0                          
    0:02:05  172617.2      0.00       0.0       0.0                          
    0:02:06  172505.5      0.00       0.0       0.0                          
    0:02:06  172395.4      0.00       0.0       0.0                          
    0:02:07  172283.7      0.00       0.0       0.0                          
    0:02:07  172217.4      0.00       0.0       0.0                          
    0:02:07  172184.7      0.00       0.0       0.0                          
    0:02:07  172148.0      0.00       0.0       0.0                          
    0:02:08  172112.1      0.00       0.0       0.0                          
    0:02:08  172065.8      0.00       0.0       0.0                          
    0:02:08  172030.7      0.00       0.0       0.0                          
    0:02:08  171995.6      0.00       0.0       0.0                          
    0:02:09  171952.2      0.00       0.0       0.0                          
    0:02:09  171918.7      0.00       0.0       0.0                          
    0:02:09  171870.0      0.00       0.0       0.0                          
    0:02:10  171818.4      0.00       0.0       0.0                          
    0:02:10  171765.8      0.00       0.0       0.0                          
    0:02:10  171715.5      0.00       0.0       0.0                          
    0:02:11  171671.6      0.00       0.0       0.0                          
    0:02:11  171641.3      0.00       0.0       0.0                          
    0:02:11  171574.3      0.00       0.0       0.0                          
    0:02:13  171543.4      0.00       0.0       0.0                          
    0:02:16  171532.5      0.00       0.0       0.0                          
    0:02:16  171531.7      0.00       0.0       0.0                          
    0:02:16  171531.2      0.00       0.0       0.0                          
    0:02:17  171530.4      0.00       0.0       0.0                          
    0:02:17  171528.0      0.00       0.0       0.0                          
    0:02:18  171526.9      0.00       0.0       0.0                          
    0:02:19  171523.7      0.00       0.0       0.0                          
    0:02:19  171498.4      0.01       0.2       0.0                          
    0:02:19  171498.4      0.01       0.2       0.0                          
    0:02:19  171498.4      0.01       0.2       0.0                          
    0:02:19  171498.4      0.01       0.2       0.0                          
    0:02:19  171498.4      0.01       0.2       0.0                          
    0:02:19  171498.4      0.01       0.2       0.0                          
    0:02:19  171504.6      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:02:19  171508.0      0.01       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[15]/D
    0:02:19  171514.4      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[15]/D
    0:02:20  171517.1      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[14]/D
    0:02:20  171522.6      0.00       0.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[15]/D
    0:02:20  171526.1      0.00       0.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[14]/D
    0:02:20  171531.4      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D
    0:02:20  171533.3      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[14]/D
    0:02:21  171535.4      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_8_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1043 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 20745 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:14:26 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_8_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           30
Number of nets:                            30
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              75687.640458
Buf/Inv area:                     3933.075987
Noncombinational area:           95847.776636
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                171535.417094
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:14:33 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_8_1          5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  74.9304 mW   (89%)
  Net Switching Power  =   8.8570 mW   (11%)
                         ---------
Total Dynamic Power    =  83.7874 mW  (100%)

Cell Leakage Power     =   3.5208 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       7.1476e+04        1.5081e+03        1.6340e+06        7.4620e+04  (  85.47%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.4533e+03        7.3485e+03        1.8868e+06        1.2689e+04  (  14.53%)
--------------------------------------------------------------------------------------------------
Total          7.4929e+04 uW     8.8566e+03 uW     3.5208e+06 nW     8.7309e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_8_1
Version: J-2014.09-SP5-2
Date   : Wed Dec  2 14:14:34 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[15].path/path/genblk1.add_in_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_8_1      5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[15].path/path/genblk1.add_in_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[15].path/path/genblk1.add_in_reg[0]/Q (DFF_X1)
                                                          0.08       0.08 f
  path/genblk1[15].path/path/add_42/A[0] (mac_b8_g1_17_DW01_add_0)
                                                          0.00       0.08 f
  path/genblk1[15].path/path/add_42/U1/ZN (AND2_X1)       0.05       0.13 f
  path/genblk1[15].path/path/add_42/U54/ZN (NAND2_X1)     0.04       0.17 r
  path/genblk1[15].path/path/add_42/U30/ZN (NAND3_X1)     0.04       0.21 f
  path/genblk1[15].path/path/add_42/U59/ZN (NAND2_X1)     0.03       0.24 r
  path/genblk1[15].path/path/add_42/U62/ZN (NAND3_X1)     0.03       0.27 f
  path/genblk1[15].path/path/add_42/U1_3/CO (FA_X1)       0.09       0.36 f
  path/genblk1[15].path/path/add_42/U1_4/CO (FA_X1)       0.09       0.45 f
  path/genblk1[15].path/path/add_42/U1_5/CO (FA_X1)       0.10       0.55 f
  path/genblk1[15].path/path/add_42/U10/ZN (NAND2_X1)     0.03       0.58 r
  path/genblk1[15].path/path/add_42/U12/ZN (NAND3_X1)     0.04       0.62 f
  path/genblk1[15].path/path/add_42/U1_7/CO (FA_X1)       0.10       0.71 f
  path/genblk1[15].path/path/add_42/U25/ZN (NAND2_X1)     0.04       0.75 r
  path/genblk1[15].path/path/add_42/U27/ZN (NAND3_X1)     0.04       0.79 f
  path/genblk1[15].path/path/add_42/U41/ZN (NAND2_X1)     0.03       0.83 r
  path/genblk1[15].path/path/add_42/U31/ZN (NAND3_X1)     0.04       0.87 f
  path/genblk1[15].path/path/add_42/U46/ZN (NAND2_X1)     0.04       0.91 r
  path/genblk1[15].path/path/add_42/U49/ZN (NAND3_X1)     0.04       0.95 f
  path/genblk1[15].path/path/add_42/U35/ZN (NAND2_X1)     0.04       0.99 r
  path/genblk1[15].path/path/add_42/U37/ZN (NAND3_X1)     0.04       1.03 f
  path/genblk1[15].path/path/add_42/U19/ZN (NAND2_X1)     0.03       1.05 r
  path/genblk1[15].path/path/add_42/U21/ZN (NAND3_X1)     0.04       1.09 f
  path/genblk1[15].path/path/add_42/U1_13/CO (FA_X1)      0.09       1.18 f
  path/genblk1[15].path/path/add_42/U1_14/CO (FA_X1)      0.09       1.27 f
  path/genblk1[15].path/path/add_42/U50/ZN (XNOR2_X1)     0.06       1.33 f
  path/genblk1[15].path/path/add_42/SUM[15] (mac_b8_g1_17_DW01_add_0)
                                                          0.00       1.33 f
  path/genblk1[15].path/path/out[15] (mac_b8_g1_17)       0.00       1.33 f
  path/genblk1[15].path/genblk1.Vec_y_Mem/data_in[15] (seqMemory_b16_SIZE1_17)
                                                          0.00       1.33 f
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/data_in[15] (memory_b16_SIZE1_LOGSIZE1_17)
                                                          0.00       1.33 f
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/U53/ZN (INV_X1)
                                                          0.03       1.36 r
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/U54/ZN (OAI22_X1)
                                                          0.03       1.39 f
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/D (DFF_X1)
                                                          0.01       1.39 f
  data arrival time                                                  1.39

  clock clk (rise edge)                                   1.44       1.44
  clock network delay (ideal)                             0.00       1.44
  path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][15]/CK (DFF_X1)
                                                          0.00       1.44 r
  library setup time                                     -0.05       1.39
  data required time                                                 1.39
  --------------------------------------------------------------------------
  data required time                                                 1.39
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b8_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
