<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_74B01FB9-4B5F-4768-8F55-70D579D61ADD"><title>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</title><body><section id="SECTION_1A1CED98-022F-45FF-A798-8E330CB8C931"><fig id="FIG_soundwire_large_system__1_to_4-load_daisy_chain_topology_1"><title>SoundWire Large System: 1 to 4-Load Daisy Chain Topology</title><image href="FIG_soundwire large system_ 1 to 4-load daisy chain topology_1.png" scalefit="yes" id="IMG_soundwire_large_system__1_to_4-load_daisy_chain_topology_1_png" /></fig><table id="TABLE_1A1CED98-022F-45FF-A798-8E330CB8C931_1"><title>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>M_Cable_[1:4] characteristic impedance target</p></entry><entry><p>50 Ω ± 10%.</p></entry></row><row><entry><p>R1</p></entry><entry><p>0 Ω placeholder. </p><p>To be placed on SNDW_CLK only, and maximum 10 mm from the connector.</p></entry></row><row><entry><p>Multiload support</p></entry><entry><p>This topology supports up to 4 devices where device placements are interchangable.</p></entry></row><row><entry><p>M_Cable_1 maximum length</p></entry><entry><p>250 mm</p></entry></row><row><entry><p>Max allowable cable length between nearest device and furthest device from CPU</p></entry><entry><p>300 mm</p></entry></row><row><entry><p>Reference plane</p></entry><entry><p>[1] Continuous GND is recommended.</p><p /><p>[2] If continuous GND cannot be implemented, a combination of GND on one side and continuous power plane on the other side with the condition that the GND plane be the closer reference (dual-reference) can be implemented. The continuous power plane requires low peak-to-peak noise and low current switching speed (di/dt).</p><p /><p>[3] If non-continuous power referencing is required on microstrip/ surface layer, signal can reference over power planes with a low peak-to-peak noise and low current switching speed (di/dt).</p></entry></row><row><entry><p>Max frequency</p></entry><entry><p>9.6 MHz</p></entry></row><row><entry><p>SoundWire ports supported</p></entry><entry><p>Port #0, Port #1, Port #2, Port #3.</p></entry></row><row><entry><p>Length matching between CLK and DATA signals</p></entry><entry><p>5.08 mm</p></entry></row><row><entry><p>CPU TX &amp; RX timing register configuration</p></entry><entry><p>[1] CLDS = 5 Clock Period</p><p>[2] DODS/DODSE/DODSE2 = 10 Clock Period</p><p>[3] DOAIS/DOAISE/DOAISE2 = 10 Clock Period</p><p /><p>Please refer to "Intel Smart Sound Technology ACPI Configuration" for further details on how to configure timing register. (BIOS Specification Doc#:  609917)</p></entry></row><row><entry><p>CPU buffer driver strength</p></entry><entry><p>50 Ω, slew 01.</p></entry></row><row><entry><p>Device buffer driver strength &amp; resistor combination</p></entry><entry><p>1) Device buffer driver strength of 20 Ω ± 30% </p><p>2) Device series resistor of 56 Ω ± 5%</p><p /><p>Refer to section on "Additional Guidelines - SoundWire* Interface Design Guidelines" for resistor placement to achieve the recommended device drive impedance target.</p></entry></row><row><entry><p>Signal name/ list</p></entry><entry><p>SNDW[0:3]_CLK, SNDW[0:3]_DATA.</p></entry></row></tbody></tgroup></table><table id="TABLE_1A1CED98-022F-45FF-A798-8E330CB8C931_2"><title>Max Number of vias</title><tgroup cols="3"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>4</p></entry><entry><p>Total Channel</p></entry></row></tbody></tgroup></table></section><section id="SECTION_0BD08E52-0760-4331-AF80-C3CD9921D9C4"><title>Segment Lengths</title><table id="TABLE_0BD08E52-0760-4331-AF80-C3CD9921D9C4_1"><title>SoundWire Large System: 1 to 4-Load Daisy Chain Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>DSL, MS, SL</p></entry><entry><p>170</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS</p></entry><entry><p>10</p></entry></row><row><entry><p>M_Cable_1 + M_Cable_2 + M_Cable_3 + M_Cable_4</p></entry><entry><p>Cable</p></entry><entry><p>400</p></entry></row></tbody></tgroup></table><p>Min Length Total (mm): 127</p><p>Max Length Total (mm): 592.7</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 592.7 mm;​  2) Total topology length = 592.7 mm. </p></section></body></topic>