# CCU_2019_Computer_Organization
## LAB1 : MIPS Assembly Programming ( Prime )
## LAB2 : Basic Verilog modeling (Multiplier)
## LAB3 : Tiny MIPS core in Verilog
## LAB4 : Development and Implementation of FPGA(Nexys4) for MIPS core in Verilog
## LAB5 : Cache behavior simulation

