;
;  Copyright (c) 2020 Phillip Stevens
;
;  This Source Code Form is subject to the terms of the Mozilla Public
;  License, v. 2.0. If a copy of the MPL was not distributed with this
;  file, You can obtain one at http://mozilla.org/MPL/2.0/.
;
;  feilipu, May 2020
;
;-------------------------------------------------------------------------
;  asm_f16_f32 - z80, z180, z80n unpacked format conversion code
;-------------------------------------------------------------------------
;
;  unpacked format: exponent in d, sign in e[7], mantissa in hl
;  return normalized result also in unpacked format
;
;  return f32 and f24 float in dehl, and f16 in hl
;
;  uses: af, de, hl
;
;-------------------------------------------------------------------------

SECTION code_clib
SECTION code_fp_math16

EXTERN asm_f16_zero
EXTERN asm_f16_inf

EXTERN asm_f24_zero

PUBLIC asm_f24_f32
PUBLIC asm_f32_f24
PUBLIC asm_f24_f16
PUBLIC asm_f16_f24

PUBLIC asm_f16_f32
PUBLIC asm_f32_f16

; convert f32 to f24
.asm_f24_f32
    ld a,l                      ; capture LSB
    sla e                       ; capture exponent in d, sign in carry
    rl d
    rra                         ; capture sign in a[7]
    scf                         ; set implicit bit
    rr e                        ; mantissa in ehl
    ld l,h                      ; create 16 bit mantissa by truncation
    ld h,e
    ld e,a                      ; save sign in e[7]
    and a,070h                  ; check for 3 lost bits rounding
    ret Z                       ; result in dehl
    set 0,l                     ; set for rounding of LSB
    ret

; convert f16 to f32
.asm_f32_f16
    call asm_f24_f16

; convert f24 to f32
.asm_f32_f24
    ld a,e                      ; preserve sign in a
    ld e,h                      ; mantissa padded to ehl
    ld h,l
    ld l,0
    sla e                       ; remove implicit bit
    rla                         ; sign in carry
    rr de                       ; sign and exponent in d
                                ; exponent and mantissa in e (hl)
    ret

; convert f24 to f16
.asm_f16_f24
    ld a,l                      ; rounding using 3 lost bits
    and 00eh
    ld a,l
    jr Z,rounded
    add a,010h                  ; if there were rounding bits
    jr NC,rounded
    inc h
    jr NZ,rounded
    rr h
    rra
    inc d

.rounded
    ld l,a                      ; mantissa lsb to l

    ld a,d                      ; exponent to a
    sub a,127-15                ; f24 bias 127 → half bias 15
    jp C,asm_f16_zero           ; unsigned: d<112 (not jp M: d=255 → 143 looks minus)
    cp 31
    jp NC,f16_f24_ovf           ; overflow / Inf / NaN (cold arm)

    ; Position mantissa into half layout (bit-identical to sla l/rl h ×3).
    ; add hl,hl is 11T vs sla l+rl h = 16T per double — ~15T saved here.
    add hl,hl                   ; shift out implicit 1 (discarded by next)
    add hl,hl                   ; first explicit mant bit → C
    rla                         ; mix into exp field
    add hl,hl
    rla
    rla                         ; room for sign at bit 7
    sla e                       ; sign → C
    rra                         ; place sign with exp+mant
    ld l,h                      ; position f16 in hl
    ld h,a
    ret

; A = d-112 >= 31.  Expand maps half Inf/NaN to d=255 ⇒ A=143.
; Finite overflow (max+max, etc.) has A≠143 → Inf, never NaN.
.f16_f24_ovf
    cp 143
    jp NZ,asm_f16_inf

.f16_f24_special
    ; d==255: Inf if mant==0, else NaN (preserve sign in e)
    ld a,h
    or l
    jp Z,asm_f16_inf
    ld a,e
    and 080h
    or 07ch                     ; half exp=31
    ld h,a
    ld l,080h                   ; quiet NaN payload (matches asm_f16_nan)
    ret

; convert f32 to f16
.asm_f16_f32
    call asm_f24_f32

; convert f16 to f24
.asm_f24_f16
    ld e,h                      ; capture sign in e[7]
    ld a,h                      ; capture exponent in a
    ld h,l                      ; mantissa padded to ehl
    ld l,0
    rra                         ; shift & position exponent
    rr hl
    rra
    rr hl
    and 01Fh                    ; separate exponent
    jp Z,asm_f24_zero           ; zero if number was zero
    cp 31
    jr Z,f24_f16_special        ; half Inf/NaN → f24 exp 255
    add a,127-15                ; convert bias to 8 bits
    ld d,a
    scf                         ; set implicit bit
    rr hl                       ; align mantissa to hl
    ret

.f24_f16_special
    ; HL holds explicit mant only (no implicit 1). Inf ⇒ HL=0; NaN ⇒ HL≠0.
    ld d,255
    ret

