{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625358770669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625358770670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 03 20:32:50 2021 " "Processing started: Sat Jul 03 20:32:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625358770670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358770670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ANSITerm1 -c ANSITerm1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ANSITerm1 -c ANSITerm1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358770670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625358771801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625358771801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "Components/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785004 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "Components/debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/displayram2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/displayram2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram2k-SYN " "Found design unit 1: displayram2k-SYN" {  } { { "Components/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785013 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam2K " "Found entity 1: DisplayRam2K" {  } { { "Components/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/displayram1k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/displayram1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayram1k-SYN " "Found design unit 1: displayram1k-SYN" {  } { { "Components/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam1K.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785019 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayRam1K " "Found entity 1: DisplayRam1K" {  } { { "Components/DisplayRam1K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam1K.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sbctextdisplayrgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sbctextdisplayrgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SBCTextDisplayRGB-rtl " "Found design unit 1: SBCTextDisplayRGB-rtl" {  } { { "Components/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SBCTextDisplayRGB.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785027 ""} { "Info" "ISGN_ENTITY_NAME" "1 SBCTextDisplayRGB " "Found entity 1: SBCTextDisplayRGB" {  } { { "Components/SBCTextDisplayRGB.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SBCTextDisplayRGB.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sansboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sansboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldromreduced-SYN " "Found design unit 1: sansboldromreduced-SYN" {  } { { "Components/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785033 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRomReduced " "Found entity 1: SansBoldRomReduced" {  } { { "Components/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sansboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/sansboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sansboldrom-SYN " "Found design unit 1: sansboldrom-SYN" {  } { { "Components/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785037 ""} { "Info" "ISGN_ENTITY_NAME" "1 SansBoldRom " "Found entity 1: SansBoldRom" {  } { { "Components/SansBoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/cgaboldromreduced.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/cgaboldromreduced.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldromreduced-SYN " "Found design unit 1: cgaboldromreduced-SYN" {  } { { "Components/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRomReduced.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785041 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRomReduced " "Found entity 1: CGABoldRomReduced" {  } { { "Components/CGABoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRomReduced.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/cgaboldrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/cgaboldrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgaboldrom-SYN " "Found design unit 1: cgaboldrom-SYN" {  } { { "Components/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785045 ""} { "Info" "ISGN_ENTITY_NAME" "1 CGABoldRom " "Found entity 1: CGABoldRom" {  } { { "Components/CGABoldRom.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/CGABoldRom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ansidisplayvga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ansidisplayvga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANSIDisplayVGA-rtl " "Found design unit 1: ANSIDisplayVGA-rtl" {  } { { "Components/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785050 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANSIDisplayVGA " "Found entity 1: ANSIDisplayVGA" {  } { { "Components/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/buffereduart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/buffereduart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bufferedUART-rtl " "Found design unit 1: bufferedUART-rtl" {  } { { "Components/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/bufferedUART.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785053 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferedUART " "Found entity 1: bufferedUART" {  } { { "Components/bufferedUART.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/bufferedUART.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/baudrate6850.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/baudrate6850.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BaudRate6850-BaudRate6850_beh " "Found design unit 1: BaudRate6850-BaudRate6850_beh" {  } { { "Components/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/BaudRate6850.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785055 ""} { "Info" "ISGN_ENTITY_NAME" "1 BaudRate6850 " "Found entity 1: BaudRate6850" {  } { { "Components/BaudRate6850.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/BaudRate6850.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/wrap_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/wrap_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Wrap_Keyboard-logic " "Found design unit 1: Wrap_Keyboard-logic" {  } { { "Components/Wrap_Keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Wrap_Keyboard " "Found entity 1: Wrap_Keyboard" {  } { { "Components/Wrap_Keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ps2_keyboard_to_ascii.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ps2_keyboard_to_ascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard_to_ascii-behavior " "Found design unit 1: ps2_keyboard_to_ascii-behavior" {  } { { "Components/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard_to_ascii.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785061 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_to_ascii " "Found entity 1: ps2_keyboard_to_ascii" {  } { { "Components/ps2_keyboard_to_ascii.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard_to_ascii.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-logic " "Found design unit 1: ps2_keyboard-logic" {  } { { "Components/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785064 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "Components/ps2_keyboard.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/regfile8x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/regfile8x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegFile8x8-RegFile8x8_beh " "Found design unit 1: RegFile8x8-RegFile8x8_beh" {  } { { "../../RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785067 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegFile8x8 " "Found entity 1: RegFile8x8" {  } { { "../../RegFile8x8.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/RegFile8x8.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/n-bit-gray-counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/n-bit-gray-counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GrayCounter-GrayCounter_beh " "Found design unit 1: GrayCounter-GrayCounter_beh" {  } { { "../../n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785069 ""} { "Info" "ISGN_ENTITY_NAME" "1 GrayCounter " "Found entity 1: GrayCounter" {  } { { "../../n-bit-gray-counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/n-bit-gray-counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/lifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/lifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lifo-rtl " "Found design unit 1: lifo-rtl" {  } { { "../../lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785072 ""} { "Info" "ISGN_ENTITY_NAME" "1 lifo " "Found entity 1: lifo" {  } { { "../../lifo.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/lifo.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/iop16b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/iop16b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOP16-IOP16_beh " "Found design unit 1: IOP16-IOP16_beh" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785075 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP16 " "Found entity 1: IOP16" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hpz420/documents/github/doug gilliland/iop16/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hpz420/documents/github/doug gilliland/iop16/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-struct " "Found design unit 1: Debouncer-struct" {  } { { "../../Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785078 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "../../Debounce.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Debounce.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ansiterm1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ansiterm1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANSITerm1-struct " "Found design unit 1: ANSITerm1-struct" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785081 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANSITerm1 " "Found entity 1: ANSITerm1" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iop_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iop_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iop_rom-SYN " "Found design unit 1: iop_rom-SYN" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785087 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOP_ROM " "Found entity 1: IOP_ROM" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ANSITerm1 " "Elaborating entity \"ANSITerm1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625358785271 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdCS ANSITerm1.vhd(58) " "VHDL Signal Declaration warning at ANSITerm1.vhd(58): used explicit default value for signal \"sdCS\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785274 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdCLK ANSITerm1.vhd(59) " "VHDL Signal Declaration warning at ANSITerm1.vhd(59): used explicit default value for signal \"sdCLK\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785274 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sdDI ANSITerm1.vhd(60) " "VHDL Signal Declaration warning at ANSITerm1.vhd(60): used implicit default value for signal \"sdDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625358785274 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sramAddress ANSITerm1.vhd(66) " "VHDL Signal Declaration warning at ANSITerm1.vhd(66): used explicit default value for signal \"sramAddress\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785275 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamWE ANSITerm1.vhd(67) " "VHDL Signal Declaration warning at ANSITerm1.vhd(67): used explicit default value for signal \"n_sRamWE\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 67 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785275 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamCS ANSITerm1.vhd(68) " "VHDL Signal Declaration warning at ANSITerm1.vhd(68): used explicit default value for signal \"n_sRamCS\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785275 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sRamOE ANSITerm1.vhd(69) " "VHDL Signal Declaration warning at ANSITerm1.vhd(69): used explicit default value for signal \"n_sRamOE\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 69 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785275 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCas ANSITerm1.vhd(72) " "VHDL Signal Declaration warning at ANSITerm1.vhd(72): used explicit default value for signal \"n_sdRamCas\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785275 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamRas ANSITerm1.vhd(73) " "VHDL Signal Declaration warning at ANSITerm1.vhd(73): used explicit default value for signal \"n_sdRamRas\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 73 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785276 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamWe ANSITerm1.vhd(74) " "VHDL Signal Declaration warning at ANSITerm1.vhd(74): used explicit default value for signal \"n_sdRamWe\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 74 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785276 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_sdRamCe ANSITerm1.vhd(75) " "VHDL Signal Declaration warning at ANSITerm1.vhd(75): used explicit default value for signal \"n_sdRamCe\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 75 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785276 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClk ANSITerm1.vhd(76) " "VHDL Signal Declaration warning at ANSITerm1.vhd(76): used explicit default value for signal \"sdRamClk\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785276 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamClkEn ANSITerm1.vhd(77) " "VHDL Signal Declaration warning at ANSITerm1.vhd(77): used explicit default value for signal \"sdRamClkEn\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 77 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785276 "|ANSITerm1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sdRamAddr ANSITerm1.vhd(78) " "VHDL Signal Declaration warning at ANSITerm1.vhd(78): used explicit default value for signal \"sdRamAddr\" because signal was never assigned a value" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1625358785276 "|ANSITerm1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:debounceReset " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:debounceReset\"" {  } { { "ANSITerm1.vhd" "debounceReset" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP16 IOP16:IOP16 " "Elaborating entity \"IOP16\" for hierarchy \"IOP16:IOP16\"" {  } { { "ANSITerm1.vhd" "IOP16" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785301 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_OP_NOP IOP16B.vhd(118) " "Verilog HDL or VHDL warning at IOP16B.vhd(118): object \"w_OP_NOP\" assigned a value but never read" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625358785303 "|ANSITerm1|IOP16:IOP16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_zBit IOP16B.vhd(317) " "Inferred latch for \"w_zBit\" at IOP16B.vhd(317)" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785303 "|ANSITerm1|IOP16:IOP16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCounter IOP16:IOP16\|GrayCounter:greyLow " "Elaborating entity \"GrayCounter\" for hierarchy \"IOP16:IOP16\|GrayCounter:greyLow\"" {  } { { "../../IOP16B.vhd" "greyLow" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOP_ROM IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom " "Elaborating entity \"IOP_ROM\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\"" {  } { { "../../IOP16B.vhd" "\\GEN_512W_INST_ROM:IopRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "IOP_ROM.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\"" {  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../../IOP16_Code/ANSITerm03/ANSITerm03.mif " "Parameter \"init_file\" = \"../../../IOP16_Code/ANSITerm03/ANSITerm03.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785416 ""}  } { { "IOP_ROM.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/IOP_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625358785416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku3 " "Found entity 1: altsyncram_7ku3" {  } { { "db/altsyncram_7ku3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_7ku3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku3 IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_7ku3:auto_generated " "Elaborating entity \"altsyncram_7ku3\" for hierarchy \"IOP16:IOP16\|IOP_ROM:\\GEN_512W_INST_ROM:IopRom\|altsyncram:altsyncram_component\|altsyncram_7ku3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile8x8 IOP16:IOP16\|RegFile8x8:RegFile " "Elaborating entity \"RegFile8x8\" for hierarchy \"IOP16:IOP16\|RegFile8x8:RegFile\"" {  } { { "../../IOP16B.vhd" "RegFile" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANSIDisplayVGA ANSIDisplayVGA:ANSIDisplay " "Elaborating entity \"ANSIDisplayVGA\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\"" {  } { { "ANSITerm1.vhd" "ANSIDisplay" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785499 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "func_reset ANSIDisplayVGA.vhd(112) " "Verilog HDL or VHDL warning at ANSIDisplayVGA.vhd(112): object \"func_reset\" assigned a value but never read" {  } { { "Components/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1625358785501 "|ANSITerm1|ANSIDisplayVGA:ANSIDisplay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SansBoldRomReduced ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom " "Elaborating entity \"SansBoldRomReduced\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\"" {  } { { "Components/ANSIDisplayVGA.vhd" "\\GEN_REDUCED_SCHARS:fontRom" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "Components/SansBoldRomReduced.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\"" {  } { { "Components/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component " "Instantiated megafunction \"ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Components/SansFontBoldReduced.HEX " "Parameter \"init_file\" = \"../Components/SansFontBoldReduced.HEX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785733 ""}  } { { "Components/SansBoldRomReduced.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansBoldRomReduced.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625358785733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ljs3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ljs3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ljs3 " "Found entity 1: altsyncram_ljs3" {  } { { "db/altsyncram_ljs3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_ljs3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ljs3 ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_ljs3:auto_generated " "Elaborating entity \"altsyncram_ljs3\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|SansBoldRomReduced:\\GEN_REDUCED_SCHARS:fontRom\|altsyncram:altsyncram_component\|altsyncram_ljs3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785815 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "SansFontBoldReduced.HEX 32 10 " "Width of data items in \"SansFontBoldReduced.HEX\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 32 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "1 SansFontBoldReduced.HEX " "Data at line (1) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 1 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 SansFontBoldReduced.HEX " "Data at line (2) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 SansFontBoldReduced.HEX " "Data at line (3) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 SansFontBoldReduced.HEX " "Data at line (4) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 SansFontBoldReduced.HEX " "Data at line (5) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 SansFontBoldReduced.HEX " "Data at line (6) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 SansFontBoldReduced.HEX " "Data at line (7) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 SansFontBoldReduced.HEX " "Data at line (8) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 SansFontBoldReduced.HEX " "Data at line (9) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 SansFontBoldReduced.HEX " "Data at line (10) of memory initialization file \"SansFontBoldReduced.HEX\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1625358785823 ""}  } { { "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/SansFontBoldReduced.HEX" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1625358785823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayRam2K ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam " "Elaborating entity \"DisplayRam2K\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\"" {  } { { "Components/ANSIDisplayVGA.vhd" "\\GEN_2KRAM:dispCharRam" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "Components/DisplayRam2K.vhd" "altsyncram_component" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\"" {  } { { "Components/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component " "Instantiated megafunction \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358785919 ""}  } { { "Components/DisplayRam2K.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/DisplayRam2K.vhd" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625358785919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ldr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ldr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ldr3 " "Found entity 1: altsyncram_ldr3" {  } { { "db/altsyncram_ldr3.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_ldr3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358785986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358785986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ldr3 ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_ldr3:auto_generated " "Elaborating entity \"altsyncram_ldr3\" for hierarchy \"ANSIDisplayVGA:ANSIDisplay\|DisplayRam2K:\\GEN_2KRAM:dispCharRam\|altsyncram:altsyncram_component\|altsyncram_ldr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358785986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Wrap_Keyboard Wrap_Keyboard:KEYBOARD " "Elaborating entity \"Wrap_Keyboard\" for hierarchy \"Wrap_Keyboard:KEYBOARD\"" {  } { { "ANSITerm1.vhd" "KEYBOARD" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358786011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_to_ascii Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard " "Elaborating entity \"ps2_keyboard_to_ascii\" for hierarchy \"Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\"" {  } { { "Components/Wrap_Keyboard.vhd" "ps2Keyboard" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358786022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0 " "Elaborating entity \"ps2_keyboard\" for hierarchy \"Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\"" {  } { { "Components/ps2_keyboard_to_ascii.vhd" "ps2_keyboard_0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard_to_ascii.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358786070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk " "Elaborating entity \"debounce\" for hierarchy \"Wrap_Keyboard:KEYBOARD\|ps2_keyboard_to_ascii:ps2Keyboard\|ps2_keyboard:ps2_keyboard_0\|debounce:debounce_ps2_clk\"" {  } { { "Components/ps2_keyboard.vhd" "debounce_ps2_clk" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ps2_keyboard.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358786081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudRate6850 BaudRate6850:BAUDRATEGEN " "Elaborating entity \"BaudRate6850\" for hierarchy \"BaudRate6850:BAUDRATEGEN\"" {  } { { "ANSITerm1.vhd" "BAUDRATEGEN" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358786091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufferedUART bufferedUART:UART " "Elaborating entity \"bufferedUART\" for hierarchy \"bufferedUART:UART\"" {  } { { "ANSITerm1.vhd" "UART" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358786101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c524.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c524.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c524 " "Found entity 1: altsyncram_c524" {  } { { "db/altsyncram_c524.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_c524.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358788490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358788490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358788821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358788821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358788974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358788974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pgi " "Found entity 1: cntr_pgi" {  } { { "db/cntr_pgi.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_pgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358789200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358789200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358789311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358789311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358789414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358789414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358789533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358789533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358789598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358789598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358789692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358789692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358789769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358789769 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358790508 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625358790692 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.03.20:33:15 Progress: Loading sld1444e96f/alt_sld_fab_wrapper_hw.tcl " "2021.07.03.20:33:15 Progress: Loading sld1444e96f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358795106 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358797798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358797925 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358800881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358801024 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358801164 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358801316 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358801322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358801323 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1625358802171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1444e96f/alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358802630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358802630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358802809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358802809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358802832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358802832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358802930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358802930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358803053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358803053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358803053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/ip/sld1444e96f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358803132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358803132 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|o_periphAdr\[1\] " "Found clock multiplexer IOP16:IOP16\|o_periphAdr\[1\]" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1625358804608 "|ANSITerm1|IOP16:IOP16|o_periphAdr[1]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|o_periphAdr\[2\] " "Found clock multiplexer IOP16:IOP16\|o_periphAdr\[2\]" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1625358804608 "|ANSITerm1|IOP16:IOP16|o_periphAdr[2]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|o_periphAdr\[3\] " "Found clock multiplexer IOP16:IOP16\|o_periphAdr\[3\]" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1625358804608 "|ANSITerm1|IOP16:IOP16|o_periphAdr[3]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|o_periphAdr\[4\] " "Found clock multiplexer IOP16:IOP16\|o_periphAdr\[4\]" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1625358804608 "|ANSITerm1|IOP16:IOP16|o_periphAdr[4]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|o_periphAdr\[5\] " "Found clock multiplexer IOP16:IOP16\|o_periphAdr\[5\]" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1625358804608 "|ANSITerm1|IOP16:IOP16|o_periphAdr[5]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|o_periphAdr\[6\] " "Found clock multiplexer IOP16:IOP16\|o_periphAdr\[6\]" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1625358804608 "|ANSITerm1|IOP16:IOP16|o_periphAdr[6]"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "IOP16:IOP16\|o_periphAdr\[7\] " "Found clock multiplexer IOP16:IOP16\|o_periphAdr\[7\]" {  } { { "../../IOP16B.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 86 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1625358804608 "|ANSITerm1|IOP16:IOP16|o_periphAdr[7]"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1625358804608 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "bufferedUART:UART\|rxBuffer_rtl_0 " "Inferred dual-clock RAM node \"bufferedUART:UART\|rxBuffer_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1625358805489 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bufferedUART:UART\|rxBuffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bufferedUART:UART\|rxBuffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625358809830 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1625358809830 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625358809830 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ANSIDisplayVGA:ANSIDisplay\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ANSIDisplayVGA:ANSIDisplay\|Mod0\"" {  } { { "Components/ANSIDisplayVGA.vhd" "Mod0" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358809832 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ANSIDisplayVGA:ANSIDisplay\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ANSIDisplayVGA:ANSIDisplay\|Mod1\"" {  } { { "Components/ANSIDisplayVGA.vhd" "Mod1" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358809832 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625358809832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bufferedUART:UART\|altsyncram:rxBuffer_rtl_0 " "Elaborated megafunction instantiation \"bufferedUART:UART\|altsyncram:rxBuffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358809890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bufferedUART:UART\|altsyncram:rxBuffer_rtl_0 " "Instantiated megafunction \"bufferedUART:UART\|altsyncram:rxBuffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358809890 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625358809890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ce1 " "Found entity 1: altsyncram_3ce1" {  } { { "db/altsyncram_3ce1.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/altsyncram_3ce1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358809981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358809981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0\"" {  } { { "Components/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358810051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0 " "Instantiated megafunction \"ANSIDisplayVGA:ANSIDisplay\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358810051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 13 " "Parameter \"LPM_WIDTHD\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358810051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358810051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625358810051 ""}  } { { "Components/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 329 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625358810051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358810108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358810108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358810134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358810134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358810171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358810171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358810264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358810264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625358810327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358810327 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_PS2_CLK " "bidirectional pin \"io_PS2_CLK\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "io_PS2_DAT " "bidirectional pin \"io_PS2_DAT\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[0\] " "bidirectional pin \"sramData\[0\]\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[1\] " "bidirectional pin \"sramData\[1\]\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[2\] " "bidirectional pin \"sramData\[2\]\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[3\] " "bidirectional pin \"sramData\[3\]\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[4\] " "bidirectional pin \"sramData\[4\]\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[5\] " "bidirectional pin \"sramData\[5\]\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[6\] " "bidirectional pin \"sramData\[6\]\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sramData\[7\] " "bidirectional pin \"sramData\[7\]\" has no driver" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 65 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1625358811310 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1625358811310 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Components/ANSIDisplayVGA.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/ANSIDisplayVGA.vhd" 540 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1625358811323 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1625358811323 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdCS VCC " "Pin \"sdCS\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdCLK GND " "Pin \"sdCLK\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdDI GND " "Pin \"sdDI\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[0\] GND " "Pin \"sramAddress\[0\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[1\] GND " "Pin \"sramAddress\[1\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[2\] GND " "Pin \"sramAddress\[2\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[3\] GND " "Pin \"sramAddress\[3\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[4\] GND " "Pin \"sramAddress\[4\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[5\] GND " "Pin \"sramAddress\[5\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[6\] GND " "Pin \"sramAddress\[6\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[7\] GND " "Pin \"sramAddress\[7\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[8\] GND " "Pin \"sramAddress\[8\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[9\] GND " "Pin \"sramAddress\[9\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[10\] GND " "Pin \"sramAddress\[10\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[11\] GND " "Pin \"sramAddress\[11\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[12\] GND " "Pin \"sramAddress\[12\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[13\] GND " "Pin \"sramAddress\[13\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[14\] GND " "Pin \"sramAddress\[14\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[15\] GND " "Pin \"sramAddress\[15\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[16\] GND " "Pin \"sramAddress\[16\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[17\] GND " "Pin \"sramAddress\[17\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[18\] GND " "Pin \"sramAddress\[18\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sramAddress\[19\] GND " "Pin \"sramAddress\[19\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sramAddress[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamWE VCC " "Pin \"n_sRamWE\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|n_sRamWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamCS VCC " "Pin \"n_sRamCS\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|n_sRamCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sRamOE VCC " "Pin \"n_sRamOE\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|n_sRamOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCas VCC " "Pin \"n_sdRamCas\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|n_sdRamCas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamRas VCC " "Pin \"n_sdRamRas\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|n_sdRamRas"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamWe VCC " "Pin \"n_sdRamWe\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|n_sdRamWe"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sdRamCe VCC " "Pin \"n_sdRamCe\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|n_sdRamCe"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClk VCC " "Pin \"sdRamClk\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamClk"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamClkEn VCC " "Pin \"sdRamClkEn\" is stuck at VCC" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamClkEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[0\] GND " "Pin \"sdRamAddr\[0\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[1\] GND " "Pin \"sdRamAddr\[1\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[2\] GND " "Pin \"sdRamAddr\[2\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[3\] GND " "Pin \"sdRamAddr\[3\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[4\] GND " "Pin \"sdRamAddr\[4\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[5\] GND " "Pin \"sdRamAddr\[5\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[6\] GND " "Pin \"sdRamAddr\[6\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[7\] GND " "Pin \"sdRamAddr\[7\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[8\] GND " "Pin \"sdRamAddr\[8\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[9\] GND " "Pin \"sdRamAddr\[9\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[10\] GND " "Pin \"sdRamAddr\[10\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[11\] GND " "Pin \"sdRamAddr\[11\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[12\] GND " "Pin \"sdRamAddr\[12\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[13\] GND " "Pin \"sdRamAddr\[13\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdRamAddr\[14\] GND " "Pin \"sdRamAddr\[14\]\" is stuck at GND" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625358813428 "|ANSITerm1|sdRamAddr[14]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625358813428 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358813600 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1625358822870 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[12\] " "Logic cell \"IOP16:IOP16\|w_RomData\[12\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[12\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[13\] " "Logic cell \"IOP16:IOP16\|w_RomData\[13\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[13\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[14\] " "Logic cell \"IOP16:IOP16\|w_RomData\[14\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[14\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[15\] " "Logic cell \"IOP16:IOP16\|w_RomData\[15\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[15\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[8\] " "Logic cell \"IOP16:IOP16\|w_RomData\[8\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[8\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[9\] " "Logic cell \"IOP16:IOP16\|w_RomData\[9\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[9\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[10\] " "Logic cell \"IOP16:IOP16\|w_RomData\[10\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[10\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[11\] " "Logic cell \"IOP16:IOP16\|w_RomData\[11\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[11\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[0\] " "Logic cell \"IOP16:IOP16\|w_RomData\[0\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[1\] " "Logic cell \"IOP16:IOP16\|w_RomData\[1\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_StateGC\[0\] " "Logic cell \"IOP16:IOP16\|w_StateGC\[0\]\"" {  } { { "../../IOP16B.vhd" "w_StateGC\[0\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_StateGC\[1\] " "Logic cell \"IOP16:IOP16\|w_StateGC\[1\]\"" {  } { { "../../IOP16B.vhd" "w_StateGC\[1\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 94 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[7\] " "Logic cell \"IOP16:IOP16\|w_RomData\[7\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[7\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[6\] " "Logic cell \"IOP16:IOP16\|w_RomData\[6\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[6\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[5\] " "Logic cell \"IOP16:IOP16\|w_RomData\[5\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[5\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[4\] " "Logic cell \"IOP16:IOP16\|w_RomData\[4\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[4\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[2\] " "Logic cell \"IOP16:IOP16\|w_RomData\[2\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[2\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "IOP16:IOP16\|w_RomData\[3\] " "Logic cell \"IOP16:IOP16\|w_RomData\[3\]\"" {  } { { "../../IOP16B.vhd" "w_RomData\[3\]" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/IOP16B.vhd" 105 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""} { "Info" "ISCL_SCL_CELL_NAME" "Wrap_Keyboard:KEYBOARD\|W_kbDataValid " "Logic cell \"Wrap_Keyboard:KEYBOARD\|W_kbDataValid\"" {  } { { "Components/Wrap_Keyboard.vhd" "W_kbDataValid" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/Components/Wrap_Keyboard.vhd" 27 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358822897 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1625358822897 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 63 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 63 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1625358824939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625358824993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625358824993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdDO " "No output dependent on input pin \"sdDO\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdCD " "No output dependent on input pin \"sdCD\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdCD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[0\] " "No output dependent on input pin \"sdRamData\[0\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[1\] " "No output dependent on input pin \"sdRamData\[1\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[2\] " "No output dependent on input pin \"sdRamData\[2\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[3\] " "No output dependent on input pin \"sdRamData\[3\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[4\] " "No output dependent on input pin \"sdRamData\[4\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[5\] " "No output dependent on input pin \"sdRamData\[5\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[6\] " "No output dependent on input pin \"sdRamData\[6\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[7\] " "No output dependent on input pin \"sdRamData\[7\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[8\] " "No output dependent on input pin \"sdRamData\[8\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[9\] " "No output dependent on input pin \"sdRamData\[9\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[10\] " "No output dependent on input pin \"sdRamData\[10\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[11\] " "No output dependent on input pin \"sdRamData\[11\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[12\] " "No output dependent on input pin \"sdRamData\[12\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[13\] " "No output dependent on input pin \"sdRamData\[13\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[14\] " "No output dependent on input pin \"sdRamData\[14\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sdRamData\[15\] " "No output dependent on input pin \"sdRamData\[15\]\"" {  } { { "ANSITerm1.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/Doug Gilliland/IOP16/Higher_Level_Examples/ANSITerm2/ANSITerm1.vhd" 79 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1625358825528 "|ANSITerm1|sdRamData[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1625358825528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3146 " "Implemented 3146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625358825530 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625358825530 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Implemented 10 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1625358825530 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2975 " "Implemented 2975 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625358825530 ""} { "Info" "ICUT_CUT_TM_RAMS" "77 " "Implemented 77 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625358825530 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625358825530 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 115 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625358825589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 03 20:33:45 2021 " "Processing ended: Sat Jul 03 20:33:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625358825589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625358825589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625358825589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625358825589 ""}
