# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../notnor.srcs/sources_1/new/notnor.vhd" \
"../../../../notnor.srcs/sim_1/new/notnor_tb.vhd" \

# Do not sort compile order
nosort
