// This Verilog code is to be mixed into something
a = <%=NUM1%>
% assert NUM1 == 777
