// Seed: 138783987
module module_0 (
    input  tri0  id_0,
    output uwire id_1
);
  assign id_1 = -1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri id_5,
    output supply0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wor id_11,
    input tri0 id_12,
    input wand id_13,
    input wand id_14,
    output tri id_15,
    output wire id_16,
    input uwire id_17,
    input wand id_18,
    input uwire id_19,
    input uwire id_20,
    input wand id_21,
    output tri id_22,
    inout supply0 id_23,
    input tri0 id_24,
    input tri0 id_25,
    output wor id_26
);
  wire id_28;
  parameter id_29 = 1;
  module_0 modCall_1 (
      id_8,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic [-1 : -1] id_30 = id_19;
  assign id_30 = 1;
endmodule
