#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 15 10:27:38 2018
# Process ID: 4916
# Current directory: C:/Users/user/Week_10_project/Week_10_project.runs/synth_1
# Command line: vivado.exe -log seg_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source seg_display.tcl
# Log file: C:/Users/user/Week_10_project/Week_10_project.runs/synth_1/seg_display.vds
# Journal file: C:/Users/user/Week_10_project/Week_10_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source seg_display.tcl -notrace
Command: synth_design -top seg_display -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3408 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 344.434 ; gain = 102.078
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'seg_display' [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/czxcz.v:22]
	Parameter N1 bound to: 10000 - type: integer 
	Parameter N2 bound to: 10000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_Ndiv' [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/kj.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_Ndiv' (1#1) [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/kj.v:23]
INFO: [Synth 8-638] synthesizing module 'sync_counter_rst' [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-256] done synthesizing module 'sync_counter_rst' (2#1) [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-638] synthesizing module 'seg_controller' [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/seg.v:23]
WARNING: [Synth 8-567] referenced signal 'num_1' should be on the sensitivity list [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/seg.v:43]
WARNING: [Synth 8-567] referenced signal 'num_10' should be on the sensitivity list [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/seg.v:43]
WARNING: [Synth 8-567] referenced signal 'num_100' should be on the sensitivity list [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/seg.v:43]
WARNING: [Synth 8-567] referenced signal 'num_1000' should be on the sensitivity list [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/seg.v:43]
INFO: [Synth 8-256] done synthesizing module 'seg_controller' (3#1) [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/seg.v:23]
INFO: [Synth 8-638] synthesizing module 'bcd_dec' [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/z.v:23]
INFO: [Synth 8-256] done synthesizing module 'bcd_dec' (4#1) [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/z.v:23]
INFO: [Synth 8-256] done synthesizing module 'seg_display' (5#1) [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/czxcz.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 396.262 ; gain = 153.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 396.262 ; gain = 153.906
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Week_10_project/Week_10_project.srcs/constrs_1/new/zxc123.xdc]
Finished Parsing XDC File [C:/Users/user/Week_10_project/Week_10_project.srcs/constrs_1/new/zxc123.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Week_10_project/Week_10_project.srcs/constrs_1/new/zxc123.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/seg_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/seg_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 753.953 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 753.953 ; gain = 511.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 753.953 ; gain = 511.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 753.953 ; gain = 511.598
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/kj.v:27]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/counter.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 753.953 ; gain = 511.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_Ndiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sync_counter_rst 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module seg_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element clk_div1/count_reg was removed.  [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/kj.v:27]
WARNING: [Synth 8-6014] Unused sequential element clk_div2/count_reg was removed.  [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/kj.v:27]
WARNING: [Synth 8-6014] Unused sequential element count/count_reg was removed.  [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/counter.v:25]
WARNING: [Synth 8-6014] Unused sequential element clk_div1/count_reg was removed.  [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/kj.v:27]
WARNING: [Synth 8-6014] Unused sequential element clk_div2/count_reg was removed.  [C:/Users/user/Week_10_project/Week_10_project.srcs/sources_1/new/kj.v:27]
WARNING: [Synth 8-3917] design seg_display has port seg_out[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 753.953 ; gain = 511.598
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 768.102 ; gain = 525.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 768.324 ; gain = 525.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 808.543 ; gain = 566.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 808.543 ; gain = 566.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 808.543 ; gain = 566.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 808.543 ; gain = 566.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 808.543 ; gain = 566.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 808.543 ; gain = 566.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 808.543 ; gain = 566.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    57|
|3     |LUT1   |     9|
|4     |LUT2   |    78|
|5     |LUT3   |    69|
|6     |LUT4   |    40|
|7     |LUT5   |    42|
|8     |LUT6   |    51|
|9     |FDCE   |    14|
|10    |FDRE   |    70|
|11    |IBUF   |     2|
|12    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------------+------+
|      |Instance   |Module           |Cells |
+------+-----------+-----------------+------+
|1     |top        |                 |   447|
|2     |  clk_div1 |clk_Ndiv         |    57|
|3     |  clk_div2 |clk_Ndiv_0       |    57|
|4     |  count    |sync_counter_rst |   210|
|5     |  seg_cont |seg_controller   |   106|
+------+-----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 808.543 ; gain = 566.188
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 808.543 ; gain = 208.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 808.543 ; gain = 566.188
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 808.543 ; gain = 579.324
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Week_10_project/Week_10_project.runs/synth_1/seg_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file seg_display_utilization_synth.rpt -pb seg_display_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 808.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 15 10:28:17 2018...
