

================================================================
== Vivado HLS Report for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'
================================================================
* Date:           Tue Apr 23 23:43:12 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.555|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %x_V_offset)"   --->   Operation 3 'read' 'x_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = trunc i5 %x_V_offset_read to i4"   --->   Operation 4 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_234 = trunc i5 %x_V_offset_read to i3" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 5 'trunc' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_0_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_0_V)"   --->   Operation 6 'read' 'x_0_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%extLd2 = zext i17 %x_0_V_read to i18"   --->   Operation 7 'zext' 'extLd2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_1_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_1_V)"   --->   Operation 8 'read' 'x_1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%extLd3 = zext i17 %x_1_V_read to i18"   --->   Operation 9 'zext' 'extLd3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_2_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_2_V)"   --->   Operation 10 'read' 'x_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%extLd4 = zext i17 %x_2_V_read to i18"   --->   Operation 11 'zext' 'extLd4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_3_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_3_V)"   --->   Operation 12 'read' 'x_3_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%extLd5 = zext i17 %x_3_V_read to i18"   --->   Operation 13 'zext' 'extLd5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_4_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_4_V)"   --->   Operation 14 'read' 'x_4_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%extLd6 = zext i17 %x_4_V_read to i18"   --->   Operation 15 'zext' 'extLd6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_5_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_5_V)"   --->   Operation 16 'read' 'x_5_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%extLd7 = zext i17 %x_5_V_read to i18"   --->   Operation 17 'zext' 'extLd7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_6_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_6_V)"   --->   Operation 18 'read' 'x_6_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%extLd8 = zext i17 %x_6_V_read to i18"   --->   Operation 19 'zext' 'extLd8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_7_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_7_V)"   --->   Operation 20 'read' 'x_7_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%extLd9 = zext i17 %x_7_V_read to i18"   --->   Operation 21 'zext' 'extLd9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_8_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_8_V)"   --->   Operation 22 'read' 'x_8_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%extLd = zext i17 %x_8_V_read to i18"   --->   Operation 23 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_9_V_read = call i17 @_ssdm_op_Read.ap_auto.i17P(i17* %x_9_V)"   --->   Operation 24 'read' 'x_9_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%extLd1 = zext i17 %x_9_V_read to i18"   --->   Operation 25 'zext' 'extLd1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.79ns)   --->   "%p_Val2_s = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %extLd2, i18 %extLd3, i18 %extLd4, i18 %extLd5, i18 %extLd6, i18 %extLd7, i18 %extLd8, i18 %extLd9, i18 %extLd, i18 %extLd1, i4 %tmp)"   --->   Operation 26 'mux' 'p_Val2_s' <Predicate = true> <Delay = 1.79> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.34ns)   --->   "%sum_t_i = add i3 1, %tmp_234" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 27 'add' 'sum_t_i' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sum_t_i_cast = zext i3 %sum_t_i to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 28 'zext' 'sum_t_i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.79ns)   --->   "%p_Val2_31 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %extLd2, i18 %extLd3, i18 %extLd4, i18 %extLd5, i18 %extLd6, i18 %extLd7, i18 %extLd8, i18 %extLd9, i18 %extLd, i18 %extLd1, i4 %sum_t_i_cast)" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 29 'mux' 'p_Val2_31' <Predicate = true> <Delay = 1.79> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_i_i = sext i18 %p_Val2_s to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 30 'sext' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i_i_22 = sext i18 %p_Val2_31 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 31 'sext' 'tmp_i_i_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.88ns)   --->   "%p_Val2_32 = add i19 %tmp_i_i, %tmp_i_i_22" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 32 'add' 'p_Val2_32' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_32, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 33 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.88ns)   --->   "%p_Val2_33 = add i18 %p_Val2_31, %p_Val2_s" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 34 'add' 'p_Val2_33' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%newsignbit = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_33, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 35 'bitselect' 'newsignbit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i_i)   --->   "%tmp_61_i_i = xor i1 %newsignbit, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 36 'xor' 'tmp_61_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i_i)   --->   "%underflow = and i1 %isneg, %tmp_61_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 37 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%brmerge_i_i_i_i = xor i1 %isneg, %newsignbit" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 38 'xor' 'brmerge_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%p_Result_not_i_i = xor i1 %isneg, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 39 'xor' 'p_Result_not_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%brmerge_i_i = or i1 %newsignbit, %p_Result_not_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 40 'or' 'brmerge_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_34)   --->   "%p_Val2_22_mux_i_i = select i1 %brmerge_i_i_i_i, i18 131071, i18 %p_Val2_33" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 41 'select' 'p_Val2_22_mux_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.82ns) (out node of the LUT)   --->   "%p_Val2_i_i = select i1 %underflow, i18 -131072, i18 %p_Val2_33" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 42 'select' 'p_Val2_i_i' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.82ns) (out node of the LUT)   --->   "%p_Val2_34 = select i1 %brmerge_i_i, i18 %p_Val2_22_mux_i_i, i18 %p_Val2_i_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 43 'select' 'p_Val2_34' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.34ns)   --->   "%sum = add i3 2, %tmp_234" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 44 'add' 'sum' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_V_offset_t_i1 = zext i3 %sum to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 45 'zext' 'x_V_offset_t_i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.79ns)   --->   "%p_Val2_9 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %extLd2, i18 %extLd3, i18 %extLd4, i18 %extLd5, i18 %extLd6, i18 %extLd7, i18 %extLd8, i18 %extLd9, i18 %extLd, i18 %extLd1, i4 %x_V_offset_t_i1)" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 46 'mux' 'p_Val2_9' <Predicate = true> <Delay = 1.79> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.34ns)   --->   "%sum_t_i2 = add i3 3, %tmp_234" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 47 'add' 'sum_t_i2' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sum_t_i2_cast = zext i3 %sum_t_i2 to i4" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 48 'zext' 'sum_t_i2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.79ns)   --->   "%p_Val2_1 = call i18 @_ssdm_op_Mux.ap_auto.10i18.i4(i18 %extLd2, i18 %extLd3, i18 %extLd4, i18 %extLd5, i18 %extLd6, i18 %extLd7, i18 %extLd8, i18 %extLd9, i18 %extLd, i18 %extLd1, i4 %sum_t_i2_cast)" [firmware/nnet_utils/nnet_common.h:36->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 49 'mux' 'p_Val2_1' <Predicate = true> <Delay = 1.79> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.79> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_i_i3 = sext i18 %p_Val2_9 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 50 'sext' 'tmp_i_i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_i_i4 = sext i18 %p_Val2_1 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 51 'sext' 'tmp_i_i4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (1.88ns)   --->   "%p_Val2_2 = add i19 %tmp_i_i3, %tmp_i_i4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 52 'add' 'p_Val2_2' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%isneg_2 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_2, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 53 'bitselect' 'isneg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.88ns)   --->   "%p_Val2_3 = add i18 %p_Val2_1, %p_Val2_9" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 54 'add' 'p_Val2_3' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%newsignbit_3 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_3, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 55 'bitselect' 'newsignbit_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i_i1)   --->   "%tmp_61_i_i9 = xor i1 %newsignbit_3, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 56 'xor' 'tmp_61_i_i9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i_i1)   --->   "%underflow_12 = and i1 %isneg_2, %tmp_61_i_i9" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 57 'and' 'underflow_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%brmerge_i_i_i_i1 = xor i1 %isneg_2, %newsignbit_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 58 'xor' 'brmerge_i_i_i_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Result_not_i_i1 = xor i1 %isneg_2, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 59 'xor' 'p_Result_not_i_i1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%brmerge_i_i2 = or i1 %newsignbit_3, %p_Result_not_i_i1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 60 'or' 'brmerge_i_i2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Val2_22_mux_i_i1 = select i1 %brmerge_i_i_i_i1, i18 131071, i18 %p_Val2_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 61 'select' 'p_Val2_22_mux_i_i1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.82ns) (out node of the LUT)   --->   "%p_Val2_i_i1 = select i1 %underflow_12, i18 -131072, i18 %p_Val2_3" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 62 'select' 'p_Val2_i_i1' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.82ns) (out node of the LUT)   --->   "%p_Val2_4 = select i1 %brmerge_i_i2, i18 %p_Val2_22_mux_i_i1, i18 %p_Val2_i_i1" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 63 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_i = sext i18 %p_Val2_34 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 64 'sext' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_i_23 = sext i18 %p_Val2_4 to i19" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 65 'sext' 'tmp_i_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.88ns)   --->   "%p_Val2_35 = add i19 %tmp_i, %tmp_i_23" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 66 'add' 'p_Val2_35' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%isneg_3 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %p_Val2_35, i32 18)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 67 'bitselect' 'isneg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (1.88ns)   --->   "%p_Val2_36 = add i18 %p_Val2_4, %p_Val2_34" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 68 'add' 'p_Val2_36' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%newsignbit_4 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %p_Val2_36, i32 17)" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 69 'bitselect' 'newsignbit_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.64>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i)   --->   "%tmp_61_i = xor i1 %newsignbit_4, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 70 'xor' 'tmp_61_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_i)   --->   "%underflow_13 = and i1 %isneg_3, %tmp_61_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 71 'and' 'underflow_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1_i)   --->   "%brmerge_i_i_i = xor i1 %isneg_3, %newsignbit_4" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 72 'xor' 'brmerge_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1_i)   --->   "%p_Result_not_i = xor i1 %isneg_3, true" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 73 'xor' 'p_Result_not_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1_i)   --->   "%brmerge_i = or i1 %newsignbit_4, %p_Result_not_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 74 'or' 'brmerge_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node agg_result_1_i)   --->   "%p_Val2_22_mux_i = select i1 %brmerge_i_i_i, i18 131071, i18 %p_Val2_36" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 75 'select' 'p_Val2_22_mux_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.82ns) (out node of the LUT)   --->   "%p_Val2_i = select i1 %underflow_13, i18 -131072, i18 %p_Val2_36" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 76 'select' 'p_Val2_i' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.82ns) (out node of the LUT)   --->   "%agg_result_1_i = select i1 %brmerge_i, i18 %p_Val2_22_mux_i, i18 %p_Val2_i" [firmware/nnet_utils/nnet_common.h:50->firmware/nnet_utils/nnet_common.h:45]   --->   Operation 77 'select' 'agg_result_1_i' <Predicate = true> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "ret i18 %agg_result_1_i" [firmware/nnet_utils/nnet_common.h:45]   --->   Operation 78 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_offset_read    (read     ) [ 000]
tmp                (trunc    ) [ 000]
tmp_234            (trunc    ) [ 000]
x_0_V_read         (read     ) [ 000]
extLd2             (zext     ) [ 000]
x_1_V_read         (read     ) [ 000]
extLd3             (zext     ) [ 000]
x_2_V_read         (read     ) [ 000]
extLd4             (zext     ) [ 000]
x_3_V_read         (read     ) [ 000]
extLd5             (zext     ) [ 000]
x_4_V_read         (read     ) [ 000]
extLd6             (zext     ) [ 000]
x_5_V_read         (read     ) [ 000]
extLd7             (zext     ) [ 000]
x_6_V_read         (read     ) [ 000]
extLd8             (zext     ) [ 000]
x_7_V_read         (read     ) [ 000]
extLd9             (zext     ) [ 000]
x_8_V_read         (read     ) [ 000]
extLd              (zext     ) [ 000]
x_9_V_read         (read     ) [ 000]
extLd1             (zext     ) [ 000]
p_Val2_s           (mux      ) [ 000]
sum_t_i            (add      ) [ 000]
sum_t_i_cast       (zext     ) [ 000]
p_Val2_31          (mux      ) [ 000]
tmp_i_i            (sext     ) [ 000]
tmp_i_i_22         (sext     ) [ 000]
p_Val2_32          (add      ) [ 000]
isneg              (bitselect) [ 000]
p_Val2_33          (add      ) [ 000]
newsignbit         (bitselect) [ 000]
tmp_61_i_i         (xor      ) [ 000]
underflow          (and      ) [ 000]
brmerge_i_i_i_i    (xor      ) [ 000]
p_Result_not_i_i   (xor      ) [ 000]
brmerge_i_i        (or       ) [ 000]
p_Val2_22_mux_i_i  (select   ) [ 000]
p_Val2_i_i         (select   ) [ 000]
p_Val2_34          (select   ) [ 000]
sum                (add      ) [ 000]
x_V_offset_t_i1    (zext     ) [ 000]
p_Val2_9           (mux      ) [ 000]
sum_t_i2           (add      ) [ 000]
sum_t_i2_cast      (zext     ) [ 000]
p_Val2_1           (mux      ) [ 000]
tmp_i_i3           (sext     ) [ 000]
tmp_i_i4           (sext     ) [ 000]
p_Val2_2           (add      ) [ 000]
isneg_2            (bitselect) [ 000]
p_Val2_3           (add      ) [ 000]
newsignbit_3       (bitselect) [ 000]
tmp_61_i_i9        (xor      ) [ 000]
underflow_12       (and      ) [ 000]
brmerge_i_i_i_i1   (xor      ) [ 000]
p_Result_not_i_i1  (xor      ) [ 000]
brmerge_i_i2       (or       ) [ 000]
p_Val2_22_mux_i_i1 (select   ) [ 000]
p_Val2_i_i1        (select   ) [ 000]
p_Val2_4           (select   ) [ 000]
tmp_i              (sext     ) [ 000]
tmp_i_23           (sext     ) [ 000]
p_Val2_35          (add      ) [ 000]
isneg_3            (bitselect) [ 011]
p_Val2_36          (add      ) [ 011]
newsignbit_4       (bitselect) [ 011]
tmp_61_i           (xor      ) [ 000]
underflow_13       (and      ) [ 000]
brmerge_i_i_i      (xor      ) [ 000]
p_Result_not_i     (xor      ) [ 000]
brmerge_i          (or       ) [ 000]
p_Val2_22_mux_i    (select   ) [ 000]
p_Val2_i           (select   ) [ 000]
agg_result_1_i     (select   ) [ 000]
StgValue_78        (ret      ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="x_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="x_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="x_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="x_V_offset">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V_offset"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i18.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="x_V_offset_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="5" slack="0"/>
<pin id="51" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_offset_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="x_0_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="17" slack="0"/>
<pin id="56" dir="0" index="1" bw="17" slack="0"/>
<pin id="57" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_0_V_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="x_1_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="17" slack="0"/>
<pin id="62" dir="0" index="1" bw="17" slack="0"/>
<pin id="63" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_1_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="x_2_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="17" slack="0"/>
<pin id="68" dir="0" index="1" bw="17" slack="0"/>
<pin id="69" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_2_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="x_3_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="17" slack="0"/>
<pin id="74" dir="0" index="1" bw="17" slack="0"/>
<pin id="75" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_3_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_4_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="17" slack="0"/>
<pin id="80" dir="0" index="1" bw="17" slack="0"/>
<pin id="81" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_4_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="x_5_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="17" slack="0"/>
<pin id="87" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_5_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_6_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="17" slack="0"/>
<pin id="92" dir="0" index="1" bw="17" slack="0"/>
<pin id="93" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_6_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_7_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="0"/>
<pin id="98" dir="0" index="1" bw="17" slack="0"/>
<pin id="99" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_7_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_8_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="17" slack="0"/>
<pin id="104" dir="0" index="1" bw="17" slack="0"/>
<pin id="105" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_8_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="x_9_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="17" slack="0"/>
<pin id="110" dir="0" index="1" bw="17" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_9_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_234_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_234/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="extLd2_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="17" slack="0"/>
<pin id="124" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="extLd3_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="17" slack="0"/>
<pin id="128" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="extLd4_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="17" slack="0"/>
<pin id="132" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="extLd5_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="extLd6_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd6/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="extLd7_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="17" slack="0"/>
<pin id="144" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd7/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="extLd8_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="17" slack="0"/>
<pin id="148" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd8/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="extLd9_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="0"/>
<pin id="152" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd9/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="extLd_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="extLd1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="17" slack="0"/>
<pin id="160" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_Val2_s_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="18" slack="0"/>
<pin id="164" dir="0" index="1" bw="17" slack="0"/>
<pin id="165" dir="0" index="2" bw="17" slack="0"/>
<pin id="166" dir="0" index="3" bw="17" slack="0"/>
<pin id="167" dir="0" index="4" bw="17" slack="0"/>
<pin id="168" dir="0" index="5" bw="17" slack="0"/>
<pin id="169" dir="0" index="6" bw="17" slack="0"/>
<pin id="170" dir="0" index="7" bw="17" slack="0"/>
<pin id="171" dir="0" index="8" bw="17" slack="0"/>
<pin id="172" dir="0" index="9" bw="17" slack="0"/>
<pin id="173" dir="0" index="10" bw="17" slack="0"/>
<pin id="174" dir="0" index="11" bw="4" slack="0"/>
<pin id="175" dir="1" index="12" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sum_t_i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_t_i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sum_t_i_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_t_i_cast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Val2_31_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="18" slack="0"/>
<pin id="200" dir="0" index="1" bw="17" slack="0"/>
<pin id="201" dir="0" index="2" bw="17" slack="0"/>
<pin id="202" dir="0" index="3" bw="17" slack="0"/>
<pin id="203" dir="0" index="4" bw="17" slack="0"/>
<pin id="204" dir="0" index="5" bw="17" slack="0"/>
<pin id="205" dir="0" index="6" bw="17" slack="0"/>
<pin id="206" dir="0" index="7" bw="17" slack="0"/>
<pin id="207" dir="0" index="8" bw="17" slack="0"/>
<pin id="208" dir="0" index="9" bw="17" slack="0"/>
<pin id="209" dir="0" index="10" bw="17" slack="0"/>
<pin id="210" dir="0" index="11" bw="3" slack="0"/>
<pin id="211" dir="1" index="12" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_31/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_i_i_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="0"/>
<pin id="226" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_i_i_22_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="18" slack="0"/>
<pin id="230" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i_22/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="p_Val2_32_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="0" index="1" bw="18" slack="0"/>
<pin id="235" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_32/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="isneg_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="19" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_Val2_33_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="0" index="1" bw="18" slack="0"/>
<pin id="249" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_33/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="newsignbit_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="18" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_61_i_i_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_61_i_i/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="underflow_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="brmerge_i_i_i_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i_i/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Result_not_i_i_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_not_i_i/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="brmerge_i_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Val2_22_mux_i_i_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="18" slack="0"/>
<pin id="293" dir="0" index="2" bw="18" slack="0"/>
<pin id="294" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_22_mux_i_i/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="p_Val2_i_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="18" slack="0"/>
<pin id="301" dir="0" index="2" bw="18" slack="0"/>
<pin id="302" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_i_i/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_Val2_34_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="18" slack="0"/>
<pin id="309" dir="0" index="2" bw="18" slack="0"/>
<pin id="310" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_34/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sum_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="3" slack="0"/>
<pin id="316" dir="0" index="1" bw="3" slack="0"/>
<pin id="317" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="x_V_offset_t_i1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="3" slack="0"/>
<pin id="322" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_V_offset_t_i1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Val2_9_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="18" slack="0"/>
<pin id="326" dir="0" index="1" bw="17" slack="0"/>
<pin id="327" dir="0" index="2" bw="17" slack="0"/>
<pin id="328" dir="0" index="3" bw="17" slack="0"/>
<pin id="329" dir="0" index="4" bw="17" slack="0"/>
<pin id="330" dir="0" index="5" bw="17" slack="0"/>
<pin id="331" dir="0" index="6" bw="17" slack="0"/>
<pin id="332" dir="0" index="7" bw="17" slack="0"/>
<pin id="333" dir="0" index="8" bw="17" slack="0"/>
<pin id="334" dir="0" index="9" bw="17" slack="0"/>
<pin id="335" dir="0" index="10" bw="17" slack="0"/>
<pin id="336" dir="0" index="11" bw="3" slack="0"/>
<pin id="337" dir="1" index="12" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sum_t_i2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_t_i2/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="sum_t_i2_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_t_i2_cast/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="18" slack="0"/>
<pin id="362" dir="0" index="1" bw="17" slack="0"/>
<pin id="363" dir="0" index="2" bw="17" slack="0"/>
<pin id="364" dir="0" index="3" bw="17" slack="0"/>
<pin id="365" dir="0" index="4" bw="17" slack="0"/>
<pin id="366" dir="0" index="5" bw="17" slack="0"/>
<pin id="367" dir="0" index="6" bw="17" slack="0"/>
<pin id="368" dir="0" index="7" bw="17" slack="0"/>
<pin id="369" dir="0" index="8" bw="17" slack="0"/>
<pin id="370" dir="0" index="9" bw="17" slack="0"/>
<pin id="371" dir="0" index="10" bw="17" slack="0"/>
<pin id="372" dir="0" index="11" bw="3" slack="0"/>
<pin id="373" dir="1" index="12" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_i_i3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="18" slack="0"/>
<pin id="388" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i3/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_i_i4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="18" slack="0"/>
<pin id="392" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_i4/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Val2_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="18" slack="0"/>
<pin id="396" dir="0" index="1" bw="18" slack="0"/>
<pin id="397" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="isneg_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="19" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_Val2_3_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="18" slack="0"/>
<pin id="410" dir="0" index="1" bw="18" slack="0"/>
<pin id="411" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="newsignbit_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="18" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_3/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_61_i_i9_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_61_i_i9/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="underflow_12_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_12/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="brmerge_i_i_i_i1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i_i1/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_not_i_i1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_not_i_i1/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="brmerge_i_i2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i_i2/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="p_Val2_22_mux_i_i1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="18" slack="0"/>
<pin id="455" dir="0" index="2" bw="18" slack="0"/>
<pin id="456" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_22_mux_i_i1/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="p_Val2_i_i1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="18" slack="0"/>
<pin id="463" dir="0" index="2" bw="18" slack="0"/>
<pin id="464" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_i_i1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_Val2_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="18" slack="0"/>
<pin id="471" dir="0" index="2" bw="18" slack="0"/>
<pin id="472" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_i_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="0"/>
<pin id="478" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_i_23_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="18" slack="0"/>
<pin id="482" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i_23/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Val2_35_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="18" slack="0"/>
<pin id="486" dir="0" index="1" bw="18" slack="0"/>
<pin id="487" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_35/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="isneg_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="19" slack="0"/>
<pin id="493" dir="0" index="2" bw="6" slack="0"/>
<pin id="494" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg_3/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Val2_36_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="18" slack="0"/>
<pin id="500" dir="0" index="1" bw="18" slack="0"/>
<pin id="501" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_36/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="newsignbit_4_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="18" slack="0"/>
<pin id="507" dir="0" index="2" bw="6" slack="0"/>
<pin id="508" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="newsignbit_4/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_61_i_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="0" index="1" bw="1" slack="0"/>
<pin id="515" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_61_i/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="underflow_13_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow_13/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="brmerge_i_i_i_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="1" slack="1"/>
<pin id="525" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge_i_i_i/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="p_Result_not_i_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="1"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_not_i/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="brmerge_i_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge_i/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="p_Val2_22_mux_i_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="18" slack="0"/>
<pin id="539" dir="0" index="2" bw="18" slack="1"/>
<pin id="540" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_22_mux_i/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_Val2_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="18" slack="0"/>
<pin id="546" dir="0" index="2" bw="18" slack="1"/>
<pin id="547" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_i/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="agg_result_1_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="18" slack="0"/>
<pin id="553" dir="0" index="2" bw="18" slack="0"/>
<pin id="554" dir="1" index="3" bw="18" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_1_i/2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="isneg_3_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isneg_3 "/>
</bind>
</comp>

<comp id="565" class="1005" name="p_Val2_36_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="18" slack="1"/>
<pin id="567" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_36 "/>
</bind>
</comp>

<comp id="571" class="1005" name="newsignbit_4_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="newsignbit_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="18" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="48" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="48" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="54" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="60" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="66" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="72" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="78" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="84" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="90" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="96" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="102" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="108" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="176"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="122" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="178"><net_src comp="126" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="179"><net_src comp="130" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="180"><net_src comp="134" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="181"><net_src comp="138" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="182"><net_src comp="142" pin="1"/><net_sink comp="162" pin=6"/></net>

<net id="183"><net_src comp="146" pin="1"/><net_sink comp="162" pin=7"/></net>

<net id="184"><net_src comp="150" pin="1"/><net_sink comp="162" pin=8"/></net>

<net id="185"><net_src comp="154" pin="1"/><net_sink comp="162" pin=9"/></net>

<net id="186"><net_src comp="158" pin="1"/><net_sink comp="162" pin=10"/></net>

<net id="187"><net_src comp="114" pin="1"/><net_sink comp="162" pin=11"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="118" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="212"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="213"><net_src comp="122" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="214"><net_src comp="126" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="215"><net_src comp="130" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="216"><net_src comp="134" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="217"><net_src comp="138" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="218"><net_src comp="142" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="219"><net_src comp="146" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="220"><net_src comp="150" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="221"><net_src comp="154" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="222"><net_src comp="158" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="223"><net_src comp="194" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="227"><net_src comp="162" pin="12"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="198" pin="12"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="224" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="32" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="198" pin="12"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="162" pin="12"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="238" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="238" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="252" pin="3"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="238" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="38" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="252" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="272" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="246" pin="2"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="266" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="246" pin="2"/><net_sink comp="298" pin=2"/></net>

<net id="311"><net_src comp="284" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="290" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="298" pin="3"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="118" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="323"><net_src comp="314" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="339"><net_src comp="122" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="340"><net_src comp="126" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="341"><net_src comp="130" pin="1"/><net_sink comp="324" pin=3"/></net>

<net id="342"><net_src comp="134" pin="1"/><net_sink comp="324" pin=4"/></net>

<net id="343"><net_src comp="138" pin="1"/><net_sink comp="324" pin=5"/></net>

<net id="344"><net_src comp="142" pin="1"/><net_sink comp="324" pin=6"/></net>

<net id="345"><net_src comp="146" pin="1"/><net_sink comp="324" pin=7"/></net>

<net id="346"><net_src comp="150" pin="1"/><net_sink comp="324" pin=8"/></net>

<net id="347"><net_src comp="154" pin="1"/><net_sink comp="324" pin=9"/></net>

<net id="348"><net_src comp="158" pin="1"/><net_sink comp="324" pin=10"/></net>

<net id="349"><net_src comp="320" pin="1"/><net_sink comp="324" pin=11"/></net>

<net id="354"><net_src comp="46" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="118" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="374"><net_src comp="26" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="375"><net_src comp="122" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="376"><net_src comp="126" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="377"><net_src comp="130" pin="1"/><net_sink comp="360" pin=3"/></net>

<net id="378"><net_src comp="134" pin="1"/><net_sink comp="360" pin=4"/></net>

<net id="379"><net_src comp="138" pin="1"/><net_sink comp="360" pin=5"/></net>

<net id="380"><net_src comp="142" pin="1"/><net_sink comp="360" pin=6"/></net>

<net id="381"><net_src comp="146" pin="1"/><net_sink comp="360" pin=7"/></net>

<net id="382"><net_src comp="150" pin="1"/><net_sink comp="360" pin=8"/></net>

<net id="383"><net_src comp="154" pin="1"/><net_sink comp="360" pin=9"/></net>

<net id="384"><net_src comp="158" pin="1"/><net_sink comp="360" pin=10"/></net>

<net id="385"><net_src comp="356" pin="1"/><net_sink comp="360" pin=11"/></net>

<net id="389"><net_src comp="324" pin="12"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="360" pin="12"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="386" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="30" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="32" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="360" pin="12"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="324" pin="12"/><net_sink comp="408" pin=1"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="408" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="36" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="426"><net_src comp="414" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="38" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="400" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="422" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="400" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="414" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="400" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="38" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="414" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="434" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="408" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="465"><net_src comp="428" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="42" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="467"><net_src comp="408" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="473"><net_src comp="446" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="452" pin="3"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="460" pin="3"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="306" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="468" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="476" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="495"><net_src comp="30" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="32" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="502"><net_src comp="468" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="306" pin="3"/><net_sink comp="498" pin=1"/></net>

<net id="509"><net_src comp="34" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="510"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="511"><net_src comp="36" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="38" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="530"><net_src comp="38" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="522" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="40" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="548"><net_src comp="517" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="42" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="555"><net_src comp="531" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="536" pin="3"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="543" pin="3"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="490" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="568"><net_src comp="498" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="536" pin=2"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="574"><net_src comp="504" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="577"><net_src comp="571" pin="1"/><net_sink comp="531" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_0_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_1_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_2_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_3_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_4_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_5_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_6_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_7_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_8_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_9_V | {1 }
	Port: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > : x_V_offset | {1 }
  - Chain level:
	State 1
		p_Val2_s : 1
		sum_t_i : 1
		sum_t_i_cast : 2
		p_Val2_31 : 3
		tmp_i_i : 2
		tmp_i_i_22 : 4
		p_Val2_32 : 5
		isneg : 6
		p_Val2_33 : 4
		newsignbit : 5
		tmp_61_i_i : 6
		underflow : 6
		brmerge_i_i_i_i : 7
		p_Result_not_i_i : 7
		brmerge_i_i : 7
		p_Val2_22_mux_i_i : 7
		p_Val2_i_i : 6
		p_Val2_34 : 7
		sum : 1
		x_V_offset_t_i1 : 2
		p_Val2_9 : 3
		sum_t_i2 : 1
		sum_t_i2_cast : 2
		p_Val2_1 : 3
		tmp_i_i3 : 4
		tmp_i_i4 : 4
		p_Val2_2 : 5
		isneg_2 : 6
		p_Val2_3 : 4
		newsignbit_3 : 5
		tmp_61_i_i9 : 6
		underflow_12 : 6
		brmerge_i_i_i_i1 : 7
		p_Result_not_i_i1 : 7
		brmerge_i_i2 : 7
		p_Val2_22_mux_i_i1 : 7
		p_Val2_i_i1 : 6
		p_Val2_4 : 7
		tmp_i : 8
		tmp_i_23 : 8
		p_Val2_35 : 9
		isneg_3 : 10
		p_Val2_36 : 8
		newsignbit_4 : 9
	State 2
		agg_result_1_i : 1
		StgValue_78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |       p_Val2_s_fu_162      |    0    |    47   |
|    mux   |      p_Val2_31_fu_198      |    0    |    47   |
|          |       p_Val2_9_fu_324      |    0    |    47   |
|          |       p_Val2_1_fu_360      |    0    |    47   |
|----------|----------------------------|---------|---------|
|          |       sum_t_i_fu_188       |    0    |    12   |
|          |      p_Val2_32_fu_232      |    0    |    25   |
|          |      p_Val2_33_fu_246      |    0    |    25   |
|          |         sum_fu_314         |    0    |    12   |
|    add   |       sum_t_i2_fu_350      |    0    |    12   |
|          |       p_Val2_2_fu_394      |    0    |    25   |
|          |       p_Val2_3_fu_408      |    0    |    25   |
|          |      p_Val2_35_fu_484      |    0    |    25   |
|          |      p_Val2_36_fu_498      |    0    |    25   |
|----------|----------------------------|---------|---------|
|          |  p_Val2_22_mux_i_i_fu_290  |    0    |    18   |
|          |      p_Val2_i_i_fu_298     |    0    |    18   |
|          |      p_Val2_34_fu_306      |    0    |    18   |
|          |  p_Val2_22_mux_i_i1_fu_452 |    0    |    18   |
|  select  |     p_Val2_i_i1_fu_460     |    0    |    18   |
|          |       p_Val2_4_fu_468      |    0    |    18   |
|          |   p_Val2_22_mux_i_fu_536   |    0    |    18   |
|          |       p_Val2_i_fu_543      |    0    |    18   |
|          |    agg_result_1_i_fu_550   |    0    |    18   |
|----------|----------------------------|---------|---------|
|          |      tmp_61_i_i_fu_260     |    0    |    2    |
|          |   brmerge_i_i_i_i_fu_272   |    0    |    2    |
|          |   p_Result_not_i_i_fu_278  |    0    |    2    |
|          |     tmp_61_i_i9_fu_422     |    0    |    2    |
|    xor   |   brmerge_i_i_i_i1_fu_434  |    0    |    2    |
|          |  p_Result_not_i_i1_fu_440  |    0    |    2    |
|          |       tmp_61_i_fu_512      |    0    |    2    |
|          |    brmerge_i_i_i_fu_522    |    0    |    2    |
|          |    p_Result_not_i_fu_526   |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |      underflow_fu_266      |    0    |    2    |
|    and   |     underflow_12_fu_428    |    0    |    2    |
|          |     underflow_13_fu_517    |    0    |    2    |
|----------|----------------------------|---------|---------|
|          |     brmerge_i_i_fu_284     |    0    |    2    |
|    or    |     brmerge_i_i2_fu_446    |    0    |    2    |
|          |      brmerge_i_fu_531      |    0    |    2    |
|----------|----------------------------|---------|---------|
|          | x_V_offset_read_read_fu_48 |    0    |    0    |
|          |    x_0_V_read_read_fu_54   |    0    |    0    |
|          |    x_1_V_read_read_fu_60   |    0    |    0    |
|          |    x_2_V_read_read_fu_66   |    0    |    0    |
|          |    x_3_V_read_read_fu_72   |    0    |    0    |
|   read   |    x_4_V_read_read_fu_78   |    0    |    0    |
|          |    x_5_V_read_read_fu_84   |    0    |    0    |
|          |    x_6_V_read_read_fu_90   |    0    |    0    |
|          |    x_7_V_read_read_fu_96   |    0    |    0    |
|          |   x_8_V_read_read_fu_102   |    0    |    0    |
|          |   x_9_V_read_read_fu_108   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_114         |    0    |    0    |
|          |       tmp_234_fu_118       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        extLd2_fu_122       |    0    |    0    |
|          |        extLd3_fu_126       |    0    |    0    |
|          |        extLd4_fu_130       |    0    |    0    |
|          |        extLd5_fu_134       |    0    |    0    |
|          |        extLd6_fu_138       |    0    |    0    |
|          |        extLd7_fu_142       |    0    |    0    |
|   zext   |        extLd8_fu_146       |    0    |    0    |
|          |        extLd9_fu_150       |    0    |    0    |
|          |        extLd_fu_154        |    0    |    0    |
|          |        extLd1_fu_158       |    0    |    0    |
|          |     sum_t_i_cast_fu_194    |    0    |    0    |
|          |   x_V_offset_t_i1_fu_320   |    0    |    0    |
|          |    sum_t_i2_cast_fu_356    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_i_i_fu_224       |    0    |    0    |
|          |      tmp_i_i_22_fu_228     |    0    |    0    |
|   sext   |       tmp_i_i3_fu_386      |    0    |    0    |
|          |       tmp_i_i4_fu_390      |    0    |    0    |
|          |        tmp_i_fu_476        |    0    |    0    |
|          |       tmp_i_23_fu_480      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        isneg_fu_238        |    0    |    0    |
|          |      newsignbit_fu_252     |    0    |    0    |
| bitselect|       isneg_2_fu_400       |    0    |    0    |
|          |     newsignbit_3_fu_414    |    0    |    0    |
|          |       isneg_3_fu_490       |    0    |    0    |
|          |     newsignbit_4_fu_504    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   566   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   isneg_3_reg_558  |    1   |
|newsignbit_4_reg_571|    1   |
|  p_Val2_36_reg_565 |   18   |
+--------------------+--------+
|        Total       |   20   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   566  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   20   |    -   |
+-----------+--------+--------+
|   Total   |   20   |   566  |
+-----------+--------+--------+
