<stg><name>FC_CIF_0_1</name>


<trans_list>

<trans id="148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="9" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="4"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="9" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="13" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="icmp_ln128" val="1"/>
</and_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="18" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="23" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="26" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %valIn_a_data = trunc i64 %in_stream_a_read

]]></Node>
<StgValue><ssdm name="valIn_a_data"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %write_ln54 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:9 %in_stream_a_read_1 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %valIn_a_data_1 = trunc i64 %in_stream_a_read_1

]]></Node>
<StgValue><ssdm name="valIn_a_data_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:11 %write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:11 %write_ln58 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_1

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:12 %in_stream_a_read_2 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %valIn_a_data_2 = trunc i64 %in_stream_a_read_2

]]></Node>
<StgValue><ssdm name="valIn_a_data_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:14 %write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:14 %write_ln62 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_2

]]></Node>
<StgValue><ssdm name="write_ln62"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:15 %in_stream_a_read_3 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read_3"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %valIn_a_data_3 = trunc i64 %in_stream_a_read_3

]]></Node>
<StgValue><ssdm name="valIn_a_data_3"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:17 %write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:17 %write_ln66 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_3

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:18 %in_stream_a_read_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read_4"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:19 %write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:19 %write_ln70 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_4

]]></Node>
<StgValue><ssdm name="write_ln70"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:20 %in_stream_a_read_5 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read_5"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %valIn_a_data_4 = trunc i64 %in_stream_a_read_5

]]></Node>
<StgValue><ssdm name="valIn_a_data_4"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:22 %write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:22 %write_ln74 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_5

]]></Node>
<StgValue><ssdm name="write_ln74"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:23 %in_stream_a_read_6 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read_6"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %valIn_a_data_5 = trunc i64 %in_stream_a_read_6

]]></Node>
<StgValue><ssdm name="valIn_a_data_5"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:25 %write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:25 %write_ln78 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_6

]]></Node>
<StgValue><ssdm name="write_ln78"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
entry:26 %in_stream_a_read_7 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="in_stream_a_read_7"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:27 %write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln35 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln35"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln35 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln35"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_8, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %in_stream_a

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_8, i32 1, i32 1, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %out_stream

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="0">
<![CDATA[
entry:27 %write_ln82 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %in_stream_a_read_7

]]></Node>
<StgValue><ssdm name="write_ln82"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:28 %switch_ln98 = switch i32 %valIn_a_data, void %fpga_resource_hint.if.else173.2, i32 4, void %if.then, i32 0, void %VITIS_LOOP_128_3

]]></Node>
<StgValue><ssdm name="switch_ln98"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_128_3:0 %iter = alloca i32 1

]]></Node>
<StgValue><ssdm name="iter"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_128_3:1 %num_imag = alloca i32 1

]]></Node>
<StgValue><ssdm name="num_imag"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_128_3:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_128_3:3 %OFMDim_current_load = load i32 %OFMDim_current

]]></Node>
<StgValue><ssdm name="OFMDim_current_load"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_128_3:4 %A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load

]]></Node>
<StgValue><ssdm name="A_COL_ITER"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_128_3:14 %store_ln0 = store i64 0, i64 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_128_3:15 %store_ln128 = store i32 0, i32 %num_imag

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_128_3:16 %store_ln136 = store i31 0, i31 %iter

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:0 %store_ln100 = store i32 %valIn_a_data_4, i32 %B_COL

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:4 %store_ln102 = store i32 %valIn_a_data_5, i32 %OFMDim_current

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
if.then:7 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else173.2:1 %KER_size_0 = mul i32 %valIn_a_data_4, i32 %valIn_a_data_2

]]></Node>
<StgValue><ssdm name="KER_size_0"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else173.2:2 %specfucore_ln184 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_0, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln184"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.if.else173.2:12 %empty_73 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="80" st_id="10" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_128_3:4 %A_COL_ITER = mul i32 %OFMDim_current_load, i32 %OFMDim_current_load

]]></Node>
<StgValue><ssdm name="A_COL_ITER"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_128_3:11 %cast9 = zext i32 %valIn_a_data_1

]]></Node>
<StgValue><ssdm name="cast9"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_128_3:12 %cast10 = zext i32 %A_COL_ITER

]]></Node>
<StgValue><ssdm name="cast10"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_128_3:13 %bound11 = mul i64 %cast9, i64 %cast10

]]></Node>
<StgValue><ssdm name="bound11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_128_3:5 %B_ROW_load = load i32 %B_ROW

]]></Node>
<StgValue><ssdm name="B_ROW_load"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_128_3:6 %B_COL_load = load i32 %B_COL

]]></Node>
<StgValue><ssdm name="B_COL_load"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_128_3:7 %sub148 = add i32 %A_COL_ITER, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub148"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_128_3:8 %sub151 = add i32 %B_COL_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub151"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_128_3:9 %sub154 = add i32 %valIn_a_data_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub154"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="37" op_0_bw="37" op_1_bw="32" op_2_bw="5">
<![CDATA[
VITIS_LOOP_128_3:10 %tmp_2 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %B_COL_load, i5 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_128_3:13 %bound11 = mul i64 %cast9, i64 %cast10

]]></Node>
<StgValue><ssdm name="bound11"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_128_3:17 %br_ln128 = br void %VITIS_LOOP_139_5

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_139_5:0 %iter_2 = load i31 %iter

]]></Node>
<StgValue><ssdm name="iter_2"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
VITIS_LOOP_139_5:1 %indvar_flatten13_load = load i64 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_139_5:2 %zext_ln136 = zext i31 %iter_2

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_139_5:3 %icmp_ln136 = icmp_slt  i32 %zext_ln136, i32 %A_COL_ITER

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_139_5:4 %icmp_ln128 = icmp_eq  i64 %indvar_flatten13_load, i64 %bound11

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_139_5:5 %add_ln128 = add i64 %indvar_flatten13_load, i64 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_139_5:6 %br_ln128 = br i1 %icmp_ln128, void %for.inc170.loopexit, void %if.end186.loopexit

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc170.loopexit:0 %num_imag_load = load i32 %num_imag

]]></Node>
<StgValue><ssdm name="num_imag_load"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc170.loopexit:1 %num_imag_2 = add i32 %num_imag_load, i32 1

]]></Node>
<StgValue><ssdm name="num_imag_2"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc170.loopexit:3 %cmp155_not_mid1 = icmp_ne  i32 %num_imag_2, i32 %sub154

]]></Node>
<StgValue><ssdm name="cmp155_not_mid1"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc170.loopexit:4 %cmp155_not23 = icmp_ne  i32 %num_imag_load, i32 %sub154

]]></Node>
<StgValue><ssdm name="cmp155_not23"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc170.loopexit:5 %select_ln128 = select i1 %icmp_ln136, i1 %cmp155_not23, i1 %cmp155_not_mid1

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc170.loopexit:6 %select_ln128_1 = select i1 %icmp_ln136, i31 %iter_2, i31 0

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="31">
<![CDATA[
for.inc170.loopexit:7 %zext_ln128 = zext i31 %select_ln128_1

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc170.loopexit:8 %select_ln128_2 = select i1 %icmp_ln136, i32 %num_imag_load, i32 %num_imag_2

]]></Node>
<StgValue><ssdm name="select_ln128_2"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
for.inc170.loopexit:9 %empty_70 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc170.loopexit:12 %icmp_ln168 = icmp_ne  i32 %zext_ln128, i32 %sub148

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc170.loopexit:13 %or_ln168 = or i1 %icmp_ln168, i1 %select_ln128

]]></Node>
<StgValue><ssdm name="or_ln168"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc170.loopexit:16 %add_ln136 = add i31 %iter_2, i31 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.inc170.loopexit:17 %iter_3 = select i1 %icmp_ln136, i31 %add_ln136, i31 1

]]></Node>
<StgValue><ssdm name="iter_3"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc170.loopexit:18 %store_ln128 = store i64 %add_ln128, i64 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc170.loopexit:19 %store_ln128 = store i32 %select_ln128_2, i32 %num_imag

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc170.loopexit:20 %store_ln136 = store i31 %iter_3, i31 %iter

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="0"/>
<literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
if.end186.loopexit:0 %br_ln0 = br void %if.end186

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else173.2:0 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else173.2:3 %rend9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend9"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else173.2:4 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else173.2:7 %rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend7"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.if.else173.2:8 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.if.else173.2:11 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.else173.2:13 %call_ln183 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
fpga_resource_hint.if.else173.2:14 %br_ln0 = br void %if.end186

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="icmp_ln128" val="1"/>
</and_exp><and_exp><literal name="valIn_a_data" val="!4"/>
<literal name="valIn_a_data" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
if.end186:0 %br_ln0 = br void %if.end187

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
for.inc170.loopexit:10 %call_ln0 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="126" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="32" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0">
<![CDATA[
for.inc170.loopexit:10 %call_ln0 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_140_6, i64 %in_stream_a, i32 %B_ROW_load, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc170.loopexit:11 %empty_71 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="128" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc170.loopexit:14 %empty_72 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="37" op_2_bw="64" op_3_bw="32" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0">
<![CDATA[
for.inc170.loopexit:15 %call_ln168 = call void @FC_CIF_0_1_Pipeline_L2_L3, i37 %tmp_2, i64 %out_stream, i32 %sub151, i1 %or_ln168, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc170.loopexit:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_3_VITIS_LOOP_136_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="37" op_2_bw="64" op_3_bw="32" op_4_bw="1" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0" op_73_bw="0" op_74_bw="0" op_75_bw="0" op_76_bw="0" op_77_bw="0" op_78_bw="0" op_79_bw="0">
<![CDATA[
for.inc170.loopexit:15 %call_ln168 = call void @FC_CIF_0_1_Pipeline_L2_L3, i37 %tmp_2, i64 %out_stream, i32 %sub151, i1 %or_ln168, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_0, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %FC_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_25_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_26_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_27_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_28_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_29_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_30_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_31_0, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
for.inc170.loopexit:21 %br_ln136 = br void %VITIS_LOOP_139_5

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="133" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:1 %mul_ln101 = mul i32 %valIn_a_data_2, i32 %valIn_a_data_3

]]></Node>
<StgValue><ssdm name="mul_ln101"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="134" st_id="20" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:2 %mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="135" st_id="21" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:2 %mul_ln101_1 = mul i32 %mul_ln101, i32 %valIn_a_data_2

]]></Node>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:3 %store_ln101 = store i32 %mul_ln101_1, i32 %B_ROW

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="137" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:5 %sub = add i32 %valIn_a_data_4, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="138" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then:6 %sub47 = add i32 %mul_ln101_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub47"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0">
<![CDATA[
if.then:8 %call_ln101 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="140" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0">
<![CDATA[
if.then:8 %call_ln101 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2, i32 %sub47, i64 %out_stream, i64 %in_stream_a, i32 %sub, i32 %valIn_a_data_4, i32 %mul_ln101_1, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i16 %FC_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_25, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_26, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_27, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_28, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_29, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_30, i16 %p_ZZ10FC_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_31

]]></Node>
<StgValue><ssdm name="call_ln101"/></StgValue>
</operation>

<operation id="141" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
if.then:9 %br_ln0 = br void %if.end187

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="142" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else173.2:5 %KER_size_1 = mul i32 %KER_size_0, i32 %valIn_a_data_2

]]></Node>
<StgValue><ssdm name="KER_size_1"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else173.2:6 %specfucore_ln185 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_size_1, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln185"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="144" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.if.else173.2:9 %KER_bound = mul i32 %KER_size_1, i32 %valIn_a_data_3

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="145" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.if.else173.2:10 %specfucore_ln186 = specfucore void @_ssdm_op_SpecFUCore, i32 %KER_bound, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln186"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="146" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
fpga_resource_hint.if.else173.2:13 %call_ln183 = call void @FC_CIF_0_1_Pipeline_VITIS_LOOP_187_7, i32 %KER_bound, i64 %in_stream_a, i64 %out_stream

]]></Node>
<StgValue><ssdm name="call_ln183"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="147" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0">
<![CDATA[
if.end187:0 %ret_ln194 = ret

]]></Node>
<StgValue><ssdm name="ret_ln194"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
