--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/m/k/mkel/Desktop/6.111/finalproject/6.111/catch/catch.ise
-intstyle ise -v 3 -s 4 -xml catch catch.ncd -o catch.twr catch.pcf

Design file:              catch.ncd
Physical constraint file: catch.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock_27mhz
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
button0     |    5.064(R)|    1.338(R)|clock_27mhz_IBUFG |   0.000|
button1     |    4.698(R)|    0.752(R)|clock_27mhz_IBUFG |   0.000|
button_enter|    3.973(R)|    0.951(R)|clock_27mhz_IBUFG |   0.000|
switch<0>   |    2.386(R)|    0.381(R)|clock_27mhz_IBUFG |   0.000|
switch<1>   |    2.044(R)|    0.619(R)|clock_27mhz_IBUFG |   0.000|
------------+------------+------------+------------------+--------+

Clock clock_27mhz to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
led<0>         |   18.235(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blank_b|   10.330(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<0>|   12.290(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<1>|   12.882(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<2>|   12.577(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<3>|   13.275(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<4>|   12.968(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<5>|   13.197(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<6>|   12.896(R)|clock_27mhz_IBUFG |   0.000|
vga_out_blue<7>|   12.900(R)|clock_27mhz_IBUFG |   0.000|
vga_out_hsync  |   10.710(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<0> |   14.542(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<1> |   13.965(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<2> |   14.271(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<3> |   14.304(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<4> |   14.608(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<5> |   13.839(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<6> |   14.143(R)|clock_27mhz_IBUFG |   0.000|
vga_out_red<7> |   13.537(R)|clock_27mhz_IBUFG |   0.000|
vga_out_vsync  |   11.042(R)|clock_27mhz_IBUFG |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_27mhz    |    9.880|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+-------------------+---------+
Source Pad     |Destination Pad    |  Delay  |
---------------+-------------------+---------+
clock_27mhz    |vga_out_pixel_clock|   13.406|
---------------+-------------------+---------+


Analysis completed Mon Dec  2 19:28:44 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 343 MB



