// Seed: 3480597820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wor id_4;
  output wire id_3;
  output supply1 id_2;
  input logic [7:0] id_1;
  assign id_4 = 1 ? id_1[1'd0 : ""] & 1 == id_1 : -1'd0;
  assign id_4 = id_1;
  assign id_2 = -1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_2,
      id_3,
      id_5
  );
endmodule
