Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto bca50a994db548e485dc3dd288d93c25 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Simulation_TOP_behav xil_defaultlib.Simulation_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:56]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port SRI [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:54]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port L [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port D [C:/Users/gelud/Desktop/CN FNAL/tema2/project_2/project_2.srcs/sources_1/new/TOP.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.H2
Compiling module xil_defaultlib.H1
Compiling module xil_defaultlib.AND2
Compiling module xil_defaultlib.INV
Compiling module xil_defaultlib.FDRSE
Compiling module xil_defaultlib.OR2
Compiling module xil_defaultlib.X74_194
Compiling module xil_defaultlib.CB4CLE
Compiling module xil_defaultlib.AND4
Compiling module xil_defaultlib.FDCE
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.Simulation_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot Simulation_TOP_behav
