

================================================================
== Vitis HLS Report for 'multi_stage_mul_x0_add_m'
================================================================
* Date:           Thu Dec 12 16:35:21 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.381 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.38>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%t_read = read i129 @_ssdm_op_Read.ap_auto.i129, i129 %t"   --->   Operation 2 'read' 't_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%m_read = read i129 @_ssdm_op_Read.ap_auto.i129, i129 %m"   --->   Operation 3 'read' 'm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%a_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a"   --->   Operation 4 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node add_ln46)   --->   "%d1_V = select i1 %a_read, i129 %t_read, i129 0" [rsa.cpp:45]   --->   Operation 5 'select' 'd1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (5.38ns) (out node of the LUT)   --->   "%add_ln46 = add i129 %d1_V, i129 %m_read" [rsa.cpp:46]   --->   Operation 6 'add' 'add_ln46' <Predicate = true> <Delay = 5.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 5.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ret_ln47 = ret i129 %add_ln46" [rsa.cpp:47]   --->   Operation 7 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_read   (read  ) [ 00]
m_read   (read  ) [ 00]
a_read   (read  ) [ 00]
d1_V     (select) [ 00]
add_ln46 (add   ) [ 00]
ret_ln47 (ret   ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="t">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i129"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="t_read_read_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="129" slack="0"/>
<pin id="14" dir="0" index="1" bw="129" slack="0"/>
<pin id="15" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_read/1 "/>
</bind>
</comp>

<comp id="18" class="1004" name="m_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="129" slack="0"/>
<pin id="20" dir="0" index="1" bw="129" slack="0"/>
<pin id="21" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="m_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="a_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="0" index="1" bw="1" slack="0"/>
<pin id="27" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="d1_V_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="0" index="1" bw="129" slack="0"/>
<pin id="33" dir="0" index="2" bw="1" slack="0"/>
<pin id="34" dir="1" index="3" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1_V/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="add_ln46_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="129" slack="0"/>
<pin id="40" dir="0" index="1" bw="129" slack="0"/>
<pin id="41" dir="1" index="2" bw="129" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="16"><net_src comp="6" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="17"><net_src comp="4" pin="0"/><net_sink comp="12" pin=1"/></net>

<net id="22"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="8" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="35"><net_src comp="24" pin="2"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="12" pin="2"/><net_sink comp="30" pin=1"/></net>

<net id="37"><net_src comp="10" pin="0"/><net_sink comp="30" pin=2"/></net>

<net id="42"><net_src comp="30" pin="3"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="18" pin="2"/><net_sink comp="38" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: multi_stage_mul_x0_add_m : a | {1 }
	Port: multi_stage_mul_x0_add_m : m | {1 }
	Port: multi_stage_mul_x0_add_m : t | {1 }
  - Chain level:
	State 1
		add_ln46 : 1
		ret_ln47 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |   add_ln46_fu_38  |    0    |   136   |
|----------|-------------------|---------|---------|
|  select  |     d1_V_fu_30    |    0    |   129   |
|----------|-------------------|---------|---------|
|          | t_read_read_fu_12 |    0    |    0    |
|   read   | m_read_read_fu_18 |    0    |    0    |
|          | a_read_read_fu_24 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   265   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   265  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   265  |
+-----------+--------+--------+
