{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1732746273790 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADC_tutorial EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"ADC_tutorial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732746273801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732746273844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732746273844 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732746273844 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[0\] 1 50 0 0 " "Implementing clock multiplication of 1, clock division of 50, and phase shift of 0 degrees (0 ps) for pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732746274064 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1250 0 0 " "Implementing clock multiplication of 1, clock division of 1250, and phase shift of 0 degrees (0 ps) for pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 436 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732746274064 ""}  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732746274064 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5000 0 0 " "Implementing clock multiplication of 1, clock division of 5000, and phase shift of 0 degrees (0 ps) for clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1732746274066 ""}  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1732746274066 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732746274094 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732746274103 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732746274352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732746274352 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1732746274352 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1732746274352 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732746274359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 998 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732746274359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 1000 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732746274359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 1002 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732746274359 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1732746274359 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1732746274359 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732746274359 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "108 128 " "No exact pin location assignment(s) for 108 pins of 128 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "girar " "Pin girar not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { girar } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 136 1856 2032 152 "girar" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { girar } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dir_min\[1\] " "Pin dir_min\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dir_min[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 16 1760 1936 32 "dir_min" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dir_min[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dir_min\[0\] " "Pin dir_min\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dir_min[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 16 1760 1936 32 "dir_min" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dir_min[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "orientacion\[1\] " "Pin orientacion\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { orientacion[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -200 728 904 -184 "orientacion" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { orientacion[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "orientacion\[0\] " "Pin orientacion\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { orientacion[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -200 728 904 -184 "orientacion" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { orientacion[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "izq_der " "Pin izq_der not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { izq_der } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 152 1856 2032 168 "izq_der" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { izq_der } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FW " "Pin FW not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { FW } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 120 1856 2032 136 "FW" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FW } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clockgral " "Pin clockgral not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clockgral } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 416 704 880 432 "clockgral" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockgral } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min12\[1\] " "Pin Dir_Min12\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min12[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6424 336 512 6440 "Dir_Min12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min12[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min12\[0\] " "Pin Dir_Min12\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min12[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6424 336 512 6440 "Dir_Min12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min12[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min13\[1\] " "Pin Dir_Min13\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min13[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6432 2024 2200 6448 "Dir_Min13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min13[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min13\[0\] " "Pin Dir_Min13\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min13[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6432 2024 2200 6448 "Dir_Min13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min13[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min14\[1\] " "Pin Dir_Min14\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min14[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6456 3808 3984 6472 "Dir_Min14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min14[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min14\[0\] " "Pin Dir_Min14\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min14[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6456 3808 3984 6472 "Dir_Min14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min14[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min15\[1\] " "Pin Dir_Min15\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min15[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6464 5496 5672 6480 "Dir_Min15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min15\[0\] " "Pin Dir_Min15\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min15[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6464 5496 5672 6480 "Dir_Min15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min2\[1\] " "Pin Dir_Min2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min2[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2184 3792 3968 2200 "Dir_Min2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min2\[0\] " "Pin Dir_Min2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min2[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2184 3792 3968 2200 "Dir_Min2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min3\[1\] " "Pin Dir_Min3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min3[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2192 5480 5656 2208 "Dir_Min3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min3\[0\] " "Pin Dir_Min3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min3[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2192 5480 5656 2208 "Dir_Min3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min4\[1\] " "Pin Dir_Min4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min4[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3696 312 488 3712 "Dir_Min4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min4\[0\] " "Pin Dir_Min4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min4[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3696 312 488 3712 "Dir_Min4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min5\[1\] " "Pin Dir_Min5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min5[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3704 2000 2176 3720 "Dir_Min5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min5\[0\] " "Pin Dir_Min5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min5[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3704 2000 2176 3720 "Dir_Min5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min6\[1\] " "Pin Dir_Min6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min6[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3728 3784 3960 3744 "Dir_Min6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min6\[0\] " "Pin Dir_Min6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min6[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3728 3784 3960 3744 "Dir_Min6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min7\[1\] " "Pin Dir_Min7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min7[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3736 5472 5648 3752 "Dir_Min7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min7\[0\] " "Pin Dir_Min7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min7[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3736 5472 5648 3752 "Dir_Min7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min8\[1\] " "Pin Dir_Min8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min8[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5096 312 488 5112 "Dir_Min8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min8\[0\] " "Pin Dir_Min8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min8[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5096 312 488 5112 "Dir_Min8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min9\[1\] " "Pin Dir_Min9\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min9[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5104 2000 2176 5120 "Dir_Min9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min9\[0\] " "Pin Dir_Min9\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min9[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5104 2000 2176 5120 "Dir_Min9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min_10_\[1\] " "Pin Dir_Min_10_\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min_10_[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5128 3784 3966 5144 "Dir_Min_10_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min_10_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min_10_\[0\] " "Pin Dir_Min_10_\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min_10_[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5128 3784 3966 5144 "Dir_Min_10_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min_10_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min_11_\[1\] " "Pin Dir_Min_11_\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min_11_[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5136 5472 5654 5152 "Dir_Min_11_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min_11_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min_11_\[0\] " "Pin Dir_Min_11_\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min_11_[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5136 5472 5654 5152 "Dir_Min_11_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min_11_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min_1_\[1\] " "Pin Dir_Min_1_\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min_1_[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2160 2008 2184 2176 "Dir_Min_1_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min_1_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Dir_Min_1_\[0\] " "Pin Dir_Min_1_\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Dir_Min_1_[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2160 2008 2184 2176 "Dir_Min_1_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Dir_Min_1_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso12\[3\] " "Pin Mi_Peso12\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso12[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6504 936 1112 6520 "Mi_Peso12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso12[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso12\[2\] " "Pin Mi_Peso12\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso12[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6504 936 1112 6520 "Mi_Peso12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso12[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso12\[1\] " "Pin Mi_Peso12\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso12[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6504 936 1112 6520 "Mi_Peso12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso12[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso12\[0\] " "Pin Mi_Peso12\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso12[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6504 936 1112 6520 "Mi_Peso12" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso12[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso13\[3\] " "Pin Mi_Peso13\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso13[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6512 2664 2840 6528 "Mi_Peso13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso13[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso13\[2\] " "Pin Mi_Peso13\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso13[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6512 2664 2840 6528 "Mi_Peso13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso13[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso13\[1\] " "Pin Mi_Peso13\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso13[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6512 2664 2840 6528 "Mi_Peso13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso13[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso13\[0\] " "Pin Mi_Peso13\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso13[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6512 2664 2840 6528 "Mi_Peso13" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso13[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso14\[3\] " "Pin Mi_Peso14\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso14[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6536 4416 4592 6552 "Mi_Peso14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso14[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso14\[2\] " "Pin Mi_Peso14\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso14[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6536 4416 4592 6552 "Mi_Peso14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso14[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso14\[1\] " "Pin Mi_Peso14\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso14[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6536 4416 4592 6552 "Mi_Peso14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso14[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 222 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso14\[0\] " "Pin Mi_Peso14\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso14[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6536 4416 4592 6552 "Mi_Peso14" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso14[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso15\[3\] " "Pin Mi_Peso15\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso15[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6544 6144 6320 6560 "Mi_Peso15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso15[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 224 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso15\[2\] " "Pin Mi_Peso15\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso15[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6544 6144 6320 6560 "Mi_Peso15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso15[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso15\[1\] " "Pin Mi_Peso15\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso15[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6544 6144 6320 6560 "Mi_Peso15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso15[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso15\[0\] " "Pin Mi_Peso15\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso15[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 6544 6144 6320 6560 "Mi_Peso15" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso15[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso2\[3\] " "Pin Mi_Peso2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso2[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2264 4400 4576 2280 "Mi_Peso2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso2\[2\] " "Pin Mi_Peso2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso2[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2264 4400 4576 2280 "Mi_Peso2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso2\[1\] " "Pin Mi_Peso2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso2[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2264 4400 4576 2280 "Mi_Peso2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 230 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso2\[0\] " "Pin Mi_Peso2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso2[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2264 4400 4576 2280 "Mi_Peso2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 231 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso3\[3\] " "Pin Mi_Peso3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso3[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2272 6128 6304 2288 "Mi_Peso3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso3\[2\] " "Pin Mi_Peso3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso3[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2272 6128 6304 2288 "Mi_Peso3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso3\[1\] " "Pin Mi_Peso3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso3[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2272 6128 6304 2288 "Mi_Peso3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso3\[0\] " "Pin Mi_Peso3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso3[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2272 6128 6304 2288 "Mi_Peso3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso4\[3\] " "Pin Mi_Peso4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso4[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3768 1032 1208 3784 "Mi_Peso4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso4\[2\] " "Pin Mi_Peso4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso4[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3768 1032 1208 3784 "Mi_Peso4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso4\[1\] " "Pin Mi_Peso4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso4[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3768 1032 1208 3784 "Mi_Peso4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso4\[0\] " "Pin Mi_Peso4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso4[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3768 1032 1208 3784 "Mi_Peso4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso5\[3\] " "Pin Mi_Peso5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso5[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3784 2640 2816 3800 "Mi_Peso5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso5\[2\] " "Pin Mi_Peso5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso5[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3784 2640 2816 3800 "Mi_Peso5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso5\[1\] " "Pin Mi_Peso5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso5[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3784 2640 2816 3800 "Mi_Peso5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso5\[0\] " "Pin Mi_Peso5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso5[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3784 2640 2816 3800 "Mi_Peso5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso6\[3\] " "Pin Mi_Peso6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso6[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3808 4392 4568 3824 "Mi_Peso6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso6\[2\] " "Pin Mi_Peso6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso6[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3808 4392 4568 3824 "Mi_Peso6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso6\[1\] " "Pin Mi_Peso6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso6[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3808 4392 4568 3824 "Mi_Peso6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso6\[0\] " "Pin Mi_Peso6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso6[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3808 4392 4568 3824 "Mi_Peso6" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso7\[3\] " "Pin Mi_Peso7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso7[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3816 6240 6416 3832 "Mi_Peso7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso7\[2\] " "Pin Mi_Peso7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso7[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3816 6240 6416 3832 "Mi_Peso7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso7\[1\] " "Pin Mi_Peso7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso7[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3816 6240 6416 3832 "Mi_Peso7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso7\[0\] " "Pin Mi_Peso7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso7[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 3816 6240 6416 3832 "Mi_Peso7" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso8\[3\] " "Pin Mi_Peso8\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso8[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5176 912 1088 5192 "Mi_Peso8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso8\[2\] " "Pin Mi_Peso8\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso8[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5176 912 1088 5192 "Mi_Peso8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 253 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso8\[1\] " "Pin Mi_Peso8\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso8[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5176 912 1088 5192 "Mi_Peso8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso8\[0\] " "Pin Mi_Peso8\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso8[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5176 912 1088 5192 "Mi_Peso8" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso9\[3\] " "Pin Mi_Peso9\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso9[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5184 2640 2816 5200 "Mi_Peso9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso9\[2\] " "Pin Mi_Peso9\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso9[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5184 2640 2816 5200 "Mi_Peso9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso9\[1\] " "Pin Mi_Peso9\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso9[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5184 2640 2816 5200 "Mi_Peso9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso9\[0\] " "Pin Mi_Peso9\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso9[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5184 2640 2816 5200 "Mi_Peso9" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_0_\[3\] " "Pin Mi_Peso_0_\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_0_[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2232 920 1100 2248 "Mi_Peso_0_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_0_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_0_\[2\] " "Pin Mi_Peso_0_\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_0_[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2232 920 1100 2248 "Mi_Peso_0_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_0_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 261 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_0_\[1\] " "Pin Mi_Peso_0_\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_0_[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2232 920 1100 2248 "Mi_Peso_0_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_0_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_0_\[0\] " "Pin Mi_Peso_0_\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_0_[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2232 920 1100 2248 "Mi_Peso_0_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_0_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_10_\[3\] " "Pin Mi_Peso_10_\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_10_[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5208 4520 4706 5224 "Mi_Peso_10_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_10_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_10_\[2\] " "Pin Mi_Peso_10_\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_10_[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5208 4520 4706 5224 "Mi_Peso_10_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_10_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_10_\[1\] " "Pin Mi_Peso_10_\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_10_[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5208 4520 4706 5224 "Mi_Peso_10_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_10_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_10_\[0\] " "Pin Mi_Peso_10_\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_10_[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5208 4520 4706 5224 "Mi_Peso_10_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_10_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_11_\[3\] " "Pin Mi_Peso_11_\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_11_[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5224 6232 6418 5240 "Mi_Peso_11_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_11_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_11_\[2\] " "Pin Mi_Peso_11_\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_11_[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5224 6232 6418 5240 "Mi_Peso_11_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_11_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_11_\[1\] " "Pin Mi_Peso_11_\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_11_[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5224 6232 6418 5240 "Mi_Peso_11_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_11_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 270 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_11_\[0\] " "Pin Mi_Peso_11_\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_11_[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 5224 6232 6418 5240 "Mi_Peso_11_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_11_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_1_\[3\] " "Pin Mi_Peso_1_\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_1_[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2240 2648 2828 2256 "Mi_Peso_1_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_1_[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_1_\[2\] " "Pin Mi_Peso_1_\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_1_[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2240 2648 2828 2256 "Mi_Peso_1_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_1_[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_1_\[1\] " "Pin Mi_Peso_1_\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_1_[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2240 2648 2828 2256 "Mi_Peso_1_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_1_[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Mi_Peso_1_\[0\] " "Pin Mi_Peso_1_\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Mi_Peso_1_[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 2240 2648 2828 2256 "Mi_Peso_1_" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mi_Peso_1_[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pos\[0\] " "Pin pos\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pos[0] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -120 1312 1480 -104 "pos" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pos[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pos\[1\] " "Pin pos\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pos[1] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -120 1312 1480 -104 "pos" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pos[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pos\[2\] " "Pin pos\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pos[2] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -120 1312 1480 -104 "pos" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pos[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pos\[3\] " "Pin pos\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pos[3] } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { -120 1312 1480 -104 "pos" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pos[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c_casilla " "Pin c_casilla not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { c_casilla } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 184 1384 1552 200 "c_casilla" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c_casilla } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fin_giro " "Pin fin_giro not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { fin_giro } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 200 1384 1552 216 "fin_giro" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fin_giro } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1732746274884 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1732746274884 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 " "The parameters of the PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 and the PLL pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 and PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 13 " "The value of the parameter \"M\" for the PLL atom pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 is 13" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 and PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 2 " "The value of the parameter \"N\" for the PLL atom pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 is 2" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 and PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 9997 " "The value of the parameter \"Min Lock Period\" for the PLL atom pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 is 9997" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 and PLL clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 21664 " "The value of the parameter \"Max Lock Period\" for the PLL atom pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 is 21664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1732746274919 ""}  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 400 9224 9983 0} { 0 { 0 ""} 0 435 9224 9983 0}  }  } } { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1732746274919 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 0 Pin_R8 " "PLL \"clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_R8\"" {  } { { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 344 232 544 520 "inst17" "" } } } } { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1732746274929 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ADC_tutorial.sdc " "Synopsys Design Constraints File file not found: 'ADC_tutorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1732746275429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732746275429 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1732746275433 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732746275433 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732746275433 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1732746275439 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732746275465 ""}  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clockgeneral:inst17|altpll:altpll_component|clockgeneral_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732746275465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732746275465 ""}  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732746275465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4) " "Automatically promoted node pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732746275465 ""}  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 92 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pllauto:inst|altpll:altpll_component|pllauto_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 435 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732746275465 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Detector_Cambio_Casilla:inst8\|fstate.Casilla_Cambiada  " "Automatically promoted node Detector_Cambio_Casilla:inst8\|fstate.Casilla_Cambiada " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1732746275465 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Detector_Cambio_Casilla:inst8\|Selector2~1 " "Destination node Detector_Cambio_Casilla:inst8\|Selector2~1" {  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 54 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Detector_Cambio_Casilla:inst8|Selector2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1732746275465 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1732746275465 ""}  } { { "Detector_Cambio_Casilla.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/Detector_Cambio_Casilla.vhd" 35 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 0 { 0 ""} 0 312 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1732746275465 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732746276039 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732746276039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1732746276039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732746276049 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732746276049 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732746276052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732746276052 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732746276052 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732746276559 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1732746276559 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732746276559 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "107 unused 2.5V 6 101 0 " "Number of I/O pins in group: 107 (unused VREF, 2.5V VCCIO, 6 input, 101 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1732746276562 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1732746276562 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1732746276562 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 6 8 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732746276562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732746276562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 23 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732746276562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 5 15 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732746276562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 17 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732746276562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 11 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732746276562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 8 16 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732746276562 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 22 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1732746276562 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1732746276562 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1732746276562 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clk\[1\] veli~output " "PLL \"pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"veli~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 148 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 0 240 552 192 "inst" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 568 712 888 584 "veli" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732746276629 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1 clk\[1\] veld~output " "PLL \"pllauto:inst\|altpll:altpll_component\|pllauto_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"veld~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pllauto_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/pllauto_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pllauto.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/pllauto.vhd" 148 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 0 240 552 192 "inst" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 528 712 888 544 "veld" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732746276629 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1 clk\[0\] clockgral~output " "PLL \"clockgeneral:inst17\|altpll:altpll_component\|clockgeneral_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"clockgral~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/clockgeneral_altpll.v" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/db/clockgeneral_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "clockgeneral.vhd" "" { Text "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/clockgeneral.vhd" 140 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 344 232 544 520 "inst17" "" } } } } { "main.bdf" "" { Schematic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/main.bdf" { { 416 704 880 432 "clockgral" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1732746276640 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[6\] " "Node \"leds\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732746276650 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "leds\[7\] " "Node \"leds\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "leds\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1732746276650 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1732746276650 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732746276650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732746278479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732746278629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732746278649 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732746279705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732746279705 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732746280320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X32_Y23 X42_Y34 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34" {  } { { "loc" "" { Generic "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X32_Y23 to location X42_Y34"} 32 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1732746281680 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732746281680 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732746282349 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1732746282349 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732746282349 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.25 " "Total time spent on timing analysis during the Fitter is 0.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1732746282371 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732746282451 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732746282783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732746282849 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732746283140 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732746283838 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1732746284452 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/ADC_tutorial.fit.smsg " "Generated suppressed messages file C:/Users/Sorteito/Documents/GitHub/TP-FPGA/MainV1.2/output_files/ADC_tutorial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732746284620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4939 " "Peak virtual memory: 4939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1732746285040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 19:24:45 2024 " "Processing ended: Wed Nov 27 19:24:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1732746285040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1732746285040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1732746285040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732746285040 ""}
