Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 93b272958a1c40c6b9cb4f13c8c61961 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot reg_ir_test_behav xil_defaultlib.reg_ir_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sources_1/new/reg_ir.v" Line 1. Module reg_ir doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Fatih/verilog/corg_pr1/corg_pr1.srcs/sources_1/new/register_16bit.v" Line 1. Module reg_16bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_16bit
Compiling module xil_defaultlib.reg_ir
Compiling module xil_defaultlib.reg_ir_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot reg_ir_test_behav
