	component JTAG_UART is
		port (
			clk_clk                                 : in  std_logic                     := 'X';             -- clk
			jtag_uart_avalon_jtag_slave_chipselect  : in  std_logic                     := 'X';             -- chipselect
			jtag_uart_avalon_jtag_slave_address     : in  std_logic                     := 'X';             -- address
			jtag_uart_avalon_jtag_slave_read_n      : in  std_logic                     := 'X';             -- read_n
			jtag_uart_avalon_jtag_slave_readdata    : out std_logic_vector(31 downto 0);                    -- readdata
			jtag_uart_avalon_jtag_slave_write_n     : in  std_logic                     := 'X';             -- write_n
			jtag_uart_avalon_jtag_slave_writedata   : in  std_logic_vector(31 downto 0) := (others => 'X'); -- writedata
			jtag_uart_avalon_jtag_slave_waitrequest : out std_logic;                                        -- waitrequest
			jtag_uart_irq_irq                       : out std_logic;                                        -- irq
			reset_reset_n                           : in  std_logic                     := 'X'              -- reset_n
		);
	end component JTAG_UART;

