# file delete -force work
# set Path_DUV     "/home/reds/Desktop/Labos/VSE/ex02_tbcomb_vrm/code/src_vhdl"
# /home/reds/Desktop/Labos/VSE/ex02_tbcomb_vrm/code/src_vhdl
# set Path_TB       "/home/reds/Desktop/Labos/VSE/ex02_tbcomb_vrm/code/src_tb"
# /home/reds/Desktop/Labos/VSE/ex02_tbcomb_vrm/code/src_tb
# global Path_DUV
# global Path_TB
# vlib work
# vcom +cover -2008 $Path_DUV/adder.vhd
# QuestaSim-64 vcom 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 21:22:22 on Oct 02,2024
# vcom "+cover" -2008 /home/reds/Desktop/Labos/VSE/ex02_tbcomb_vrm/code/src_vhdl/adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity adder
# -- Compiling architecture behave of adder
# End time: 21:22:22 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog +cover -sv $Path_TB/adder_tb.sv
# QuestaSim-64 vlog 2020.1_1 Compiler 2020.03 Mar  4 2020
# Start time: 21:22:22 on Oct 02,2024
# vlog "+cover" -sv /home/reds/Desktop/Labos/VSE/ex02_tbcomb_vrm/code/src_tb/adder_tb.sv 
# -- Compiling module adder_tb
# -- Compiling interface adder_in_itf
# -- Compiling interface adder_out_itf
# 
# Top level modules:
# 	adder_tb
# End time: 21:22:22 on Oct 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -coverage -t 10ps -GDATASIZE=8 -GTESTCASE=1 work.adder_tb
# vsim -coverage -t 10ps work.adder_tb -GTESTCASE=1 -GDATASIZE=8 
# Start time: 21:22:22 on Oct 02,2024
# ** Note: (vsim-3812) Design is being optimized...
# //  Questa Sim-64
# //  Version 2020.1_1 linux_x86_64 Mar  4 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.adder_tb(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.adder(behave)#1
# set StdArithNoWarnings 1
# 1
# set NumericStdNoWarnings 1
# 1
# run 2 ns
# Starting simulation
# set StdArithNoWarnings 0
# 0
# set NumericStdNoWarnings 0
# 0
# run -all
# Error for a_i = 255 and b_i =   1. Expected: 256, Observed:   x
# Ending simulation
# Number of errors :           1
# Break in Module adder_tb at /home/reds/Desktop/Labos/VSE/ex02_tbcomb_vrm/code/src_tb/adder_tb.sv line 161
# Stopped at /home/reds/Desktop/Labos/VSE/ex02_tbcomb_vrm/code/src_tb/adder_tb.sv line 161
# coverage attribute -name TESTNAME -value dirtest8_1
# coverage save ../dirtest8_1.ucdb
# quit -f
