Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Sep 06 14:26:56 2016
| Host         : IFI-STAMFORD running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file FIRST_timing_summary_routed.rpt -rpx FIRST_timing_summary_routed.rpx
| Design       : FIRST
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.965        0.000                      0                    4        0.249        0.000                      0                    4        9.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                17.965        0.000                      0                    4        0.249        0.000                      0                    4        9.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       17.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.965ns  (required time - arrival time)
  Source:                 COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            COUNT_I_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.580ns (28.557%)  route 1.451ns (71.443%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 25.554 - 20.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.751     4.221    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.322 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.880     6.202    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.456     6.658 r  COUNT_I_reg[0]/Q
                         net (fo=6, routed)           1.451     8.109    COUNT_OBUF[0]
    SLICE_X113Y49        LUT6 (Prop_lut6_I2_O)        0.124     8.233 r  COUNT_I[3]_i_1/O
                         net (fo=1, routed)           0.000     8.233    p_0_in[3]
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    T18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363    23.762    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.853 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.700    25.554    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[3]/C
                         clock pessimism              0.648    26.202    
                         clock uncertainty           -0.035    26.166    
    SLICE_X113Y49        FDCE (Setup_fdce_C_D)        0.031    26.197    COUNT_I_reg[3]
  -------------------------------------------------------------------
                         required time                         26.197    
                         arrival time                          -8.233    
  -------------------------------------------------------------------
                         slack                                 17.965    

Slack (MET) :             18.368ns  (required time - arrival time)
  Source:                 COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            COUNT_I_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.580ns (35.670%)  route 1.046ns (64.330%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 25.554 - 20.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.751     4.221    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.322 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.880     6.202    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.456     6.658 f  COUNT_I_reg[0]/Q
                         net (fo=6, routed)           1.046     7.704    COUNT_OBUF[0]
    SLICE_X113Y49        LUT3 (Prop_lut3_I2_O)        0.124     7.828 r  COUNT_I[0]_i_1/O
                         net (fo=1, routed)           0.000     7.828    p_0_in[0]
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    T18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363    23.762    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.853 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.700    25.554    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[0]/C
                         clock pessimism              0.648    26.202    
                         clock uncertainty           -0.035    26.166    
    SLICE_X113Y49        FDCE (Setup_fdce_C_D)        0.029    26.195    COUNT_I_reg[0]
  -------------------------------------------------------------------
                         required time                         26.195    
                         arrival time                          -7.828    
  -------------------------------------------------------------------
                         slack                                 18.368    

Slack (MET) :             18.385ns  (required time - arrival time)
  Source:                 COUNT_I_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            COUNT_I_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.746ns (45.075%)  route 0.909ns (54.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 25.554 - 20.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.751     4.221    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.322 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.880     6.202    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.419     6.621 r  COUNT_I_reg[1]/Q
                         net (fo=5, routed)           0.909     7.530    COUNT_OBUF[1]
    SLICE_X113Y49        LUT4 (Prop_lut4_I3_O)        0.327     7.857 r  COUNT_I[1]_i_1/O
                         net (fo=1, routed)           0.000     7.857    p_0_in[1]
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    T18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363    23.762    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.853 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.700    25.554    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[1]/C
                         clock pessimism              0.648    26.202    
                         clock uncertainty           -0.035    26.166    
    SLICE_X113Y49        FDCE (Setup_fdce_C_D)        0.075    26.241    COUNT_I_reg[1]
  -------------------------------------------------------------------
                         required time                         26.241    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                 18.385    

Slack (MET) :             18.737ns  (required time - arrival time)
  Source:                 COUNT_I_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            COUNT_I_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.258ns  (logic 0.580ns (46.098%)  route 0.678ns (53.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.554ns = ( 25.554 - 20.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.751     4.221    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.322 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.880     6.202    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.456     6.658 r  COUNT_I_reg[2]/Q
                         net (fo=4, routed)           0.678     7.336    COUNT_OBUF[2]
    SLICE_X113Y49        LUT5 (Prop_lut5_I4_O)        0.124     7.460 r  COUNT_I[2]_i_1/O
                         net (fo=1, routed)           0.000     7.460    p_0_in[2]
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    T18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         1.399    21.399 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.363    23.762    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.853 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.700    25.554    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[2]/C
                         clock pessimism              0.648    26.202    
                         clock uncertainty           -0.035    26.166    
    SLICE_X113Y49        FDCE (Setup_fdce_C_D)        0.031    26.197    COUNT_I_reg[2]
  -------------------------------------------------------------------
                         required time                         26.197    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                 18.737    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 COUNT_I_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            COUNT_I_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.660%)  route 0.114ns (33.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.379    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.405 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.641     2.045    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.128     2.173 r  COUNT_I_reg[1]/Q
                         net (fo=5, routed)           0.114     2.287    COUNT_OBUF[1]
    SLICE_X113Y49        LUT5 (Prop_lut5_I2_O)        0.099     2.386 r  COUNT_I[2]_i_1/O
                         net (fo=1, routed)           0.000     2.386    p_0_in[2]
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.315     1.740    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.769 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.912     2.681    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[2]/C
                         clock pessimism             -0.636     2.045    
    SLICE_X113Y49        FDCE (Hold_fdce_C_D)         0.092     2.137    COUNT_I_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 COUNT_I_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            COUNT_I_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.379    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.405 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.641     2.045    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.141     2.186 r  COUNT_I_reg[3]/Q
                         net (fo=3, routed)           0.232     2.419    COUNT_OBUF[3]
    SLICE_X113Y49        LUT6 (Prop_lut6_I5_O)        0.045     2.464 r  COUNT_I[3]_i_1/O
                         net (fo=1, routed)           0.000     2.464    p_0_in[3]
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.315     1.740    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.769 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.912     2.681    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[3]/C
                         clock pessimism             -0.636     2.045    
    SLICE_X113Y49        FDCE (Hold_fdce_C_D)         0.092     2.137    COUNT_I_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.464    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 COUNT_I_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            COUNT_I_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.226ns (39.718%)  route 0.343ns (60.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.379    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.405 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.641     2.045    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.128     2.173 r  COUNT_I_reg[1]/Q
                         net (fo=5, routed)           0.343     2.516    COUNT_OBUF[1]
    SLICE_X113Y49        LUT4 (Prop_lut4_I3_O)        0.098     2.614 r  COUNT_I[1]_i_1/O
                         net (fo=1, routed)           0.000     2.614    p_0_in[1]
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.315     1.740    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.769 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.912     2.681    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[1]/C
                         clock pessimism             -0.636     2.045    
    SLICE_X113Y49        FDCE (Hold_fdce_C_D)         0.107     2.152    COUNT_I_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 COUNT_I_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            COUNT_I_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.186ns (26.916%)  route 0.505ns (73.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.681ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.141     1.379    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.405 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.641     2.045    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y49        FDCE (Prop_fdce_C_Q)         0.141     2.186 f  COUNT_I_reg[0]/Q
                         net (fo=6, routed)           0.505     2.691    COUNT_OBUF[0]
    SLICE_X113Y49        LUT3 (Prop_lut3_I2_O)        0.045     2.736 r  COUNT_I[0]_i_1/O
                         net (fo=1, routed)           0.000     2.736    p_0_in[0]
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.315     1.740    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.769 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.912     2.681    CLK_IBUF_BUFG
    SLICE_X113Y49        FDCE                                         r  COUNT_I_reg[0]/C
                         clock pessimism             -0.636     2.045    
    SLICE_X113Y49        FDCE (Hold_fdce_C_D)         0.091     2.136    COUNT_I_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.600    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y49  COUNT_I_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y49  COUNT_I_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y49  COUNT_I_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y49  COUNT_I_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y49  COUNT_I_reg[3]/C



