--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8273 paths analyzed, 371 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.467ns.
--------------------------------------------------------------------------------
Slack:                  10.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_5 (FF)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.472ns (Levels of Logic = 6)
  Clock Path Skew:      0.040ns (0.691 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_5 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y44.CQ       Tcko                  0.525   M_a_q[4]
                                                       M_a_q_5
    SLICE_X15Y52.A4      net (fanout=22)       1.722   M_a_q[5]
    SLICE_X15Y52.A       Tilo                  0.259   M_b_q[6]
                                                       M_a_q[15]_M_b_q[15]_and_74_OUT<5>1
    SLICE_X8Y46.B2       net (fanout=2)        1.557   M_a_q[15]_M_b_q[15]_and_74_OUT[5]
    SLICE_X8Y46.COUT     Topcyb                0.483   Mcompar_n0087_cy[3]
                                                       Mcompar_n0087_lut<1>
                                                       Mcompar_n0087_cy<3>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcompar_n0087_cy[3]
    SLICE_X8Y47.BMUX     Tcinb                 0.286   n0087
                                                       Mcompar_n0087_cy<5>
    SLICE_X0Y58.D2       net (fanout=4)        2.399   n0087
    SLICE_X0Y58.COUT     Topcyd                0.312   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_lut1
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   M_auto_q_FSM_FFd4-In4
    SLICE_X0Y59.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In5
                                                       M_auto_q_FSM_FFd4-In4_cy1
    SLICE_X6Y53.A3       net (fanout=1)        1.288   M_auto_q_FSM_FFd4-In5
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd4-In6
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.472ns (2.500ns logic, 6.972ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  11.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_errb_q_0 (FF)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.810ns (Levels of Logic = 6)
  Clock Path Skew:      0.038ns (0.691 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_errb_q_0 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y47.AQ      Tcko                  0.430   M_errb_q[3]
                                                       M_errb_q_0
    SLICE_X11Y47.A5      net (fanout=8)        1.442   M_errb_q[0]
    SLICE_X11Y47.A       Tilo                  0.259   M_errb_q[3]
                                                       M_erra_q[15]_M_errb_q[15]_and_72_OUT<0>1
    SLICE_X8Y46.A1       net (fanout=2)        1.279   M_erra_q[15]_M_errb_q[15]_and_72_OUT[0]
    SLICE_X8Y46.COUT     Topcya                0.474   Mcompar_n0087_cy[3]
                                                       Mcompar_n0087_lut<0>
                                                       Mcompar_n0087_cy<3>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcompar_n0087_cy[3]
    SLICE_X8Y47.BMUX     Tcinb                 0.286   n0087
                                                       Mcompar_n0087_cy<5>
    SLICE_X0Y58.D2       net (fanout=4)        2.399   n0087
    SLICE_X0Y58.COUT     Topcyd                0.312   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_lut1
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   M_auto_q_FSM_FFd4-In4
    SLICE_X0Y59.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In5
                                                       M_auto_q_FSM_FFd4-In4_cy1
    SLICE_X6Y53.A3       net (fanout=1)        1.288   M_auto_q_FSM_FFd4-In5
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd4-In6
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.810ns (2.396ns logic, 6.414ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  11.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_4_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.750ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_4_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_a_q_4_1
                                                       M_a_q_4_1
    SLICE_X4Y58.A2       net (fanout=5)        2.088   M_a_q_4_1
    SLICE_X4Y58.COUT     Topcya                0.474   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<4>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.CMUX     Tcinc                 0.279   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.A2       net (fanout=1)        1.370   M_a_q[15]_M_b_q[15]_add_18_OUT[14]
    SLICE_X0Y58.BMUX     Topab                 0.590   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<4>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.750ns (2.740ns logic, 6.010ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  11.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_1_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.783ns (Levels of Logic = 7)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_1_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_b_q_1_2
                                                       M_b_q_1_1
    SLICE_X4Y57.B6       net (fanout=3)        2.065   M_b_q_1_1
    SLICE_X4Y57.COUT     Topcyb                0.483   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<1>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X4Y58.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
    SLICE_X4Y58.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.CMUX     Tcinc                 0.279   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.A2       net (fanout=1)        1.370   M_a_q[15]_M_b_q[15]_add_18_OUT[14]
    SLICE_X0Y58.BMUX     Topab                 0.590   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<4>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.783ns (2.793ns logic, 5.990ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  11.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_1_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.715ns (Levels of Logic = 5)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_1_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_b_q_1_2
                                                       M_b_q_1_1
    SLICE_X4Y57.B6       net (fanout=3)        2.065   M_b_q_1_1
    SLICE_X4Y57.CMUX     Topbc                 0.650   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<1>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X0Y57.A1       net (fanout=1)        1.436   M_a_q[15]_M_b_q[15]_add_18_OUT[2]
    SLICE_X0Y57.COUT     Topcya                0.474   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<0>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.715ns (2.665ns logic, 6.050ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  11.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_1_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.601ns (Levels of Logic = 7)
  Clock Path Skew:      0.006ns (0.691 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_1_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.DQ      Tcko                  0.476   M_a_q_1_1
                                                       M_a_q_1_1
    SLICE_X4Y57.B3       net (fanout=5)        1.883   M_a_q_1_1
    SLICE_X4Y57.COUT     Topcyb                0.483   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<1>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X4Y58.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
    SLICE_X4Y58.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.CMUX     Tcinc                 0.279   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.A2       net (fanout=1)        1.370   M_a_q[15]_M_b_q[15]_add_18_OUT[14]
    SLICE_X0Y58.BMUX     Topab                 0.590   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<4>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.601ns (2.793ns logic, 5.808ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  11.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_1_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.643ns (Levels of Logic = 6)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_1_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_b_q_1_2
                                                       M_b_q_1_1
    SLICE_X4Y57.B6       net (fanout=3)        2.065   M_b_q_1_1
    SLICE_X4Y57.COUT     Topcyb                0.483   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<1>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X4Y58.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
    SLICE_X4Y58.BMUX     Tcinb                 0.310   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X0Y57.B1       net (fanout=1)        1.209   M_a_q[15]_M_b_q[15]_add_18_OUT[5]
    SLICE_X0Y57.COUT     Topcyb                0.483   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<1>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.643ns (2.817ns logic, 5.826ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  11.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_0_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.598ns (Levels of Logic = 7)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_0_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.430   M_b_q_0_2
                                                       M_b_q_0_1
    SLICE_X4Y57.A4       net (fanout=4)        1.935   M_b_q_0_1
    SLICE_X4Y57.COUT     Topcya                0.474   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<0>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X4Y58.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
    SLICE_X4Y58.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.CMUX     Tcinc                 0.279   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.A2       net (fanout=1)        1.370   M_a_q[15]_M_b_q[15]_add_18_OUT[14]
    SLICE_X0Y58.BMUX     Topab                 0.590   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<4>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.598ns (2.738ns logic, 5.860ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  11.438ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_1_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.533ns (Levels of Logic = 5)
  Clock Path Skew:      0.006ns (0.691 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_1_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.DQ      Tcko                  0.476   M_a_q_1_1
                                                       M_a_q_1_1
    SLICE_X4Y57.B3       net (fanout=5)        1.883   M_a_q_1_1
    SLICE_X4Y57.CMUX     Topbc                 0.650   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<1>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X0Y57.A1       net (fanout=1)        1.436   M_a_q[15]_M_b_q[15]_add_18_OUT[2]
    SLICE_X0Y57.COUT     Topcya                0.474   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<0>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.533ns (2.665ns logic, 5.868ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  11.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_errb_q_7 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.553ns (Levels of Logic = 6)
  Clock Path Skew:      0.038ns (0.691 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_errb_q_7 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.476   M_errb_q[7]
                                                       M_errb_q_7
    SLICE_X2Y58.D2       net (fanout=8)        2.477   M_errb_q[7]
    SLICE_X2Y58.COUT     Topcyd                0.290   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[7]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<7>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<7>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[7]
    SLICE_X2Y59.CMUX     Tcinc                 0.289   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D1       net (fanout=1)        1.092   M_erra_q[15]_M_errb_q[15]_add_17_OUT[10]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.553ns (2.432ns logic, 6.121ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  11.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_erra_q_9 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.553ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_erra_q_9 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_erra_q[11]
                                                       M_erra_q_9
    SLICE_X2Y59.BX       net (fanout=11)       2.670   M_erra_q[9]
    SLICE_X2Y59.CMUX     Taxc                  0.340   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D1       net (fanout=1)        1.092   M_erra_q[15]_M_errb_q[15]_add_17_OUT[10]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.553ns (2.242ns logic, 6.311ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  11.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_errb_q_8 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.549ns (Levels of Logic = 5)
  Clock Path Skew:      0.037ns (0.691 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_errb_q_8 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.430   M_errb_q[11]
                                                       M_errb_q_8
    SLICE_X2Y59.A1       net (fanout=8)        2.465   M_errb_q[8]
    SLICE_X2Y59.CMUX     Topac                 0.636   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<8>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D1       net (fanout=1)        1.092   M_erra_q[15]_M_errb_q[15]_add_17_OUT[10]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.549ns (2.443ns logic, 6.106ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  11.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_11 (FF)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.502ns (Levels of Logic = 6)
  Clock Path Skew:      0.004ns (0.691 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_11 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y49.CQ      Tcko                  0.525   M_a_q[11]
                                                       M_a_q_11
    SLICE_X15Y55.C4      net (fanout=26)       1.052   M_a_q[11]
    SLICE_X15Y55.C       Tilo                  0.259   M_b_q[10]
                                                       M_a_q[15]_M_b_q[15]_and_74_OUT<11>1
    SLICE_X8Y46.D5       net (fanout=2)        1.428   M_a_q[15]_M_b_q[15]_and_74_OUT[11]
    SLICE_X8Y46.COUT     Topcyd                0.312   Mcompar_n0087_cy[3]
                                                       Mcompar_n0087_lut<3>
                                                       Mcompar_n0087_cy<3>
    SLICE_X8Y47.CIN      net (fanout=1)        0.003   Mcompar_n0087_cy[3]
    SLICE_X8Y47.BMUX     Tcinb                 0.286   n0087
                                                       Mcompar_n0087_cy<5>
    SLICE_X0Y58.D2       net (fanout=4)        2.399   n0087
    SLICE_X0Y58.COUT     Topcyd                0.312   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_lut1
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X0Y59.CIN      net (fanout=1)        0.003   M_auto_q_FSM_FFd4-In4
    SLICE_X0Y59.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In5
                                                       M_auto_q_FSM_FFd4-In4_cy1
    SLICE_X6Y53.A3       net (fanout=1)        1.288   M_auto_q_FSM_FFd4-In5
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd4-In6
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.502ns (2.329ns logic, 6.173ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  11.467ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_4_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.503ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_4_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_a_q_4_1
                                                       M_a_q_4_1
    SLICE_X4Y58.A2       net (fanout=5)        2.088   M_a_q_4_1
    SLICE_X4Y58.COUT     Topcya                0.474   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<4>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.DMUX     Tcind                 0.320   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.B2       net (fanout=1)        1.111   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
    SLICE_X0Y58.BMUX     Topbb                 0.561   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<5>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.503ns (2.752ns logic, 5.751ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  11.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_erra_q_9 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.525ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_erra_q_9 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_erra_q[11]
                                                       M_erra_q_9
    SLICE_X2Y59.B3       net (fanout=11)       2.369   M_erra_q[9]
    SLICE_X2Y59.CMUX     Topbc                 0.613   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<9>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D1       net (fanout=1)        1.092   M_erra_q[15]_M_errb_q[15]_add_17_OUT[10]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.525ns (2.515ns logic, 6.010ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  11.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_1_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.536ns (Levels of Logic = 7)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_1_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_b_q_1_2
                                                       M_b_q_1_1
    SLICE_X4Y57.B6       net (fanout=3)        2.065   M_b_q_1_1
    SLICE_X4Y57.COUT     Topcyb                0.483   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<1>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X4Y58.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
    SLICE_X4Y58.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.DMUX     Tcind                 0.320   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.B2       net (fanout=1)        1.111   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
    SLICE_X0Y58.BMUX     Topbb                 0.561   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<5>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.536ns (2.805ns logic, 5.731ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  11.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_4_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.475ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_4_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_a_q_4_1
                                                       M_a_q_4_1
    SLICE_X4Y58.A2       net (fanout=5)        2.088   M_a_q_4_1
    SLICE_X4Y58.COUT     Topcya                0.474   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<4>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.AMUX     Tcina                 0.220   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.A1       net (fanout=1)        1.154   M_a_q[15]_M_b_q[15]_add_18_OUT[12]
    SLICE_X0Y58.BMUX     Topab                 0.590   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<4>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.475ns (2.681ns logic, 5.794ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  11.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_errb_q_7 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.507ns (Levels of Logic = 5)
  Clock Path Skew:      0.038ns (0.691 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_errb_q_7 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.476   M_errb_q[7]
                                                       M_errb_q_7
    SLICE_X2Y58.D2       net (fanout=8)        2.477   M_errb_q[7]
    SLICE_X2Y58.DMUX     Topdd                 0.446   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[7]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<7>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<7>
    SLICE_X0Y57.C1       net (fanout=1)        1.166   M_erra_q[15]_M_errb_q[15]_add_17_OUT[7]
    SLICE_X0Y57.COUT     Topcyc                0.328   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<2>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.507ns (2.315ns logic, 6.192ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  11.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_errb_q_8 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.504ns (Levels of Logic = 5)
  Clock Path Skew:      0.037ns (0.691 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_errb_q_8 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y47.AQ       Tcko                  0.430   M_errb_q[11]
                                                       M_errb_q_8
    SLICE_X2Y59.A1       net (fanout=8)        2.465   M_errb_q[8]
    SLICE_X2Y59.DMUX     Topad                 0.667   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<8>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D2       net (fanout=1)        1.016   M_erra_q[15]_M_errb_q[15]_add_17_OUT[11]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.504ns (2.474ns logic, 6.030ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  11.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_erra_q_9 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.505ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_erra_q_9 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_erra_q[11]
                                                       M_erra_q_9
    SLICE_X2Y59.BX       net (fanout=11)       2.670   M_erra_q[9]
    SLICE_X2Y59.DMUX     Tbxd                  0.368   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D2       net (fanout=1)        1.016   M_erra_q[15]_M_errb_q[15]_add_17_OUT[11]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.505ns (2.270ns logic, 6.235ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  11.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_erra_q_7 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.503ns (Levels of Logic = 6)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_erra_q_7 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y45.DQ       Tcko                  0.430   M_erra_q[7]
                                                       M_erra_q_7
    SLICE_X2Y58.D3       net (fanout=11)       2.473   M_erra_q[7]
    SLICE_X2Y58.COUT     Topcyd                0.290   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[7]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<7>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<7>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[7]
    SLICE_X2Y59.CMUX     Tcinc                 0.289   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D1       net (fanout=1)        1.092   M_erra_q[15]_M_errb_q[15]_add_17_OUT[10]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.503ns (2.386ns logic, 6.117ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  11.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_0_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.522ns (Levels of Logic = 5)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_0_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.AQ      Tcko                  0.430   M_b_q_0_2
                                                       M_b_q_0_1
    SLICE_X4Y57.A4       net (fanout=4)        1.935   M_b_q_0_1
    SLICE_X4Y57.CMUX     Topac                 0.633   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<0>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X0Y57.A1       net (fanout=1)        1.436   M_a_q[15]_M_b_q[15]_add_18_OUT[2]
    SLICE_X0Y57.COUT     Topcya                0.474   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<0>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.522ns (2.602ns logic, 5.920ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  11.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_1_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.461ns (Levels of Logic = 6)
  Clock Path Skew:      0.006ns (0.691 - 0.685)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_1_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y51.DQ      Tcko                  0.476   M_a_q_1_1
                                                       M_a_q_1_1
    SLICE_X4Y57.B3       net (fanout=5)        1.883   M_a_q_1_1
    SLICE_X4Y57.COUT     Topcyb                0.483   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<1>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X4Y58.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
    SLICE_X4Y58.BMUX     Tcinb                 0.310   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X0Y57.B1       net (fanout=1)        1.209   M_a_q[15]_M_b_q[15]_add_18_OUT[5]
    SLICE_X0Y57.COUT     Topcyb                0.483   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<1>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.461ns (2.817ns logic, 5.644ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  11.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_4_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.451ns (Levels of Logic = 5)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_4_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_a_q_4_1
                                                       M_a_q_4_1
    SLICE_X4Y58.A2       net (fanout=5)        2.088   M_a_q_4_1
    SLICE_X4Y58.BMUX     Topab                 0.532   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<4>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X0Y57.B1       net (fanout=1)        1.209   M_a_q[15]_M_b_q[15]_add_18_OUT[5]
    SLICE_X0Y57.COUT     Topcyb                0.483   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<1>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.451ns (2.605ns logic, 5.846ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  11.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_b_q_1_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.508ns (Levels of Logic = 7)
  Clock Path Skew:      0.066ns (0.691 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_b_q_1_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y47.AQ      Tcko                  0.476   M_b_q_1_2
                                                       M_b_q_1_1
    SLICE_X4Y57.B6       net (fanout=3)        2.065   M_b_q_1_1
    SLICE_X4Y57.COUT     Topcyb                0.483   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<1>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<3>
    SLICE_X4Y58.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[3]
    SLICE_X4Y58.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.COUT     Tbyp                  0.093   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.AMUX     Tcina                 0.220   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.A1       net (fanout=1)        1.154   M_a_q[15]_M_b_q[15]_add_18_OUT[12]
    SLICE_X0Y58.BMUX     Topab                 0.590   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<4>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.508ns (2.734ns logic, 5.774ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  11.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_erra_q_9 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.480ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_erra_q_9 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.BQ       Tcko                  0.525   M_erra_q[11]
                                                       M_erra_q_9
    SLICE_X2Y59.B3       net (fanout=11)       2.369   M_erra_q[9]
    SLICE_X2Y59.DMUX     Topbd                 0.644   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<9>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D2       net (fanout=1)        1.016   M_erra_q[15]_M_errb_q[15]_add_17_OUT[11]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.480ns (2.546ns logic, 5.934ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  11.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_errb_q_7 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.477ns (Levels of Logic = 6)
  Clock Path Skew:      0.038ns (0.691 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_errb_q_7 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y47.DQ      Tcko                  0.476   M_errb_q[7]
                                                       M_errb_q_7
    SLICE_X2Y58.D2       net (fanout=8)        2.477   M_errb_q[7]
    SLICE_X2Y58.COUT     Topcyd                0.290   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[7]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<7>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<7>
    SLICE_X2Y59.CIN      net (fanout=1)        0.003   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[7]
    SLICE_X2Y59.DMUX     Tcind                 0.289   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[11]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<11>
    SLICE_X0Y57.D2       net (fanout=1)        1.016   M_erra_q[15]_M_errb_q[15]_add_17_OUT[11]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.477ns (2.432ns logic, 6.045ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  11.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_10_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.430ns (Levels of Logic = 5)
  Clock Path Skew:      0.003ns (0.691 - 0.688)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_10_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y48.AQ      Tcko                  0.430   M_a_q_10_1
                                                       M_a_q_10_1
    SLICE_X4Y59.C5       net (fanout=7)        2.105   M_a_q_10_1
    SLICE_X4Y59.COUT     Topcyc                0.328   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<10>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X4Y60.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
    SLICE_X4Y60.CMUX     Tcinc                 0.279   M_a_q[15]_M_b_q[15]_add_18_OUT[15]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_xor<15>
    SLICE_X0Y58.A2       net (fanout=1)        1.370   M_a_q[15]_M_b_q[15]_add_18_OUT[14]
    SLICE_X0Y58.BMUX     Topab                 0.590   M_auto_q_FSM_FFd4-In4
                                                       Mcompar_n0051_lut<4>
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.430ns (2.406ns logic, 6.024ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  11.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_a_q_4_1 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.425ns (Levels of Logic = 6)
  Clock Path Skew:      0.005ns (0.691 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_a_q_4_1 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y50.DQ      Tcko                  0.525   M_a_q_4_1
                                                       M_a_q_4_1
    SLICE_X4Y58.A2       net (fanout=5)        2.088   M_a_q_4_1
    SLICE_X4Y58.COUT     Topcya                0.474   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_lut<4>1
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<7>
    SLICE_X4Y59.CIN      net (fanout=1)        0.003   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[7]
    SLICE_X4Y59.CMUX     Tcinc                 0.279   Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy[11]
                                                       Madd_M_a_q[15]_M_b_q[15]_add_18_OUT_cy<11>
    SLICE_X0Y57.D5       net (fanout=1)        1.130   M_a_q[15]_M_b_q[15]_add_18_OUT[10]
    SLICE_X0Y57.COUT     Topcyd                0.312   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<3>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.425ns (2.655ns logic, 5.770ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  11.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_erra_q_7 (FF)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.457ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.691 - 0.652)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_erra_q_7 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y45.DQ       Tcko                  0.430   M_erra_q[7]
                                                       M_erra_q_7
    SLICE_X2Y58.D3       net (fanout=11)       2.473   M_erra_q[7]
    SLICE_X2Y58.DMUX     Topdd                 0.446   Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy[7]
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_lut<7>1
                                                       Madd_M_erra_q[15]_M_errb_q[15]_add_17_OUT_cy<7>
    SLICE_X0Y57.C1       net (fanout=1)        1.166   M_erra_q[15]_M_errb_q[15]_add_17_OUT[7]
    SLICE_X0Y57.COUT     Topcyc                0.328   Mcompar_n0051_cy[3]
                                                       Mcompar_n0051_lut<2>
                                                       Mcompar_n0051_cy<3>
    SLICE_X0Y58.CIN      net (fanout=1)        0.003   Mcompar_n0051_cy[3]
    SLICE_X0Y58.BMUX     Tcinb                 0.286   M_auto_q_FSM_FFd4-In4
                                                       M_auto_q_FSM_FFd4-In3_cy1
    SLICE_X8Y53.C4       net (fanout=2)        1.846   n0051
    SLICE_X8Y53.CMUX     Tilo                  0.430   M_auto_q_FSM_FFd5-In6
                                                       M_auto_q_FSM_FFd5-In6_G
                                                       M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.C3       net (fanout=1)        0.700   M_auto_q_FSM_FFd5-In6
    SLICE_X6Y53.CLK      Tas                   0.349   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In8
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.457ns (2.269ns logic, 6.188ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[4]/CLK
  Logical resource: M_a_q_6/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[4]/CLK
  Logical resource: M_a_q_5/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[4]/CLK
  Logical resource: M_a_q_4/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[11]/CLK
  Logical resource: M_erra_q_8/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[11]/CLK
  Logical resource: M_erra_q_9/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[11]/CLK
  Logical resource: M_erra_q_10/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[11]/CLK
  Logical resource: M_erra_q_11/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_auto_q_FSM_FFd3/CLK
  Logical resource: M_auto_q_FSM_FFd3/CK
  Location pin: SLICE_X8Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[11]/CLK
  Logical resource: M_a_q_10/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[11]/CLK
  Logical resource: M_a_q_12/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[11]/CLK
  Logical resource: M_a_q_11/CK
  Location pin: SLICE_X12Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q_4_1/CLK
  Logical resource: M_a_q_4_1/CK
  Location pin: SLICE_X12Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[3]/CLK
  Logical resource: M_a_q_0/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[3]/CLK
  Logical resource: M_a_q_1/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[3]/CLK
  Logical resource: M_a_q_2/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[3]/CLK
  Logical resource: M_a_q_3/CK
  Location pin: SLICE_X12Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[15]/CLK
  Logical resource: M_a_q_8/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[15]/CLK
  Logical resource: M_a_q_7/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[15]/CLK
  Logical resource: M_a_q_9/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q[15]/CLK
  Logical resource: M_a_q_15/CK
  Location pin: SLICE_X12Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_q[24]/CLK
  Logical resource: M_count_q_0/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_count_q[24]/SR
  Logical resource: M_count_q_0/SR
  Location pin: SLICE_X12Y57.SR
  Clock network: io_button<3>_0
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_q[24]/CLK
  Logical resource: M_count_q_25/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_count_q[24]/SR
  Logical resource: M_count_q_25/SR
  Location pin: SLICE_X12Y57.SR
  Clock network: io_button<3>_0
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_count_q[24]/CLK
  Logical resource: M_count_q_24/CK
  Location pin: SLICE_X12Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: M_auto_q_FSM_FFd2/SR
  Logical resource: M_auto_q_FSM_FFd1/SR
  Location pin: SLICE_X6Y57.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_auto_q_FSM_FFd5/CLK
  Logical resource: M_auto_q_FSM_FFd4/CK
  Location pin: SLICE_X6Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_auto_q_FSM_FFd5/CLK
  Logical resource: M_auto_q_FSM_FFd5/CK
  Location pin: SLICE_X6Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_auto_q_FSM_FFd2/CLK
  Logical resource: M_auto_q_FSM_FFd1/CK
  Location pin: SLICE_X6Y57.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.467|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8273 paths, 0 nets, and 1338 connections

Design statistics:
   Minimum period:   9.467ns{1}   (Maximum frequency: 105.630MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Nov 26 00:57:16 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



