{
  "processor": "AT&T DSP16",
  "manufacturer": "AT&T",
  "year": 1987,
  "schema_version": "1.0",
  "source": "DSP16 datasheet, AT&T Microelectronics 1987",
  "instruction_count": 30,
  "instructions": [
    {"mnemonic": "a0=p p=x*y", "opcode": "0x00", "bytes": 2, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Single-cycle MAC: accumulate and start new multiply"},
    {"mnemonic": "a0=a0+p p=x*y", "opcode": "0x01", "bytes": 2, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "MAC with accumulate"},
    {"mnemonic": "a0=a0-p p=x*y", "opcode": "0x02", "bytes": 2, "cycles": 1, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "MAC with subtract"},
    {"mnemonic": "a0=a0+p", "opcode": "0x03", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add product to accumulator"},
    {"mnemonic": "a0=a0-p", "opcode": "0x04", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract product from accumulator"},
    {"mnemonic": "a0=a0+a1", "opcode": "0x10", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add accumulators"},
    {"mnemonic": "a0=a0-a1", "opcode": "0x11", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract accumulators"},
    {"mnemonic": "a0=a0 AND a1", "opcode": "0x12", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND accumulators"},
    {"mnemonic": "a0=a0 OR a1", "opcode": "0x13", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR accumulators"},
    {"mnemonic": "a0=a0 XOR a1", "opcode": "0x14", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "XOR accumulators"},
    {"mnemonic": "aT=-a0", "opcode": "0x15", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Negate accumulator"},
    {"mnemonic": "a0>>", "opcode": "0x16", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift accumulator right"},
    {"mnemonic": "a0<<", "opcode": "0x17", "bytes": 2, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift accumulator left"},
    {"mnemonic": "x=*pt++", "opcode": "0x20", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Load X from data RAM, post-increment"},
    {"mnemonic": "y=*pt++", "opcode": "0x21", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Load Y from data RAM, post-increment"},
    {"mnemonic": "*pt++=a0", "opcode": "0x22", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Store accumulator, post-increment"},
    {"mnemonic": "r=imm", "opcode": "0x23", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate to register"},
    {"mnemonic": "r=r", "opcode": "0x24", "bytes": 2, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register transfer"},
    {"mnemonic": "goto addr", "opcode": "0x30", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Unconditional jump"},
    {"mnemonic": "if cond goto addr", "opcode": "0x31", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Conditional jump"},
    {"mnemonic": "call addr", "opcode": "0x32", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Subroutine call"},
    {"mnemonic": "return", "opcode": "0x33", "bytes": 2, "cycles": 2, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "do K", "opcode": "0x34", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Hardware loop K times"},
    {"mnemonic": "nop", "opcode": "0x00", "bytes": 2, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "ioc=imm", "opcode": "0x40", "bytes": 4, "cycles": 3, "category": "io", "addressing_mode": "immediate", "flags_affected": "none", "notes": "I/O control register write"},
    {"mnemonic": "sioc_rd", "opcode": "0x41", "bytes": 2, "cycles": 3, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Serial I/O read"},
    {"mnemonic": "sioc_wr", "opcode": "0x42", "bytes": 2, "cycles": 3, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Serial I/O write"},
    {"mnemonic": "pioc_rd", "opcode": "0x43", "bytes": 2, "cycles": 3, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Parallel I/O read"},
    {"mnemonic": "pioc_wr", "opcode": "0x44", "bytes": 2, "cycles": 3, "category": "io", "addressing_mode": "implied", "flags_affected": "none", "notes": "Parallel I/O write"},
    {"mnemonic": "idle", "opcode": "0x50", "bytes": 2, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for interrupt"}
  ]
}
