

================================================================
== Vitis HLS Report for 'region'
================================================================
* Date:           Thu Jul 21 01:14:15 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |                   |                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance     |     Module     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+
        |conv_U0            |conv            |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |store_c_U0         |store_c         |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load_a_U0          |load_a          |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load_b_U0          |load_b          |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |region_entry64_U0  |region_entry64  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +-------------------+----------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        4|    -|
|FIFO                 |        -|     -|     2376|     1608|    -|
|Instance             |       13|    81|    25437|     9766|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       13|    81|    27813|    11378|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     3|        3|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |     1|        1|    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------+----------------+---------+----+-------+------+-----+
    |      Instance     |     Module     | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +-------------------+----------------+---------+----+-------+------+-----+
    |conv_U0            |conv            |        7|  30|  11374|  4556|    0|
    |load_a_U0          |load_a          |        2|  17|   4435|  1400|    0|
    |load_b_U0          |load_b          |        2|  17|   4435|  1355|    0|
    |region_entry64_U0  |region_entry64  |        0|   0|      3|   119|    0|
    |store_c_U0         |store_c         |        2|  17|   5190|  2336|    0|
    +-------------------+----------------+---------+----+-------+------+-----+
    |Total              |                |       13|  81|  25437|  9766|    0|
    +-------------------+----------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+-----+------+------+---------+
    |       Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits | Size:D*B|
    +-----------------+---------+----+----+-----+------+------+---------+
    |a_buf_U          |        0|  99|   0|    -|     1|  3200|     3200|
    |b_buf_U          |        0|  99|   0|    -|     1|  3200|     3200|
    |c_buf_U          |        0|  99|   0|    -|     1|  3200|     3200|
    |n_iter_c15_U     |        0|  99|   0|    -|     2|    32|       64|
    |n_iter_c19_U     |        0|  99|   0|    -|     2|    32|       64|
    |n_iter_c24_U     |        0|  99|   0|    -|     2|    32|       64|
    |n_iter_c_U       |        0|  99|   0|    -|     2|    32|       64|
    |numa_iter_c13_U  |        0|  99|   0|    -|     2|    32|       64|
    |numa_iter_c18_U  |        0|  99|   0|    -|     2|    32|       64|
    |numa_iter_c23_U  |        0|  99|   0|    -|     2|    32|       64|
    |numa_iter_c_U    |        0|  99|   0|    -|     2|    32|       64|
    |numc_iter_c14_U  |        0|  99|   0|    -|     2|    32|       64|
    |numc_iter_c20_U  |        0|  99|   0|    -|     2|    32|       64|
    |numc_iter_c25_U  |        0|  99|   0|    -|     2|    32|       64|
    |numc_iter_c_U    |        0|  99|   0|    -|     2|    32|       64|
    |tilen_c17_U      |        0|  99|   0|    -|     2|    32|       64|
    |tilen_c21_U      |        0|  99|   0|    -|     2|    32|       64|
    |tilen_c_U        |        0|  99|   0|    -|     2|    32|       64|
    |tilenuma_c11_U   |        0|  99|   0|    -|     2|    32|       64|
    |tilenuma_c16_U   |        0|  99|   0|    -|     2|    32|       64|
    |tilenuma_c_U     |        0|  99|   0|    -|     2|    32|       64|
    |tilenumc_c12_U   |        0|  99|   0|    -|     3|    32|       96|
    |tilenumc_c22_U   |        0|  99|   0|    -|     2|    32|       64|
    |tilenumc_c_U     |        0|  99|   0|    -|     2|    32|       64|
    +-----------------+---------+----+----+-----+------+------+---------+
    |Total            |        0|2376|   0|    0|    46| 10272|    10976|
    +-----------------+---------+----+----+-----+------+------+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |    and   |   0|  0|   2|           1|           1|
    |region_entry64_U0_start_full_n  |    and   |   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|   4|           2|           2|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|A           |  in |   32|   ap_none  |       A      |    pointer   |
|B           |  in |   32|   ap_none  |       B      |    pointer   |
|C_i         |  in |   32|   ap_ovld  |       C      |    pointer   |
|C_o         | out |   32|   ap_ovld  |       C      |    pointer   |
|C_o_ap_vld  | out |    1|   ap_ovld  |       C      |    pointer   |
|numa        |  in |   32|   ap_none  |     numa     |    scalar    |
|numc        |  in |   32|   ap_none  |     numc     |    scalar    |
|n           |  in |   32|   ap_none  |       n      |    scalar    |
|tilenuma    |  in |   32|   ap_none  |   tilenuma   |    scalar    |
|tilenumc    |  in |   32|   ap_none  |   tilenumc   |    scalar    |
|tilen       |  in |   32|   ap_none  |     tilen    |    scalar    |
|numa_iter   |  in |   32|   ap_none  |   numa_iter  |    scalar    |
|numc_iter   |  in |   32|   ap_none  |   numc_iter  |    scalar    |
|n_iter      |  in |   32|   ap_none  |    n_iter    |    scalar    |
|ap_clk      |  in |    1| ap_ctrl_hs |    region    | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |    region    | return value |
|ap_start    |  in |    1| ap_ctrl_hs |    region    | return value |
|ap_done     | out |    1| ap_ctrl_hs |    region    | return value |
|ap_ready    | out |    1| ap_ctrl_hs |    region    | return value |
|ap_idle     | out |    1| ap_ctrl_hs |    region    | return value |
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%n_iter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n_iter" [reuse_test/main.cpp:123]   --->   Operation 8 'read' 'n_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%numc_iter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numc_iter" [reuse_test/main.cpp:123]   --->   Operation 9 'read' 'numc_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%numa_iter_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %numa_iter" [reuse_test/main.cpp:123]   --->   Operation 10 'read' 'numa_iter_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tilen_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilen" [reuse_test/main.cpp:123]   --->   Operation 11 'read' 'tilen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tilenumc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenumc" [reuse_test/main.cpp:123]   --->   Operation 12 'read' 'tilenumc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tilenuma_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tilenuma" [reuse_test/main.cpp:123]   --->   Operation 13 'read' 'tilenuma_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%numc_iter_c25 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 14 'alloca' 'numc_iter_c25' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_iter_c24 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 15 'alloca' 'n_iter_c24' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%numa_iter_c23 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 16 'alloca' 'numa_iter_c23' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tilenumc_c22 = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 17 'alloca' 'tilenumc_c22' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tilen_c21 = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 18 'alloca' 'tilen_c21' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%numc_iter_c20 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 19 'alloca' 'numc_iter_c20' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%n_iter_c19 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 20 'alloca' 'n_iter_c19' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%numa_iter_c18 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 21 'alloca' 'numa_iter_c18' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tilen_c17 = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 22 'alloca' 'tilen_c17' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tilenuma_c16 = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 23 'alloca' 'tilenuma_c16' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%n_iter_c15 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 24 'alloca' 'n_iter_c15' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n_iter_c = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 25 'alloca' 'n_iter_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%numc_iter_c14 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 26 'alloca' 'numc_iter_c14' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%numc_iter_c = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 27 'alloca' 'numc_iter_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%numa_iter_c13 = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 28 'alloca' 'numa_iter_c13' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%numa_iter_c = alloca i64" [reuse_test/main.cpp:123]   --->   Operation 29 'alloca' 'numa_iter_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tilen_c = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 30 'alloca' 'tilen_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tilenumc_c12 = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 31 'alloca' 'tilenumc_c12' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tilenumc_c = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 32 'alloca' 'tilenumc_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tilenuma_c11 = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 33 'alloca' 'tilenuma_c11' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tilenuma_c = alloca i64" [reuse_test/main.cpp:122]   --->   Operation 34 'alloca' 'tilenuma_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%a_buf = alloca i64" [reuse_test/main.cpp:127]   --->   Operation 35 'alloca' 'a_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3200> <Depth = 1> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%b_buf = alloca i64" [reuse_test/main.cpp:128]   --->   Operation 36 'alloca' 'b_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3200> <Depth = 1> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%c_buf = alloca i64" [reuse_test/main.cpp:129]   --->   Operation 37 'alloca' 'c_buf' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3200> <Depth = 1> <FIFO>
ST_1 : Operation 38 [1/1] (1.45ns)   --->   "%call_ln123 = call void @region.entry64, i32 %tilenuma_read, i32 %tilenumc_read, i32 %tilen_read, i32 %numa_iter_read, i32 %numc_iter_read, i32 %n_iter_read, i32 %tilenuma_c, i32 %tilenuma_c11, i32 %tilenumc_c, i32 %tilenumc_c12, i32 %tilen_c, i32 %numa_iter_c, i32 %numa_iter_c13, i32 %numc_iter_c, i32 %numc_iter_c14, i32 %n_iter_c, i32 %n_iter_c15" [reuse_test/main.cpp:123]   --->   Operation 38 'call' 'call_ln123' <Predicate = true> <Delay = 1.45> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 39 [2/2] (0.00ns)   --->   "%call_ln141 = call void @load_a, i32 %A, i3200 %a_buf, i32 %tilenuma_c, i32 %tilen_c, i32 %numa_iter_c, i32 %n_iter_c, i32 %numc_iter_c, i32 %tilenuma_c16, i32 %tilen_c17, i32 %numa_iter_c18, i32 %n_iter_c19, i32 %numc_iter_c20, void %call_ln123, void %call_ln123" [reuse_test/main.cpp:141]   --->   Operation 39 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln142 = call void @load_b, i32 %B, i3200 %b_buf, i32 %tilenuma_c11, i32 %tilenumc_c, i32 %numa_iter_c13, i32 %n_iter_c15, i32 %numc_iter_c14, void %call_ln123" [reuse_test/main.cpp:142]   --->   Operation 40 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln141 = call void @load_a, i32 %A, i3200 %a_buf, i32 %tilenuma_c, i32 %tilen_c, i32 %numa_iter_c, i32 %n_iter_c, i32 %numc_iter_c, i32 %tilenuma_c16, i32 %tilen_c17, i32 %numa_iter_c18, i32 %n_iter_c19, i32 %numc_iter_c20, void %call_ln123, void %call_ln123" [reuse_test/main.cpp:141]   --->   Operation 41 'call' 'call_ln141' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln142 = call void @load_b, i32 %B, i3200 %b_buf, i32 %tilenuma_c11, i32 %tilenumc_c, i32 %numa_iter_c13, i32 %n_iter_c15, i32 %numc_iter_c14, void %call_ln123" [reuse_test/main.cpp:142]   --->   Operation 42 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln143 = call void @conv, i3200 %a_buf, i3200 %b_buf, i3200 %c_buf, i32 %tilen_c17, i32 %tilenuma_c16, i32 %tilenumc_c12, i32 %numa_iter_c18, i32 %n_iter_c19, i32 %numc_iter_c20, i32 %tilen_c21, i32 %tilenumc_c22, i32 %numa_iter_c23, i32 %n_iter_c24, i32 %numc_iter_c25, i32 %b_buf_data, i32 %a_buf_data, i32 %local_c, void %call_ln142, void %call_ln141, void %call_ln141" [reuse_test/main.cpp:143]   --->   Operation 43 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln143 = call void @conv, i3200 %a_buf, i3200 %b_buf, i3200 %c_buf, i32 %tilen_c17, i32 %tilenuma_c16, i32 %tilenumc_c12, i32 %numa_iter_c18, i32 %n_iter_c19, i32 %numc_iter_c20, i32 %tilen_c21, i32 %tilenumc_c22, i32 %numa_iter_c23, i32 %n_iter_c24, i32 %numc_iter_c25, i32 %b_buf_data, i32 %a_buf_data, i32 %local_c, void %call_ln142, void %call_ln141, void %call_ln141" [reuse_test/main.cpp:143]   --->   Operation 44 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln144 = call void @store_c, i32 %C, i3200 %c_buf, i32 %tilenumc_c22, i32 %tilen_c21, i32 %numa_iter_c23, i32 %n_iter_c24, i32 %numc_iter_c25, void %call_ln143, void %call_ln143" [reuse_test/main.cpp:144]   --->   Operation 45 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.03>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_3"   --->   Operation 46 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10"   --->   Operation 47 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numa"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numa, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numc"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numc, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tilenuma"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tilenumc"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tilen"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numa_iter"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numa_iter, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numc_iter"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numc_iter, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n_iter"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_iter, void @empty_15, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @a_buf_str, i32, void @p_str, void @p_str, i32, i32, i3200 %a_buf, i3200 %a_buf"   --->   Operation 72 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %a_buf, void @empty_9, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%empty_25 = specchannel i32 @_ssdm_op_SpecChannel, void @b_buf_str, i32, void @p_str, void @p_str, i32, i32, i3200 %b_buf, i3200 %b_buf"   --->   Operation 74 'specchannel' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %b_buf, void @empty_9, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @c_buf_str, i32, void @p_str, void @p_str, i32, i32, i3200 %c_buf, i3200 %c_buf"   --->   Operation 76 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %c_buf, void @empty_9, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%specstablecontent_ln132 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %A, void" [reuse_test/main.cpp:132]   --->   Operation 78 'specstablecontent' 'specstablecontent_ln132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specstablecontent_ln136 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %B, void" [reuse_test/main.cpp:136]   --->   Operation 79 'specstablecontent' 'specstablecontent_ln136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specstablecontent_ln137 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %C, void" [reuse_test/main.cpp:137]   --->   Operation 80 'specstablecontent' 'specstablecontent_ln137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c, i32 %tilenuma_c" [reuse_test/main.cpp:122]   --->   Operation 81 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 82 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c11_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c11, i32 %tilenuma_c11" [reuse_test/main.cpp:122]   --->   Operation 83 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c11, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 84 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c, i32 %tilenumc_c" [reuse_test/main.cpp:122]   --->   Operation 85 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 86 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c12_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c12, i32 %tilenumc_c12" [reuse_test/main.cpp:122]   --->   Operation 87 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c12, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 88 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c, i32 %tilen_c" [reuse_test/main.cpp:122]   --->   Operation 89 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 90 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @numa_iter_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %numa_iter_c, i32 %numa_iter_c" [reuse_test/main.cpp:123]   --->   Operation 91 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %numa_iter_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 92 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @numa_iter_c13_str, i32, void @p_str, void @p_str, i32, i32, i32 %numa_iter_c13, i32 %numa_iter_c13" [reuse_test/main.cpp:123]   --->   Operation 93 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %numa_iter_c13, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 94 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @numc_iter_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %numc_iter_c, i32 %numc_iter_c" [reuse_test/main.cpp:123]   --->   Operation 95 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %numc_iter_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 96 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @numc_iter_c14_str, i32, void @p_str, void @p_str, i32, i32, i32 %numc_iter_c14, i32 %numc_iter_c14" [reuse_test/main.cpp:123]   --->   Operation 97 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %numc_iter_c14, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 98 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @n_iter_c_str, i32, void @p_str, void @p_str, i32, i32, i32 %n_iter_c, i32 %n_iter_c" [reuse_test/main.cpp:123]   --->   Operation 99 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %n_iter_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 100 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @n_iter_c15_str, i32, void @p_str, void @p_str, i32, i32, i32 %n_iter_c15, i32 %n_iter_c15" [reuse_test/main.cpp:123]   --->   Operation 101 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %n_iter_c15, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 102 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenuma_c16_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenuma_c16, i32 %tilenuma_c16" [reuse_test/main.cpp:122]   --->   Operation 103 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenuma_c16, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 104 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c17_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c17, i32 %tilen_c17" [reuse_test/main.cpp:122]   --->   Operation 105 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c17, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 106 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @numa_iter_c18_str, i32, void @p_str, void @p_str, i32, i32, i32 %numa_iter_c18, i32 %numa_iter_c18" [reuse_test/main.cpp:123]   --->   Operation 107 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %numa_iter_c18, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 108 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%empty_41 = specchannel i32 @_ssdm_op_SpecChannel, void @n_iter_c19_str, i32, void @p_str, void @p_str, i32, i32, i32 %n_iter_c19, i32 %n_iter_c19" [reuse_test/main.cpp:123]   --->   Operation 109 'specchannel' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %n_iter_c19, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 110 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%empty_42 = specchannel i32 @_ssdm_op_SpecChannel, void @numc_iter_c20_str, i32, void @p_str, void @p_str, i32, i32, i32 %numc_iter_c20, i32 %numc_iter_c20" [reuse_test/main.cpp:123]   --->   Operation 111 'specchannel' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %numc_iter_c20, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 112 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%empty_43 = specchannel i32 @_ssdm_op_SpecChannel, void @tilen_c21_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilen_c21, i32 %tilen_c21" [reuse_test/main.cpp:122]   --->   Operation 113 'specchannel' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilen_c21, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 114 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%empty_44 = specchannel i32 @_ssdm_op_SpecChannel, void @tilenumc_c22_str, i32, void @p_str, void @p_str, i32, i32, i32 %tilenumc_c22, i32 %tilenumc_c22" [reuse_test/main.cpp:122]   --->   Operation 115 'specchannel' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%specinterface_ln122 = specinterface void @_ssdm_op_SpecInterface, i32 %tilenumc_c22, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:122]   --->   Operation 116 'specinterface' 'specinterface_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%empty_45 = specchannel i32 @_ssdm_op_SpecChannel, void @numa_iter_c23_str, i32, void @p_str, void @p_str, i32, i32, i32 %numa_iter_c23, i32 %numa_iter_c23" [reuse_test/main.cpp:123]   --->   Operation 117 'specchannel' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %numa_iter_c23, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 118 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%empty_46 = specchannel i32 @_ssdm_op_SpecChannel, void @n_iter_c24_str, i32, void @p_str, void @p_str, i32, i32, i32 %n_iter_c24, i32 %n_iter_c24" [reuse_test/main.cpp:123]   --->   Operation 119 'specchannel' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %n_iter_c24, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 120 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_47 = specchannel i32 @_ssdm_op_SpecChannel, void @numc_iter_c25_str, i32, void @p_str, void @p_str, i32, i32, i32 %numc_iter_c25, i32 %numc_iter_c25" [reuse_test/main.cpp:123]   --->   Operation 121 'specchannel' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln123 = specinterface void @_ssdm_op_SpecInterface, i32 %numc_iter_c25, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [reuse_test/main.cpp:123]   --->   Operation 122 'specinterface' 'specinterface_ln123' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/2] (2.03ns)   --->   "%call_ln144 = call void @store_c, i32 %C, i3200 %c_buf, i32 %tilenumc_c22, i32 %tilen_c21, i32 %numa_iter_c23, i32 %n_iter_c24, i32 %numc_iter_c25, void %call_ln143, void %call_ln143" [reuse_test/main.cpp:144]   --->   Operation 123 'call' 'call_ln144' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln148 = ret" [reuse_test/main.cpp:148]   --->   Operation 124 'ret' 'ret_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ numa]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numc]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tilenuma]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tilenumc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tilen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numa_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numc_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_iter]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_buf_data]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ a_buf_data]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ local_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_iter_read              (read                ) [ 00000000]
numc_iter_read           (read                ) [ 00000000]
numa_iter_read           (read                ) [ 00000000]
tilen_read               (read                ) [ 00000000]
tilenumc_read            (read                ) [ 00000000]
tilenuma_read            (read                ) [ 00000000]
numc_iter_c25            (alloca              ) [ 00111111]
n_iter_c24               (alloca              ) [ 00111111]
numa_iter_c23            (alloca              ) [ 00111111]
tilenumc_c22             (alloca              ) [ 00111111]
tilen_c21                (alloca              ) [ 00111111]
numc_iter_c20            (alloca              ) [ 00111111]
n_iter_c19               (alloca              ) [ 00111111]
numa_iter_c18            (alloca              ) [ 00111111]
tilen_c17                (alloca              ) [ 00111111]
tilenuma_c16             (alloca              ) [ 00111111]
n_iter_c15               (alloca              ) [ 01111111]
n_iter_c                 (alloca              ) [ 01111111]
numc_iter_c14            (alloca              ) [ 01111111]
numc_iter_c              (alloca              ) [ 01111111]
numa_iter_c13            (alloca              ) [ 01111111]
numa_iter_c              (alloca              ) [ 01111111]
tilen_c                  (alloca              ) [ 01111111]
tilenumc_c12             (alloca              ) [ 01111111]
tilenumc_c               (alloca              ) [ 01111111]
tilenuma_c11             (alloca              ) [ 01111111]
tilenuma_c               (alloca              ) [ 01111111]
a_buf                    (alloca              ) [ 00111111]
b_buf                    (alloca              ) [ 00111111]
c_buf                    (alloca              ) [ 00111111]
call_ln123               (call                ) [ 00000000]
call_ln141               (call                ) [ 00000000]
call_ln142               (call                ) [ 00000000]
call_ln143               (call                ) [ 00000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 00000000]
spectopmodule_ln0        (spectopmodule       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specbitsmap_ln0          (specbitsmap         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty                    (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_25                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
empty_26                 (specchannel         ) [ 00000000]
specinterface_ln0        (specinterface       ) [ 00000000]
specstablecontent_ln132  (specstablecontent   ) [ 00000000]
specstablecontent_ln136  (specstablecontent   ) [ 00000000]
specstablecontent_ln137  (specstablecontent   ) [ 00000000]
empty_27                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_28                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_29                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_30                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_31                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_32                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_33                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_34                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_35                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_36                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_37                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_38                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_39                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_40                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_41                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_42                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_43                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_44                 (specchannel         ) [ 00000000]
specinterface_ln122      (specinterface       ) [ 00000000]
empty_45                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_46                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
empty_47                 (specchannel         ) [ 00000000]
specinterface_ln123      (specinterface       ) [ 00000000]
call_ln144               (call                ) [ 00000000]
ret_ln148                (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numa">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numa"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="numc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tilenuma">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="tilenumc">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tilen">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="numa_iter">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numa_iter"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="numc_iter">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numc_iter"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="n_iter">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_iter"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="b_buf_data">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_buf_data"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="a_buf_data">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_buf_data"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="local_c">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_c"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="region.entry64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_a"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_b"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_c"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_buf_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_buf_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_buf_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma_c_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma_c11_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc_c_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc_c12_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numa_iter_c_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numa_iter_c13_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numc_iter_c_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numc_iter_c14_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_iter_c_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_iter_c15_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenuma_c16_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen_c17_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numa_iter_c18_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_iter_c19_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numc_iter_c20_str"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilen_c21_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="tilenumc_c22_str"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numa_iter_c23_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_iter_c24_str"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numc_iter_c25_str"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="numc_iter_c25_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numc_iter_c25/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="n_iter_c24_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_iter_c24/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="numa_iter_c23_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numa_iter_c23/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tilenumc_c22_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenumc_c22/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tilen_c21_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilen_c21/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="numc_iter_c20_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numc_iter_c20/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="n_iter_c19_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_iter_c19/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="numa_iter_c18_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numa_iter_c18/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tilen_c17_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilen_c17/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tilenuma_c16_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenuma_c16/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="n_iter_c15_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_iter_c15/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="n_iter_c_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n_iter_c/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="numc_iter_c14_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numc_iter_c14/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="numc_iter_c_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numc_iter_c/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="numa_iter_c13_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numa_iter_c13/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="numa_iter_c_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numa_iter_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tilen_c_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilen_c/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tilenumc_c12_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenumc_c12/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tilenumc_c_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenumc_c/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tilenuma_c11_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenuma_c11/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tilenuma_c_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tilenuma_c/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="a_buf_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="3200" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_buf/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="b_buf_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="3200" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_buf/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="c_buf_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="3200" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_buf/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="n_iter_read_read_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_iter_read/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="numc_iter_read_read_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numc_iter_read/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="numa_iter_read_read_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numa_iter_read/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tilen_read_read_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilen_read/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tilenumc_read_read_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenumc_read/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tilenuma_read_read_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tilenuma_read/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_conv_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="3200" slack="3"/>
<pin id="265" dir="0" index="2" bw="3200" slack="3"/>
<pin id="266" dir="0" index="3" bw="3200" slack="3"/>
<pin id="267" dir="0" index="4" bw="32" slack="3"/>
<pin id="268" dir="0" index="5" bw="32" slack="3"/>
<pin id="269" dir="0" index="6" bw="32" slack="3"/>
<pin id="270" dir="0" index="7" bw="32" slack="3"/>
<pin id="271" dir="0" index="8" bw="32" slack="3"/>
<pin id="272" dir="0" index="9" bw="32" slack="3"/>
<pin id="273" dir="0" index="10" bw="32" slack="3"/>
<pin id="274" dir="0" index="11" bw="32" slack="3"/>
<pin id="275" dir="0" index="12" bw="32" slack="3"/>
<pin id="276" dir="0" index="13" bw="32" slack="3"/>
<pin id="277" dir="0" index="14" bw="32" slack="3"/>
<pin id="278" dir="0" index="15" bw="32" slack="0"/>
<pin id="279" dir="0" index="16" bw="32" slack="0"/>
<pin id="280" dir="0" index="17" bw="32" slack="0"/>
<pin id="281" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln143/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_store_c_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="0" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="0" index="2" bw="3200" slack="5"/>
<pin id="290" dir="0" index="3" bw="32" slack="5"/>
<pin id="291" dir="0" index="4" bw="32" slack="5"/>
<pin id="292" dir="0" index="5" bw="32" slack="5"/>
<pin id="293" dir="0" index="6" bw="32" slack="5"/>
<pin id="294" dir="0" index="7" bw="32" slack="5"/>
<pin id="295" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln144/6 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_load_a_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="0" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="0" index="2" bw="3200" slack="1"/>
<pin id="302" dir="0" index="3" bw="32" slack="1"/>
<pin id="303" dir="0" index="4" bw="32" slack="1"/>
<pin id="304" dir="0" index="5" bw="32" slack="1"/>
<pin id="305" dir="0" index="6" bw="32" slack="1"/>
<pin id="306" dir="0" index="7" bw="32" slack="1"/>
<pin id="307" dir="0" index="8" bw="32" slack="1"/>
<pin id="308" dir="0" index="9" bw="32" slack="1"/>
<pin id="309" dir="0" index="10" bw="32" slack="1"/>
<pin id="310" dir="0" index="11" bw="32" slack="1"/>
<pin id="311" dir="0" index="12" bw="32" slack="1"/>
<pin id="312" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln141/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_load_b_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="3200" slack="1"/>
<pin id="319" dir="0" index="3" bw="32" slack="1"/>
<pin id="320" dir="0" index="4" bw="32" slack="1"/>
<pin id="321" dir="0" index="5" bw="32" slack="1"/>
<pin id="322" dir="0" index="6" bw="32" slack="1"/>
<pin id="323" dir="0" index="7" bw="32" slack="1"/>
<pin id="324" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln142/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="call_ln123_region_entry64_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="0" slack="0"/>
<pin id="329" dir="0" index="1" bw="32" slack="0"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="0" index="3" bw="32" slack="0"/>
<pin id="332" dir="0" index="4" bw="32" slack="0"/>
<pin id="333" dir="0" index="5" bw="32" slack="0"/>
<pin id="334" dir="0" index="6" bw="32" slack="0"/>
<pin id="335" dir="0" index="7" bw="32" slack="0"/>
<pin id="336" dir="0" index="8" bw="32" slack="0"/>
<pin id="337" dir="0" index="9" bw="32" slack="0"/>
<pin id="338" dir="0" index="10" bw="32" slack="0"/>
<pin id="339" dir="0" index="11" bw="32" slack="0"/>
<pin id="340" dir="0" index="12" bw="32" slack="0"/>
<pin id="341" dir="0" index="13" bw="32" slack="0"/>
<pin id="342" dir="0" index="14" bw="32" slack="0"/>
<pin id="343" dir="0" index="15" bw="32" slack="0"/>
<pin id="344" dir="0" index="16" bw="32" slack="0"/>
<pin id="345" dir="0" index="17" bw="32" slack="0"/>
<pin id="346" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln123/1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="numc_iter_c25_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="3"/>
<pin id="356" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="numc_iter_c25 "/>
</bind>
</comp>

<comp id="360" class="1005" name="n_iter_c24_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="3"/>
<pin id="362" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="n_iter_c24 "/>
</bind>
</comp>

<comp id="366" class="1005" name="numa_iter_c23_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="3"/>
<pin id="368" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="numa_iter_c23 "/>
</bind>
</comp>

<comp id="372" class="1005" name="tilenumc_c22_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="3"/>
<pin id="374" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tilenumc_c22 "/>
</bind>
</comp>

<comp id="378" class="1005" name="tilen_c21_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="3"/>
<pin id="380" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tilen_c21 "/>
</bind>
</comp>

<comp id="384" class="1005" name="numc_iter_c20_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numc_iter_c20 "/>
</bind>
</comp>

<comp id="390" class="1005" name="n_iter_c19_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="n_iter_c19 "/>
</bind>
</comp>

<comp id="396" class="1005" name="numa_iter_c18_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="1"/>
<pin id="398" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numa_iter_c18 "/>
</bind>
</comp>

<comp id="402" class="1005" name="tilen_c17_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilen_c17 "/>
</bind>
</comp>

<comp id="408" class="1005" name="tilenuma_c16_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tilenuma_c16 "/>
</bind>
</comp>

<comp id="414" class="1005" name="n_iter_c15_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_iter_c15 "/>
</bind>
</comp>

<comp id="420" class="1005" name="n_iter_c_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n_iter_c "/>
</bind>
</comp>

<comp id="426" class="1005" name="numc_iter_c14_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="numc_iter_c14 "/>
</bind>
</comp>

<comp id="432" class="1005" name="numc_iter_c_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="numc_iter_c "/>
</bind>
</comp>

<comp id="438" class="1005" name="numa_iter_c13_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="numa_iter_c13 "/>
</bind>
</comp>

<comp id="444" class="1005" name="numa_iter_c_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="numa_iter_c "/>
</bind>
</comp>

<comp id="450" class="1005" name="tilen_c_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilen_c "/>
</bind>
</comp>

<comp id="456" class="1005" name="tilenumc_c12_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilenumc_c12 "/>
</bind>
</comp>

<comp id="462" class="1005" name="tilenumc_c_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilenumc_c "/>
</bind>
</comp>

<comp id="468" class="1005" name="tilenuma_c11_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilenuma_c11 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tilenuma_c_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tilenuma_c "/>
</bind>
</comp>

<comp id="480" class="1005" name="a_buf_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3200" slack="1"/>
<pin id="482" dir="1" index="1" bw="3200" slack="1"/>
</pin_list>
<bind>
<opset="a_buf "/>
</bind>
</comp>

<comp id="486" class="1005" name="b_buf_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="3200" slack="1"/>
<pin id="488" dir="1" index="1" bw="3200" slack="1"/>
</pin_list>
<bind>
<opset="b_buf "/>
</bind>
</comp>

<comp id="492" class="1005" name="c_buf_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3200" slack="3"/>
<pin id="494" dir="1" index="1" bw="3200" slack="3"/>
</pin_list>
<bind>
<opset="c_buf "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="32" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="32" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="32" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="22" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="20" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="16" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="30" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="12" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="283"><net_src comp="24" pin="0"/><net_sink comp="262" pin=15"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="262" pin=16"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="262" pin=17"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="4" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="313"><net_src comp="36" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="325"><net_src comp="38" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="326"><net_src comp="2" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="348"><net_src comp="256" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="349"><net_src comp="250" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="350"><net_src comp="244" pin="2"/><net_sink comp="327" pin=3"/></net>

<net id="351"><net_src comp="238" pin="2"/><net_sink comp="327" pin=4"/></net>

<net id="352"><net_src comp="232" pin="2"/><net_sink comp="327" pin=5"/></net>

<net id="353"><net_src comp="226" pin="2"/><net_sink comp="327" pin=6"/></net>

<net id="357"><net_src comp="130" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="262" pin=14"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="286" pin=7"/></net>

<net id="363"><net_src comp="134" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="262" pin=13"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="286" pin=6"/></net>

<net id="369"><net_src comp="138" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="262" pin=12"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="286" pin=5"/></net>

<net id="375"><net_src comp="142" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="262" pin=11"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="286" pin=3"/></net>

<net id="381"><net_src comp="146" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="262" pin=10"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="286" pin=4"/></net>

<net id="387"><net_src comp="150" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="298" pin=12"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="262" pin=9"/></net>

<net id="393"><net_src comp="154" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="298" pin=11"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="262" pin=8"/></net>

<net id="399"><net_src comp="158" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="298" pin=10"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="262" pin=7"/></net>

<net id="405"><net_src comp="162" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="298" pin=9"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="411"><net_src comp="166" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="298" pin=8"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="262" pin=5"/></net>

<net id="417"><net_src comp="170" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="327" pin=17"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="315" pin=6"/></net>

<net id="423"><net_src comp="174" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="327" pin=16"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="298" pin=6"/></net>

<net id="429"><net_src comp="178" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="327" pin=15"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="315" pin=7"/></net>

<net id="435"><net_src comp="182" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="327" pin=14"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="298" pin=7"/></net>

<net id="441"><net_src comp="186" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="327" pin=13"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="315" pin=5"/></net>

<net id="447"><net_src comp="190" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="327" pin=12"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="298" pin=5"/></net>

<net id="453"><net_src comp="194" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="327" pin=11"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="298" pin=4"/></net>

<net id="459"><net_src comp="198" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="327" pin=10"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="262" pin=6"/></net>

<net id="465"><net_src comp="202" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="327" pin=9"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="315" pin=4"/></net>

<net id="471"><net_src comp="206" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="327" pin=8"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="315" pin=3"/></net>

<net id="477"><net_src comp="210" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="327" pin=7"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="298" pin=3"/></net>

<net id="483"><net_src comp="214" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="489"><net_src comp="218" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="495"><net_src comp="222" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="286" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {6 7 }
	Port: b_buf_data | {4 5 }
	Port: a_buf_data | {4 5 }
	Port: local_c | {4 5 }
 - Input state : 
	Port: region : A | {2 3 }
	Port: region : B | {2 3 }
	Port: region : C | {6 7 }
	Port: region : tilenuma | {1 }
	Port: region : tilenumc | {1 }
	Port: region : tilen | {1 }
	Port: region : numa_iter | {1 }
	Port: region : numc_iter | {1 }
	Port: region : n_iter | {1 }
	Port: region : b_buf_data | {4 5 }
	Port: region : a_buf_data | {4 5 }
	Port: region : local_c | {4 5 }
  - Chain level:
	State 1
		call_ln123 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |          grp_conv_fu_262         |    2    |    30   | 20.6945 |  11670  |   3237  |
|          |        grp_store_c_fu_286        |    2    |    17   | 8.16575 |   4920  |   1895  |
|   call   |         grp_load_a_fu_298        |    2    |    17   |  3.7885 |   4659  |   957   |
|          |         grp_load_b_fu_315        |    2    |    17   |  3.7885 |   4659  |   957   |
|          | call_ln123_region_entry64_fu_327 |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |      n_iter_read_read_fu_226     |    0    |    0    |    0    |    0    |    0    |
|          |    numc_iter_read_read_fu_232    |    0    |    0    |    0    |    0    |    0    |
|   read   |    numa_iter_read_read_fu_238    |    0    |    0    |    0    |    0    |    0    |
|          |      tilen_read_read_fu_244      |    0    |    0    |    0    |    0    |    0    |
|          |     tilenumc_read_read_fu_250    |    0    |    0    |    0    |    0    |    0    |
|          |     tilenuma_read_read_fu_256    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    8    |    81   | 36.4373 |  25908  |   7046  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|a_buf_data|    2   |    0   |    0   |
|b_buf_data|    2   |    0   |    0   |
|  local_c |    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    5   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|    a_buf_reg_480    |  3200  |
|    b_buf_reg_486    |  3200  |
|    c_buf_reg_492    |  3200  |
|  n_iter_c15_reg_414 |   32   |
|  n_iter_c19_reg_390 |   32   |
|  n_iter_c24_reg_360 |   32   |
|   n_iter_c_reg_420  |   32   |
|numa_iter_c13_reg_438|   32   |
|numa_iter_c18_reg_396|   32   |
|numa_iter_c23_reg_366|   32   |
| numa_iter_c_reg_444 |   32   |
|numc_iter_c14_reg_426|   32   |
|numc_iter_c20_reg_384|   32   |
|numc_iter_c25_reg_354|   32   |
| numc_iter_c_reg_432 |   32   |
|  tilen_c17_reg_402  |   32   |
|  tilen_c21_reg_378  |   32   |
|   tilen_c_reg_450   |   32   |
| tilenuma_c11_reg_468|   32   |
| tilenuma_c16_reg_408|   32   |
|  tilenuma_c_reg_474 |   32   |
| tilenumc_c12_reg_456|   32   |
| tilenumc_c22_reg_372|   32   |
|  tilenumc_c_reg_462 |   32   |
+---------------------+--------+
|        Total        |  10272 |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    8   |   81   |   36   |  25908 |  7046  |
|   Memory  |    5   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  10272 |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   13   |   81   |   36   |  36180 |  7046  |
+-----------+--------+--------+--------+--------+--------+
