--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml Lucky7_Game.twx Lucky7_Game.ncd -o Lucky7_Game.twr
Lucky7_Game.pcf -ucf pin.ucf

Design file:              Lucky7_Game.ncd
Physical constraint file: Lucky7_Game.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
button      |    3.635(R)|      SLOW  |   -0.508(R)|      SLOW  |clk_BUFGP         |   0.000|
reset       |    3.630(R)|      SLOW  |   -0.747(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led1        |         8.908(R)|      SLOW  |         4.565(R)|      FAST  |clk_BUFGP         |   0.000|
led2        |         8.741(R)|      SLOW  |         4.436(R)|      FAST  |clk_BUFGP         |   0.000|
led3        |         8.722(R)|      SLOW  |         4.420(R)|      FAST  |clk_BUFGP         |   0.000|
led4        |         8.889(R)|      SLOW  |         4.549(R)|      FAST  |clk_BUFGP         |   0.000|
led5        |         9.381(R)|      SLOW  |         4.862(R)|      FAST  |clk_BUFGP         |   0.000|
led6        |         9.376(R)|      SLOW  |         4.875(R)|      FAST  |clk_BUFGP         |   0.000|
led7        |         9.734(R)|      SLOW  |         5.116(R)|      FAST  |clk_BUFGP         |   0.000|
led8        |         9.734(R)|      SLOW  |         5.116(R)|      FAST  |clk_BUFGP         |   0.000|
seven_seg<0>|         8.467(R)|      SLOW  |         4.279(R)|      FAST  |clk_BUFGP         |   0.000|
seven_seg<1>|         8.175(R)|      SLOW  |         4.218(R)|      FAST  |clk_BUFGP         |   0.000|
seven_seg<2>|         8.395(R)|      SLOW  |         4.142(R)|      FAST  |clk_BUFGP         |   0.000|
seven_seg<3>|         8.563(R)|      SLOW  |         4.219(R)|      FAST  |clk_BUFGP         |   0.000|
seven_seg<4>|         8.587(R)|      SLOW  |         4.349(R)|      FAST  |clk_BUFGP         |   0.000|
seven_seg<5>|         8.352(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
seven_seg<6>|         8.217(R)|      SLOW  |         4.262(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.183|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 15 06:37:05 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



