{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 20:41:31 2022 " "Info: Processing started: Thu Jun 09 20:41:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off port_io -c port_io --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off port_io -c port_io --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk_in " "Info: No valid register-to-register data paths exist for clock \"clk_in\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "port_reg\[5\] abus_in\[3\] clk_in 7.970 ns register " "Info: tsu for register \"port_reg\[5\]\" (data pin = \"abus_in\[3\]\", clock pin = \"clk_in\") is 7.970 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.606 ns + Longest pin register " "Info: + Longest pin to register delay is 10.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns abus_in\[3\] 1 PIN PIN_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = PIN_N9; Fanout = 1; PIN Node = 'abus_in\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.196 ns) + CELL(0.465 ns) 7.561 ns process_0~1 2 COMB LCCOMB_X27_Y3_N18 4 " "Info: 2: + IC(6.196 ns) + CELL(0.465 ns) = 7.561 ns; Loc. = LCCOMB_X27_Y3_N18; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.661 ns" { abus_in[3] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.508 ns) 8.396 ns process_0~6 3 COMB LCCOMB_X27_Y3_N30 8 " "Info: 3: + IC(0.327 ns) + CELL(0.508 ns) = 8.396 ns; Loc. = LCCOMB_X27_Y3_N30; Fanout = 8; COMB Node = 'process_0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { process_0~1 process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.426 ns) + CELL(0.784 ns) 10.606 ns port_reg\[5\] 4 REG LCFF_X15_Y3_N9 1 " "Info: 4: + IC(1.426 ns) + CELL(0.784 ns) = 10.606 ns; Loc. = LCFF_X15_Y3_N9; Fanout = 1; REG Node = 'port_reg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.210 ns" { process_0~6 port_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.657 ns ( 25.05 % ) " "Info: Total cell delay = 2.657 ns ( 25.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.949 ns ( 74.95 % ) " "Info: Total interconnect delay = 7.949 ns ( 74.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.606 ns" { abus_in[3] process_0~1 process_0~6 port_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.606 ns" { abus_in[3] {} abus_in[3]~combout {} process_0~1 {} process_0~6 {} port_reg[5] {} } { 0.000ns 0.000ns 6.196ns 0.327ns 1.426ns } { 0.000ns 0.900ns 0.465ns 0.508ns 0.784ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.597 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns clk_in 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.789 ns) + CELL(0.623 ns) 2.597 ns port_reg\[5\] 3 REG LCFF_X15_Y3_N9 1 " "Info: 3: + IC(0.789 ns) + CELL(0.623 ns) = 2.597 ns; Loc. = LCFF_X15_Y3_N9; Fanout = 1; REG Node = 'port_reg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 64.38 % ) " "Info: Total cell delay = 1.672 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.925 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.925 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk_in clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.789ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.606 ns" { abus_in[3] process_0~1 process_0~6 port_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.606 ns" { abus_in[3] {} abus_in[3]~combout {} process_0~1 {} process_0~6 {} port_reg[5] {} } { 0.000ns 0.000ns 6.196ns 0.327ns 1.426ns } { 0.000ns 0.900ns 0.465ns 0.508ns 0.784ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.597 ns" { clk_in clk_in~clkctrl port_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.597 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.789ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[5\] tris_reg\[5\] 8.762 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[5\]\" through register \"tris_reg\[5\]\" is 8.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.607 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns clk_in 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.799 ns) + CELL(0.623 ns) 2.607 ns tris_reg\[5\] 3 REG LCFF_X21_Y3_N21 2 " "Info: 3: + IC(0.799 ns) + CELL(0.623 ns) = 2.607 ns; Loc. = LCFF_X21_Y3_N21; Fanout = 2; REG Node = 'tris_reg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { clk_in~clkctrl tris_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 64.14 % ) " "Info: Total cell delay = 1.672 ns ( 64.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.935 ns ( 35.86 % ) " "Info: Total interconnect delay = 0.935 ns ( 35.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clk_in clk_in~clkctrl tris_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} tris_reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.799ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.869 ns + Longest register pin " "Info: + Longest register to pin delay is 5.869 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tris_reg\[5\] 1 REG LCFF_X21_Y3_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y3_N21; Fanout = 2; REG Node = 'tris_reg\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tris_reg[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.525 ns) 1.738 ns dbus_out\[5\]~15 2 COMB LCCOMB_X27_Y3_N22 1 " "Info: 2: + IC(1.213 ns) + CELL(0.525 ns) = 1.738 ns; Loc. = LCCOMB_X27_Y3_N22; Fanout = 1; COMB Node = 'dbus_out\[5\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.738 ns" { tris_reg[5] dbus_out[5]~15 } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(3.087 ns) 5.869 ns dbus_out\[5\] 3 PIN PIN_L12 0 " "Info: 3: + IC(1.044 ns) + CELL(3.087 ns) = 5.869 ns; Loc. = PIN_L12; Fanout = 0; PIN Node = 'dbus_out\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.131 ns" { dbus_out[5]~15 dbus_out[5] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.612 ns ( 61.54 % ) " "Info: Total cell delay = 3.612 ns ( 61.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.257 ns ( 38.46 % ) " "Info: Total interconnect delay = 2.257 ns ( 38.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { tris_reg[5] dbus_out[5]~15 dbus_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.869 ns" { tris_reg[5] {} dbus_out[5]~15 {} dbus_out[5] {} } { 0.000ns 1.213ns 1.044ns } { 0.000ns 0.525ns 3.087ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.607 ns" { clk_in clk_in~clkctrl tris_reg[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.607 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} tris_reg[5] {} } { 0.000ns 0.000ns 0.136ns 0.799ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.869 ns" { tris_reg[5] dbus_out[5]~15 dbus_out[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.869 ns" { tris_reg[5] {} dbus_out[5]~15 {} dbus_out[5] {} } { 0.000ns 1.213ns 1.044ns } { 0.000ns 0.525ns 3.087ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[3\] dbus_out\[0\] 14.441 ns Longest " "Info: Longest tpd from source pin \"abus_in\[3\]\" to destination pin \"dbus_out\[0\]\" is 14.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.900 ns) 0.900 ns abus_in\[3\] 1 PIN PIN_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.900 ns) = 0.900 ns; Loc. = PIN_N9; Fanout = 1; PIN Node = 'abus_in\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[3] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.196 ns) + CELL(0.465 ns) 7.561 ns process_0~1 2 COMB LCCOMB_X27_Y3_N18 4 " "Info: 2: + IC(6.196 ns) + CELL(0.465 ns) = 7.561 ns; Loc. = LCCOMB_X27_Y3_N18; Fanout = 4; COMB Node = 'process_0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.661 ns" { abus_in[3] process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.508 ns) 8.397 ns process_0~3 3 COMB LCCOMB_X27_Y3_N14 8 " "Info: 3: + IC(0.328 ns) + CELL(0.508 ns) = 8.397 ns; Loc. = LCCOMB_X27_Y3_N14; Fanout = 8; COMB Node = 'process_0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { process_0~1 process_0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.216 ns) + CELL(0.184 ns) 9.797 ns dbus_out\[0\]~8 4 COMB LCCOMB_X21_Y3_N18 1 " "Info: 4: + IC(1.216 ns) + CELL(0.184 ns) = 9.797 ns; Loc. = LCCOMB_X21_Y3_N18; Fanout = 1; COMB Node = 'dbus_out\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { process_0~3 dbus_out[0]~8 } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.547 ns) + CELL(3.097 ns) 14.441 ns dbus_out\[0\] 5 PIN PIN_T9 0 " "Info: 5: + IC(1.547 ns) + CELL(3.097 ns) = 14.441 ns; Loc. = PIN_T9; Fanout = 0; PIN Node = 'dbus_out\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.644 ns" { dbus_out[0]~8 dbus_out[0] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.154 ns ( 35.69 % ) " "Info: Total cell delay = 5.154 ns ( 35.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.287 ns ( 64.31 % ) " "Info: Total interconnect delay = 9.287 ns ( 64.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.441 ns" { abus_in[3] process_0~1 process_0~3 dbus_out[0]~8 dbus_out[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.441 ns" { abus_in[3] {} abus_in[3]~combout {} process_0~1 {} process_0~3 {} dbus_out[0]~8 {} dbus_out[0] {} } { 0.000ns 0.000ns 6.196ns 0.328ns 1.216ns 1.547ns } { 0.000ns 0.900ns 0.465ns 0.508ns 0.184ns 3.097ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "port_reg\[7\] dbus_in\[7\] clk_in 0.569 ns register " "Info: th for register \"port_reg\[7\]\" (data pin = \"dbus_in\[7\]\", clock pin = \"clk_in\") is 0.569 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.615 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns clk_in 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.185 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.185 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.623 ns) 2.615 ns port_reg\[7\] 3 REG LCFF_X27_Y3_N21 1 " "Info: 3: + IC(0.807 ns) + CELL(0.623 ns) = 2.615 ns; Loc. = LCFF_X27_Y3_N21; Fanout = 1; REG Node = 'port_reg\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { clk_in~clkctrl port_reg[7] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 63.94 % ) " "Info: Total cell delay = 1.672 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.943 ns ( 36.06 % ) " "Info: Total interconnect delay = 0.943 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { clk_in clk_in~clkctrl port_reg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[7] {} } { 0.000ns 0.000ns 0.136ns 0.807ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.342 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.342 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.049 ns) 1.049 ns dbus_in\[7\] 1 PIN PIN_H16 2 " "Info: 1: + IC(0.000 ns) + CELL(1.049 ns) = 1.049 ns; Loc. = PIN_H16; Fanout = 2; PIN Node = 'dbus_in\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dbus_in[7] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.427 ns) 2.342 ns port_reg\[7\] 2 REG LCFF_X27_Y3_N21 1 " "Info: 2: + IC(0.866 ns) + CELL(0.427 ns) = 2.342 ns; Loc. = LCFF_X27_Y3_N21; Fanout = 1; REG Node = 'port_reg\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.293 ns" { dbus_in[7] port_reg[7] } "NODE_NAME" } } { "port_io.vhd" "" { Text "d:/users/785147/Desktop/Trabalho Final/TP3/port_io/port_io.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.476 ns ( 63.02 % ) " "Info: Total cell delay = 1.476 ns ( 63.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.866 ns ( 36.98 % ) " "Info: Total interconnect delay = 0.866 ns ( 36.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { dbus_in[7] port_reg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { dbus_in[7] {} dbus_in[7]~combout {} port_reg[7] {} } { 0.000ns 0.000ns 0.866ns } { 0.000ns 1.049ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { clk_in clk_in~clkctrl port_reg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} port_reg[7] {} } { 0.000ns 0.000ns 0.136ns 0.807ns } { 0.000ns 1.049ns 0.000ns 0.623ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.342 ns" { dbus_in[7] port_reg[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.342 ns" { dbus_in[7] {} dbus_in[7]~combout {} port_reg[7] {} } { 0.000ns 0.000ns 0.866ns } { 0.000ns 1.049ns 0.427ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 20:41:31 2022 " "Info: Processing ended: Thu Jun 09 20:41:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
