INFO: [VRFC 10-2263] Analyzing Verilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.sim/sim_1/impl/timing/xsim/register_file_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-311] analyzing module memory_controller
INFO: [VRFC 10-311] analyzing module processor_internals
INFO: [VRFC 10-311] analyzing module program_loader
INFO: [VRFC 10-311] analyzing module program_loader_processor_test
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3609] overwriting previous definition of module 'register_file' [/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sources_1/new/register_file.sv:1]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y4/Documents/school/cyber-studies/final_project/yuda_assembly/hardware/yuda_assembly01/yuda_assembly01.srcs/sim_1/new/register_file_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
