
TCC_W5500.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ca8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004dc  08007e78  08007e78  00008e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008354  08008354  0000a0b8  2**0
                  CONTENTS
  4 .ARM          00000008  08008354  08008354  00009354  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800835c  0800835c  0000a0b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800835c  0800835c  0000935c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008360  08008360  00009360  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b8  20000000  08008364  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  200000b8  0800841c  0000a0b8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000045c  0800841c  0000a45c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017be4  00000000  00000000  0000a0e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003660  00000000  00000000  00021ccc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014e0  00000000  00000000  00025330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001059  00000000  00000000  00026810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000518d  00000000  00000000  00027869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b74a  00000000  00000000  0002c9f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f8cf7  00000000  00000000  00048140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00140e37  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061f0  00000000  00000000  00140e7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0014706c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200000b8 	.word	0x200000b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007e60 	.word	0x08007e60

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200000bc 	.word	0x200000bc
 800020c:	08007e60 	.word	0x08007e60

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_uldivmod>:
 8000638:	b953      	cbnz	r3, 8000650 <__aeabi_uldivmod+0x18>
 800063a:	b94a      	cbnz	r2, 8000650 <__aeabi_uldivmod+0x18>
 800063c:	2900      	cmp	r1, #0
 800063e:	bf08      	it	eq
 8000640:	2800      	cmpeq	r0, #0
 8000642:	bf1c      	itt	ne
 8000644:	f04f 31ff 	movne.w	r1, #4294967295
 8000648:	f04f 30ff 	movne.w	r0, #4294967295
 800064c:	f000 b96a 	b.w	8000924 <__aeabi_idiv0>
 8000650:	f1ad 0c08 	sub.w	ip, sp, #8
 8000654:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000658:	f000 f806 	bl	8000668 <__udivmoddi4>
 800065c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000660:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000664:	b004      	add	sp, #16
 8000666:	4770      	bx	lr

08000668 <__udivmoddi4>:
 8000668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800066c:	9d08      	ldr	r5, [sp, #32]
 800066e:	460c      	mov	r4, r1
 8000670:	2b00      	cmp	r3, #0
 8000672:	d14e      	bne.n	8000712 <__udivmoddi4+0xaa>
 8000674:	4694      	mov	ip, r2
 8000676:	458c      	cmp	ip, r1
 8000678:	4686      	mov	lr, r0
 800067a:	fab2 f282 	clz	r2, r2
 800067e:	d962      	bls.n	8000746 <__udivmoddi4+0xde>
 8000680:	b14a      	cbz	r2, 8000696 <__udivmoddi4+0x2e>
 8000682:	f1c2 0320 	rsb	r3, r2, #32
 8000686:	4091      	lsls	r1, r2
 8000688:	fa20 f303 	lsr.w	r3, r0, r3
 800068c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000690:	4319      	orrs	r1, r3
 8000692:	fa00 fe02 	lsl.w	lr, r0, r2
 8000696:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800069a:	fa1f f68c 	uxth.w	r6, ip
 800069e:	fbb1 f4f7 	udiv	r4, r1, r7
 80006a2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80006a6:	fb07 1114 	mls	r1, r7, r4, r1
 80006aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ae:	fb04 f106 	mul.w	r1, r4, r6
 80006b2:	4299      	cmp	r1, r3
 80006b4:	d90a      	bls.n	80006cc <__udivmoddi4+0x64>
 80006b6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ba:	f104 30ff 	add.w	r0, r4, #4294967295
 80006be:	f080 8112 	bcs.w	80008e6 <__udivmoddi4+0x27e>
 80006c2:	4299      	cmp	r1, r3
 80006c4:	f240 810f 	bls.w	80008e6 <__udivmoddi4+0x27e>
 80006c8:	3c02      	subs	r4, #2
 80006ca:	4463      	add	r3, ip
 80006cc:	1a59      	subs	r1, r3, r1
 80006ce:	fa1f f38e 	uxth.w	r3, lr
 80006d2:	fbb1 f0f7 	udiv	r0, r1, r7
 80006d6:	fb07 1110 	mls	r1, r7, r0, r1
 80006da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006de:	fb00 f606 	mul.w	r6, r0, r6
 80006e2:	429e      	cmp	r6, r3
 80006e4:	d90a      	bls.n	80006fc <__udivmoddi4+0x94>
 80006e6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ea:	f100 31ff 	add.w	r1, r0, #4294967295
 80006ee:	f080 80fc 	bcs.w	80008ea <__udivmoddi4+0x282>
 80006f2:	429e      	cmp	r6, r3
 80006f4:	f240 80f9 	bls.w	80008ea <__udivmoddi4+0x282>
 80006f8:	4463      	add	r3, ip
 80006fa:	3802      	subs	r0, #2
 80006fc:	1b9b      	subs	r3, r3, r6
 80006fe:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000702:	2100      	movs	r1, #0
 8000704:	b11d      	cbz	r5, 800070e <__udivmoddi4+0xa6>
 8000706:	40d3      	lsrs	r3, r2
 8000708:	2200      	movs	r2, #0
 800070a:	e9c5 3200 	strd	r3, r2, [r5]
 800070e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000712:	428b      	cmp	r3, r1
 8000714:	d905      	bls.n	8000722 <__udivmoddi4+0xba>
 8000716:	b10d      	cbz	r5, 800071c <__udivmoddi4+0xb4>
 8000718:	e9c5 0100 	strd	r0, r1, [r5]
 800071c:	2100      	movs	r1, #0
 800071e:	4608      	mov	r0, r1
 8000720:	e7f5      	b.n	800070e <__udivmoddi4+0xa6>
 8000722:	fab3 f183 	clz	r1, r3
 8000726:	2900      	cmp	r1, #0
 8000728:	d146      	bne.n	80007b8 <__udivmoddi4+0x150>
 800072a:	42a3      	cmp	r3, r4
 800072c:	d302      	bcc.n	8000734 <__udivmoddi4+0xcc>
 800072e:	4290      	cmp	r0, r2
 8000730:	f0c0 80f0 	bcc.w	8000914 <__udivmoddi4+0x2ac>
 8000734:	1a86      	subs	r6, r0, r2
 8000736:	eb64 0303 	sbc.w	r3, r4, r3
 800073a:	2001      	movs	r0, #1
 800073c:	2d00      	cmp	r5, #0
 800073e:	d0e6      	beq.n	800070e <__udivmoddi4+0xa6>
 8000740:	e9c5 6300 	strd	r6, r3, [r5]
 8000744:	e7e3      	b.n	800070e <__udivmoddi4+0xa6>
 8000746:	2a00      	cmp	r2, #0
 8000748:	f040 8090 	bne.w	800086c <__udivmoddi4+0x204>
 800074c:	eba1 040c 	sub.w	r4, r1, ip
 8000750:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000754:	fa1f f78c 	uxth.w	r7, ip
 8000758:	2101      	movs	r1, #1
 800075a:	fbb4 f6f8 	udiv	r6, r4, r8
 800075e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000762:	fb08 4416 	mls	r4, r8, r6, r4
 8000766:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800076a:	fb07 f006 	mul.w	r0, r7, r6
 800076e:	4298      	cmp	r0, r3
 8000770:	d908      	bls.n	8000784 <__udivmoddi4+0x11c>
 8000772:	eb1c 0303 	adds.w	r3, ip, r3
 8000776:	f106 34ff 	add.w	r4, r6, #4294967295
 800077a:	d202      	bcs.n	8000782 <__udivmoddi4+0x11a>
 800077c:	4298      	cmp	r0, r3
 800077e:	f200 80cd 	bhi.w	800091c <__udivmoddi4+0x2b4>
 8000782:	4626      	mov	r6, r4
 8000784:	1a1c      	subs	r4, r3, r0
 8000786:	fa1f f38e 	uxth.w	r3, lr
 800078a:	fbb4 f0f8 	udiv	r0, r4, r8
 800078e:	fb08 4410 	mls	r4, r8, r0, r4
 8000792:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000796:	fb00 f707 	mul.w	r7, r0, r7
 800079a:	429f      	cmp	r7, r3
 800079c:	d908      	bls.n	80007b0 <__udivmoddi4+0x148>
 800079e:	eb1c 0303 	adds.w	r3, ip, r3
 80007a2:	f100 34ff 	add.w	r4, r0, #4294967295
 80007a6:	d202      	bcs.n	80007ae <__udivmoddi4+0x146>
 80007a8:	429f      	cmp	r7, r3
 80007aa:	f200 80b0 	bhi.w	800090e <__udivmoddi4+0x2a6>
 80007ae:	4620      	mov	r0, r4
 80007b0:	1bdb      	subs	r3, r3, r7
 80007b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80007b6:	e7a5      	b.n	8000704 <__udivmoddi4+0x9c>
 80007b8:	f1c1 0620 	rsb	r6, r1, #32
 80007bc:	408b      	lsls	r3, r1
 80007be:	fa22 f706 	lsr.w	r7, r2, r6
 80007c2:	431f      	orrs	r7, r3
 80007c4:	fa20 fc06 	lsr.w	ip, r0, r6
 80007c8:	fa04 f301 	lsl.w	r3, r4, r1
 80007cc:	ea43 030c 	orr.w	r3, r3, ip
 80007d0:	40f4      	lsrs	r4, r6
 80007d2:	fa00 f801 	lsl.w	r8, r0, r1
 80007d6:	0c38      	lsrs	r0, r7, #16
 80007d8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80007dc:	fbb4 fef0 	udiv	lr, r4, r0
 80007e0:	fa1f fc87 	uxth.w	ip, r7
 80007e4:	fb00 441e 	mls	r4, r0, lr, r4
 80007e8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80007ec:	fb0e f90c 	mul.w	r9, lr, ip
 80007f0:	45a1      	cmp	r9, r4
 80007f2:	fa02 f201 	lsl.w	r2, r2, r1
 80007f6:	d90a      	bls.n	800080e <__udivmoddi4+0x1a6>
 80007f8:	193c      	adds	r4, r7, r4
 80007fa:	f10e 3aff 	add.w	sl, lr, #4294967295
 80007fe:	f080 8084 	bcs.w	800090a <__udivmoddi4+0x2a2>
 8000802:	45a1      	cmp	r9, r4
 8000804:	f240 8081 	bls.w	800090a <__udivmoddi4+0x2a2>
 8000808:	f1ae 0e02 	sub.w	lr, lr, #2
 800080c:	443c      	add	r4, r7
 800080e:	eba4 0409 	sub.w	r4, r4, r9
 8000812:	fa1f f983 	uxth.w	r9, r3
 8000816:	fbb4 f3f0 	udiv	r3, r4, r0
 800081a:	fb00 4413 	mls	r4, r0, r3, r4
 800081e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000822:	fb03 fc0c 	mul.w	ip, r3, ip
 8000826:	45a4      	cmp	ip, r4
 8000828:	d907      	bls.n	800083a <__udivmoddi4+0x1d2>
 800082a:	193c      	adds	r4, r7, r4
 800082c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000830:	d267      	bcs.n	8000902 <__udivmoddi4+0x29a>
 8000832:	45a4      	cmp	ip, r4
 8000834:	d965      	bls.n	8000902 <__udivmoddi4+0x29a>
 8000836:	3b02      	subs	r3, #2
 8000838:	443c      	add	r4, r7
 800083a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800083e:	fba0 9302 	umull	r9, r3, r0, r2
 8000842:	eba4 040c 	sub.w	r4, r4, ip
 8000846:	429c      	cmp	r4, r3
 8000848:	46ce      	mov	lr, r9
 800084a:	469c      	mov	ip, r3
 800084c:	d351      	bcc.n	80008f2 <__udivmoddi4+0x28a>
 800084e:	d04e      	beq.n	80008ee <__udivmoddi4+0x286>
 8000850:	b155      	cbz	r5, 8000868 <__udivmoddi4+0x200>
 8000852:	ebb8 030e 	subs.w	r3, r8, lr
 8000856:	eb64 040c 	sbc.w	r4, r4, ip
 800085a:	fa04 f606 	lsl.w	r6, r4, r6
 800085e:	40cb      	lsrs	r3, r1
 8000860:	431e      	orrs	r6, r3
 8000862:	40cc      	lsrs	r4, r1
 8000864:	e9c5 6400 	strd	r6, r4, [r5]
 8000868:	2100      	movs	r1, #0
 800086a:	e750      	b.n	800070e <__udivmoddi4+0xa6>
 800086c:	f1c2 0320 	rsb	r3, r2, #32
 8000870:	fa20 f103 	lsr.w	r1, r0, r3
 8000874:	fa0c fc02 	lsl.w	ip, ip, r2
 8000878:	fa24 f303 	lsr.w	r3, r4, r3
 800087c:	4094      	lsls	r4, r2
 800087e:	430c      	orrs	r4, r1
 8000880:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000884:	fa00 fe02 	lsl.w	lr, r0, r2
 8000888:	fa1f f78c 	uxth.w	r7, ip
 800088c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000890:	fb08 3110 	mls	r1, r8, r0, r3
 8000894:	0c23      	lsrs	r3, r4, #16
 8000896:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800089a:	fb00 f107 	mul.w	r1, r0, r7
 800089e:	4299      	cmp	r1, r3
 80008a0:	d908      	bls.n	80008b4 <__udivmoddi4+0x24c>
 80008a2:	eb1c 0303 	adds.w	r3, ip, r3
 80008a6:	f100 36ff 	add.w	r6, r0, #4294967295
 80008aa:	d22c      	bcs.n	8000906 <__udivmoddi4+0x29e>
 80008ac:	4299      	cmp	r1, r3
 80008ae:	d92a      	bls.n	8000906 <__udivmoddi4+0x29e>
 80008b0:	3802      	subs	r0, #2
 80008b2:	4463      	add	r3, ip
 80008b4:	1a5b      	subs	r3, r3, r1
 80008b6:	b2a4      	uxth	r4, r4
 80008b8:	fbb3 f1f8 	udiv	r1, r3, r8
 80008bc:	fb08 3311 	mls	r3, r8, r1, r3
 80008c0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80008c4:	fb01 f307 	mul.w	r3, r1, r7
 80008c8:	42a3      	cmp	r3, r4
 80008ca:	d908      	bls.n	80008de <__udivmoddi4+0x276>
 80008cc:	eb1c 0404 	adds.w	r4, ip, r4
 80008d0:	f101 36ff 	add.w	r6, r1, #4294967295
 80008d4:	d213      	bcs.n	80008fe <__udivmoddi4+0x296>
 80008d6:	42a3      	cmp	r3, r4
 80008d8:	d911      	bls.n	80008fe <__udivmoddi4+0x296>
 80008da:	3902      	subs	r1, #2
 80008dc:	4464      	add	r4, ip
 80008de:	1ae4      	subs	r4, r4, r3
 80008e0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80008e4:	e739      	b.n	800075a <__udivmoddi4+0xf2>
 80008e6:	4604      	mov	r4, r0
 80008e8:	e6f0      	b.n	80006cc <__udivmoddi4+0x64>
 80008ea:	4608      	mov	r0, r1
 80008ec:	e706      	b.n	80006fc <__udivmoddi4+0x94>
 80008ee:	45c8      	cmp	r8, r9
 80008f0:	d2ae      	bcs.n	8000850 <__udivmoddi4+0x1e8>
 80008f2:	ebb9 0e02 	subs.w	lr, r9, r2
 80008f6:	eb63 0c07 	sbc.w	ip, r3, r7
 80008fa:	3801      	subs	r0, #1
 80008fc:	e7a8      	b.n	8000850 <__udivmoddi4+0x1e8>
 80008fe:	4631      	mov	r1, r6
 8000900:	e7ed      	b.n	80008de <__udivmoddi4+0x276>
 8000902:	4603      	mov	r3, r0
 8000904:	e799      	b.n	800083a <__udivmoddi4+0x1d2>
 8000906:	4630      	mov	r0, r6
 8000908:	e7d4      	b.n	80008b4 <__udivmoddi4+0x24c>
 800090a:	46d6      	mov	lr, sl
 800090c:	e77f      	b.n	800080e <__udivmoddi4+0x1a6>
 800090e:	4463      	add	r3, ip
 8000910:	3802      	subs	r0, #2
 8000912:	e74d      	b.n	80007b0 <__udivmoddi4+0x148>
 8000914:	4606      	mov	r6, r0
 8000916:	4623      	mov	r3, r4
 8000918:	4608      	mov	r0, r1
 800091a:	e70f      	b.n	800073c <__udivmoddi4+0xd4>
 800091c:	3e02      	subs	r6, #2
 800091e:	4463      	add	r3, ip
 8000920:	e730      	b.n	8000784 <__udivmoddi4+0x11c>
 8000922:	bf00      	nop

08000924 <__aeabi_idiv0>:
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop

08000928 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08c      	sub	sp, #48	@ 0x30
 800092c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	2200      	movs	r2, #0
 8000934:	601a      	str	r2, [r3, #0]
 8000936:	605a      	str	r2, [r3, #4]
 8000938:	609a      	str	r2, [r3, #8]
 800093a:	60da      	str	r2, [r3, #12]
 800093c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800093e:	4b41      	ldr	r3, [pc, #260]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 8000940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000942:	4a40      	ldr	r2, [pc, #256]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 8000944:	f043 0304 	orr.w	r3, r3, #4
 8000948:	6313      	str	r3, [r2, #48]	@ 0x30
 800094a:	4b3e      	ldr	r3, [pc, #248]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	f003 0304 	and.w	r3, r3, #4
 8000952:	61bb      	str	r3, [r7, #24]
 8000954:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000956:	4b3b      	ldr	r3, [pc, #236]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	4a3a      	ldr	r2, [pc, #232]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 800095c:	f043 0320 	orr.w	r3, r3, #32
 8000960:	6313      	str	r3, [r2, #48]	@ 0x30
 8000962:	4b38      	ldr	r3, [pc, #224]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000966:	f003 0320 	and.w	r3, r3, #32
 800096a:	617b      	str	r3, [r7, #20]
 800096c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800096e:	4b35      	ldr	r3, [pc, #212]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000972:	4a34      	ldr	r2, [pc, #208]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 8000974:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000978:	6313      	str	r3, [r2, #48]	@ 0x30
 800097a:	4b32      	ldr	r3, [pc, #200]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800097e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000982:	613b      	str	r3, [r7, #16]
 8000984:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000986:	4b2f      	ldr	r3, [pc, #188]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800098a:	4a2e      	ldr	r2, [pc, #184]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 800098c:	f043 0301 	orr.w	r3, r3, #1
 8000990:	6313      	str	r3, [r2, #48]	@ 0x30
 8000992:	4b2c      	ldr	r3, [pc, #176]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 8000994:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	60fb      	str	r3, [r7, #12]
 800099c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800099e:	4b29      	ldr	r3, [pc, #164]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 80009a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009a2:	4a28      	ldr	r2, [pc, #160]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 80009a4:	f043 0302 	orr.w	r3, r3, #2
 80009a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009aa:	4b26      	ldr	r3, [pc, #152]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ae:	f003 0302 	and.w	r3, r3, #2
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009b6:	4b23      	ldr	r3, [pc, #140]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ba:	4a22      	ldr	r2, [pc, #136]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 80009bc:	f043 0308 	orr.w	r3, r3, #8
 80009c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80009c2:	4b20      	ldr	r3, [pc, #128]	@ (8000a44 <MX_GPIO_Init+0x11c>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009c6:	f003 0308 	and.w	r3, r3, #8
 80009ca:	607b      	str	r3, [r7, #4]
 80009cc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1G_Pin|LD3R_Pin|LD2B_Pin, GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f244 0181 	movw	r1, #16513	@ 0x4081
 80009d4:	481c      	ldr	r0, [pc, #112]	@ (8000a48 <MX_GPIO_Init+0x120>)
 80009d6:	f002 ffa3 	bl	8003920 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPI_CS_Pin|SPI_RST_Pin, GPIO_PIN_RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80009e0:	481a      	ldr	r0, [pc, #104]	@ (8000a4c <MX_GPIO_Init+0x124>)
 80009e2:	f002 ff9d 	bl	8003920 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = UserBot_Pin;
 80009e6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009ec:	2300      	movs	r3, #0
 80009ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f0:	2300      	movs	r3, #0
 80009f2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(UserBot_GPIO_Port, &GPIO_InitStruct);
 80009f4:	f107 031c 	add.w	r3, r7, #28
 80009f8:	4619      	mov	r1, r3
 80009fa:	4815      	ldr	r0, [pc, #84]	@ (8000a50 <MX_GPIO_Init+0x128>)
 80009fc:	f002 fde4 	bl	80035c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1G_Pin|LD3R_Pin|LD2B_Pin;
 8000a00:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000a04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a06:	2301      	movs	r3, #1
 8000a08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a12:	f107 031c 	add.w	r3, r7, #28
 8000a16:	4619      	mov	r1, r3
 8000a18:	480b      	ldr	r0, [pc, #44]	@ (8000a48 <MX_GPIO_Init+0x120>)
 8000a1a:	f002 fdd5 	bl	80035c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|SPI_RST_Pin;
 8000a1e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a24:	2301      	movs	r3, #1
 8000a26:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a30:	f107 031c 	add.w	r3, r7, #28
 8000a34:	4619      	mov	r1, r3
 8000a36:	4805      	ldr	r0, [pc, #20]	@ (8000a4c <MX_GPIO_Init+0x124>)
 8000a38:	f002 fdc6 	bl	80035c8 <HAL_GPIO_Init>

}
 8000a3c:	bf00      	nop
 8000a3e:	3730      	adds	r7, #48	@ 0x30
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40020400 	.word	0x40020400
 8000a4c:	40020c00 	.word	0x40020c00
 8000a50:	40020800 	.word	0x40020800

08000a54 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000a58:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a5a:	4a1c      	ldr	r2, [pc, #112]	@ (8000acc <MX_I2C2_Init+0x78>)
 8000a5c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 8000a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a60:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad0 <MX_I2C2_Init+0x7c>)
 8000a62:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000a64:	4b18      	ldr	r3, [pc, #96]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a6a:	4b17      	ldr	r3, [pc, #92]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a70:	4b15      	ldr	r3, [pc, #84]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000a76:	4b14      	ldr	r3, [pc, #80]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a7c:	4b12      	ldr	r3, [pc, #72]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a82:	4b11      	ldr	r3, [pc, #68]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a88:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a8e:	480e      	ldr	r0, [pc, #56]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000a90:	f002 ff7a 	bl	8003988 <HAL_I2C_Init>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a9a:	f000 fb87 	bl	80011ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a9e:	2100      	movs	r1, #0
 8000aa0:	4809      	ldr	r0, [pc, #36]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000aa2:	f003 fcc1 	bl	8004428 <HAL_I2CEx_ConfigAnalogFilter>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000aac:	f000 fb7e 	bl	80011ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4805      	ldr	r0, [pc, #20]	@ (8000ac8 <MX_I2C2_Init+0x74>)
 8000ab4:	f003 fd03 	bl	80044be <HAL_I2CEx_ConfigDigitalFilter>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000abe:	f000 fb75 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	200000d4 	.word	0x200000d4
 8000acc:	40005800 	.word	0x40005800
 8000ad0:	00707cbb 	.word	0x00707cbb

08000ad4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b0aa      	sub	sp, #168	@ 0xa8
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000aec:	f107 0310 	add.w	r3, r7, #16
 8000af0:	2284      	movs	r2, #132	@ 0x84
 8000af2:	2100      	movs	r1, #0
 8000af4:	4618      	mov	r0, r3
 8000af6:	f006 fa71 	bl	8006fdc <memset>
  if(i2cHandle->Instance==I2C2)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	4a21      	ldr	r2, [pc, #132]	@ (8000b84 <HAL_I2C_MspInit+0xb0>)
 8000b00:	4293      	cmp	r3, r2
 8000b02:	d13b      	bne.n	8000b7c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000b04:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000b08:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b0e:	f107 0310 	add.w	r3, r7, #16
 8000b12:	4618      	mov	r0, r3
 8000b14:	f004 f9aa 	bl	8004e6c <HAL_RCCEx_PeriphCLKConfig>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000b1e:	f000 fb45 	bl	80011ac <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b22:	4b19      	ldr	r3, [pc, #100]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	4a18      	ldr	r2, [pc, #96]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b28:	f043 0320 	orr.w	r3, r3, #32
 8000b2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2e:	4b16      	ldr	r3, [pc, #88]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	f003 0320 	and.w	r3, r3, #32
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000b3a:	2303      	movs	r3, #3
 8000b3c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b40:	2312      	movs	r3, #18
 8000b42:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b46:	2300      	movs	r3, #0
 8000b48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b52:	2304      	movs	r3, #4
 8000b54:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b58:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	480b      	ldr	r0, [pc, #44]	@ (8000b8c <HAL_I2C_MspInit+0xb8>)
 8000b60:	f002 fd32 	bl	80035c8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000b64:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b68:	4a07      	ldr	r2, [pc, #28]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b6a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000b6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b70:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <HAL_I2C_MspInit+0xb4>)
 8000b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b74:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b78:	60bb      	str	r3, [r7, #8]
 8000b7a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000b7c:	bf00      	nop
 8000b7e:	37a8      	adds	r7, #168	@ 0xa8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40005800 	.word	0x40005800
 8000b88:	40023800 	.word	0x40023800
 8000b8c:	40021400 	.word	0x40021400

08000b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b90:	b590      	push	{r4, r7, lr}
 8000b92:	b093      	sub	sp, #76	@ 0x4c
 8000b94:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b96:	f002 fb84 	bl	80032a2 <HAL_Init>

  /* USER CODE BEGIN Init */
  setbuf(stdout, NULL); //para enviar a linha assim que for escrita sem bufferizacao
 8000b9a:	4bbc      	ldr	r3, [pc, #752]	@ (8000e8c <main+0x2fc>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	689b      	ldr	r3, [r3, #8]
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f006 f866 	bl	8006c74 <setbuf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba8:	f000 f9b2 	bl	8000f10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bac:	f7ff febc 	bl	8000928 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000bb0:	f000 fb02 	bl	80011b8 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8000bb4:	f000 fd08 	bl	80015c8 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8000bb8:	f7ff ff4c 	bl	8000a54 <MX_I2C2_Init>
  MX_TIM2_Init();
 8000bbc:	f000 fc92 	bl	80014e4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8000bc0:	4bb3      	ldr	r3, [pc, #716]	@ (8000e90 <main+0x300>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	681a      	ldr	r2, [r3, #0]
 8000bc6:	4bb2      	ldr	r3, [pc, #712]	@ (8000e90 <main+0x300>)
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000bce:	601a      	str	r2, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim2);
 8000bd0:	48b0      	ldr	r0, [pc, #704]	@ (8000e94 <main+0x304>)
 8000bd2:	f004 fe3d 	bl	8005850 <HAL_TIM_Base_Start_IT>

  printf("My W5500 Application!\r\n");
 8000bd6:	48b0      	ldr	r0, [pc, #704]	@ (8000e98 <main+0x308>)
 8000bd8:	f006 f844 	bl	8006c64 <puts>

   W5500Init();
 8000bdc:	f001 fd38 	bl	8002650 <W5500Init>

   ctlnetwork(CN_SET_NETINFO, (void*) &gWIZNETINFO);//envia os dados do adapatador definidos anteriormente para inicialializacao
 8000be0:	49ae      	ldr	r1, [pc, #696]	@ (8000e9c <main+0x30c>)
 8000be2:	2000      	movs	r0, #0
 8000be4:	f001 ff4e 	bl	8002a84 <ctlnetwork>

   PHYStatusCheck();//checa a presenca da conexao pelo cabo ethernet ate que haja uma conexao
 8000be8:	f000 fa22 	bl	8001030 <PHYStatusCheck>
   PrintPHYConf();//envia os dados da configuracao do adaptador
 8000bec:	f000 fa46 	bl	800107c <PrintPHYConf>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	//Return value of the send() function is the amount of data sent
	switch(getSn_SR(sn)) // Lê o Status Register do SockeT
 8000bf0:	4bab      	ldr	r3, [pc, #684]	@ (8000ea0 <main+0x310>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	009b      	lsls	r3, r3, #2
 8000bf6:	3301      	adds	r3, #1
 8000bf8:	00db      	lsls	r3, r3, #3
 8000bfa:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f000 fd70 	bl	80016e4 <WIZCHIP_READ>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b1c      	cmp	r3, #28
 8000c08:	f200 8100 	bhi.w	8000e0c <main+0x27c>
 8000c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8000c14 <main+0x84>)
 8000c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c12:	bf00      	nop
 8000c14:	08000c89 	.word	0x08000c89
 8000c18:	08000e0d 	.word	0x08000e0d
 8000c1c:	08000e0d 	.word	0x08000e0d
 8000c20:	08000e0d 	.word	0x08000e0d
 8000c24:	08000e0d 	.word	0x08000e0d
 8000c28:	08000e0d 	.word	0x08000e0d
 8000c2c:	08000e0d 	.word	0x08000e0d
 8000c30:	08000e0d 	.word	0x08000e0d
 8000c34:	08000e0d 	.word	0x08000e0d
 8000c38:	08000e0d 	.word	0x08000e0d
 8000c3c:	08000e0d 	.word	0x08000e0d
 8000c40:	08000e0d 	.word	0x08000e0d
 8000c44:	08000e0d 	.word	0x08000e0d
 8000c48:	08000e0d 	.word	0x08000e0d
 8000c4c:	08000e0d 	.word	0x08000e0d
 8000c50:	08000e0d 	.word	0x08000e0d
 8000c54:	08000e0d 	.word	0x08000e0d
 8000c58:	08000e0d 	.word	0x08000e0d
 8000c5c:	08000e0d 	.word	0x08000e0d
 8000c60:	08000ccf 	.word	0x08000ccf
 8000c64:	08000e0d 	.word	0x08000e0d
 8000c68:	08000e0d 	.word	0x08000e0d
 8000c6c:	08000e0d 	.word	0x08000e0d
 8000c70:	08000d7d 	.word	0x08000d7d
 8000c74:	08000e0d 	.word	0x08000e0d
 8000c78:	08000e0d 	.word	0x08000e0d
 8000c7c:	08000e0d 	.word	0x08000e0d
 8000c80:	08000e0d 	.word	0x08000e0d
 8000c84:	08000de9 	.word	0x08000de9
	{
	    case SOCK_CLOSED:
		// 1. Se o socket está FECHADO, precisamos abri-lo primeiro.
		// Se a conexão anterior falhou, o W5500 volta para cá automaticamente.
		printf("Socket Fechado. Reabrindo...\r\n");
 8000c88:	4886      	ldr	r0, [pc, #536]	@ (8000ea4 <main+0x314>)
 8000c8a:	f005 ffeb 	bl	8006c64 <puts>
		// Incrementa a porta para o servidor não confundir com a conexão anterior
		minha_porta_local++;
 8000c8e:	4b86      	ldr	r3, [pc, #536]	@ (8000ea8 <main+0x318>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	3301      	adds	r3, #1
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	4b84      	ldr	r3, [pc, #528]	@ (8000ea8 <main+0x318>)
 8000c98:	701a      	strb	r2, [r3, #0]
		if (minha_porta_local > 60000) minha_porta_local = 5000; // Reseta se ficar muito alto
		// Usa a porta variável
		if(socket(sn, Sn_MR_TCP, minha_porta_local, 0) == sn)
 8000c9a:	4b81      	ldr	r3, [pc, #516]	@ (8000ea0 <main+0x310>)
 8000c9c:	7818      	ldrb	r0, [r3, #0]
 8000c9e:	4b82      	ldr	r3, [pc, #520]	@ (8000ea8 <main+0x318>)
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	f000 ffbc 	bl	8001c24 <socket>
 8000cac:	4603      	mov	r3, r0
 8000cae:	461a      	mov	r2, r3
 8000cb0:	4b7b      	ldr	r3, [pc, #492]	@ (8000ea0 <main+0x310>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	d106      	bne.n	8000cc6 <main+0x136>
		{
			printf("Socket Aberto na porta local: %d. Estado -> INIT\r\n", minha_porta_local);
 8000cb8:	4b7b      	ldr	r3, [pc, #492]	@ (8000ea8 <main+0x318>)
 8000cba:	781b      	ldrb	r3, [r3, #0]
 8000cbc:	4619      	mov	r1, r3
 8000cbe:	487b      	ldr	r0, [pc, #492]	@ (8000eac <main+0x31c>)
 8000cc0:	f005 ff68 	bl	8006b94 <iprintf>
		}
		else
		{
			printf("Falha ao criar socket.\r\n");
		}
		break;
 8000cc4:	e0a3      	b.n	8000e0e <main+0x27e>
			printf("Falha ao criar socket.\r\n");
 8000cc6:	487a      	ldr	r0, [pc, #488]	@ (8000eb0 <main+0x320>)
 8000cc8:	f005 ffcc 	bl	8006c64 <puts>
		break;
 8000ccc:	e09f      	b.n	8000e0e <main+0x27e>
		case SOCK_INIT:
			if(destination_ip[0] == 0)
 8000cce:	4b79      	ldr	r3, [pc, #484]	@ (8000eb4 <main+0x324>)
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d103      	bne.n	8000cde <main+0x14e>
			{
				printf("ERRO: IP Zerado. Arrumando...\r\n");
 8000cd6:	4878      	ldr	r0, [pc, #480]	@ (8000eb8 <main+0x328>)
 8000cd8:	f005 ffc4 	bl	8006c64 <puts>
				// Força o IP aqui se necessário, ou trava
				break;
 8000cdc:	e097      	b.n	8000e0e <main+0x27e>
			}
			// 2. Chama o connect
			printf("Enviando SYN para %d.%d.%d.%d...\r\n", destination_ip[0], destination_ip[1], destination_ip[2], destination_ip[3]);
 8000cde:	4b75      	ldr	r3, [pc, #468]	@ (8000eb4 <main+0x324>)
 8000ce0:	781b      	ldrb	r3, [r3, #0]
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4b73      	ldr	r3, [pc, #460]	@ (8000eb4 <main+0x324>)
 8000ce6:	785b      	ldrb	r3, [r3, #1]
 8000ce8:	461a      	mov	r2, r3
 8000cea:	4b72      	ldr	r3, [pc, #456]	@ (8000eb4 <main+0x324>)
 8000cec:	789b      	ldrb	r3, [r3, #2]
 8000cee:	4618      	mov	r0, r3
 8000cf0:	4b70      	ldr	r3, [pc, #448]	@ (8000eb4 <main+0x324>)
 8000cf2:	78db      	ldrb	r3, [r3, #3]
 8000cf4:	9300      	str	r3, [sp, #0]
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	4870      	ldr	r0, [pc, #448]	@ (8000ebc <main+0x32c>)
 8000cfa:	f005 ff4b 	bl	8006b94 <iprintf>
			int8_t ret = connect(sn, destination_ip, destination_port);
 8000cfe:	4b68      	ldr	r3, [pc, #416]	@ (8000ea0 <main+0x310>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	4a6f      	ldr	r2, [pc, #444]	@ (8000ec0 <main+0x330>)
 8000d04:	8812      	ldrh	r2, [r2, #0]
 8000d06:	496b      	ldr	r1, [pc, #428]	@ (8000eb4 <main+0x324>)
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f001 f90d 	bl	8001f28 <connect>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
			// 3. Análise do Erro
			if (ret == SOCK_OK)
 8000d14:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d103      	bne.n	8000d24 <main+0x194>
			{
				printf("Comando aceito. Aguardando resposta do servidor...\r\n");
 8000d1c:	4869      	ldr	r0, [pc, #420]	@ (8000ec4 <main+0x334>)
 8000d1e:	f005 ffa1 	bl	8006c64 <puts>
 8000d22:	e026      	b.n	8000d72 <main+0x1e2>
			}
			else if (ret == -13) { // SOCKERR_TIMEOUT
 8000d24:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8000d28:	f113 0f0d 	cmn.w	r3, #13
 8000d2c:	d108      	bne.n	8000d40 <main+0x1b0>
				printf("ERRO -13: TIMEOUT! O PC nao respondeu. Verifique Firewall e Cabo.\r\n");
 8000d2e:	4866      	ldr	r0, [pc, #408]	@ (8000ec8 <main+0x338>)
 8000d30:	f005 ff98 	bl	8006c64 <puts>
				close(sn); // Fecha para tentar de novo
 8000d34:	4b5a      	ldr	r3, [pc, #360]	@ (8000ea0 <main+0x310>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f001 f887 	bl	8001e4c <close>
 8000d3e:	e018      	b.n	8000d72 <main+0x1e2>
				}
			else if (ret == -4) { // SOCKERR_SOCKCLOSED
 8000d40:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8000d44:	f113 0f04 	cmn.w	r3, #4
 8000d48:	d108      	bne.n	8000d5c <main+0x1cc>
				printf("ERRO -4: Socket Fechado! O comando socket() anterior falhou ou foi lento.\r\n");
 8000d4a:	4860      	ldr	r0, [pc, #384]	@ (8000ecc <main+0x33c>)
 8000d4c:	f005 ff8a 	bl	8006c64 <puts>
				close(sn); // Reinicia o ciclo
 8000d50:	4b53      	ldr	r3, [pc, #332]	@ (8000ea0 <main+0x310>)
 8000d52:	781b      	ldrb	r3, [r3, #0]
 8000d54:	4618      	mov	r0, r3
 8000d56:	f001 f879 	bl	8001e4c <close>
 8000d5a:	e00a      	b.n	8000d72 <main+0x1e2>
				}
			else {
				printf("ERRO desconhecido: %d\r\n", ret);
 8000d5c:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 8000d60:	4619      	mov	r1, r3
 8000d62:	485b      	ldr	r0, [pc, #364]	@ (8000ed0 <main+0x340>)
 8000d64:	f005 ff16 	bl	8006b94 <iprintf>
				close(sn);
 8000d68:	4b4d      	ldr	r3, [pc, #308]	@ (8000ea0 <main+0x310>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	f001 f86d 	bl	8001e4c <close>
			}
			// DELAY CRUCIAL: Impede que o erro -4 aconteça em loop infinito
			HAL_Delay(1000);
 8000d72:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d76:	f002 faf1 	bl	800335c <HAL_Delay>
			break;
 8000d7a:	e048      	b.n	8000e0e <main+0x27e>
			case SOCK_ESTABLISHED:
				// 3. Conexão feita! O servidor aceitou.
				// Verifique se tem dados chegando
				if(getSn_IR(sn) & Sn_IR_CON) {
 8000d7c:	4b48      	ldr	r3, [pc, #288]	@ (8000ea0 <main+0x310>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	009b      	lsls	r3, r3, #2
 8000d82:	3301      	adds	r3, #1
 8000d84:	00db      	lsls	r3, r3, #3
 8000d86:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f000 fcaa 	bl	80016e4 <WIZCHIP_READ>
 8000d90:	4603      	mov	r3, r0
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d00a      	beq.n	8000db0 <main+0x220>
					setSn_IR(sn, Sn_IR_CON); // Limpa flag de interrupção de conexão
 8000d9a:	4b41      	ldr	r3, [pc, #260]	@ (8000ea0 <main+0x310>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	009b      	lsls	r3, r3, #2
 8000da0:	3301      	adds	r3, #1
 8000da2:	00db      	lsls	r3, r3, #3
 8000da4:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8000da8:	2101      	movs	r1, #1
 8000daa:	4618      	mov	r0, r3
 8000dac:	f000 fce6 	bl	800177c <WIZCHIP_WRITE>
					// Pode acender um LED indicando conexão aqui
					}
				if(snaux == 0)
 8000db0:	4b48      	ldr	r3, [pc, #288]	@ (8000ed4 <main+0x344>)
 8000db2:	781b      	ldrb	r3, [r3, #0]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d102      	bne.n	8000dbe <main+0x22e>
				{
					printf("\r\nConexao Realizada");
 8000db8:	4847      	ldr	r0, [pc, #284]	@ (8000ed8 <main+0x348>)
 8000dba:	f005 feeb 	bl	8006b94 <iprintf>
				}
				// Sua lógica de envio/recebimento de dados entra aqui
				uint16_t tamanho = getSn_RX_RSR(sn); // Verifica dados recebidos
 8000dbe:	4b38      	ldr	r3, [pc, #224]	@ (8000ea0 <main+0x310>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	f000 fe31 	bl	8001a2a <getSn_RX_RSR>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
				if(tamanho > 0) {
 8000dcc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d006      	beq.n	8000de0 <main+0x250>
					recv(sn, receive_buff, tamanho); // Lê os dados
 8000dd2:	4b33      	ldr	r3, [pc, #204]	@ (8000ea0 <main+0x310>)
 8000dd4:	781b      	ldrb	r3, [r3, #0]
 8000dd6:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8000dd8:	4940      	ldr	r1, [pc, #256]	@ (8000edc <main+0x34c>)
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f001 faee 	bl	80023bc <recv>
					}
				snaux = 1;
 8000de0:	4b3c      	ldr	r3, [pc, #240]	@ (8000ed4 <main+0x344>)
 8000de2:	2201      	movs	r2, #1
 8000de4:	701a      	strb	r2, [r3, #0]
				break;
 8000de6:	e012      	b.n	8000e0e <main+0x27e>
			case SOCK_CLOSE_WAIT:
				// 4. O servidor mandou fechar a conexão (FIN).
				// Devemos desconectar e fechar o socket para reiniciar o ciclo.
				disconnect(sn);
 8000de8:	4b2d      	ldr	r3, [pc, #180]	@ (8000ea0 <main+0x310>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	4618      	mov	r0, r3
 8000dee:	f001 f977 	bl	80020e0 <disconnect>
				close(sn);
 8000df2:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea0 <main+0x310>)
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	4618      	mov	r0, r3
 8000df8:	f001 f828 	bl	8001e4c <close>
				snaux = 0;
 8000dfc:	4b35      	ldr	r3, [pc, #212]	@ (8000ed4 <main+0x344>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	701a      	strb	r2, [r3, #0]
				HAL_Delay(1000);
 8000e02:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e06:	f002 faa9 	bl	800335c <HAL_Delay>
				break;
 8000e0a:	e000      	b.n	8000e0e <main+0x27e>
			default:
				// Tratamento de erros/timeouts
				// Se ficar travado em SYN_SENT (tentando conectar) por muito tempo, feche.
				break;
 8000e0c:	bf00      	nop
	}
#endif
#if 1
	  if(snaux == 1 && tmaux == 1)
 8000e0e:	4b31      	ldr	r3, [pc, #196]	@ (8000ed4 <main+0x344>)
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	2b01      	cmp	r3, #1
 8000e14:	f47f aeec 	bne.w	8000bf0 <main+0x60>
 8000e18:	4b31      	ldr	r3, [pc, #196]	@ (8000ee0 <main+0x350>)
 8000e1a:	781b      	ldrb	r3, [r3, #0]
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	f47f aee7 	bne.w	8000bf0 <main+0x60>
	  {
		  // Leitura do Sensor
		  float temperatura = TMP100_ReadTemp();
 8000e22:	f000 f983 	bl	800112c <TMP100_ReadTemp>
 8000e26:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
		  // Imprime na serial para debug
		  printf("Temperatura Sala: %.2f C\r\n", temperatura);
 8000e2a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e2c:	f7ff fbac 	bl	8000588 <__aeabi_f2d>
 8000e30:	4602      	mov	r2, r0
 8000e32:	460b      	mov	r3, r1
 8000e34:	482b      	ldr	r0, [pc, #172]	@ (8000ee4 <main+0x354>)
 8000e36:	f005 fead 	bl	8006b94 <iprintf>
		  // Se quiser enviar pelo W5500 (exemplo):

		  char msg_temp[50];
		  sprintf(msg_temp, "Temp: %.2f", temperatura);
 8000e3a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8000e3c:	f7ff fba4 	bl	8000588 <__aeabi_f2d>
 8000e40:	4602      	mov	r2, r0
 8000e42:	460b      	mov	r3, r1
 8000e44:	1d38      	adds	r0, r7, #4
 8000e46:	4928      	ldr	r1, [pc, #160]	@ (8000ee8 <main+0x358>)
 8000e48:	f005 ffd0 	bl	8006dec <siprintf>
		  send(sn, (uint8_t*)msg_temp, strlen(msg_temp));
 8000e4c:	4b14      	ldr	r3, [pc, #80]	@ (8000ea0 <main+0x310>)
 8000e4e:	781c      	ldrb	r4, [r3, #0]
 8000e50:	1d3b      	adds	r3, r7, #4
 8000e52:	4618      	mov	r0, r3
 8000e54:	f7ff f9dc 	bl	8000210 <strlen>
 8000e58:	4603      	mov	r3, r0
 8000e5a:	b29a      	uxth	r2, r3
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4620      	mov	r0, r4
 8000e62:	f001 f9b3 	bl	80021cc <send>
		  HAL_GPIO_TogglePin(LD1G_GPIO_Port,LD1G_Pin);
 8000e66:	2101      	movs	r1, #1
 8000e68:	4820      	ldr	r0, [pc, #128]	@ (8000eec <main+0x35c>)
 8000e6a:	f002 fd72 	bl	8003952 <HAL_GPIO_TogglePin>
		  if(send(sn, "Hello World!\r\n", 16)<=SOCK_ERROR) //envia o a mensagem para o servidor, sendo o segundo componente a mensagem e o terceiro o numero de caracteres
 8000e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ea0 <main+0x310>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	2210      	movs	r2, #16
 8000e74:	491e      	ldr	r1, [pc, #120]	@ (8000ef0 <main+0x360>)
 8000e76:	4618      	mov	r0, r3
 8000e78:	f001 f9a8 	bl	80021cc <send>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	dc3a      	bgt.n	8000ef8 <main+0x368>
		  {
			  printf("\r\nSending Failed!");//envia que a mensagem nao foi enviada para a serial caso o servidor tenha sido fechado, gerando um erro no socket pois fechou a conexao
 8000e82:	481c      	ldr	r0, [pc, #112]	@ (8000ef4 <main+0x364>)
 8000e84:	f005 fe86 	bl	8006b94 <iprintf>
			  while(1);
 8000e88:	bf00      	nop
 8000e8a:	e7fd      	b.n	8000e88 <main+0x2f8>
 8000e8c:	20000068 	.word	0x20000068
 8000e90:	200001ac 	.word	0x200001ac
 8000e94:	20000214 	.word	0x20000214
 8000e98:	08007e78 	.word	0x08007e78
 8000e9c:	20000000 	.word	0x20000000
 8000ea0:	2000001e 	.word	0x2000001e
 8000ea4:	08007e90 	.word	0x08007e90
 8000ea8:	2000001f 	.word	0x2000001f
 8000eac:	08007eb0 	.word	0x08007eb0
 8000eb0:	08007ee4 	.word	0x08007ee4
 8000eb4:	20000018 	.word	0x20000018
 8000eb8:	08007efc 	.word	0x08007efc
 8000ebc:	08007f1c 	.word	0x08007f1c
 8000ec0:	2000001c 	.word	0x2000001c
 8000ec4:	08007f40 	.word	0x08007f40
 8000ec8:	08007f74 	.word	0x08007f74
 8000ecc:	08007fb8 	.word	0x08007fb8
 8000ed0:	08008004 	.word	0x08008004
 8000ed4:	200001a8 	.word	0x200001a8
 8000ed8:	0800801c 	.word	0x0800801c
 8000edc:	20000128 	.word	0x20000128
 8000ee0:	200001a9 	.word	0x200001a9
 8000ee4:	08008030 	.word	0x08008030
 8000ee8:	0800804c 	.word	0x0800804c
 8000eec:	40020400 	.word	0x40020400
 8000ef0:	08008058 	.word	0x08008058
 8000ef4:	08008068 	.word	0x08008068
		  }
		  else
		  {
			  printf("\r\nSending Success!"); //apensa um retorno pela serial que foi executado com sucesso o envio da mensagem
 8000ef8:	4803      	ldr	r0, [pc, #12]	@ (8000f08 <main+0x378>)
 8000efa:	f005 fe4b 	bl	8006b94 <iprintf>
		  }
		  tmaux = 0;
 8000efe:	4b03      	ldr	r3, [pc, #12]	@ (8000f0c <main+0x37c>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	701a      	strb	r2, [r3, #0]
	switch(getSn_SR(sn)) // Lê o Status Register do SockeT
 8000f04:	e674      	b.n	8000bf0 <main+0x60>
 8000f06:	bf00      	nop
 8000f08:	0800807c 	.word	0x0800807c
 8000f0c:	200001a9 	.word	0x200001a9

08000f10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b094      	sub	sp, #80	@ 0x50
 8000f14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f16:	f107 0320 	add.w	r3, r7, #32
 8000f1a:	2230      	movs	r2, #48	@ 0x30
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f006 f85c 	bl	8006fdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f24:	f107 030c 	add.w	r3, r7, #12
 8000f28:	2200      	movs	r2, #0
 8000f2a:	601a      	str	r2, [r3, #0]
 8000f2c:	605a      	str	r2, [r3, #4]
 8000f2e:	609a      	str	r2, [r3, #8]
 8000f30:	60da      	str	r2, [r3, #12]
 8000f32:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f34:	4b28      	ldr	r3, [pc, #160]	@ (8000fd8 <SystemClock_Config+0xc8>)
 8000f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f38:	4a27      	ldr	r2, [pc, #156]	@ (8000fd8 <SystemClock_Config+0xc8>)
 8000f3a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f3e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f40:	4b25      	ldr	r3, [pc, #148]	@ (8000fd8 <SystemClock_Config+0xc8>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f48:	60bb      	str	r3, [r7, #8]
 8000f4a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f4c:	4b23      	ldr	r3, [pc, #140]	@ (8000fdc <SystemClock_Config+0xcc>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000f54:	4a21      	ldr	r2, [pc, #132]	@ (8000fdc <SystemClock_Config+0xcc>)
 8000f56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f5a:	6013      	str	r3, [r2, #0]
 8000f5c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fdc <SystemClock_Config+0xcc>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f64:	607b      	str	r3, [r7, #4]
 8000f66:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f70:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f72:	2302      	movs	r3, #2
 8000f74:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f76:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000f7c:	2319      	movs	r3, #25
 8000f7e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
 8000f80:	2380      	movs	r3, #128	@ 0x80
 8000f82:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f84:	2302      	movs	r3, #2
 8000f86:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000f88:	2302      	movs	r3, #2
 8000f8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f8c:	f107 0320 	add.w	r3, r7, #32
 8000f90:	4618      	mov	r0, r3
 8000f92:	f003 fae1 	bl	8004558 <HAL_RCC_OscConfig>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000f9c:	f000 f906 	bl	80011ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fa0:	230f      	movs	r3, #15
 8000fa2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000fac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fb0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fb6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	2102      	movs	r1, #2
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f003 fd6e 	bl	8004aa0 <HAL_RCC_ClockConfig>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000fca:	f000 f8ef 	bl	80011ac <Error_Handler>
  }
}
 8000fce:	bf00      	nop
 8000fd0:	3750      	adds	r7, #80	@ 0x50
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	40007000 	.word	0x40007000

08000fe0 <UWriteData>:

/* USER CODE BEGIN 4 */
void UWriteData(const char data)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
	while(__HAL_UART_GET_FLAG(&huart2,UART_FLAG_TXE)==RESET);
 8000fea:	bf00      	nop
 8000fec:	4b08      	ldr	r3, [pc, #32]	@ (8001010 <UWriteData+0x30>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ff6:	2b80      	cmp	r3, #128	@ 0x80
 8000ff8:	d1f8      	bne.n	8000fec <UWriteData+0xc>

	huart2.Instance->TDR=data;
 8000ffa:	4b05      	ldr	r3, [pc, #20]	@ (8001010 <UWriteData+0x30>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	79fa      	ldrb	r2, [r7, #7]
 8001000:	629a      	str	r2, [r3, #40]	@ 0x28

}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop
 8001010:	20000260 	.word	0x20000260

08001014 <__io_putchar>:

int __io_putchar(int ch)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
	UWriteData(ch);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	b2db      	uxtb	r3, r3
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ffdd 	bl	8000fe0 <UWriteData>
	return ch;
 8001026:	687b      	ldr	r3, [r7, #4]
}
 8001028:	4618      	mov	r0, r3
 800102a:	3708      	adds	r7, #8
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}

08001030 <PHYStatusCheck>:


void PHYStatusCheck(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
	uint8_t tmp;

	do
	{
		printf("\r\nChecking Ethernet Cable Presence ...");
 8001036:	480e      	ldr	r0, [pc, #56]	@ (8001070 <PHYStatusCheck+0x40>)
 8001038:	f005 fdac 	bl	8006b94 <iprintf>
		ctlwizchip(CW_GET_PHYLINK, (void*) &tmp);
 800103c:	1dfb      	adds	r3, r7, #7
 800103e:	4619      	mov	r1, r3
 8001040:	200f      	movs	r0, #15
 8001042:	f001 fc3f 	bl	80028c4 <ctlwizchip>

		if(tmp == PHY_LINK_OFF)
 8001046:	79fb      	ldrb	r3, [r7, #7]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d106      	bne.n	800105a <PHYStatusCheck+0x2a>
		{
			printf("NO Cable Connected!");
 800104c:	4809      	ldr	r0, [pc, #36]	@ (8001074 <PHYStatusCheck+0x44>)
 800104e:	f005 fda1 	bl	8006b94 <iprintf>
			HAL_Delay(1000);
 8001052:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001056:	f002 f981 	bl	800335c <HAL_Delay>
		}
	}while(tmp == PHY_LINK_OFF);
 800105a:	79fb      	ldrb	r3, [r7, #7]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d0ea      	beq.n	8001036 <PHYStatusCheck+0x6>

	printf("Good! Cable got connected!");
 8001060:	4805      	ldr	r0, [pc, #20]	@ (8001078 <PHYStatusCheck+0x48>)
 8001062:	f005 fd97 	bl	8006b94 <iprintf>

}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	08008090 	.word	0x08008090
 8001074:	080080b8 	.word	0x080080b8
 8001078:	080080cc 	.word	0x080080cc

0800107c <PrintPHYConf>:

void PrintPHYConf(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
	wiz_PhyConf phyconf;

	ctlwizchip(CW_GET_PHYCONF, (void*) &phyconf);
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	4619      	mov	r1, r3
 8001086:	200b      	movs	r0, #11
 8001088:	f001 fc1c 	bl	80028c4 <ctlwizchip>

	if(phyconf.by==PHY_CONFBY_HW)
 800108c:	793b      	ldrb	r3, [r7, #4]
 800108e:	2b00      	cmp	r3, #0
 8001090:	d103      	bne.n	800109a <PrintPHYConf+0x1e>
	{
		printf("\n\rPHY Configured by Hardware Pins");
 8001092:	4814      	ldr	r0, [pc, #80]	@ (80010e4 <PrintPHYConf+0x68>)
 8001094:	f005 fd7e 	bl	8006b94 <iprintf>
 8001098:	e002      	b.n	80010a0 <PrintPHYConf+0x24>
	}
	else
	{
		printf("\n\rPHY Configured by Registers");
 800109a:	4813      	ldr	r0, [pc, #76]	@ (80010e8 <PrintPHYConf+0x6c>)
 800109c:	f005 fd7a 	bl	8006b94 <iprintf>
	}

	if(phyconf.mode==PHY_MODE_AUTONEGO)
 80010a0:	797b      	ldrb	r3, [r7, #5]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d103      	bne.n	80010ae <PrintPHYConf+0x32>
	{
		printf("\n\rAutonegotiation Enabled");
 80010a6:	4811      	ldr	r0, [pc, #68]	@ (80010ec <PrintPHYConf+0x70>)
 80010a8:	f005 fd74 	bl	8006b94 <iprintf>
 80010ac:	e002      	b.n	80010b4 <PrintPHYConf+0x38>
	}
	else
	{
		printf("\n\rAutonegotiation NOT Enabled");
 80010ae:	4810      	ldr	r0, [pc, #64]	@ (80010f0 <PrintPHYConf+0x74>)
 80010b0:	f005 fd70 	bl	8006b94 <iprintf>
	}

	if(phyconf.duplex==PHY_DUPLEX_FULL)
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	2b01      	cmp	r3, #1
 80010b8:	d103      	bne.n	80010c2 <PrintPHYConf+0x46>
	{
		printf("\n\rDuplex Mode: Full");
 80010ba:	480e      	ldr	r0, [pc, #56]	@ (80010f4 <PrintPHYConf+0x78>)
 80010bc:	f005 fd6a 	bl	8006b94 <iprintf>
 80010c0:	e002      	b.n	80010c8 <PrintPHYConf+0x4c>
	}
	else
	{
		printf("\n\rDuplex Mode: Half");
 80010c2:	480d      	ldr	r0, [pc, #52]	@ (80010f8 <PrintPHYConf+0x7c>)
 80010c4:	f005 fd66 	bl	8006b94 <iprintf>
	}

	if(phyconf.speed==PHY_SPEED_10)
 80010c8:	79bb      	ldrb	r3, [r7, #6]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d103      	bne.n	80010d6 <PrintPHYConf+0x5a>
	{
		printf("\n\rSpeed: 10Mbps");
 80010ce:	480b      	ldr	r0, [pc, #44]	@ (80010fc <PrintPHYConf+0x80>)
 80010d0:	f005 fd60 	bl	8006b94 <iprintf>
	}
	else
	{
		printf("\n\rSpeed: 100Mbps");
	}
}
 80010d4:	e002      	b.n	80010dc <PrintPHYConf+0x60>
		printf("\n\rSpeed: 100Mbps");
 80010d6:	480a      	ldr	r0, [pc, #40]	@ (8001100 <PrintPHYConf+0x84>)
 80010d8:	f005 fd5c 	bl	8006b94 <iprintf>
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	080080e8 	.word	0x080080e8
 80010e8:	0800810c 	.word	0x0800810c
 80010ec:	0800812c 	.word	0x0800812c
 80010f0:	08008148 	.word	0x08008148
 80010f4:	08008168 	.word	0x08008168
 80010f8:	0800817c 	.word	0x0800817c
 80010fc:	08008190 	.word	0x08008190
 8001100:	080081a0 	.word	0x080081a0

08001104 <HAL_TIM_PeriodElapsedCallback>:

	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
    // Verifica se quem chamou foi realmente o TIM2 (caso tenha outros timers)
    if (htim->Instance == TIM2)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001114:	d102      	bne.n	800111c <HAL_TIM_PeriodElapsedCallback+0x18>
    {
        // AÇÃO 1: Piscar um LED para debug visual (opcional)
        tmaux = 1;
 8001116:	4b04      	ldr	r3, [pc, #16]	@ (8001128 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001118:	2201      	movs	r2, #1
 800111a:	701a      	strb	r2, [r3, #0]
        // AÇÃO 3: Contador global (opcional)
        // segundos_totais++;
    }
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	200001a9 	.word	0x200001a9

0800112c <TMP100_ReadTemp>:
    } else {
        printf("TMP100 Configurado para 12-bits.\r\n");
    }
}

float TMP100_ReadTemp(void) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b084      	sub	sp, #16
 8001130:	af02      	add	r7, sp, #8
    uint8_t buffer[2];
    int16_t raw_temp;

    // 1. Aponta para o registrador de temperatura
    buffer[0] = TMP100_REG_TEMP;
 8001132:	2300      	movs	r3, #0
 8001134:	713b      	strb	r3, [r7, #4]
    HAL_I2C_Master_Transmit(&hi2c2, TMP100_ADDR, buffer, 1, 100);
 8001136:	1d3a      	adds	r2, r7, #4
 8001138:	2364      	movs	r3, #100	@ 0x64
 800113a:	9300      	str	r3, [sp, #0]
 800113c:	2301      	movs	r3, #1
 800113e:	2190      	movs	r1, #144	@ 0x90
 8001140:	4816      	ldr	r0, [pc, #88]	@ (800119c <TMP100_ReadTemp+0x70>)
 8001142:	f002 fcbd 	bl	8003ac0 <HAL_I2C_Master_Transmit>

    // 2. Lê 2 bytes de dados
    if (HAL_I2C_Master_Receive(&hi2c2, TMP100_ADDR, buffer, 2, 100) == HAL_OK) {
 8001146:	1d3a      	adds	r2, r7, #4
 8001148:	2364      	movs	r3, #100	@ 0x64
 800114a:	9300      	str	r3, [sp, #0]
 800114c:	2302      	movs	r3, #2
 800114e:	2190      	movs	r1, #144	@ 0x90
 8001150:	4812      	ldr	r0, [pc, #72]	@ (800119c <TMP100_ReadTemp+0x70>)
 8001152:	f002 fdcd 	bl	8003cf0 <HAL_I2C_Master_Receive>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d115      	bne.n	8001188 <TMP100_ReadTemp+0x5c>

        // 3. Combina os bytes
        // O TMP100 retorna 12 bits alinhados à esquerda dentro de 16 bits
        // Ex: [Temp Alta] [Temp Baixa]
        raw_temp = (buffer[0] << 8) | buffer[1];
 800115c:	793b      	ldrb	r3, [r7, #4]
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	b21a      	sxth	r2, r3
 8001162:	797b      	ldrb	r3, [r7, #5]
 8001164:	b21b      	sxth	r3, r3
 8001166:	4313      	orrs	r3, r2
 8001168:	80fb      	strh	r3, [r7, #6]

        // Desloca 4 bits para a direita (para alinhar os 12 bits)
        raw_temp = raw_temp >> 4;
 800116a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800116e:	111b      	asrs	r3, r3, #4
 8001170:	80fb      	strh	r3, [r7, #6]

        // Multiplica pela resolução de 12 bits (0.0625)
        return raw_temp * 0.0625f;
 8001172:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001176:	ee07 3a90 	vmov	s15, r3
 800117a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800117e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80011a0 <TMP100_ReadTemp+0x74>
 8001182:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001186:	e004      	b.n	8001192 <TMP100_ReadTemp+0x66>
    }
    else {
        printf("Erro de leitura I2C\r\n");
 8001188:	4806      	ldr	r0, [pc, #24]	@ (80011a4 <TMP100_ReadTemp+0x78>)
 800118a:	f005 fd6b 	bl	8006c64 <puts>
        return -999.0f; // Valor de erro
 800118e:	eddf 7a06 	vldr	s15, [pc, #24]	@ 80011a8 <TMP100_ReadTemp+0x7c>
    }
}
 8001192:	eeb0 0a67 	vmov.f32	s0, s15
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200000d4 	.word	0x200000d4
 80011a0:	3d800000 	.word	0x3d800000
 80011a4:	0800829c 	.word	0x0800829c
 80011a8:	c479c000 	.word	0xc479c000

080011ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011ac:	b480      	push	{r7}
 80011ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011b0:	b672      	cpsid	i
}
 80011b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011b4:	bf00      	nop
 80011b6:	e7fd      	b.n	80011b4 <Error_Handler+0x8>

080011b8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80011bc:	4b1b      	ldr	r3, [pc, #108]	@ (800122c <MX_SPI1_Init+0x74>)
 80011be:	4a1c      	ldr	r2, [pc, #112]	@ (8001230 <MX_SPI1_Init+0x78>)
 80011c0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80011c2:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <MX_SPI1_Init+0x74>)
 80011c4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80011c8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80011ca:	4b18      	ldr	r3, [pc, #96]	@ (800122c <MX_SPI1_Init+0x74>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80011d0:	4b16      	ldr	r3, [pc, #88]	@ (800122c <MX_SPI1_Init+0x74>)
 80011d2:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80011d6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80011d8:	4b14      	ldr	r3, [pc, #80]	@ (800122c <MX_SPI1_Init+0x74>)
 80011da:	2200      	movs	r2, #0
 80011dc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80011de:	4b13      	ldr	r3, [pc, #76]	@ (800122c <MX_SPI1_Init+0x74>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80011e4:	4b11      	ldr	r3, [pc, #68]	@ (800122c <MX_SPI1_Init+0x74>)
 80011e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80011ea:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <MX_SPI1_Init+0x74>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <MX_SPI1_Init+0x74>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <MX_SPI1_Init+0x74>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <MX_SPI1_Init+0x74>)
 8001200:	2200      	movs	r2, #0
 8001202:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001204:	4b09      	ldr	r3, [pc, #36]	@ (800122c <MX_SPI1_Init+0x74>)
 8001206:	2207      	movs	r2, #7
 8001208:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <MX_SPI1_Init+0x74>)
 800120c:	2200      	movs	r2, #0
 800120e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <MX_SPI1_Init+0x74>)
 8001212:	2208      	movs	r2, #8
 8001214:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <MX_SPI1_Init+0x74>)
 8001218:	f004 fa18 	bl	800564c <HAL_SPI_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001222:	f7ff ffc3 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	200001ac 	.word	0x200001ac
 8001230:	40013000 	.word	0x40013000

08001234 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b08a      	sub	sp, #40	@ 0x28
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800123c:	f107 0314 	add.w	r3, r7, #20
 8001240:	2200      	movs	r2, #0
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	605a      	str	r2, [r3, #4]
 8001246:	609a      	str	r2, [r3, #8]
 8001248:	60da      	str	r2, [r3, #12]
 800124a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a17      	ldr	r2, [pc, #92]	@ (80012b0 <HAL_SPI_MspInit+0x7c>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d127      	bne.n	80012a6 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001256:	4b17      	ldr	r3, [pc, #92]	@ (80012b4 <HAL_SPI_MspInit+0x80>)
 8001258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800125a:	4a16      	ldr	r2, [pc, #88]	@ (80012b4 <HAL_SPI_MspInit+0x80>)
 800125c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001260:	6453      	str	r3, [r2, #68]	@ 0x44
 8001262:	4b14      	ldr	r3, [pc, #80]	@ (80012b4 <HAL_SPI_MspInit+0x80>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001266:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800126a:	613b      	str	r3, [r7, #16]
 800126c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800126e:	4b11      	ldr	r3, [pc, #68]	@ (80012b4 <HAL_SPI_MspInit+0x80>)
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	4a10      	ldr	r2, [pc, #64]	@ (80012b4 <HAL_SPI_MspInit+0x80>)
 8001274:	f043 0301 	orr.w	r3, r3, #1
 8001278:	6313      	str	r3, [r2, #48]	@ 0x30
 800127a:	4b0e      	ldr	r3, [pc, #56]	@ (80012b4 <HAL_SPI_MspInit+0x80>)
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001286:	23e0      	movs	r3, #224	@ 0xe0
 8001288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001292:	2303      	movs	r3, #3
 8001294:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001296:	2305      	movs	r3, #5
 8001298:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	4619      	mov	r1, r3
 80012a0:	4805      	ldr	r0, [pc, #20]	@ (80012b8 <HAL_SPI_MspInit+0x84>)
 80012a2:	f002 f991 	bl	80035c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80012a6:	bf00      	nop
 80012a8:	3728      	adds	r7, #40	@ 0x28
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40013000 	.word	0x40013000
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40020000 	.word	0x40020000

080012bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	b083      	sub	sp, #12
 80012c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80012c2:	4b0f      	ldr	r3, [pc, #60]	@ (8001300 <HAL_MspInit+0x44>)
 80012c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001300 <HAL_MspInit+0x44>)
 80012c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001300 <HAL_MspInit+0x44>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012d6:	607b      	str	r3, [r7, #4]
 80012d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012da:	4b09      	ldr	r3, [pc, #36]	@ (8001300 <HAL_MspInit+0x44>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012de:	4a08      	ldr	r2, [pc, #32]	@ (8001300 <HAL_MspInit+0x44>)
 80012e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012e6:	4b06      	ldr	r3, [pc, #24]	@ (8001300 <HAL_MspInit+0x44>)
 80012e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ee:	603b      	str	r3, [r7, #0]
 80012f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	40023800 	.word	0x40023800

08001304 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001308:	bf00      	nop
 800130a:	e7fd      	b.n	8001308 <NMI_Handler+0x4>

0800130c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001310:	bf00      	nop
 8001312:	e7fd      	b.n	8001310 <HardFault_Handler+0x4>

08001314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001314:	b480      	push	{r7}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001318:	bf00      	nop
 800131a:	e7fd      	b.n	8001318 <MemManage_Handler+0x4>

0800131c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001320:	bf00      	nop
 8001322:	e7fd      	b.n	8001320 <BusFault_Handler+0x4>

08001324 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001328:	bf00      	nop
 800132a:	e7fd      	b.n	8001328 <UsageFault_Handler+0x4>

0800132c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800133a:	b480      	push	{r7}
 800133c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr

08001348 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800134c:	bf00      	nop
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800135a:	f001 ffdf 	bl	800331c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
	...

08001364 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001368:	4802      	ldr	r0, [pc, #8]	@ (8001374 <TIM2_IRQHandler+0x10>)
 800136a:	f004 fae9 	bl	8005940 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20000214 	.word	0x20000214

08001378 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001384:	2300      	movs	r3, #0
 8001386:	617b      	str	r3, [r7, #20]
 8001388:	e00a      	b.n	80013a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800138a:	f3af 8000 	nop.w
 800138e:	4601      	mov	r1, r0
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	1c5a      	adds	r2, r3, #1
 8001394:	60ba      	str	r2, [r7, #8]
 8001396:	b2ca      	uxtb	r2, r1
 8001398:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	3301      	adds	r3, #1
 800139e:	617b      	str	r3, [r7, #20]
 80013a0:	697a      	ldr	r2, [r7, #20]
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	429a      	cmp	r2, r3
 80013a6:	dbf0      	blt.n	800138a <_read+0x12>
	}

return len;
 80013a8:	687b      	ldr	r3, [r7, #4]
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3718      	adds	r7, #24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}

080013b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013b2:	b580      	push	{r7, lr}
 80013b4:	b086      	sub	sp, #24
 80013b6:	af00      	add	r7, sp, #0
 80013b8:	60f8      	str	r0, [r7, #12]
 80013ba:	60b9      	str	r1, [r7, #8]
 80013bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013be:	2300      	movs	r3, #0
 80013c0:	617b      	str	r3, [r7, #20]
 80013c2:	e009      	b.n	80013d8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80013c4:	68bb      	ldr	r3, [r7, #8]
 80013c6:	1c5a      	adds	r2, r3, #1
 80013c8:	60ba      	str	r2, [r7, #8]
 80013ca:	781b      	ldrb	r3, [r3, #0]
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff fe21 	bl	8001014 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	3301      	adds	r3, #1
 80013d6:	617b      	str	r3, [r7, #20]
 80013d8:	697a      	ldr	r2, [r7, #20]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	429a      	cmp	r2, r3
 80013de:	dbf1      	blt.n	80013c4 <_write+0x12>
	}
	return len;
 80013e0:	687b      	ldr	r3, [r7, #4]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3718      	adds	r7, #24
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}

080013ea <_close>:

int _close(int file)
{
 80013ea:	b480      	push	{r7}
 80013ec:	b083      	sub	sp, #12
 80013ee:	af00      	add	r7, sp, #0
 80013f0:	6078      	str	r0, [r7, #4]
	return -1;
 80013f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	370c      	adds	r7, #12
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr

08001402 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001402:	b480      	push	{r7}
 8001404:	b083      	sub	sp, #12
 8001406:	af00      	add	r7, sp, #0
 8001408:	6078      	str	r0, [r7, #4]
 800140a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001412:	605a      	str	r2, [r3, #4]
	return 0;
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <_isatty>:

int _isatty(int file)
{
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
	return 1;
 800142a:	2301      	movs	r3, #1
}
 800142c:	4618      	mov	r0, r3
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001438:	b480      	push	{r7}
 800143a:	b085      	sub	sp, #20
 800143c:	af00      	add	r7, sp, #0
 800143e:	60f8      	str	r0, [r7, #12]
 8001440:	60b9      	str	r1, [r7, #8]
 8001442:	607a      	str	r2, [r7, #4]
	return 0;
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3714      	adds	r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b086      	sub	sp, #24
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800145c:	4a14      	ldr	r2, [pc, #80]	@ (80014b0 <_sbrk+0x5c>)
 800145e:	4b15      	ldr	r3, [pc, #84]	@ (80014b4 <_sbrk+0x60>)
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001468:	4b13      	ldr	r3, [pc, #76]	@ (80014b8 <_sbrk+0x64>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b00      	cmp	r3, #0
 800146e:	d102      	bne.n	8001476 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001470:	4b11      	ldr	r3, [pc, #68]	@ (80014b8 <_sbrk+0x64>)
 8001472:	4a12      	ldr	r2, [pc, #72]	@ (80014bc <_sbrk+0x68>)
 8001474:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001476:	4b10      	ldr	r3, [pc, #64]	@ (80014b8 <_sbrk+0x64>)
 8001478:	681a      	ldr	r2, [r3, #0]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	4413      	add	r3, r2
 800147e:	693a      	ldr	r2, [r7, #16]
 8001480:	429a      	cmp	r2, r3
 8001482:	d207      	bcs.n	8001494 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001484:	f005 fdf8 	bl	8007078 <__errno>
 8001488:	4603      	mov	r3, r0
 800148a:	220c      	movs	r2, #12
 800148c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800148e:	f04f 33ff 	mov.w	r3, #4294967295
 8001492:	e009      	b.n	80014a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001494:	4b08      	ldr	r3, [pc, #32]	@ (80014b8 <_sbrk+0x64>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800149a:	4b07      	ldr	r3, [pc, #28]	@ (80014b8 <_sbrk+0x64>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4413      	add	r3, r2
 80014a2:	4a05      	ldr	r2, [pc, #20]	@ (80014b8 <_sbrk+0x64>)
 80014a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014a6:	68fb      	ldr	r3, [r7, #12]
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3718      	adds	r7, #24
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	20050000 	.word	0x20050000
 80014b4:	00000400 	.word	0x00000400
 80014b8:	20000210 	.word	0x20000210
 80014bc:	20000460 	.word	0x20000460

080014c0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014c4:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <SystemInit+0x20>)
 80014c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014ca:	4a05      	ldr	r2, [pc, #20]	@ (80014e0 <SystemInit+0x20>)
 80014cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	e000ed00 	.word	0xe000ed00

080014e4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b088      	sub	sp, #32
 80014e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014ea:	f107 0310 	add.w	r3, r7, #16
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014f8:	1d3b      	adds	r3, r7, #4
 80014fa:	2200      	movs	r2, #0
 80014fc:	601a      	str	r2, [r3, #0]
 80014fe:	605a      	str	r2, [r3, #4]
 8001500:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001502:	4b1e      	ldr	r3, [pc, #120]	@ (800157c <MX_TIM2_Init+0x98>)
 8001504:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001508:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 800150a:	4b1c      	ldr	r3, [pc, #112]	@ (800157c <MX_TIM2_Init+0x98>)
 800150c:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8001510:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001512:	4b1a      	ldr	r3, [pc, #104]	@ (800157c <MX_TIM2_Init+0x98>)
 8001514:	2200      	movs	r2, #0
 8001516:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 8001518:	4b18      	ldr	r3, [pc, #96]	@ (800157c <MX_TIM2_Init+0x98>)
 800151a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800151e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001520:	4b16      	ldr	r3, [pc, #88]	@ (800157c <MX_TIM2_Init+0x98>)
 8001522:	2200      	movs	r2, #0
 8001524:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001526:	4b15      	ldr	r3, [pc, #84]	@ (800157c <MX_TIM2_Init+0x98>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800152c:	4813      	ldr	r0, [pc, #76]	@ (800157c <MX_TIM2_Init+0x98>)
 800152e:	f004 f938 	bl	80057a2 <HAL_TIM_Base_Init>
 8001532:	4603      	mov	r3, r0
 8001534:	2b00      	cmp	r3, #0
 8001536:	d001      	beq.n	800153c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001538:	f7ff fe38 	bl	80011ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800153c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001540:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001542:	f107 0310 	add.w	r3, r7, #16
 8001546:	4619      	mov	r1, r3
 8001548:	480c      	ldr	r0, [pc, #48]	@ (800157c <MX_TIM2_Init+0x98>)
 800154a:	f004 fb01 	bl	8005b50 <HAL_TIM_ConfigClockSource>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001554:	f7ff fe2a 	bl	80011ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001558:	2300      	movs	r3, #0
 800155a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155c:	2300      	movs	r3, #0
 800155e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001560:	1d3b      	adds	r3, r7, #4
 8001562:	4619      	mov	r1, r3
 8001564:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_TIM2_Init+0x98>)
 8001566:	f004 fd2b 	bl	8005fc0 <HAL_TIMEx_MasterConfigSynchronization>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001570:	f7ff fe1c 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	3720      	adds	r7, #32
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000214 	.word	0x20000214

08001580 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001590:	d113      	bne.n	80015ba <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001592:	4b0c      	ldr	r3, [pc, #48]	@ (80015c4 <HAL_TIM_Base_MspInit+0x44>)
 8001594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001596:	4a0b      	ldr	r2, [pc, #44]	@ (80015c4 <HAL_TIM_Base_MspInit+0x44>)
 8001598:	f043 0301 	orr.w	r3, r3, #1
 800159c:	6413      	str	r3, [r2, #64]	@ 0x40
 800159e:	4b09      	ldr	r3, [pc, #36]	@ (80015c4 <HAL_TIM_Base_MspInit+0x44>)
 80015a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015a2:	f003 0301 	and.w	r3, r3, #1
 80015a6:	60fb      	str	r3, [r7, #12]
 80015a8:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	2100      	movs	r1, #0
 80015ae:	201c      	movs	r0, #28
 80015b0:	f001 ffd3 	bl	800355a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015b4:	201c      	movs	r0, #28
 80015b6:	f001 ffec 	bl	8003592 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80015ba:	bf00      	nop
 80015bc:	3710      	adds	r7, #16
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	40023800 	.word	0x40023800

080015c8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015cc:	4b14      	ldr	r3, [pc, #80]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015ce:	4a15      	ldr	r2, [pc, #84]	@ (8001624 <MX_USART2_UART_Init+0x5c>)
 80015d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015d2:	4b13      	ldr	r3, [pc, #76]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015da:	4b11      	ldr	r3, [pc, #68]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015ee:	220c      	movs	r2, #12
 80015f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015f8:	4b09      	ldr	r3, [pc, #36]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015fe:	4b08      	ldr	r3, [pc, #32]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 8001600:	2200      	movs	r2, #0
 8001602:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001604:	4b06      	ldr	r3, [pc, #24]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 8001606:	2200      	movs	r2, #0
 8001608:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800160a:	4805      	ldr	r0, [pc, #20]	@ (8001620 <MX_USART2_UART_Init+0x58>)
 800160c:	f004 fd84 	bl	8006118 <HAL_UART_Init>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001616:	f7ff fdc9 	bl	80011ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800161a:	bf00      	nop
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000260 	.word	0x20000260
 8001624:	40004400 	.word	0x40004400

08001628 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b0aa      	sub	sp, #168	@ 0xa8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001630:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001634:	2200      	movs	r2, #0
 8001636:	601a      	str	r2, [r3, #0]
 8001638:	605a      	str	r2, [r3, #4]
 800163a:	609a      	str	r2, [r3, #8]
 800163c:	60da      	str	r2, [r3, #12]
 800163e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001640:	f107 0310 	add.w	r3, r7, #16
 8001644:	2284      	movs	r2, #132	@ 0x84
 8001646:	2100      	movs	r1, #0
 8001648:	4618      	mov	r0, r3
 800164a:	f005 fcc7 	bl	8006fdc <memset>
  if(uartHandle->Instance==USART2)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a21      	ldr	r2, [pc, #132]	@ (80016d8 <HAL_UART_MspInit+0xb0>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d13a      	bne.n	80016ce <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001658:	2380      	movs	r3, #128	@ 0x80
 800165a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800165c:	2300      	movs	r3, #0
 800165e:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001660:	f107 0310 	add.w	r3, r7, #16
 8001664:	4618      	mov	r0, r3
 8001666:	f003 fc01 	bl	8004e6c <HAL_RCCEx_PeriphCLKConfig>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001670:	f7ff fd9c 	bl	80011ac <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001674:	4b19      	ldr	r3, [pc, #100]	@ (80016dc <HAL_UART_MspInit+0xb4>)
 8001676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001678:	4a18      	ldr	r2, [pc, #96]	@ (80016dc <HAL_UART_MspInit+0xb4>)
 800167a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800167e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001680:	4b16      	ldr	r3, [pc, #88]	@ (80016dc <HAL_UART_MspInit+0xb4>)
 8001682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001684:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001688:	60fb      	str	r3, [r7, #12]
 800168a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800168c:	4b13      	ldr	r3, [pc, #76]	@ (80016dc <HAL_UART_MspInit+0xb4>)
 800168e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001690:	4a12      	ldr	r2, [pc, #72]	@ (80016dc <HAL_UART_MspInit+0xb4>)
 8001692:	f043 0308 	orr.w	r3, r3, #8
 8001696:	6313      	str	r3, [r2, #48]	@ 0x30
 8001698:	4b10      	ldr	r3, [pc, #64]	@ (80016dc <HAL_UART_MspInit+0xb4>)
 800169a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169c:	f003 0308 	and.w	r3, r3, #8
 80016a0:	60bb      	str	r3, [r7, #8]
 80016a2:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80016a4:	2360      	movs	r3, #96	@ 0x60
 80016a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016aa:	2302      	movs	r3, #2
 80016ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b6:	2303      	movs	r3, #3
 80016b8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016bc:	2307      	movs	r3, #7
 80016be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016c2:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80016c6:	4619      	mov	r1, r3
 80016c8:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <HAL_UART_MspInit+0xb8>)
 80016ca:	f001 ff7d 	bl	80035c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80016ce:	bf00      	nop
 80016d0:	37a8      	adds	r7, #168	@ 0xa8
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40004400 	.word	0x40004400
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40020c00 	.word	0x40020c00

080016e4 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 80016ec:	4b22      	ldr	r3, [pc, #136]	@ (8001778 <WIZCHIP_READ+0x94>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	4798      	blx	r3
   WIZCHIP.CS._select();
 80016f2:	4b21      	ldr	r3, [pc, #132]	@ (8001778 <WIZCHIP_READ+0x94>)
 80016f4:	695b      	ldr	r3, [r3, #20]
 80016f6:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80016f8:	4b1f      	ldr	r3, [pc, #124]	@ (8001778 <WIZCHIP_READ+0x94>)
 80016fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <WIZCHIP_READ+0x24>
 8001700:	4b1d      	ldr	r3, [pc, #116]	@ (8001778 <WIZCHIP_READ+0x94>)
 8001702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001704:	2b00      	cmp	r3, #0
 8001706:	d114      	bne.n	8001732 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001708:	4b1b      	ldr	r3, [pc, #108]	@ (8001778 <WIZCHIP_READ+0x94>)
 800170a:	6a1b      	ldr	r3, [r3, #32]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	0c12      	lsrs	r2, r2, #16
 8001710:	b2d2      	uxtb	r2, r2
 8001712:	4610      	mov	r0, r2
 8001714:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001716:	4b18      	ldr	r3, [pc, #96]	@ (8001778 <WIZCHIP_READ+0x94>)
 8001718:	6a1b      	ldr	r3, [r3, #32]
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	0a12      	lsrs	r2, r2, #8
 800171e:	b2d2      	uxtb	r2, r2
 8001720:	4610      	mov	r0, r2
 8001722:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8001724:	4b14      	ldr	r3, [pc, #80]	@ (8001778 <WIZCHIP_READ+0x94>)
 8001726:	6a1b      	ldr	r3, [r3, #32]
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	b2d2      	uxtb	r2, r2
 800172c:	4610      	mov	r0, r2
 800172e:	4798      	blx	r3
 8001730:	e011      	b.n	8001756 <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	0c1b      	lsrs	r3, r3, #16
 8001736:	b2db      	uxtb	r3, r3
 8001738:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	0a1b      	lsrs	r3, r3, #8
 800173e:	b2db      	uxtb	r3, r3
 8001740:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	b2db      	uxtb	r3, r3
 8001746:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001748:	4b0b      	ldr	r3, [pc, #44]	@ (8001778 <WIZCHIP_READ+0x94>)
 800174a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800174c:	f107 020c 	add.w	r2, r7, #12
 8001750:	2103      	movs	r1, #3
 8001752:	4610      	mov	r0, r2
 8001754:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 8001756:	4b08      	ldr	r3, [pc, #32]	@ (8001778 <WIZCHIP_READ+0x94>)
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	4798      	blx	r3
 800175c:	4603      	mov	r3, r0
 800175e:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 8001760:	4b05      	ldr	r3, [pc, #20]	@ (8001778 <WIZCHIP_READ+0x94>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001766:	4b04      	ldr	r3, [pc, #16]	@ (8001778 <WIZCHIP_READ+0x94>)
 8001768:	691b      	ldr	r3, [r3, #16]
 800176a:	4798      	blx	r3
   return ret;
 800176c:	7bfb      	ldrb	r3, [r7, #15]
}
 800176e:	4618      	mov	r0, r3
 8001770:	3710      	adds	r7, #16
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000028 	.word	0x20000028

0800177c <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	460b      	mov	r3, r1
 8001786:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 8001788:	4b22      	ldr	r3, [pc, #136]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	4798      	blx	r3
   WIZCHIP.CS._select();
 800178e:	4b21      	ldr	r3, [pc, #132]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 8001790:	695b      	ldr	r3, [r3, #20]
 8001792:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	f043 0304 	orr.w	r3, r3, #4
 800179a:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800179c:	4b1d      	ldr	r3, [pc, #116]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 800179e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d119      	bne.n	80017d8 <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80017a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 80017a6:	6a1b      	ldr	r3, [r3, #32]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	0c12      	lsrs	r2, r2, #16
 80017ac:	b2d2      	uxtb	r2, r2
 80017ae:	4610      	mov	r0, r2
 80017b0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80017b2:	4b18      	ldr	r3, [pc, #96]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 80017b4:	6a1b      	ldr	r3, [r3, #32]
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	0a12      	lsrs	r2, r2, #8
 80017ba:	b2d2      	uxtb	r2, r2
 80017bc:	4610      	mov	r0, r2
 80017be:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80017c0:	4b14      	ldr	r3, [pc, #80]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 80017c2:	6a1b      	ldr	r3, [r3, #32]
 80017c4:	687a      	ldr	r2, [r7, #4]
 80017c6:	b2d2      	uxtb	r2, r2
 80017c8:	4610      	mov	r0, r2
 80017ca:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 80017cc:	4b11      	ldr	r3, [pc, #68]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 80017ce:	6a1b      	ldr	r3, [r3, #32]
 80017d0:	78fa      	ldrb	r2, [r7, #3]
 80017d2:	4610      	mov	r0, r2
 80017d4:	4798      	blx	r3
 80017d6:	e013      	b.n	8001800 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	0c1b      	lsrs	r3, r3, #16
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	0a1b      	lsrs	r3, r3, #8
 80017e4:	b2db      	uxtb	r3, r3
 80017e6:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 80017f2:	4b08      	ldr	r3, [pc, #32]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 80017f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017f6:	f107 020c 	add.w	r2, r7, #12
 80017fa:	2104      	movs	r1, #4
 80017fc:	4610      	mov	r0, r2
 80017fe:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001800:	4b04      	ldr	r3, [pc, #16]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001806:	4b03      	ldr	r3, [pc, #12]	@ (8001814 <WIZCHIP_WRITE+0x98>)
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	4798      	blx	r3
}
 800180c:	bf00      	nop
 800180e:	3710      	adds	r7, #16
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	20000028 	.word	0x20000028

08001818 <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 8001818:	b590      	push	{r4, r7, lr}
 800181a:	b087      	sub	sp, #28
 800181c:	af00      	add	r7, sp, #0
 800181e:	60f8      	str	r0, [r7, #12]
 8001820:	60b9      	str	r1, [r7, #8]
 8001822:	4613      	mov	r3, r2
 8001824:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 8001826:	4b2b      	ldr	r3, [pc, #172]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 8001828:	68db      	ldr	r3, [r3, #12]
 800182a:	4798      	blx	r3
   WIZCHIP.CS._select();
 800182c:	4b29      	ldr	r3, [pc, #164]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 800182e:	695b      	ldr	r3, [r3, #20]
 8001830:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8001832:	4b28      	ldr	r3, [pc, #160]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 8001834:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001836:	2b00      	cmp	r3, #0
 8001838:	d003      	beq.n	8001842 <WIZCHIP_READ_BUF+0x2a>
 800183a:	4b26      	ldr	r3, [pc, #152]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 800183c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800183e:	2b00      	cmp	r3, #0
 8001840:	d126      	bne.n	8001890 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001842:	4b24      	ldr	r3, [pc, #144]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 8001844:	6a1b      	ldr	r3, [r3, #32]
 8001846:	68fa      	ldr	r2, [r7, #12]
 8001848:	0c12      	lsrs	r2, r2, #16
 800184a:	b2d2      	uxtb	r2, r2
 800184c:	4610      	mov	r0, r2
 800184e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001850:	4b20      	ldr	r3, [pc, #128]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 8001852:	6a1b      	ldr	r3, [r3, #32]
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	0a12      	lsrs	r2, r2, #8
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	4610      	mov	r0, r2
 800185c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800185e:	4b1d      	ldr	r3, [pc, #116]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 8001860:	6a1b      	ldr	r3, [r3, #32]
 8001862:	68fa      	ldr	r2, [r7, #12]
 8001864:	b2d2      	uxtb	r2, r2
 8001866:	4610      	mov	r0, r2
 8001868:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800186a:	2300      	movs	r3, #0
 800186c:	82fb      	strh	r3, [r7, #22]
 800186e:	e00a      	b.n	8001886 <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 8001870:	4b18      	ldr	r3, [pc, #96]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	8afa      	ldrh	r2, [r7, #22]
 8001876:	68b9      	ldr	r1, [r7, #8]
 8001878:	188c      	adds	r4, r1, r2
 800187a:	4798      	blx	r3
 800187c:	4603      	mov	r3, r0
 800187e:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8001880:	8afb      	ldrh	r3, [r7, #22]
 8001882:	3301      	adds	r3, #1
 8001884:	82fb      	strh	r3, [r7, #22]
 8001886:	8afa      	ldrh	r2, [r7, #22]
 8001888:	88fb      	ldrh	r3, [r7, #6]
 800188a:	429a      	cmp	r2, r3
 800188c:	d3f0      	bcc.n	8001870 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800188e:	e017      	b.n	80018c0 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	0c1b      	lsrs	r3, r3, #16
 8001894:	b2db      	uxtb	r3, r3
 8001896:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	0a1b      	lsrs	r3, r3, #8
 800189c:	b2db      	uxtb	r3, r3
 800189e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	b2db      	uxtb	r3, r3
 80018a4:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80018a6:	4b0b      	ldr	r3, [pc, #44]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 80018a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018aa:	f107 0210 	add.w	r2, r7, #16
 80018ae:	2103      	movs	r1, #3
 80018b0:	4610      	mov	r0, r2
 80018b2:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 80018b4:	4b07      	ldr	r3, [pc, #28]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 80018b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b8:	88fa      	ldrh	r2, [r7, #6]
 80018ba:	4611      	mov	r1, r2
 80018bc:	68b8      	ldr	r0, [r7, #8]
 80018be:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80018c0:	4b04      	ldr	r3, [pc, #16]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 80018c2:	699b      	ldr	r3, [r3, #24]
 80018c4:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80018c6:	4b03      	ldr	r3, [pc, #12]	@ (80018d4 <WIZCHIP_READ_BUF+0xbc>)
 80018c8:	691b      	ldr	r3, [r3, #16]
 80018ca:	4798      	blx	r3
}
 80018cc:	bf00      	nop
 80018ce:	371c      	adds	r7, #28
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd90      	pop	{r4, r7, pc}
 80018d4:	20000028 	.word	0x20000028

080018d8 <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	4613      	mov	r3, r2
 80018e4:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80018e6:	4b2b      	ldr	r3, [pc, #172]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 80018e8:	68db      	ldr	r3, [r3, #12]
 80018ea:	4798      	blx	r3
   WIZCHIP.CS._select();
 80018ec:	4b29      	ldr	r3, [pc, #164]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 80018ee:	695b      	ldr	r3, [r3, #20]
 80018f0:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	f043 0304 	orr.w	r3, r3, #4
 80018f8:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80018fa:	4b26      	ldr	r3, [pc, #152]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 80018fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d126      	bne.n	8001950 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8001902:	4b24      	ldr	r3, [pc, #144]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 8001904:	6a1b      	ldr	r3, [r3, #32]
 8001906:	68fa      	ldr	r2, [r7, #12]
 8001908:	0c12      	lsrs	r2, r2, #16
 800190a:	b2d2      	uxtb	r2, r2
 800190c:	4610      	mov	r0, r2
 800190e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8001910:	4b20      	ldr	r3, [pc, #128]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 8001912:	6a1b      	ldr	r3, [r3, #32]
 8001914:	68fa      	ldr	r2, [r7, #12]
 8001916:	0a12      	lsrs	r2, r2, #8
 8001918:	b2d2      	uxtb	r2, r2
 800191a:	4610      	mov	r0, r2
 800191c:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 800191e:	4b1d      	ldr	r3, [pc, #116]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 8001920:	6a1b      	ldr	r3, [r3, #32]
 8001922:	68fa      	ldr	r2, [r7, #12]
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	4610      	mov	r0, r2
 8001928:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800192a:	2300      	movs	r3, #0
 800192c:	82fb      	strh	r3, [r7, #22]
 800192e:	e00a      	b.n	8001946 <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 8001930:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 8001932:	6a1b      	ldr	r3, [r3, #32]
 8001934:	8afa      	ldrh	r2, [r7, #22]
 8001936:	68b9      	ldr	r1, [r7, #8]
 8001938:	440a      	add	r2, r1
 800193a:	7812      	ldrb	r2, [r2, #0]
 800193c:	4610      	mov	r0, r2
 800193e:	4798      	blx	r3
		for(i = 0; i < len; i++)
 8001940:	8afb      	ldrh	r3, [r7, #22]
 8001942:	3301      	adds	r3, #1
 8001944:	82fb      	strh	r3, [r7, #22]
 8001946:	8afa      	ldrh	r2, [r7, #22]
 8001948:	88fb      	ldrh	r3, [r7, #6]
 800194a:	429a      	cmp	r2, r3
 800194c:	d3f0      	bcc.n	8001930 <WIZCHIP_WRITE_BUF+0x58>
 800194e:	e017      	b.n	8001980 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	0c1b      	lsrs	r3, r3, #16
 8001954:	b2db      	uxtb	r3, r3
 8001956:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	0a1b      	lsrs	r3, r3, #8
 800195c:	b2db      	uxtb	r3, r3
 800195e:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	b2db      	uxtb	r3, r3
 8001964:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 8001966:	4b0b      	ldr	r3, [pc, #44]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 8001968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800196a:	f107 0210 	add.w	r2, r7, #16
 800196e:	2103      	movs	r1, #3
 8001970:	4610      	mov	r0, r2
 8001972:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 8001974:	4b07      	ldr	r3, [pc, #28]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 8001976:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001978:	88fa      	ldrh	r2, [r7, #6]
 800197a:	4611      	mov	r1, r2
 800197c:	68b8      	ldr	r0, [r7, #8]
 800197e:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8001980:	4b04      	ldr	r3, [pc, #16]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 8001986:	4b03      	ldr	r3, [pc, #12]	@ (8001994 <WIZCHIP_WRITE_BUF+0xbc>)
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	4798      	blx	r3
}
 800198c:	bf00      	nop
 800198e:	3718      	adds	r7, #24
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000028 	.word	0x20000028

08001998 <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 8001998:	b590      	push	{r4, r7, lr}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	4603      	mov	r3, r0
 80019a0:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80019a2:	2300      	movs	r3, #0
 80019a4:	81fb      	strh	r3, [r7, #14]
 80019a6:	2300      	movs	r3, #0
 80019a8:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	3301      	adds	r3, #1
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7ff fe94 	bl	80016e4 <WIZCHIP_READ>
 80019bc:	4603      	mov	r3, r0
 80019be:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80019c0:	89bb      	ldrh	r3, [r7, #12]
 80019c2:	021b      	lsls	r3, r3, #8
 80019c4:	b29c      	uxth	r4, r3
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	3301      	adds	r3, #1
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7ff fe86 	bl	80016e4 <WIZCHIP_READ>
 80019d8:	4603      	mov	r3, r0
 80019da:	4423      	add	r3, r4
 80019dc:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80019de:	89bb      	ldrh	r3, [r7, #12]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d019      	beq.n	8001a18 <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 80019e4:	79fb      	ldrb	r3, [r7, #7]
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	3301      	adds	r3, #1
 80019ea:	00db      	lsls	r3, r3, #3
 80019ec:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80019f0:	4618      	mov	r0, r3
 80019f2:	f7ff fe77 	bl	80016e4 <WIZCHIP_READ>
 80019f6:	4603      	mov	r3, r0
 80019f8:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 80019fa:	89fb      	ldrh	r3, [r7, #14]
 80019fc:	021b      	lsls	r3, r3, #8
 80019fe:	b29c      	uxth	r4, r3
 8001a00:	79fb      	ldrb	r3, [r7, #7]
 8001a02:	009b      	lsls	r3, r3, #2
 8001a04:	3301      	adds	r3, #1
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f7ff fe69 	bl	80016e4 <WIZCHIP_READ>
 8001a12:	4603      	mov	r3, r0
 8001a14:	4423      	add	r3, r4
 8001a16:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001a18:	89fa      	ldrh	r2, [r7, #14]
 8001a1a:	89bb      	ldrh	r3, [r7, #12]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d1c4      	bne.n	80019aa <getSn_TX_FSR+0x12>
   return val;
 8001a20:	89fb      	ldrh	r3, [r7, #14]
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd90      	pop	{r4, r7, pc}

08001a2a <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 8001a2a:	b590      	push	{r4, r7, lr}
 8001a2c:	b085      	sub	sp, #20
 8001a2e:	af00      	add	r7, sp, #0
 8001a30:	4603      	mov	r3, r0
 8001a32:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8001a34:	2300      	movs	r3, #0
 8001a36:	81fb      	strh	r3, [r7, #14]
 8001a38:	2300      	movs	r3, #0
 8001a3a:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	3301      	adds	r3, #1
 8001a42:	00db      	lsls	r3, r3, #3
 8001a44:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff fe4b 	bl	80016e4 <WIZCHIP_READ>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001a52:	89bb      	ldrh	r3, [r7, #12]
 8001a54:	021b      	lsls	r3, r3, #8
 8001a56:	b29c      	uxth	r4, r3
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7ff fe3d 	bl	80016e4 <WIZCHIP_READ>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	4423      	add	r3, r4
 8001a6e:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8001a70:	89bb      	ldrh	r3, [r7, #12]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d019      	beq.n	8001aaa <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 8001a76:	79fb      	ldrb	r3, [r7, #7]
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7ff fe2e 	bl	80016e4 <WIZCHIP_READ>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8001a8c:	89fb      	ldrh	r3, [r7, #14]
 8001a8e:	021b      	lsls	r3, r3, #8
 8001a90:	b29c      	uxth	r4, r3
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	3301      	adds	r3, #1
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f7ff fe20 	bl	80016e4 <WIZCHIP_READ>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	4423      	add	r3, r4
 8001aa8:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8001aaa:	89fa      	ldrh	r2, [r7, #14]
 8001aac:	89bb      	ldrh	r3, [r7, #12]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d1c4      	bne.n	8001a3c <getSn_RX_RSR+0x12>
   return val;
 8001ab2:	89fb      	ldrh	r3, [r7, #14]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3714      	adds	r7, #20
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd90      	pop	{r4, r7, pc}

08001abc <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001abc:	b590      	push	{r4, r7, lr}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	6039      	str	r1, [r7, #0]
 8001ac6:	71fb      	strb	r3, [r7, #7]
 8001ac8:	4613      	mov	r3, r2
 8001aca:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001acc:	2300      	movs	r3, #0
 8001ace:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8001ad4:	88bb      	ldrh	r3, [r7, #4]
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d046      	beq.n	8001b68 <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	3301      	adds	r3, #1
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff fdfc 	bl	80016e4 <WIZCHIP_READ>
 8001aec:	4603      	mov	r3, r0
 8001aee:	021b      	lsls	r3, r3, #8
 8001af0:	b29c      	uxth	r4, r3
 8001af2:	79fb      	ldrb	r3, [r7, #7]
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	3301      	adds	r3, #1
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8001afe:	4618      	mov	r0, r3
 8001b00:	f7ff fdf0 	bl	80016e4 <WIZCHIP_READ>
 8001b04:	4603      	mov	r3, r0
 8001b06:	4423      	add	r3, r4
 8001b08:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8001b0a:	89fb      	ldrh	r3, [r7, #14]
 8001b0c:	021b      	lsls	r3, r3, #8
 8001b0e:	79fa      	ldrb	r2, [r7, #7]
 8001b10:	0092      	lsls	r2, r2, #2
 8001b12:	3202      	adds	r2, #2
 8001b14:	00d2      	lsls	r2, r2, #3
 8001b16:	4413      	add	r3, r2
 8001b18:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8001b1a:	88bb      	ldrh	r3, [r7, #4]
 8001b1c:	461a      	mov	r2, r3
 8001b1e:	6839      	ldr	r1, [r7, #0]
 8001b20:	68b8      	ldr	r0, [r7, #8]
 8001b22:	f7ff fed9 	bl	80018d8 <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8001b26:	89fa      	ldrh	r2, [r7, #14]
 8001b28:	88bb      	ldrh	r3, [r7, #4]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8001b2e:	79fb      	ldrb	r3, [r7, #7]
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	3301      	adds	r3, #1
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	89fb      	ldrh	r3, [r7, #14]
 8001b3e:	0a1b      	lsrs	r3, r3, #8
 8001b40:	b29b      	uxth	r3, r3
 8001b42:	b2db      	uxtb	r3, r3
 8001b44:	4619      	mov	r1, r3
 8001b46:	4610      	mov	r0, r2
 8001b48:	f7ff fe18 	bl	800177c <WIZCHIP_WRITE>
 8001b4c:	79fb      	ldrb	r3, [r7, #7]
 8001b4e:	009b      	lsls	r3, r3, #2
 8001b50:	3301      	adds	r3, #1
 8001b52:	00db      	lsls	r3, r3, #3
 8001b54:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8001b58:	461a      	mov	r2, r3
 8001b5a:	89fb      	ldrh	r3, [r7, #14]
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4610      	mov	r0, r2
 8001b62:	f7ff fe0b 	bl	800177c <WIZCHIP_WRITE>
 8001b66:	e000      	b.n	8001b6a <wiz_send_data+0xae>
   if(len == 0)  return;
 8001b68:	bf00      	nop
}
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd90      	pop	{r4, r7, pc}

08001b70 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8001b70:	b590      	push	{r4, r7, lr}
 8001b72:	b085      	sub	sp, #20
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	6039      	str	r1, [r7, #0]
 8001b7a:	71fb      	strb	r3, [r7, #7]
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8001b80:	2300      	movs	r3, #0
 8001b82:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8001b84:	2300      	movs	r3, #0
 8001b86:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8001b88:	88bb      	ldrh	r3, [r7, #4]
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d046      	beq.n	8001c1c <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 8001b8e:	79fb      	ldrb	r3, [r7, #7]
 8001b90:	009b      	lsls	r3, r3, #2
 8001b92:	3301      	adds	r3, #1
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fda2 	bl	80016e4 <WIZCHIP_READ>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	b29c      	uxth	r4, r3
 8001ba6:	79fb      	ldrb	r3, [r7, #7]
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	3301      	adds	r3, #1
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff fd96 	bl	80016e4 <WIZCHIP_READ>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	4423      	add	r3, r4
 8001bbc:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8001bbe:	89fb      	ldrh	r3, [r7, #14]
 8001bc0:	021b      	lsls	r3, r3, #8
 8001bc2:	79fa      	ldrb	r2, [r7, #7]
 8001bc4:	0092      	lsls	r2, r2, #2
 8001bc6:	3203      	adds	r2, #3
 8001bc8:	00d2      	lsls	r2, r2, #3
 8001bca:	4413      	add	r3, r2
 8001bcc:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8001bce:	88bb      	ldrh	r3, [r7, #4]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	6839      	ldr	r1, [r7, #0]
 8001bd4:	68b8      	ldr	r0, [r7, #8]
 8001bd6:	f7ff fe1f 	bl	8001818 <WIZCHIP_READ_BUF>
   ptr += len;
 8001bda:	89fa      	ldrh	r2, [r7, #14]
 8001bdc:	88bb      	ldrh	r3, [r7, #4]
 8001bde:	4413      	add	r3, r2
 8001be0:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8001be2:	79fb      	ldrb	r3, [r7, #7]
 8001be4:	009b      	lsls	r3, r3, #2
 8001be6:	3301      	adds	r3, #1
 8001be8:	00db      	lsls	r3, r3, #3
 8001bea:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8001bee:	461a      	mov	r2, r3
 8001bf0:	89fb      	ldrh	r3, [r7, #14]
 8001bf2:	0a1b      	lsrs	r3, r3, #8
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	b2db      	uxtb	r3, r3
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4610      	mov	r0, r2
 8001bfc:	f7ff fdbe 	bl	800177c <WIZCHIP_WRITE>
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	3301      	adds	r3, #1
 8001c06:	00db      	lsls	r3, r3, #3
 8001c08:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	89fb      	ldrh	r3, [r7, #14]
 8001c10:	b2db      	uxtb	r3, r3
 8001c12:	4619      	mov	r1, r3
 8001c14:	4610      	mov	r0, r2
 8001c16:	f7ff fdb1 	bl	800177c <WIZCHIP_WRITE>
 8001c1a:	e000      	b.n	8001c1e <wiz_recv_data+0xae>
   if(len == 0) return;
 8001c1c:	bf00      	nop
}
 8001c1e:	3714      	adds	r7, #20
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd90      	pop	{r4, r7, pc}

08001c24 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8001c24:	b590      	push	{r4, r7, lr}
 8001c26:	b085      	sub	sp, #20
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4604      	mov	r4, r0
 8001c2c:	4608      	mov	r0, r1
 8001c2e:	4611      	mov	r1, r2
 8001c30:	461a      	mov	r2, r3
 8001c32:	4623      	mov	r3, r4
 8001c34:	71fb      	strb	r3, [r7, #7]
 8001c36:	4603      	mov	r3, r0
 8001c38:	71bb      	strb	r3, [r7, #6]
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	80bb      	strh	r3, [r7, #4]
 8001c3e:	4613      	mov	r3, r2
 8001c40:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8001c42:	79fb      	ldrb	r3, [r7, #7]
 8001c44:	2b08      	cmp	r3, #8
 8001c46:	d902      	bls.n	8001c4e <socket+0x2a>
 8001c48:	f04f 33ff 	mov.w	r3, #4294967295
 8001c4c:	e0f0      	b.n	8001e30 <socket+0x20c>
	switch(protocol)
 8001c4e:	79bb      	ldrb	r3, [r7, #6]
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	d005      	beq.n	8001c60 <socket+0x3c>
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	dd11      	ble.n	8001c7c <socket+0x58>
 8001c58:	3b02      	subs	r3, #2
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d80e      	bhi.n	8001c7c <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8001c5e:	e011      	b.n	8001c84 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8001c60:	f107 030c 	add.w	r3, r7, #12
 8001c64:	2204      	movs	r2, #4
 8001c66:	4619      	mov	r1, r3
 8001c68:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8001c6c:	f7ff fdd4 	bl	8001818 <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d105      	bne.n	8001c82 <socket+0x5e>
 8001c76:	f06f 0302 	mvn.w	r3, #2
 8001c7a:	e0d9      	b.n	8001e30 <socket+0x20c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8001c7c:	f06f 0304 	mvn.w	r3, #4
 8001c80:	e0d6      	b.n	8001e30 <socket+0x20c>
	    break;
 8001c82:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8001c84:	78fb      	ldrb	r3, [r7, #3]
 8001c86:	f003 0304 	and.w	r3, r3, #4
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d002      	beq.n	8001c94 <socket+0x70>
 8001c8e:	f06f 0305 	mvn.w	r3, #5
 8001c92:	e0cd      	b.n	8001e30 <socket+0x20c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8001c94:	78fb      	ldrb	r3, [r7, #3]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d028      	beq.n	8001cec <socket+0xc8>
	{
   	switch(protocol)
 8001c9a:	79bb      	ldrb	r3, [r7, #6]
 8001c9c:	2b01      	cmp	r3, #1
 8001c9e:	d002      	beq.n	8001ca6 <socket+0x82>
 8001ca0:	2b02      	cmp	r3, #2
 8001ca2:	d008      	beq.n	8001cb6 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8001ca4:	e022      	b.n	8001cec <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8001ca6:	78fb      	ldrb	r3, [r7, #3]
 8001ca8:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d11a      	bne.n	8001ce6 <socket+0xc2>
 8001cb0:	f06f 0305 	mvn.w	r3, #5
 8001cb4:	e0bc      	b.n	8001e30 <socket+0x20c>
   	      if(flag & SF_IGMP_VER2)
 8001cb6:	78fb      	ldrb	r3, [r7, #3]
 8001cb8:	f003 0320 	and.w	r3, r3, #32
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d006      	beq.n	8001cce <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8001cc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	db02      	blt.n	8001cce <socket+0xaa>
 8001cc8:	f06f 0305 	mvn.w	r3, #5
 8001ccc:	e0b0      	b.n	8001e30 <socket+0x20c>
      	      if(flag & SF_UNI_BLOCK)
 8001cce:	78fb      	ldrb	r3, [r7, #3]
 8001cd0:	f003 0310 	and.w	r3, r3, #16
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d008      	beq.n	8001cea <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8001cd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	db04      	blt.n	8001cea <socket+0xc6>
 8001ce0:	f06f 0305 	mvn.w	r3, #5
 8001ce4:	e0a4      	b.n	8001e30 <socket+0x20c>
   	      break;
 8001ce6:	bf00      	nop
 8001ce8:	e000      	b.n	8001cec <socket+0xc8>
   	      break;
 8001cea:	bf00      	nop
   	}
   }
	close(sn);
 8001cec:	79fb      	ldrb	r3, [r7, #7]
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f000 f8ac 	bl	8001e4c <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	00db      	lsls	r3, r3, #3
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d02:	f023 030f 	bic.w	r3, r3, #15
 8001d06:	b25a      	sxtb	r2, r3
 8001d08:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	b25b      	sxtb	r3, r3
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	4619      	mov	r1, r3
 8001d14:	f7ff fd32 	bl	800177c <WIZCHIP_WRITE>
    #endif
	if(!port)
 8001d18:	88bb      	ldrh	r3, [r7, #4]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d110      	bne.n	8001d40 <socket+0x11c>
	{
	   port = sock_any_port++;
 8001d1e:	4b46      	ldr	r3, [pc, #280]	@ (8001e38 <socket+0x214>)
 8001d20:	881b      	ldrh	r3, [r3, #0]
 8001d22:	1c5a      	adds	r2, r3, #1
 8001d24:	b291      	uxth	r1, r2
 8001d26:	4a44      	ldr	r2, [pc, #272]	@ (8001e38 <socket+0x214>)
 8001d28:	8011      	strh	r1, [r2, #0]
 8001d2a:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8001d2c:	4b42      	ldr	r3, [pc, #264]	@ (8001e38 <socket+0x214>)
 8001d2e:	881b      	ldrh	r3, [r3, #0]
 8001d30:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d103      	bne.n	8001d40 <socket+0x11c>
 8001d38:	4b3f      	ldr	r3, [pc, #252]	@ (8001e38 <socket+0x214>)
 8001d3a:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8001d3e:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	3301      	adds	r3, #1
 8001d46:	00db      	lsls	r3, r3, #3
 8001d48:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	88bb      	ldrh	r3, [r7, #4]
 8001d50:	0a1b      	lsrs	r3, r3, #8
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	4619      	mov	r1, r3
 8001d58:	4610      	mov	r0, r2
 8001d5a:	f7ff fd0f 	bl	800177c <WIZCHIP_WRITE>
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	3301      	adds	r3, #1
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	88bb      	ldrh	r3, [r7, #4]
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	4619      	mov	r1, r3
 8001d72:	4610      	mov	r0, r2
 8001d74:	f7ff fd02 	bl	800177c <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001d84:	2101      	movs	r1, #1
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff fcf8 	bl	800177c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8001d8c:	bf00      	nop
 8001d8e:	79fb      	ldrb	r3, [r7, #7]
 8001d90:	009b      	lsls	r3, r3, #2
 8001d92:	3301      	adds	r3, #1
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f7ff fca2 	bl	80016e4 <WIZCHIP_READ>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d1f3      	bne.n	8001d8e <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8001da6:	79fb      	ldrb	r3, [r7, #7]
 8001da8:	2201      	movs	r2, #1
 8001daa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dae:	b21b      	sxth	r3, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	b21a      	sxth	r2, r3
 8001db4:	4b21      	ldr	r3, [pc, #132]	@ (8001e3c <socket+0x218>)
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	b21b      	sxth	r3, r3
 8001dba:	4013      	ands	r3, r2
 8001dbc:	b21b      	sxth	r3, r3
 8001dbe:	b29a      	uxth	r2, r3
 8001dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e3c <socket+0x218>)
 8001dc2:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8001dc4:	78fb      	ldrb	r3, [r7, #3]
 8001dc6:	f003 0201 	and.w	r2, r3, #1
 8001dca:	79fb      	ldrb	r3, [r7, #7]
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	b21a      	sxth	r2, r3
 8001dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8001e3c <socket+0x218>)
 8001dd4:	881b      	ldrh	r3, [r3, #0]
 8001dd6:	b21b      	sxth	r3, r3
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	b21b      	sxth	r3, r3
 8001ddc:	b29a      	uxth	r2, r3
 8001dde:	4b17      	ldr	r3, [pc, #92]	@ (8001e3c <socket+0x218>)
 8001de0:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	2201      	movs	r2, #1
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	b21b      	sxth	r3, r3
 8001dec:	43db      	mvns	r3, r3
 8001dee:	b21a      	sxth	r2, r3
 8001df0:	4b13      	ldr	r3, [pc, #76]	@ (8001e40 <socket+0x21c>)
 8001df2:	881b      	ldrh	r3, [r3, #0]
 8001df4:	b21b      	sxth	r3, r3
 8001df6:	4013      	ands	r3, r2
 8001df8:	b21b      	sxth	r3, r3
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	4b10      	ldr	r3, [pc, #64]	@ (8001e40 <socket+0x21c>)
 8001dfe:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8001e00:	79fb      	ldrb	r3, [r7, #7]
 8001e02:	4a10      	ldr	r2, [pc, #64]	@ (8001e44 <socket+0x220>)
 8001e04:	2100      	movs	r1, #0
 8001e06:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8001e0a:	79fb      	ldrb	r3, [r7, #7]
 8001e0c:	4a0e      	ldr	r2, [pc, #56]	@ (8001e48 <socket+0x224>)
 8001e0e:	2100      	movs	r1, #0
 8001e10:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8001e12:	bf00      	nop
 8001e14:	79fb      	ldrb	r3, [r7, #7]
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	3301      	adds	r3, #1
 8001e1a:	00db      	lsls	r3, r3, #3
 8001e1c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fc5f 	bl	80016e4 <WIZCHIP_READ>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d0f3      	beq.n	8001e14 <socket+0x1f0>
   return (int8_t)sn;
 8001e2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8001e30:	4618      	mov	r0, r3
 8001e32:	3714      	adds	r7, #20
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd90      	pop	{r4, r7, pc}
 8001e38:	20000024 	.word	0x20000024
 8001e3c:	200002e8 	.word	0x200002e8
 8001e40:	200002ea 	.word	0x200002ea
 8001e44:	200002ec 	.word	0x200002ec
 8001e48:	200002fc 	.word	0x200002fc

08001e4c <close>:

int8_t close(uint8_t sn)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	4603      	mov	r3, r0
 8001e54:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	2b08      	cmp	r3, #8
 8001e5a:	d902      	bls.n	8001e62 <close+0x16>
 8001e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8001e60:	e055      	b.n	8001f0e <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8001e62:	79fb      	ldrb	r3, [r7, #7]
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	3301      	adds	r3, #1
 8001e68:	00db      	lsls	r3, r3, #3
 8001e6a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001e6e:	2110      	movs	r1, #16
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7ff fc83 	bl	800177c <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8001e76:	bf00      	nop
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001e84:	4618      	mov	r0, r3
 8001e86:	f7ff fc2d 	bl	80016e4 <WIZCHIP_READ>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d1f3      	bne.n	8001e78 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8001e90:	79fb      	ldrb	r3, [r7, #7]
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	3301      	adds	r3, #1
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001e9c:	211f      	movs	r1, #31
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fc6c 	bl	800177c <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8001ea4:	79fb      	ldrb	r3, [r7, #7]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eac:	b21b      	sxth	r3, r3
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	b21a      	sxth	r2, r3
 8001eb2:	4b19      	ldr	r3, [pc, #100]	@ (8001f18 <close+0xcc>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	b21b      	sxth	r3, r3
 8001eb8:	4013      	ands	r3, r2
 8001eba:	b21b      	sxth	r3, r3
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	4b16      	ldr	r3, [pc, #88]	@ (8001f18 <close+0xcc>)
 8001ec0:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eca:	b21b      	sxth	r3, r3
 8001ecc:	43db      	mvns	r3, r3
 8001ece:	b21a      	sxth	r2, r3
 8001ed0:	4b12      	ldr	r3, [pc, #72]	@ (8001f1c <close+0xd0>)
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	b21b      	sxth	r3, r3
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	b21b      	sxth	r3, r3
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	4b0f      	ldr	r3, [pc, #60]	@ (8001f1c <close+0xd0>)
 8001ede:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	4a0f      	ldr	r2, [pc, #60]	@ (8001f20 <close+0xd4>)
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8001eea:	79fb      	ldrb	r3, [r7, #7]
 8001eec:	4a0d      	ldr	r2, [pc, #52]	@ (8001f24 <close+0xd8>)
 8001eee:	2100      	movs	r1, #0
 8001ef0:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8001ef2:	bf00      	nop
 8001ef4:	79fb      	ldrb	r3, [r7, #7]
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	3301      	adds	r3, #1
 8001efa:	00db      	lsls	r3, r3, #3
 8001efc:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff fbef 	bl	80016e4 <WIZCHIP_READ>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d1f3      	bne.n	8001ef4 <close+0xa8>
	return SOCK_OK;
 8001f0c:	2301      	movs	r3, #1
}
 8001f0e:	4618      	mov	r0, r3
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	200002e8 	.word	0x200002e8
 8001f1c:	200002ea 	.word	0x200002ea
 8001f20:	200002ec 	.word	0x200002ec
 8001f24:	200002fc 	.word	0x200002fc

08001f28 <connect>:
   return SOCK_OK;
}


int8_t connect(uint8_t sn, uint8_t * addr, uint16_t port)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b084      	sub	sp, #16
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	4603      	mov	r3, r0
 8001f30:	6039      	str	r1, [r7, #0]
 8001f32:	71fb      	strb	r3, [r7, #7]
 8001f34:	4613      	mov	r3, r2
 8001f36:	80bb      	strh	r3, [r7, #4]
   CHECK_SOCKNUM();
 8001f38:	79fb      	ldrb	r3, [r7, #7]
 8001f3a:	2b08      	cmp	r3, #8
 8001f3c:	d902      	bls.n	8001f44 <connect+0x1c>
 8001f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f42:	e0c6      	b.n	80020d2 <connect+0x1aa>
   CHECK_SOCKMODE(Sn_MR_TCP);
 8001f44:	79fb      	ldrb	r3, [r7, #7]
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	3301      	adds	r3, #1
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fbc9 	bl	80016e4 <WIZCHIP_READ>
 8001f52:	4603      	mov	r3, r0
 8001f54:	f003 030f 	and.w	r3, r3, #15
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d002      	beq.n	8001f62 <connect+0x3a>
 8001f5c:	f06f 0304 	mvn.w	r3, #4
 8001f60:	e0b7      	b.n	80020d2 <connect+0x1aa>
   CHECK_SOCKINIT();
 8001f62:	79fb      	ldrb	r3, [r7, #7]
 8001f64:	009b      	lsls	r3, r3, #2
 8001f66:	3301      	adds	r3, #1
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fbb8 	bl	80016e4 <WIZCHIP_READ>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b13      	cmp	r3, #19
 8001f78:	d002      	beq.n	8001f80 <connect+0x58>
 8001f7a:	f06f 0302 	mvn.w	r3, #2
 8001f7e:	e0a8      	b.n	80020d2 <connect+0x1aa>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if( *((uint32_t*)addr) == 0xFFFFFFFF || *((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   {
      uint32_t taddr;
      taddr = ((uint32_t)addr[0] & 0x000000FF);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	021b      	lsls	r3, r3, #8
 8001f8a:	683a      	ldr	r2, [r7, #0]
 8001f8c:	3201      	adds	r2, #1
 8001f8e:	7812      	ldrb	r2, [r2, #0]
 8001f90:	4413      	add	r3, r2
 8001f92:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	021b      	lsls	r3, r3, #8
 8001f98:	683a      	ldr	r2, [r7, #0]
 8001f9a:	3202      	adds	r2, #2
 8001f9c:	7812      	ldrb	r2, [r2, #0]
 8001f9e:	4413      	add	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	683a      	ldr	r2, [r7, #0]
 8001fa8:	3203      	adds	r2, #3
 8001faa:	7812      	ldrb	r2, [r2, #0]
 8001fac:	4413      	add	r3, r2
 8001fae:	60fb      	str	r3, [r7, #12]
      if( taddr == 0xFFFFFFFF || taddr == 0) return SOCKERR_IPINVALID;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb6:	d002      	beq.n	8001fbe <connect+0x96>
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d102      	bne.n	8001fc4 <connect+0x9c>
 8001fbe:	f06f 030b 	mvn.w	r3, #11
 8001fc2:	e086      	b.n	80020d2 <connect+0x1aa>
   }
   //
	
	if(port == 0) return SOCKERR_PORTZERO;
 8001fc4:	88bb      	ldrh	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d102      	bne.n	8001fd0 <connect+0xa8>
 8001fca:	f06f 030a 	mvn.w	r3, #10
 8001fce:	e080      	b.n	80020d2 <connect+0x1aa>
	setSn_DIPR(sn,addr);
 8001fd0:	79fb      	ldrb	r3, [r7, #7]
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	00db      	lsls	r3, r3, #3
 8001fd8:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8001fdc:	2204      	movs	r2, #4
 8001fde:	6839      	ldr	r1, [r7, #0]
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f7ff fc79 	bl	80018d8 <WIZCHIP_WRITE_BUF>
	setSn_DPORT(sn,port);
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	009b      	lsls	r3, r3, #2
 8001fea:	3301      	adds	r3, #1
 8001fec:	00db      	lsls	r3, r3, #3
 8001fee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	88bb      	ldrh	r3, [r7, #4]
 8001ff6:	0a1b      	lsrs	r3, r3, #8
 8001ff8:	b29b      	uxth	r3, r3
 8001ffa:	b2db      	uxtb	r3, r3
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	4610      	mov	r0, r2
 8002000:	f7ff fbbc 	bl	800177c <WIZCHIP_WRITE>
 8002004:	79fb      	ldrb	r3, [r7, #7]
 8002006:	009b      	lsls	r3, r3, #2
 8002008:	3301      	adds	r3, #1
 800200a:	00db      	lsls	r3, r3, #3
 800200c:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8002010:	461a      	mov	r2, r3
 8002012:	88bb      	ldrh	r3, [r7, #4]
 8002014:	b2db      	uxtb	r3, r3
 8002016:	4619      	mov	r1, r3
 8002018:	4610      	mov	r0, r2
 800201a:	f7ff fbaf 	bl	800177c <WIZCHIP_WRITE>
	setSn_CR(sn,Sn_CR_CONNECT);
 800201e:	79fb      	ldrb	r3, [r7, #7]
 8002020:	009b      	lsls	r3, r3, #2
 8002022:	3301      	adds	r3, #1
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800202a:	2104      	movs	r1, #4
 800202c:	4618      	mov	r0, r3
 800202e:	f7ff fba5 	bl	800177c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8002032:	bf00      	nop
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	3301      	adds	r3, #1
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff fb4f 	bl	80016e4 <WIZCHIP_READ>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d1f3      	bne.n	8002034 <connect+0x10c>
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 800204c:	4b23      	ldr	r3, [pc, #140]	@ (80020dc <connect+0x1b4>)
 800204e:	881b      	ldrh	r3, [r3, #0]
 8002050:	461a      	mov	r2, r3
 8002052:	79fb      	ldrb	r3, [r7, #7]
 8002054:	fa42 f303 	asr.w	r3, r2, r3
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	2b00      	cmp	r3, #0
 800205e:	d02b      	beq.n	80020b8 <connect+0x190>
 8002060:	2300      	movs	r3, #0
 8002062:	e036      	b.n	80020d2 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
   {
		if (getSn_IR(sn) & Sn_IR_TIMEOUT)
 8002064:	79fb      	ldrb	r3, [r7, #7]
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	3301      	adds	r3, #1
 800206a:	00db      	lsls	r3, r3, #3
 800206c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002070:	4618      	mov	r0, r3
 8002072:	f7ff fb37 	bl	80016e4 <WIZCHIP_READ>
 8002076:	4603      	mov	r3, r0
 8002078:	f003 0308 	and.w	r3, r3, #8
 800207c:	2b00      	cmp	r3, #0
 800207e:	d00c      	beq.n	800209a <connect+0x172>
		{
			setSn_IR(sn, Sn_IR_TIMEOUT);
 8002080:	79fb      	ldrb	r3, [r7, #7]
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	3301      	adds	r3, #1
 8002086:	00db      	lsls	r3, r3, #3
 8002088:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800208c:	2108      	movs	r1, #8
 800208e:	4618      	mov	r0, r3
 8002090:	f7ff fb74 	bl	800177c <WIZCHIP_WRITE>
            return SOCKERR_TIMEOUT;
 8002094:	f06f 030c 	mvn.w	r3, #12
 8002098:	e01b      	b.n	80020d2 <connect+0x1aa>
		}

		if (getSn_SR(sn) == SOCK_CLOSED)
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	3301      	adds	r3, #1
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fb1c 	bl	80016e4 <WIZCHIP_READ>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d102      	bne.n	80020b8 <connect+0x190>
		{
			return SOCKERR_SOCKCLOSED;
 80020b2:	f06f 0303 	mvn.w	r3, #3
 80020b6:	e00c      	b.n	80020d2 <connect+0x1aa>
   while(getSn_SR(sn) != SOCK_ESTABLISHED)
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	009b      	lsls	r3, r3, #2
 80020bc:	3301      	adds	r3, #1
 80020be:	00db      	lsls	r3, r3, #3
 80020c0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80020c4:	4618      	mov	r0, r3
 80020c6:	f7ff fb0d 	bl	80016e4 <WIZCHIP_READ>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b17      	cmp	r3, #23
 80020ce:	d1c9      	bne.n	8002064 <connect+0x13c>
		}
	}
   
   return SOCK_OK;
 80020d0:	2301      	movs	r3, #1
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3710      	adds	r7, #16
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	200002e8 	.word	0x200002e8

080020e0 <disconnect>:

int8_t disconnect(uint8_t sn)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
   CHECK_SOCKNUM();
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	2b08      	cmp	r3, #8
 80020ee:	d902      	bls.n	80020f6 <disconnect+0x16>
 80020f0:	f04f 33ff 	mov.w	r3, #4294967295
 80020f4:	e062      	b.n	80021bc <disconnect+0xdc>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80020f6:	79fb      	ldrb	r3, [r7, #7]
 80020f8:	009b      	lsls	r3, r3, #2
 80020fa:	3301      	adds	r3, #1
 80020fc:	00db      	lsls	r3, r3, #3
 80020fe:	4618      	mov	r0, r3
 8002100:	f7ff faf0 	bl	80016e4 <WIZCHIP_READ>
 8002104:	4603      	mov	r3, r0
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	2b01      	cmp	r3, #1
 800210c:	d002      	beq.n	8002114 <disconnect+0x34>
 800210e:	f06f 0304 	mvn.w	r3, #4
 8002112:	e053      	b.n	80021bc <disconnect+0xdc>
	setSn_CR(sn,Sn_CR_DISCON);
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	009b      	lsls	r3, r3, #2
 8002118:	3301      	adds	r3, #1
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002120:	2108      	movs	r1, #8
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fb2a 	bl	800177c <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 8002128:	bf00      	nop
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	3301      	adds	r3, #1
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002136:	4618      	mov	r0, r3
 8002138:	f7ff fad4 	bl	80016e4 <WIZCHIP_READ>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d1f3      	bne.n	800212a <disconnect+0x4a>
	sock_is_sending &= ~(1<<sn);
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2201      	movs	r2, #1
 8002146:	fa02 f303 	lsl.w	r3, r2, r3
 800214a:	b21b      	sxth	r3, r3
 800214c:	43db      	mvns	r3, r3
 800214e:	b21a      	sxth	r2, r3
 8002150:	4b1c      	ldr	r3, [pc, #112]	@ (80021c4 <disconnect+0xe4>)
 8002152:	881b      	ldrh	r3, [r3, #0]
 8002154:	b21b      	sxth	r3, r3
 8002156:	4013      	ands	r3, r2
 8002158:	b21b      	sxth	r3, r3
 800215a:	b29a      	uxth	r2, r3
 800215c:	4b19      	ldr	r3, [pc, #100]	@ (80021c4 <disconnect+0xe4>)
 800215e:	801a      	strh	r2, [r3, #0]
   if(sock_io_mode & (1<<sn)) return SOCK_BUSY;
 8002160:	4b19      	ldr	r3, [pc, #100]	@ (80021c8 <disconnect+0xe8>)
 8002162:	881b      	ldrh	r3, [r3, #0]
 8002164:	461a      	mov	r2, r3
 8002166:	79fb      	ldrb	r3, [r7, #7]
 8002168:	fa42 f303 	asr.w	r3, r2, r3
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	2b00      	cmp	r3, #0
 8002172:	d016      	beq.n	80021a2 <disconnect+0xc2>
 8002174:	2300      	movs	r3, #0
 8002176:	e021      	b.n	80021bc <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
	{
	   if(getSn_IR(sn) & Sn_IR_TIMEOUT)
 8002178:	79fb      	ldrb	r3, [r7, #7]
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	3301      	adds	r3, #1
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002184:	4618      	mov	r0, r3
 8002186:	f7ff faad 	bl	80016e4 <WIZCHIP_READ>
 800218a:	4603      	mov	r3, r0
 800218c:	f003 0308 	and.w	r3, r3, #8
 8002190:	2b00      	cmp	r3, #0
 8002192:	d006      	beq.n	80021a2 <disconnect+0xc2>
	   {
	      close(sn);
 8002194:	79fb      	ldrb	r3, [r7, #7]
 8002196:	4618      	mov	r0, r3
 8002198:	f7ff fe58 	bl	8001e4c <close>
	      return SOCKERR_TIMEOUT;
 800219c:	f06f 030c 	mvn.w	r3, #12
 80021a0:	e00c      	b.n	80021bc <disconnect+0xdc>
	while(getSn_SR(sn) != SOCK_CLOSED)
 80021a2:	79fb      	ldrb	r3, [r7, #7]
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	3301      	adds	r3, #1
 80021a8:	00db      	lsls	r3, r3, #3
 80021aa:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80021ae:	4618      	mov	r0, r3
 80021b0:	f7ff fa98 	bl	80016e4 <WIZCHIP_READ>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d1de      	bne.n	8002178 <disconnect+0x98>
	   }
	}
	return SOCK_OK;
 80021ba:	2301      	movs	r3, #1
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3708      	adds	r7, #8
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	200002ea 	.word	0x200002ea
 80021c8:	200002e8 	.word	0x200002e8

080021cc <send>:

int32_t send(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	4603      	mov	r3, r0
 80021d4:	6039      	str	r1, [r7, #0]
 80021d6:	71fb      	strb	r3, [r7, #7]
 80021d8:	4613      	mov	r3, r2
 80021da:	80bb      	strh	r3, [r7, #4]
   uint8_t tmp=0;
 80021dc:	2300      	movs	r3, #0
 80021de:	73fb      	strb	r3, [r7, #15]
   uint16_t freesize=0;
 80021e0:	2300      	movs	r3, #0
 80021e2:	81bb      	strh	r3, [r7, #12]
   
   CHECK_SOCKNUM();
 80021e4:	79fb      	ldrb	r3, [r7, #7]
 80021e6:	2b08      	cmp	r3, #8
 80021e8:	d902      	bls.n	80021f0 <send+0x24>
 80021ea:	f04f 33ff 	mov.w	r3, #4294967295
 80021ee:	e0dd      	b.n	80023ac <send+0x1e0>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80021f0:	79fb      	ldrb	r3, [r7, #7]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	3301      	adds	r3, #1
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	4618      	mov	r0, r3
 80021fa:	f7ff fa73 	bl	80016e4 <WIZCHIP_READ>
 80021fe:	4603      	mov	r3, r0
 8002200:	f003 030f 	and.w	r3, r3, #15
 8002204:	2b01      	cmp	r3, #1
 8002206:	d002      	beq.n	800220e <send+0x42>
 8002208:	f06f 0304 	mvn.w	r3, #4
 800220c:	e0ce      	b.n	80023ac <send+0x1e0>
   CHECK_SOCKDATA();
 800220e:	88bb      	ldrh	r3, [r7, #4]
 8002210:	2b00      	cmp	r3, #0
 8002212:	d102      	bne.n	800221a <send+0x4e>
 8002214:	f06f 030d 	mvn.w	r3, #13
 8002218:	e0c8      	b.n	80023ac <send+0x1e0>
   tmp = getSn_SR(sn);
 800221a:	79fb      	ldrb	r3, [r7, #7]
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	3301      	adds	r3, #1
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff fa5c 	bl	80016e4 <WIZCHIP_READ>
 800222c:	4603      	mov	r3, r0
 800222e:	73fb      	strb	r3, [r7, #15]
   if(tmp != SOCK_ESTABLISHED && tmp != SOCK_CLOSE_WAIT) return SOCKERR_SOCKSTATUS;
 8002230:	7bfb      	ldrb	r3, [r7, #15]
 8002232:	2b17      	cmp	r3, #23
 8002234:	d005      	beq.n	8002242 <send+0x76>
 8002236:	7bfb      	ldrb	r3, [r7, #15]
 8002238:	2b1c      	cmp	r3, #28
 800223a:	d002      	beq.n	8002242 <send+0x76>
 800223c:	f06f 0306 	mvn.w	r3, #6
 8002240:	e0b4      	b.n	80023ac <send+0x1e0>
   if( sock_is_sending & (1<<sn) )
 8002242:	4b5c      	ldr	r3, [pc, #368]	@ (80023b4 <send+0x1e8>)
 8002244:	881b      	ldrh	r3, [r3, #0]
 8002246:	461a      	mov	r2, r3
 8002248:	79fb      	ldrb	r3, [r7, #7]
 800224a:	fa42 f303 	asr.w	r3, r2, r3
 800224e:	f003 0301 	and.w	r3, r3, #1
 8002252:	2b00      	cmp	r3, #0
 8002254:	d039      	beq.n	80022ca <send+0xfe>
   {
      tmp = getSn_IR(sn);
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	3301      	adds	r3, #1
 800225c:	00db      	lsls	r3, r3, #3
 800225e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff fa3e 	bl	80016e4 <WIZCHIP_READ>
 8002268:	4603      	mov	r3, r0
 800226a:	f003 031f 	and.w	r3, r3, #31
 800226e:	73fb      	strb	r3, [r7, #15]
      if(tmp & Sn_IR_SENDOK)
 8002270:	7bfb      	ldrb	r3, [r7, #15]
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	2b00      	cmp	r3, #0
 8002278:	d019      	beq.n	80022ae <send+0xe2>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	3301      	adds	r3, #1
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002286:	2110      	movs	r1, #16
 8002288:	4618      	mov	r0, r3
 800228a:	f7ff fa77 	bl	800177c <WIZCHIP_WRITE>
               setSn_CR(sn,Sn_CR_SEND);
               while(getSn_CR(sn));
               return SOCK_BUSY;
            }
         #endif
         sock_is_sending &= ~(1<<sn);         
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	2201      	movs	r2, #1
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	b21b      	sxth	r3, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	b21a      	sxth	r2, r3
 800229c:	4b45      	ldr	r3, [pc, #276]	@ (80023b4 <send+0x1e8>)
 800229e:	881b      	ldrh	r3, [r3, #0]
 80022a0:	b21b      	sxth	r3, r3
 80022a2:	4013      	ands	r3, r2
 80022a4:	b21b      	sxth	r3, r3
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	4b42      	ldr	r3, [pc, #264]	@ (80023b4 <send+0x1e8>)
 80022aa:	801a      	strh	r2, [r3, #0]
 80022ac:	e00d      	b.n	80022ca <send+0xfe>
      }
      else if(tmp & Sn_IR_TIMEOUT)
 80022ae:	7bfb      	ldrb	r3, [r7, #15]
 80022b0:	f003 0308 	and.w	r3, r3, #8
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d006      	beq.n	80022c6 <send+0xfa>
      {
         close(sn);
 80022b8:	79fb      	ldrb	r3, [r7, #7]
 80022ba:	4618      	mov	r0, r3
 80022bc:	f7ff fdc6 	bl	8001e4c <close>
         return SOCKERR_TIMEOUT;
 80022c0:	f06f 030c 	mvn.w	r3, #12
 80022c4:	e072      	b.n	80023ac <send+0x1e0>
      }
      else return SOCK_BUSY;
 80022c6:	2300      	movs	r3, #0
 80022c8:	e070      	b.n	80023ac <send+0x1e0>
   }
   freesize = getSn_TxMAX(sn);
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	009b      	lsls	r3, r3, #2
 80022ce:	3301      	adds	r3, #1
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff fa04 	bl	80016e4 <WIZCHIP_READ>
 80022dc:	4603      	mov	r3, r0
 80022de:	029b      	lsls	r3, r3, #10
 80022e0:	81bb      	strh	r3, [r7, #12]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 80022e2:	88ba      	ldrh	r2, [r7, #4]
 80022e4:	89bb      	ldrh	r3, [r7, #12]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d901      	bls.n	80022ee <send+0x122>
 80022ea:	89bb      	ldrh	r3, [r7, #12]
 80022ec:	80bb      	strh	r3, [r7, #4]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 80022ee:	79fb      	ldrb	r3, [r7, #7]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff fb51 	bl	8001998 <getSn_TX_FSR>
 80022f6:	4603      	mov	r3, r0
 80022f8:	81bb      	strh	r3, [r7, #12]
      tmp = getSn_SR(sn);
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	009b      	lsls	r3, r3, #2
 80022fe:	3301      	adds	r3, #1
 8002300:	00db      	lsls	r3, r3, #3
 8002302:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff f9ec 	bl	80016e4 <WIZCHIP_READ>
 800230c:	4603      	mov	r3, r0
 800230e:	73fb      	strb	r3, [r7, #15]
      if ((tmp != SOCK_ESTABLISHED) && (tmp != SOCK_CLOSE_WAIT))
 8002310:	7bfb      	ldrb	r3, [r7, #15]
 8002312:	2b17      	cmp	r3, #23
 8002314:	d009      	beq.n	800232a <send+0x15e>
 8002316:	7bfb      	ldrb	r3, [r7, #15]
 8002318:	2b1c      	cmp	r3, #28
 800231a:	d006      	beq.n	800232a <send+0x15e>
      {
         close(sn);
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	4618      	mov	r0, r3
 8002320:	f7ff fd94 	bl	8001e4c <close>
         return SOCKERR_SOCKSTATUS;
 8002324:	f06f 0306 	mvn.w	r3, #6
 8002328:	e040      	b.n	80023ac <send+0x1e0>
      }
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 800232a:	4b23      	ldr	r3, [pc, #140]	@ (80023b8 <send+0x1ec>)
 800232c:	881b      	ldrh	r3, [r3, #0]
 800232e:	461a      	mov	r2, r3
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	fa42 f303 	asr.w	r3, r2, r3
 8002336:	f003 0301 	and.w	r3, r3, #1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d005      	beq.n	800234a <send+0x17e>
 800233e:	88ba      	ldrh	r2, [r7, #4]
 8002340:	89bb      	ldrh	r3, [r7, #12]
 8002342:	429a      	cmp	r2, r3
 8002344:	d901      	bls.n	800234a <send+0x17e>
 8002346:	2300      	movs	r3, #0
 8002348:	e030      	b.n	80023ac <send+0x1e0>
      if(len <= freesize) break;
 800234a:	88ba      	ldrh	r2, [r7, #4]
 800234c:	89bb      	ldrh	r3, [r7, #12]
 800234e:	429a      	cmp	r2, r3
 8002350:	d900      	bls.n	8002354 <send+0x188>
      freesize = getSn_TX_FSR(sn);
 8002352:	e7cc      	b.n	80022ee <send+0x122>
      if(len <= freesize) break;
 8002354:	bf00      	nop
   }
   wiz_send_data(sn, buf, len);
 8002356:	88ba      	ldrh	r2, [r7, #4]
 8002358:	79fb      	ldrb	r3, [r7, #7]
 800235a:	6839      	ldr	r1, [r7, #0]
 800235c:	4618      	mov	r0, r3
 800235e:	f7ff fbad 	bl	8001abc <wiz_send_data>

   #if _WIZCHIP_ == 5300
      setSn_TX_WRSR(sn,len);
   #endif
   
   setSn_CR(sn,Sn_CR_SEND);
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	3301      	adds	r3, #1
 8002368:	00db      	lsls	r3, r3, #3
 800236a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800236e:	2120      	movs	r1, #32
 8002370:	4618      	mov	r0, r3
 8002372:	f7ff fa03 	bl	800177c <WIZCHIP_WRITE>
   /* wait to process the command... */
   while(getSn_CR(sn));
 8002376:	bf00      	nop
 8002378:	79fb      	ldrb	r3, [r7, #7]
 800237a:	009b      	lsls	r3, r3, #2
 800237c:	3301      	adds	r3, #1
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff f9ad 	bl	80016e4 <WIZCHIP_READ>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d1f3      	bne.n	8002378 <send+0x1ac>
   sock_is_sending |= (1 << sn);
 8002390:	79fb      	ldrb	r3, [r7, #7]
 8002392:	2201      	movs	r2, #1
 8002394:	fa02 f303 	lsl.w	r3, r2, r3
 8002398:	b21a      	sxth	r2, r3
 800239a:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <send+0x1e8>)
 800239c:	881b      	ldrh	r3, [r3, #0]
 800239e:	b21b      	sxth	r3, r3
 80023a0:	4313      	orrs	r3, r2
 80023a2:	b21b      	sxth	r3, r3
 80023a4:	b29a      	uxth	r2, r3
 80023a6:	4b03      	ldr	r3, [pc, #12]	@ (80023b4 <send+0x1e8>)
 80023a8:	801a      	strh	r2, [r3, #0]
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 80023aa:	88bb      	ldrh	r3, [r7, #4]
}
 80023ac:	4618      	mov	r0, r3
 80023ae:	3710      	adds	r7, #16
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	200002ea 	.word	0x200002ea
 80023b8:	200002e8 	.word	0x200002e8

080023bc <recv>:


int32_t recv(uint8_t sn, uint8_t * buf, uint16_t len)
{
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	4603      	mov	r3, r0
 80023c4:	6039      	str	r1, [r7, #0]
 80023c6:	71fb      	strb	r3, [r7, #7]
 80023c8:	4613      	mov	r3, r2
 80023ca:	80bb      	strh	r3, [r7, #4]
   uint8_t  tmp = 0;
 80023cc:	2300      	movs	r3, #0
 80023ce:	73fb      	strb	r3, [r7, #15]
   uint16_t recvsize = 0;
 80023d0:	2300      	movs	r3, #0
 80023d2:	81bb      	strh	r3, [r7, #12]
#if   _WIZCHIP_ == 5300
   uint8_t head[2];
   uint16_t mr;
#endif
//
   CHECK_SOCKNUM();
 80023d4:	79fb      	ldrb	r3, [r7, #7]
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	d902      	bls.n	80023e0 <recv+0x24>
 80023da:	f04f 33ff 	mov.w	r3, #4294967295
 80023de:	e09b      	b.n	8002518 <recv+0x15c>
   CHECK_SOCKMODE(Sn_MR_TCP);
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	3301      	adds	r3, #1
 80023e6:	00db      	lsls	r3, r3, #3
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff f97b 	bl	80016e4 <WIZCHIP_READ>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	2b01      	cmp	r3, #1
 80023f6:	d002      	beq.n	80023fe <recv+0x42>
 80023f8:	f06f 0304 	mvn.w	r3, #4
 80023fc:	e08c      	b.n	8002518 <recv+0x15c>
   CHECK_SOCKDATA();
 80023fe:	88bb      	ldrh	r3, [r7, #4]
 8002400:	2b00      	cmp	r3, #0
 8002402:	d102      	bne.n	800240a <recv+0x4e>
 8002404:	f06f 030d 	mvn.w	r3, #13
 8002408:	e086      	b.n	8002518 <recv+0x15c>
   
   recvsize = getSn_RxMAX(sn);
 800240a:	79fb      	ldrb	r3, [r7, #7]
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	3301      	adds	r3, #1
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff f964 	bl	80016e4 <WIZCHIP_READ>
 800241c:	4603      	mov	r3, r0
 800241e:	029b      	lsls	r3, r3, #10
 8002420:	81bb      	strh	r3, [r7, #12]
   if(recvsize < len) len = recvsize;
 8002422:	89ba      	ldrh	r2, [r7, #12]
 8002424:	88bb      	ldrh	r3, [r7, #4]
 8002426:	429a      	cmp	r2, r3
 8002428:	d201      	bcs.n	800242e <recv+0x72>
 800242a:	89bb      	ldrh	r3, [r7, #12]
 800242c:	80bb      	strh	r3, [r7, #4]
   {
#endif
//
      while(1)
      {
         recvsize = getSn_RX_RSR(sn);
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	4618      	mov	r0, r3
 8002432:	f7ff fafa 	bl	8001a2a <getSn_RX_RSR>
 8002436:	4603      	mov	r3, r0
 8002438:	81bb      	strh	r3, [r7, #12]
         tmp = getSn_SR(sn);
 800243a:	79fb      	ldrb	r3, [r7, #7]
 800243c:	009b      	lsls	r3, r3, #2
 800243e:	3301      	adds	r3, #1
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff f94c 	bl	80016e4 <WIZCHIP_READ>
 800244c:	4603      	mov	r3, r0
 800244e:	73fb      	strb	r3, [r7, #15]
         if (tmp != SOCK_ESTABLISHED)
 8002450:	7bfb      	ldrb	r3, [r7, #15]
 8002452:	2b17      	cmp	r3, #23
 8002454:	d026      	beq.n	80024a4 <recv+0xe8>
         {
            if(tmp == SOCK_CLOSE_WAIT)
 8002456:	7bfb      	ldrb	r3, [r7, #15]
 8002458:	2b1c      	cmp	r3, #28
 800245a:	d11c      	bne.n	8002496 <recv+0xda>
            {
               if(recvsize != 0) break;
 800245c:	89bb      	ldrh	r3, [r7, #12]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d133      	bne.n	80024ca <recv+0x10e>
               else if(getSn_TX_FSR(sn) == getSn_TxMAX(sn))
 8002462:	79fb      	ldrb	r3, [r7, #7]
 8002464:	4618      	mov	r0, r3
 8002466:	f7ff fa97 	bl	8001998 <getSn_TX_FSR>
 800246a:	4603      	mov	r3, r0
 800246c:	461c      	mov	r4, r3
 800246e:	79fb      	ldrb	r3, [r7, #7]
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	3301      	adds	r3, #1
 8002474:	00db      	lsls	r3, r3, #3
 8002476:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff f932 	bl	80016e4 <WIZCHIP_READ>
 8002480:	4603      	mov	r3, r0
 8002482:	029b      	lsls	r3, r3, #10
 8002484:	429c      	cmp	r4, r3
 8002486:	d10d      	bne.n	80024a4 <recv+0xe8>
               {
                  close(sn);
 8002488:	79fb      	ldrb	r3, [r7, #7]
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff fcde 	bl	8001e4c <close>
                  return SOCKERR_SOCKSTATUS;
 8002490:	f06f 0306 	mvn.w	r3, #6
 8002494:	e040      	b.n	8002518 <recv+0x15c>
               }
            }
            else
            {
               close(sn);
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fcd7 	bl	8001e4c <close>
               return SOCKERR_SOCKSTATUS;
 800249e:	f06f 0306 	mvn.w	r3, #6
 80024a2:	e039      	b.n	8002518 <recv+0x15c>
            }
         }
         if((sock_io_mode & (1<<sn)) && (recvsize == 0)) return SOCK_BUSY;
 80024a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002520 <recv+0x164>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	461a      	mov	r2, r3
 80024aa:	79fb      	ldrb	r3, [r7, #7]
 80024ac:	fa42 f303 	asr.w	r3, r2, r3
 80024b0:	f003 0301 	and.w	r3, r3, #1
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d004      	beq.n	80024c2 <recv+0x106>
 80024b8:	89bb      	ldrh	r3, [r7, #12]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d101      	bne.n	80024c2 <recv+0x106>
 80024be:	2300      	movs	r3, #0
 80024c0:	e02a      	b.n	8002518 <recv+0x15c>
         if(recvsize != 0) break;
 80024c2:	89bb      	ldrh	r3, [r7, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d102      	bne.n	80024ce <recv+0x112>
         recvsize = getSn_RX_RSR(sn);
 80024c8:	e7b1      	b.n	800242e <recv+0x72>
               if(recvsize != 0) break;
 80024ca:	bf00      	nop
 80024cc:	e000      	b.n	80024d0 <recv+0x114>
         if(recvsize != 0) break;
 80024ce:	bf00      	nop
   }
   else sock_pack_info[sn] = PACK_COMPLETED;
   if(getSn_MR(sn) & Sn_MR_ALIGN) sock_remained_size[sn] = 0;
   //len = recvsize;
#else   
   if(recvsize < len) len = recvsize;   
 80024d0:	89ba      	ldrh	r2, [r7, #12]
 80024d2:	88bb      	ldrh	r3, [r7, #4]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d201      	bcs.n	80024dc <recv+0x120>
 80024d8:	89bb      	ldrh	r3, [r7, #12]
 80024da:	80bb      	strh	r3, [r7, #4]
   wiz_recv_data(sn, buf, len);
 80024dc:	88ba      	ldrh	r2, [r7, #4]
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	6839      	ldr	r1, [r7, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff fb44 	bl	8001b70 <wiz_recv_data>
   setSn_CR(sn,Sn_CR_RECV);
 80024e8:	79fb      	ldrb	r3, [r7, #7]
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	3301      	adds	r3, #1
 80024ee:	00db      	lsls	r3, r3, #3
 80024f0:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80024f4:	2140      	movs	r1, #64	@ 0x40
 80024f6:	4618      	mov	r0, r3
 80024f8:	f7ff f940 	bl	800177c <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 80024fc:	bf00      	nop
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	3301      	adds	r3, #1
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff f8ea 	bl	80016e4 <WIZCHIP_READ>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f3      	bne.n	80024fe <recv+0x142>
#endif
     
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002516:	88bb      	ldrh	r3, [r7, #4]
}
 8002518:	4618      	mov	r0, r3
 800251a:	3714      	adds	r7, #20
 800251c:	46bd      	mov	sp, r7
 800251e:	bd90      	pop	{r4, r7, pc}
 8002520:	200002e8 	.word	0x200002e8

08002524 <SPIReadWrite>:
extern SPI_HandleTypeDef hspi1;

// Aqui complementamos funcoes as quais faltam para a operação do W5500 disponibilizado pela WizChip, pois sem essas funcoes o adaptador não funciona corretamente

uint8_t SPIReadWrite(uint8_t data)
{
 8002524:	b480      	push	{r7}
 8002526:	b083      	sub	sp, #12
 8002528:	af00      	add	r7, sp, #0
 800252a:	4603      	mov	r3, r0
 800252c:	71fb      	strb	r3, [r7, #7]
	//wait till FIFO has a free slot
	while((hspi1.Instance->SR & SPI_FLAG_TXE) != SPI_FLAG_TXE);
 800252e:	bf00      	nop
 8002530:	4b0f      	ldr	r3, [pc, #60]	@ (8002570 <SPIReadWrite+0x4c>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 0302 	and.w	r3, r3, #2
 800253a:	2b02      	cmp	r3, #2
 800253c:	d1f8      	bne.n	8002530 <SPIReadWrite+0xc>

	*(__IO uint8_t*)&hspi1.Instance->DR=data;
 800253e:	4b0c      	ldr	r3, [pc, #48]	@ (8002570 <SPIReadWrite+0x4c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	330c      	adds	r3, #12
 8002544:	79fa      	ldrb	r2, [r7, #7]
 8002546:	701a      	strb	r2, [r3, #0]

	//Now wait till data arrives
	while((hspi1.Instance->SR & SPI_FLAG_RXNE)!=SPI_FLAG_RXNE);
 8002548:	bf00      	nop
 800254a:	4b09      	ldr	r3, [pc, #36]	@ (8002570 <SPIReadWrite+0x4c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	2b01      	cmp	r3, #1
 8002556:	d1f8      	bne.n	800254a <SPIReadWrite+0x26>

	return (*(__IO uint8_t*)&hspi1.Instance->DR);
 8002558:	4b05      	ldr	r3, [pc, #20]	@ (8002570 <SPIReadWrite+0x4c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	330c      	adds	r3, #12
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	b2db      	uxtb	r3, r3
}
 8002562:	4618      	mov	r0, r3
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	200001ac 	.word	0x200001ac

08002574 <wizchip_select>:

void  wizchip_select(void)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET); //ativa o chip select, as portas estao como SPI_CS pois foi o nome dado para o pino na inicializacao
 8002578:	2200      	movs	r2, #0
 800257a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800257e:	4802      	ldr	r0, [pc, #8]	@ (8002588 <wizchip_select+0x14>)
 8002580:	f001 f9ce 	bl	8003920 <HAL_GPIO_WritePin>
}
 8002584:	bf00      	nop
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40020c00 	.word	0x40020c00

0800258c <wizchip_deselect>:

void  wizchip_deselect(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET); //desativa o chip select
 8002590:	2201      	movs	r2, #1
 8002592:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002596:	4802      	ldr	r0, [pc, #8]	@ (80025a0 <wizchip_deselect+0x14>)
 8002598:	f001 f9c2 	bl	8003920 <HAL_GPIO_WritePin>
}
 800259c:	bf00      	nop
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	40020c00 	.word	0x40020c00

080025a4 <wizchip_read>:

uint8_t wizchip_read()
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
	uint8_t rb;
	rb=SPIReadWrite(0x00);
 80025aa:	2000      	movs	r0, #0
 80025ac:	f7ff ffba 	bl	8002524 <SPIReadWrite>
 80025b0:	4603      	mov	r3, r0
 80025b2:	71fb      	strb	r3, [r7, #7]
	return rb;
 80025b4:	79fb      	ldrb	r3, [r7, #7]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3708      	adds	r7, #8
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <wizchip_write>:

void  wizchip_write(uint8_t wb)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b082      	sub	sp, #8
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	4603      	mov	r3, r0
 80025c6:	71fb      	strb	r3, [r7, #7]
	SPIReadWrite(wb);
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff ffaa 	bl	8002524 <SPIReadWrite>
}
 80025d0:	bf00      	nop
 80025d2:	3708      	adds	r7, #8
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}

080025d8 <wizchip_readburst>:

void wizchip_readburst(uint8_t* pBuf, uint16_t len)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b084      	sub	sp, #16
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	460b      	mov	r3, r1
 80025e2:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 80025e4:	2300      	movs	r3, #0
 80025e6:	81fb      	strh	r3, [r7, #14]
 80025e8:	e00c      	b.n	8002604 <wizchip_readburst+0x2c>
	{
		*pBuf=SPIReadWrite(0x00);
 80025ea:	2000      	movs	r0, #0
 80025ec:	f7ff ff9a 	bl	8002524 <SPIReadWrite>
 80025f0:	4603      	mov	r3, r0
 80025f2:	461a      	mov	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	701a      	strb	r2, [r3, #0]
		pBuf++;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	3301      	adds	r3, #1
 80025fc:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 80025fe:	89fb      	ldrh	r3, [r7, #14]
 8002600:	3301      	adds	r3, #1
 8002602:	81fb      	strh	r3, [r7, #14]
 8002604:	89fa      	ldrh	r2, [r7, #14]
 8002606:	887b      	ldrh	r3, [r7, #2]
 8002608:	429a      	cmp	r2, r3
 800260a:	d3ee      	bcc.n	80025ea <wizchip_readburst+0x12>
	}
}
 800260c:	bf00      	nop
 800260e:	bf00      	nop
 8002610:	3710      	adds	r7, #16
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}

08002616 <wizchip_writeburst>:

void  wizchip_writeburst(uint8_t* pBuf, uint16_t len)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b084      	sub	sp, #16
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	460b      	mov	r3, r1
 8002620:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0;i<len;i++)
 8002622:	2300      	movs	r3, #0
 8002624:	81fb      	strh	r3, [r7, #14]
 8002626:	e00a      	b.n	800263e <wizchip_writeburst+0x28>
	{
		SPIReadWrite(*pBuf);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	4618      	mov	r0, r3
 800262e:	f7ff ff79 	bl	8002524 <SPIReadWrite>
		pBuf++;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	3301      	adds	r3, #1
 8002636:	607b      	str	r3, [r7, #4]
	for(uint16_t i=0;i<len;i++)
 8002638:	89fb      	ldrh	r3, [r7, #14]
 800263a:	3301      	adds	r3, #1
 800263c:	81fb      	strh	r3, [r7, #14]
 800263e:	89fa      	ldrh	r2, [r7, #14]
 8002640:	887b      	ldrh	r3, [r7, #2]
 8002642:	429a      	cmp	r2, r3
 8002644:	d3f0      	bcc.n	8002628 <wizchip_writeburst+0x12>
	}
}
 8002646:	bf00      	nop
 8002648:	bf00      	nop
 800264a:	3710      	adds	r7, #16
 800264c:	46bd      	mov	sp, r7
 800264e:	bd80      	pop	{r7, pc}

08002650 <W5500Init>:


void W5500Init()
{
 8002650:	b590      	push	{r4, r7, lr}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
	uint8_t tmp;
	uint8_t memsize[2][8] = { { 2, 2, 2, 2, 2, 2, 2, 2 }, { 2, 2, 2, 2, 2, 2, 2, 2 } }; //alocacao de memoria do adaptador
 8002656:	4b20      	ldr	r3, [pc, #128]	@ (80026d8 <W5500Init+0x88>)
 8002658:	1d3c      	adds	r4, r7, #4
 800265a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800265c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);//CS high by default
 8002660:	2201      	movs	r2, #1
 8002662:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002666:	481d      	ldr	r0, [pc, #116]	@ (80026dc <W5500Init+0x8c>)
 8002668:	f001 f95a 	bl	8003920 <HAL_GPIO_WritePin>

	//Send a pulse on reset pin
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_RESET);
 800266c:	2200      	movs	r2, #0
 800266e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002672:	481a      	ldr	r0, [pc, #104]	@ (80026dc <W5500Init+0x8c>)
 8002674:	f001 f954 	bl	8003920 <HAL_GPIO_WritePin>
	tmp = 0xFF;
 8002678:	23ff      	movs	r3, #255	@ 0xff
 800267a:	75fb      	strb	r3, [r7, #23]
	while(tmp--);
 800267c:	bf00      	nop
 800267e:	7dfb      	ldrb	r3, [r7, #23]
 8002680:	1e5a      	subs	r2, r3, #1
 8002682:	75fa      	strb	r2, [r7, #23]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d1fa      	bne.n	800267e <W5500Init+0x2e>
	HAL_GPIO_WritePin(SPI_RST_GPIO_Port, SPI_RST_Pin, GPIO_PIN_SET);
 8002688:	2201      	movs	r2, #1
 800268a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800268e:	4813      	ldr	r0, [pc, #76]	@ (80026dc <W5500Init+0x8c>)
 8002690:	f001 f946 	bl	8003920 <HAL_GPIO_WritePin>

	reg_wizchip_cs_cbfunc(wizchip_select, wizchip_deselect);
 8002694:	4912      	ldr	r1, [pc, #72]	@ (80026e0 <W5500Init+0x90>)
 8002696:	4813      	ldr	r0, [pc, #76]	@ (80026e4 <W5500Init+0x94>)
 8002698:	f000 f896 	bl	80027c8 <reg_wizchip_cs_cbfunc>
	reg_wizchip_spi_cbfunc(wizchip_read, wizchip_write);
 800269c:	4912      	ldr	r1, [pc, #72]	@ (80026e8 <W5500Init+0x98>)
 800269e:	4813      	ldr	r0, [pc, #76]	@ (80026ec <W5500Init+0x9c>)
 80026a0:	f000 f8b8 	bl	8002814 <reg_wizchip_spi_cbfunc>
	reg_wizchip_spiburst_cbfunc(wizchip_readburst, wizchip_writeburst);
 80026a4:	4912      	ldr	r1, [pc, #72]	@ (80026f0 <W5500Init+0xa0>)
 80026a6:	4813      	ldr	r0, [pc, #76]	@ (80026f4 <W5500Init+0xa4>)
 80026a8:	f000 f8e0 	bl	800286c <reg_wizchip_spiburst_cbfunc>

	/* WIZChip Initialize*/
	if (ctlwizchip(CW_INIT_WIZCHIP, (void*) memsize) == -1) {
 80026ac:	1d3b      	adds	r3, r7, #4
 80026ae:	4619      	mov	r1, r3
 80026b0:	2001      	movs	r0, #1
 80026b2:	f000 f907 	bl	80028c4 <ctlwizchip>
 80026b6:	4603      	mov	r3, r0
 80026b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026bc:	d104      	bne.n	80026c8 <W5500Init+0x78>
		printf("WIZCHIP Initialized Failed.\r\n");
 80026be:	480e      	ldr	r0, [pc, #56]	@ (80026f8 <W5500Init+0xa8>)
 80026c0:	f004 fad0 	bl	8006c64 <puts>
		while (1);
 80026c4:	bf00      	nop
 80026c6:	e7fd      	b.n	80026c4 <W5500Init+0x74>
	}
	printf("WIZCHIP Initialization Success.\r\n");
 80026c8:	480c      	ldr	r0, [pc, #48]	@ (80026fc <W5500Init+0xac>)
 80026ca:	f004 facb 	bl	8006c64 <puts>
	do {
		if (ctlwizchip(CW_GET_PHYLINK, (void*) &tmp) == -1)
			printf("Unknown PHY Link stauts.\r\n");
	} while (tmp == PHY_LINK_OFF);
*/
}
 80026ce:	bf00      	nop
 80026d0:	371c      	adds	r7, #28
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd90      	pop	{r4, r7, pc}
 80026d6:	bf00      	nop
 80026d8:	080082f8 	.word	0x080082f8
 80026dc:	40020c00 	.word	0x40020c00
 80026e0:	0800258d 	.word	0x0800258d
 80026e4:	08002575 	.word	0x08002575
 80026e8:	080025bf 	.word	0x080025bf
 80026ec:	080025a5 	.word	0x080025a5
 80026f0:	08002617 	.word	0x08002617
 80026f4:	080025d9 	.word	0x080025d9
 80026f8:	080082b4 	.word	0x080082b4
 80026fc:	080082d4 	.word	0x080082d4

08002700 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 800270e:	b480      	push	{r7}
 8002710:	af00      	add	r7, sp, #0
 8002712:	bf00      	nop
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr

0800271c <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
 8002720:	bf00      	nop
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr

0800272a <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 800272a:	b480      	push	{r7}
 800272c:	af00      	add	r7, sp, #0
 800272e:	bf00      	nop
 8002730:	46bd      	mov	sp, r7
 8002732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002736:	4770      	bx	lr

08002738 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	781b      	ldrb	r3, [r3, #0]
 8002744:	b2db      	uxtb	r3, r3
 8002746:	4618      	mov	r0, r3
 8002748:	370c      	adds	r7, #12
 800274a:	46bd      	mov	sp, r7
 800274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002750:	4770      	bx	lr

08002752 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8002752:	b480      	push	{r7}
 8002754:	b083      	sub	sp, #12
 8002756:	af00      	add	r7, sp, #0
 8002758:	6078      	str	r0, [r7, #4]
 800275a:	460b      	mov	r3, r1
 800275c:	70fb      	strb	r3, [r7, #3]
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	701a      	strb	r2, [r3, #0]
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
 8002774:	2300      	movs	r3, #0
 8002776:	4618      	mov	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	71fb      	strb	r3, [r7, #7]
 800278a:	bf00      	nop
 800278c:	370c      	adds	r7, #12
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr

08002796 <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8002796:	b480      	push	{r7}
 8002798:	b083      	sub	sp, #12
 800279a:	af00      	add	r7, sp, #0
 800279c:	6078      	str	r0, [r7, #4]
 800279e:	460b      	mov	r3, r1
 80027a0:	807b      	strh	r3, [r7, #2]
 80027a2:	bf00      	nop
 80027a4:	370c      	adds	r7, #12
 80027a6:	46bd      	mov	sp, r7
 80027a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ac:	4770      	bx	lr

080027ae <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	460b      	mov	r3, r1
 80027b8:	807b      	strh	r3, [r7, #2]
 80027ba:	bf00      	nop
 80027bc:	370c      	adds	r7, #12
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
	...

080027c8 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
 80027d0:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d002      	beq.n	80027de <reg_wizchip_cs_cbfunc+0x16>
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d106      	bne.n	80027ec <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 80027de:	4b0a      	ldr	r3, [pc, #40]	@ (8002808 <reg_wizchip_cs_cbfunc+0x40>)
 80027e0:	4a0a      	ldr	r2, [pc, #40]	@ (800280c <reg_wizchip_cs_cbfunc+0x44>)
 80027e2:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 80027e4:	4b08      	ldr	r3, [pc, #32]	@ (8002808 <reg_wizchip_cs_cbfunc+0x40>)
 80027e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002810 <reg_wizchip_cs_cbfunc+0x48>)
 80027e8:	619a      	str	r2, [r3, #24]
 80027ea:	e006      	b.n	80027fa <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 80027ec:	4a06      	ldr	r2, [pc, #24]	@ (8002808 <reg_wizchip_cs_cbfunc+0x40>)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 80027f2:	4a05      	ldr	r2, [pc, #20]	@ (8002808 <reg_wizchip_cs_cbfunc+0x40>)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	6193      	str	r3, [r2, #24]
   }
}
 80027f8:	bf00      	nop
 80027fa:	bf00      	nop
 80027fc:	370c      	adds	r7, #12
 80027fe:	46bd      	mov	sp, r7
 8002800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	20000028 	.word	0x20000028
 800280c:	0800271d 	.word	0x0800271d
 8002810:	0800272b 	.word	0x0800272b

08002814 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8002814:	b480      	push	{r7}
 8002816:	b083      	sub	sp, #12
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
 800281c:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 800281e:	bf00      	nop
 8002820:	4b0f      	ldr	r3, [pc, #60]	@ (8002860 <reg_wizchip_spi_cbfunc+0x4c>)
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002828:	2b00      	cmp	r3, #0
 800282a:	d0f9      	beq.n	8002820 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d002      	beq.n	8002838 <reg_wizchip_spi_cbfunc+0x24>
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d106      	bne.n	8002846 <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8002838:	4b09      	ldr	r3, [pc, #36]	@ (8002860 <reg_wizchip_spi_cbfunc+0x4c>)
 800283a:	4a0a      	ldr	r2, [pc, #40]	@ (8002864 <reg_wizchip_spi_cbfunc+0x50>)
 800283c:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 800283e:	4b08      	ldr	r3, [pc, #32]	@ (8002860 <reg_wizchip_spi_cbfunc+0x4c>)
 8002840:	4a09      	ldr	r2, [pc, #36]	@ (8002868 <reg_wizchip_spi_cbfunc+0x54>)
 8002842:	621a      	str	r2, [r3, #32]
 8002844:	e006      	b.n	8002854 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8002846:	4a06      	ldr	r2, [pc, #24]	@ (8002860 <reg_wizchip_spi_cbfunc+0x4c>)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 800284c:	4a04      	ldr	r2, [pc, #16]	@ (8002860 <reg_wizchip_spi_cbfunc+0x4c>)
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	6213      	str	r3, [r2, #32]
   }
}
 8002852:	bf00      	nop
 8002854:	bf00      	nop
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr
 8002860:	20000028 	.word	0x20000028
 8002864:	08002771 	.word	0x08002771
 8002868:	08002781 	.word	0x08002781

0800286c <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 800286c:	b480      	push	{r7}
 800286e:	b083      	sub	sp, #12
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
 8002874:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8002876:	bf00      	nop
 8002878:	4b0f      	ldr	r3, [pc, #60]	@ (80028b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800287a:	881b      	ldrh	r3, [r3, #0]
 800287c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002880:	2b00      	cmp	r3, #0
 8002882:	d0f9      	beq.n	8002878 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d002      	beq.n	8002890 <reg_wizchip_spiburst_cbfunc+0x24>
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d106      	bne.n	800289e <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8002890:	4b09      	ldr	r3, [pc, #36]	@ (80028b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002892:	4a0a      	ldr	r2, [pc, #40]	@ (80028bc <reg_wizchip_spiburst_cbfunc+0x50>)
 8002894:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8002896:	4b08      	ldr	r3, [pc, #32]	@ (80028b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8002898:	4a09      	ldr	r2, [pc, #36]	@ (80028c0 <reg_wizchip_spiburst_cbfunc+0x54>)
 800289a:	629a      	str	r2, [r3, #40]	@ 0x28
 800289c:	e006      	b.n	80028ac <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 800289e:	4a06      	ldr	r2, [pc, #24]	@ (80028b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 80028a4:	4a04      	ldr	r2, [pc, #16]	@ (80028b8 <reg_wizchip_spiburst_cbfunc+0x4c>)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 80028aa:	bf00      	nop
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr
 80028b8:	20000028 	.word	0x20000028
 80028bc:	08002797 	.word	0x08002797
 80028c0:	080027af 	.word	0x080027af

080028c4 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 80028c4:	b590      	push	{r4, r7, lr}
 80028c6:	b087      	sub	sp, #28
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	4603      	mov	r3, r0
 80028cc:	6039      	str	r1, [r7, #0]
 80028ce:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 80028d4:	2300      	movs	r3, #0
 80028d6:	60fb      	str	r3, [r7, #12]
 80028d8:	2300      	movs	r3, #0
 80028da:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	2b0f      	cmp	r3, #15
 80028e0:	f200 80c5 	bhi.w	8002a6e <ctlwizchip+0x1aa>
 80028e4:	a201      	add	r2, pc, #4	@ (adr r2, 80028ec <ctlwizchip+0x28>)
 80028e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ea:	bf00      	nop
 80028ec:	0800292d 	.word	0x0800292d
 80028f0:	08002933 	.word	0x08002933
 80028f4:	0800295f 	.word	0x0800295f
 80028f8:	08002953 	.word	0x08002953
 80028fc:	0800296d 	.word	0x0800296d
 8002900:	08002979 	.word	0x08002979
 8002904:	08002987 	.word	0x08002987
 8002908:	080029ad 	.word	0x080029ad
 800290c:	080029cf 	.word	0x080029cf
 8002910:	08002a13 	.word	0x08002a13
 8002914:	08002a19 	.word	0x08002a19
 8002918:	08002a21 	.word	0x08002a21
 800291c:	08002a75 	.word	0x08002a75
 8002920:	08002a29 	.word	0x08002a29
 8002924:	08002a37 	.word	0x08002a37
 8002928:	08002a53 	.word	0x08002a53
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 800292c:	f000 f8e8 	bl	8002b00 <wizchip_sw_reset>
         break;
 8002930:	e0a1      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d004      	beq.n	8002942 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	3308      	adds	r3, #8
 8002940:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	4611      	mov	r1, r2
 8002948:	4618      	mov	r0, r3
 800294a:	f000 f925 	bl	8002b98 <wizchip_init>
 800294e:	4603      	mov	r3, r0
 8002950:	e092      	b.n	8002a78 <ctlwizchip+0x1b4>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	881b      	ldrh	r3, [r3, #0]
 8002956:	4618      	mov	r0, r3
 8002958:	f000 f9aa 	bl	8002cb0 <wizchip_clrinterrupt>
         break;
 800295c:	e08b      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 800295e:	f000 f9db 	bl	8002d18 <wizchip_getinterrupt>
 8002962:	4603      	mov	r3, r0
 8002964:	461a      	mov	r2, r3
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	801a      	strh	r2, [r3, #0]
         break;
 800296a:	e084      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	881b      	ldrh	r3, [r3, #0]
 8002970:	4618      	mov	r0, r3
 8002972:	f000 f9f6 	bl	8002d62 <wizchip_setinterruptmask>
         break;         
 8002976:	e07e      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8002978:	f000 fa0e 	bl	8002d98 <wizchip_getinterruptmask>
 800297c:	4603      	mov	r3, r0
 800297e:	461a      	mov	r2, r3
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	801a      	strh	r2, [r3, #0]
         break;
 8002984:	e077      	b.n	8002a76 <ctlwizchip+0x1b2>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	881b      	ldrh	r3, [r3, #0]
 800298a:	0a1b      	lsrs	r3, r3, #8
 800298c:	b29b      	uxth	r3, r3
 800298e:	b2db      	uxtb	r3, r3
 8002990:	4619      	mov	r1, r3
 8002992:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8002996:	f7fe fef1 	bl	800177c <WIZCHIP_WRITE>
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	881b      	ldrh	r3, [r3, #0]
 800299e:	b2db      	uxtb	r3, r3
 80029a0:	4619      	mov	r1, r3
 80029a2:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80029a6:	f7fe fee9 	bl	800177c <WIZCHIP_WRITE>
         break;
 80029aa:	e064      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 80029ac:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 80029b0:	f7fe fe98 	bl	80016e4 <WIZCHIP_READ>
 80029b4:	4603      	mov	r3, r0
 80029b6:	021b      	lsls	r3, r3, #8
 80029b8:	b29c      	uxth	r4, r3
 80029ba:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 80029be:	f7fe fe91 	bl	80016e4 <WIZCHIP_READ>
 80029c2:	4603      	mov	r3, r0
 80029c4:	4423      	add	r3, r4
 80029c6:	b29a      	uxth	r2, r3
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	801a      	strh	r2, [r3, #0]
         break;
 80029cc:	e053      	b.n	8002a76 <ctlwizchip+0x1b2>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 80029ce:	4b2c      	ldr	r3, [pc, #176]	@ (8002a80 <ctlwizchip+0x1bc>)
 80029d0:	789a      	ldrb	r2, [r3, #2]
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	3301      	adds	r3, #1
 80029da:	4a29      	ldr	r2, [pc, #164]	@ (8002a80 <ctlwizchip+0x1bc>)
 80029dc:	78d2      	ldrb	r2, [r2, #3]
 80029de:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	3302      	adds	r3, #2
 80029e4:	4a26      	ldr	r2, [pc, #152]	@ (8002a80 <ctlwizchip+0x1bc>)
 80029e6:	7912      	ldrb	r2, [r2, #4]
 80029e8:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	3303      	adds	r3, #3
 80029ee:	4a24      	ldr	r2, [pc, #144]	@ (8002a80 <ctlwizchip+0x1bc>)
 80029f0:	7952      	ldrb	r2, [r2, #5]
 80029f2:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	3304      	adds	r3, #4
 80029f8:	4a21      	ldr	r2, [pc, #132]	@ (8002a80 <ctlwizchip+0x1bc>)
 80029fa:	7992      	ldrb	r2, [r2, #6]
 80029fc:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = WIZCHIP.id[5];
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	3305      	adds	r3, #5
 8002a02:	4a1f      	ldr	r2, [pc, #124]	@ (8002a80 <ctlwizchip+0x1bc>)
 8002a04:	79d2      	ldrb	r2, [r2, #7]
 8002a06:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[6] = 0;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	3306      	adds	r3, #6
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	701a      	strb	r2, [r3, #0]
         break;
 8002a10:	e031      	b.n	8002a76 <ctlwizchip+0x1b2>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8002a12:	f000 fa13 	bl	8002e3c <wizphy_reset>
         break;
 8002a16:	e02e      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8002a18:	6838      	ldr	r0, [r7, #0]
 8002a1a:	f000 fa36 	bl	8002e8a <wizphy_setphyconf>
         break;
 8002a1e:	e02a      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8002a20:	6838      	ldr	r0, [r7, #0]
 8002a22:	f000 fa75 	bl	8002f10 <wizphy_getphyconf>
         break;
 8002a26:	e026      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f000 fad9 	bl	8002fe4 <wizphy_setphypmode>
 8002a32:	4603      	mov	r3, r0
 8002a34:	e020      	b.n	8002a78 <ctlwizchip+0x1b4>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8002a36:	f000 f9e8 	bl	8002e0a <wizphy_getphypmode>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002a3e:	7dfb      	ldrb	r3, [r7, #23]
 8002a40:	2bff      	cmp	r3, #255	@ 0xff
 8002a42:	d102      	bne.n	8002a4a <ctlwizchip+0x186>
 8002a44:	f04f 33ff 	mov.w	r3, #4294967295
 8002a48:	e016      	b.n	8002a78 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	7dfa      	ldrb	r2, [r7, #23]
 8002a4e:	701a      	strb	r2, [r3, #0]
         break;
 8002a50:	e011      	b.n	8002a76 <ctlwizchip+0x1b2>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8002a52:	f000 f9c4 	bl	8002dde <wizphy_getphylink>
 8002a56:	4603      	mov	r3, r0
 8002a58:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8002a5a:	7dfb      	ldrb	r3, [r7, #23]
 8002a5c:	2bff      	cmp	r3, #255	@ 0xff
 8002a5e:	d102      	bne.n	8002a66 <ctlwizchip+0x1a2>
 8002a60:	f04f 33ff 	mov.w	r3, #4294967295
 8002a64:	e008      	b.n	8002a78 <ctlwizchip+0x1b4>
         *(uint8_t*)arg = tmp;
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	7dfa      	ldrb	r2, [r7, #23]
 8002a6a:	701a      	strb	r2, [r3, #0]
         break;
 8002a6c:	e003      	b.n	8002a76 <ctlwizchip+0x1b2>
   #endif      
      default:
         return -1;
 8002a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a72:	e001      	b.n	8002a78 <ctlwizchip+0x1b4>
         break;
 8002a74:	bf00      	nop
   }
   return 0;
 8002a76:	2300      	movs	r3, #0
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	371c      	adds	r7, #28
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd90      	pop	{r4, r7, pc}
 8002a80:	20000028 	.word	0x20000028

08002a84 <ctlnetwork>:


int8_t ctlnetwork(ctlnetwork_type cntype, void* arg)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b082      	sub	sp, #8
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	6039      	str	r1, [r7, #0]
 8002a8e:	71fb      	strb	r3, [r7, #7]
   
   switch(cntype)
 8002a90:	79fb      	ldrb	r3, [r7, #7]
 8002a92:	2b05      	cmp	r3, #5
 8002a94:	d82c      	bhi.n	8002af0 <ctlnetwork+0x6c>
 8002a96:	a201      	add	r2, pc, #4	@ (adr r2, 8002a9c <ctlnetwork+0x18>)
 8002a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a9c:	08002ab5 	.word	0x08002ab5
 8002aa0:	08002abd 	.word	0x08002abd
 8002aa4:	08002ac5 	.word	0x08002ac5
 8002aa8:	08002ad3 	.word	0x08002ad3
 8002aac:	08002ae1 	.word	0x08002ae1
 8002ab0:	08002ae9 	.word	0x08002ae9
   {
      case CN_SET_NETINFO:
         wizchip_setnetinfo((wiz_NetInfo*)arg);
 8002ab4:	6838      	ldr	r0, [r7, #0]
 8002ab6:	f000 fadf 	bl	8003078 <wizchip_setnetinfo>
         break;
 8002aba:	e01c      	b.n	8002af6 <ctlnetwork+0x72>
      case CN_GET_NETINFO:
         wizchip_getnetinfo((wiz_NetInfo*)arg);
 8002abc:	6838      	ldr	r0, [r7, #0]
 8002abe:	f000 fb1b 	bl	80030f8 <wizchip_getnetinfo>
         break;
 8002ac2:	e018      	b.n	8002af6 <ctlnetwork+0x72>
      case CN_SET_NETMODE:
         return wizchip_setnetmode(*(netmode_type*)arg);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f000 fb55 	bl	8003178 <wizchip_setnetmode>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	e012      	b.n	8002af8 <ctlnetwork+0x74>
      case CN_GET_NETMODE:
         *(netmode_type*)arg = wizchip_getnetmode();
 8002ad2:	f000 fb73 	bl	80031bc <wizchip_getnetmode>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	461a      	mov	r2, r3
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	701a      	strb	r2, [r3, #0]
         break;
 8002ade:	e00a      	b.n	8002af6 <ctlnetwork+0x72>
      case CN_SET_TIMEOUT:
         wizchip_settimeout((wiz_NetTimeout*)arg);
 8002ae0:	6838      	ldr	r0, [r7, #0]
 8002ae2:	f000 fb73 	bl	80031cc <wizchip_settimeout>
         break;
 8002ae6:	e006      	b.n	8002af6 <ctlnetwork+0x72>
      case CN_GET_TIMEOUT:
         wizchip_gettimeout((wiz_NetTimeout*)arg);
 8002ae8:	6838      	ldr	r0, [r7, #0]
 8002aea:	f000 fb90 	bl	800320e <wizchip_gettimeout>
         break;
 8002aee:	e002      	b.n	8002af6 <ctlnetwork+0x72>
      default:
         return -1;
 8002af0:	f04f 33ff 	mov.w	r3, #4294967295
 8002af4:	e000      	b.n	8002af8 <ctlnetwork+0x74>
   }
   return 0;
 8002af6:	2300      	movs	r3, #0
}
 8002af8:	4618      	mov	r0, r3
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <wizchip_sw_reset>:

void wizchip_sw_reset(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8002b06:	1d3b      	adds	r3, r7, #4
 8002b08:	2206      	movs	r2, #6
 8002b0a:	4619      	mov	r1, r3
 8002b0c:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002b10:	f7fe fe82 	bl	8001818 <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8002b14:	f107 0314 	add.w	r3, r7, #20
 8002b18:	2204      	movs	r2, #4
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002b20:	f7fe fe7a 	bl	8001818 <WIZCHIP_READ_BUF>
 8002b24:	f107 0310 	add.w	r3, r7, #16
 8002b28:	2204      	movs	r2, #4
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002b30:	f7fe fe72 	bl	8001818 <WIZCHIP_READ_BUF>
 8002b34:	f107 030c 	add.w	r3, r7, #12
 8002b38:	2204      	movs	r2, #4
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002b40:	f7fe fe6a 	bl	8001818 <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8002b44:	2180      	movs	r1, #128	@ 0x80
 8002b46:	2000      	movs	r0, #0
 8002b48:	f7fe fe18 	bl	800177c <WIZCHIP_WRITE>
   getMR(); // for delay
 8002b4c:	2000      	movs	r0, #0
 8002b4e:	f7fe fdc9 	bl	80016e4 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8002b52:	1d3b      	adds	r3, r7, #4
 8002b54:	2206      	movs	r2, #6
 8002b56:	4619      	mov	r1, r3
 8002b58:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8002b5c:	f7fe febc 	bl	80018d8 <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8002b60:	f107 0314 	add.w	r3, r7, #20
 8002b64:	2204      	movs	r2, #4
 8002b66:	4619      	mov	r1, r3
 8002b68:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002b6c:	f7fe feb4 	bl	80018d8 <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8002b70:	f107 0310 	add.w	r3, r7, #16
 8002b74:	2204      	movs	r2, #4
 8002b76:	4619      	mov	r1, r3
 8002b78:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8002b7c:	f7fe feac 	bl	80018d8 <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8002b80:	f107 030c 	add.w	r3, r7, #12
 8002b84:	2204      	movs	r2, #4
 8002b86:	4619      	mov	r1, r3
 8002b88:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8002b8c:	f7fe fea4 	bl	80018d8 <WIZCHIP_WRITE_BUF>
}
 8002b90:	bf00      	nop
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b084      	sub	sp, #16
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8002ba6:	f7ff ffab 	bl	8002b00 <wizchip_sw_reset>
   if(txsize)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d03b      	beq.n	8002c28 <wizchip_init+0x90>
   {
      tmp = 0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	73fb      	strb	r3, [r7, #15]
 8002bb8:	e015      	b.n	8002be6 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8002bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bbe:	687a      	ldr	r2, [r7, #4]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	781a      	ldrb	r2, [r3, #0]
 8002bc4:	7bbb      	ldrb	r3, [r7, #14]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	73bb      	strb	r3, [r7, #14]

#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8002bcc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002bd0:	2b10      	cmp	r3, #16
 8002bd2:	dd02      	ble.n	8002bda <wizchip_init+0x42>
 8002bd4:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd8:	e066      	b.n	8002ca8 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002bda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bde:	b2db      	uxtb	r3, r3
 8002be0:	3301      	adds	r3, #1
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	73fb      	strb	r3, [r7, #15]
 8002be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bea:	2b07      	cmp	r3, #7
 8002bec:	dde5      	ble.n	8002bba <wizchip_init+0x22>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002bee:	2300      	movs	r3, #0
 8002bf0:	73fb      	strb	r3, [r7, #15]
 8002bf2:	e015      	b.n	8002c20 <wizchip_init+0x88>
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8002bf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	3301      	adds	r3, #1
 8002bfc:	00db      	lsls	r3, r3, #3
 8002bfe:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8002c02:	4618      	mov	r0, r3
 8002c04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c08:	687a      	ldr	r2, [r7, #4]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	781b      	ldrb	r3, [r3, #0]
 8002c0e:	4619      	mov	r1, r3
 8002c10:	f7fe fdb4 	bl	800177c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	73fb      	strb	r3, [r7, #15]
 8002c20:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c24:	2b07      	cmp	r3, #7
 8002c26:	dde5      	ble.n	8002bf4 <wizchip_init+0x5c>
#endif
		}	
   }

   if(rxsize)
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d03b      	beq.n	8002ca6 <wizchip_init+0x10e>
   {
      tmp = 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
#else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c32:	2300      	movs	r3, #0
 8002c34:	73fb      	strb	r3, [r7, #15]
 8002c36:	e015      	b.n	8002c64 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8002c38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	4413      	add	r3, r2
 8002c40:	781a      	ldrb	r2, [r3, #0]
 8002c42:	7bbb      	ldrb	r3, [r7, #14]
 8002c44:	4413      	add	r3, r2
 8002c46:	b2db      	uxtb	r3, r3
 8002c48:	73bb      	strb	r3, [r7, #14]
#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
#else
			if(tmp > 16) return -1;
 8002c4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002c4e:	2b10      	cmp	r3, #16
 8002c50:	dd02      	ble.n	8002c58 <wizchip_init+0xc0>
 8002c52:	f04f 33ff 	mov.w	r3, #4294967295
 8002c56:	e027      	b.n	8002ca8 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	3301      	adds	r3, #1
 8002c60:	b2db      	uxtb	r3, r3
 8002c62:	73fb      	strb	r3, [r7, #15]
 8002c64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c68:	2b07      	cmp	r3, #7
 8002c6a:	dde5      	ble.n	8002c38 <wizchip_init+0xa0>
#endif
		}
#endif
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	73fb      	strb	r3, [r7, #15]
 8002c70:	e015      	b.n	8002c9e <wizchip_init+0x106>
#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8002c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	3301      	adds	r3, #1
 8002c7a:	00db      	lsls	r3, r3, #3
 8002c7c:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8002c80:	4618      	mov	r0, r3
 8002c82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	4413      	add	r3, r2
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	f7fe fd75 	bl	800177c <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8002c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	3301      	adds	r3, #1
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	73fb      	strb	r3, [r7, #15]
 8002c9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ca2:	2b07      	cmp	r3, #7
 8002ca4:	dde5      	ble.n	8002c72 <wizchip_init+0xda>
#endif
		}
   }
   return 0;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 8002cba:	88fb      	ldrh	r3, [r7, #6]
 8002cbc:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 8002cbe:	88fb      	ldrh	r3, [r7, #6]
 8002cc0:	0a1b      	lsrs	r3, r3, #8
 8002cc2:	b29b      	uxth	r3, r3
 8002cc4:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
 8002cc8:	f023 030f 	bic.w	r3, r3, #15
 8002ccc:	b2db      	uxtb	r3, r3
 8002cce:	4619      	mov	r1, r3
 8002cd0:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002cd4:	f7fe fd52 	bl	800177c <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8002cd8:	2300      	movs	r3, #0
 8002cda:	73fb      	strb	r3, [r7, #15]
 8002cdc:	e014      	b.n	8002d08 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 8002cde:	7bba      	ldrb	r2, [r7, #14]
 8002ce0:	7bfb      	ldrb	r3, [r7, #15]
 8002ce2:	fa42 f303 	asr.w	r3, r2, r3
 8002ce6:	f003 0301 	and.w	r3, r3, #1
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d009      	beq.n	8002d02 <wizchip_clrinterrupt+0x52>
 8002cee:	7bfb      	ldrb	r3, [r7, #15]
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	3301      	adds	r3, #1
 8002cf4:	00db      	lsls	r3, r3, #3
 8002cf6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002cfa:	211f      	movs	r1, #31
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7fe fd3d 	bl	800177c <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 8002d02:	7bfb      	ldrb	r3, [r7, #15]
 8002d04:	3301      	adds	r3, #1
 8002d06:	73fb      	strb	r3, [r7, #15]
 8002d08:	7bfb      	ldrb	r3, [r7, #15]
 8002d0a:	2b07      	cmp	r3, #7
 8002d0c:	d9e7      	bls.n	8002cde <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 8002d0e:	bf00      	nop
 8002d10:	bf00      	nop
 8002d12:	3710      	adds	r7, #16
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	b082      	sub	sp, #8
 8002d1c:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 8002d22:	2300      	movs	r3, #0
 8002d24:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002d26:	2300      	movs	r3, #0
 8002d28:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 8002d2a:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8002d2e:	f7fe fcd9 	bl	80016e4 <WIZCHIP_READ>
 8002d32:	4603      	mov	r3, r0
 8002d34:	f023 030f 	bic.w	r3, r3, #15
 8002d38:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 8002d3a:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 8002d3e:	f7fe fcd1 	bl	80016e4 <WIZCHIP_READ>
 8002d42:	4603      	mov	r3, r0
 8002d44:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 8002d46:	79bb      	ldrb	r3, [r7, #6]
 8002d48:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 8002d4a:	88bb      	ldrh	r3, [r7, #4]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	b29a      	uxth	r2, r3
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	4413      	add	r3, r2
 8002d56:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002d58:	88bb      	ldrh	r3, [r7, #4]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3708      	adds	r7, #8
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}

08002d62 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8002d62:	b580      	push	{r7, lr}
 8002d64:	b084      	sub	sp, #16
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	4603      	mov	r3, r0
 8002d6a:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 8002d6c:	88fb      	ldrh	r3, [r7, #6]
 8002d6e:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8002d70:	88fb      	ldrh	r3, [r7, #6]
 8002d72:	0a1b      	lsrs	r3, r3, #8
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8002d78:	7bfb      	ldrb	r3, [r7, #15]
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8002d80:	f7fe fcfc 	bl	800177c <WIZCHIP_WRITE>
   setSIMR(simr);
 8002d84:	7bbb      	ldrb	r3, [r7, #14]
 8002d86:	4619      	mov	r1, r3
 8002d88:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8002d8c:	f7fe fcf6 	bl	800177c <WIZCHIP_WRITE>
#endif   
}
 8002d90:	bf00      	nop
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8002da2:	2300      	movs	r3, #0
 8002da4:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8002da6:	2300      	movs	r3, #0
 8002da8:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 8002daa:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8002dae:	f7fe fc99 	bl	80016e4 <WIZCHIP_READ>
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8002db6:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 8002dba:	f7fe fc93 	bl	80016e4 <WIZCHIP_READ>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8002dc2:	79bb      	ldrb	r3, [r7, #6]
 8002dc4:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8002dc6:	88bb      	ldrh	r3, [r7, #4]
 8002dc8:	021b      	lsls	r3, r3, #8
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
 8002dce:	b29b      	uxth	r3, r3
 8002dd0:	4413      	add	r3, r2
 8002dd2:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8002dd4:	88bb      	ldrh	r3, [r7, #4]
}
 8002dd6:	4618      	mov	r0, r3
 8002dd8:	3708      	adds	r7, #8
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bd80      	pop	{r7, pc}

08002dde <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 8002dde:	b580      	push	{r7, lr}
 8002de0:	b082      	sub	sp, #8
 8002de2:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8002de4:	2300      	movs	r3, #0
 8002de6:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8002de8:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002dec:	f7fe fc7a 	bl	80016e4 <WIZCHIP_READ>
 8002df0:	4603      	mov	r3, r0
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 8002dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b082      	sub	sp, #8
 8002e0e:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 8002e10:	2300      	movs	r3, #0
 8002e12:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 8002e14:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002e18:	f7fe fc64 	bl	80016e4 <WIZCHIP_READ>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e22:	2b30      	cmp	r3, #48	@ 0x30
 8002e24:	d102      	bne.n	8002e2c <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 8002e26:	2301      	movs	r3, #1
 8002e28:	71fb      	strb	r3, [r7, #7]
 8002e2a:	e001      	b.n	8002e30 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 8002e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8002e34:	4618      	mov	r0, r3
 8002e36:	3708      	adds	r7, #8
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd80      	pop	{r7, pc}

08002e3c <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 8002e42:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002e46:	f7fe fc4d 	bl	80016e4 <WIZCHIP_READ>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
 8002e50:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e54:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002e56:	79fb      	ldrb	r3, [r7, #7]
 8002e58:	4619      	mov	r1, r3
 8002e5a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002e5e:	f7fe fc8d 	bl	800177c <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8002e62:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002e66:	f7fe fc3d 	bl	80016e4 <WIZCHIP_READ>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 8002e6e:	79fb      	ldrb	r3, [r7, #7]
 8002e70:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002e74:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002e7e:	f7fe fc7d 	bl	800177c <WIZCHIP_WRITE>
}
 8002e82:	bf00      	nop
 8002e84:	3708      	adds	r7, #8
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	b084      	sub	sp, #16
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002e92:	2300      	movs	r3, #0
 8002e94:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d104      	bne.n	8002ea8 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 8002e9e:	7bfb      	ldrb	r3, [r7, #15]
 8002ea0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ea4:	73fb      	strb	r3, [r7, #15]
 8002ea6:	e003      	b.n	8002eb0 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8002ea8:	7bfb      	ldrb	r3, [r7, #15]
 8002eaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002eae:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	785b      	ldrb	r3, [r3, #1]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d104      	bne.n	8002ec2 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8002eb8:	7bfb      	ldrb	r3, [r7, #15]
 8002eba:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 8002ebe:	73fb      	strb	r3, [r7, #15]
 8002ec0:	e019      	b.n	8002ef6 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	78db      	ldrb	r3, [r3, #3]
 8002ec6:	2b01      	cmp	r3, #1
 8002ec8:	d10d      	bne.n	8002ee6 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	789b      	ldrb	r3, [r3, #2]
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d104      	bne.n	8002edc <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8002ed2:	7bfb      	ldrb	r3, [r7, #15]
 8002ed4:	f043 0318 	orr.w	r3, r3, #24
 8002ed8:	73fb      	strb	r3, [r7, #15]
 8002eda:	e00c      	b.n	8002ef6 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 8002edc:	7bfb      	ldrb	r3, [r7, #15]
 8002ede:	f043 0308 	orr.w	r3, r3, #8
 8002ee2:	73fb      	strb	r3, [r7, #15]
 8002ee4:	e007      	b.n	8002ef6 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	789b      	ldrb	r3, [r3, #2]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d103      	bne.n	8002ef6 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 8002eee:	7bfb      	ldrb	r3, [r7, #15]
 8002ef0:	f043 0310 	orr.w	r3, r3, #16
 8002ef4:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 8002ef6:	7bfb      	ldrb	r3, [r7, #15]
 8002ef8:	4619      	mov	r1, r3
 8002efa:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002efe:	f7fe fc3d 	bl	800177c <WIZCHIP_WRITE>
   wizphy_reset();
 8002f02:	f7ff ff9b 	bl	8002e3c <wizphy_reset>
}
 8002f06:	bf00      	nop
 8002f08:	3710      	adds	r7, #16
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
	...

08002f10 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b084      	sub	sp, #16
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002f1c:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002f20:	f7fe fbe0 	bl	80016e4 <WIZCHIP_READ>
 8002f24:	4603      	mov	r3, r0
 8002f26:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 8002f28:	7bfb      	ldrb	r3, [r7, #15]
 8002f2a:	119b      	asrs	r3, r3, #6
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	f003 0301 	and.w	r3, r3, #1
 8002f32:	b2da      	uxtb	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002f38:	7bfb      	ldrb	r3, [r7, #15]
 8002f3a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f3e:	2b20      	cmp	r3, #32
 8002f40:	d001      	beq.n	8002f46 <wizphy_getphyconf+0x36>
 8002f42:	2b38      	cmp	r3, #56	@ 0x38
 8002f44:	d103      	bne.n	8002f4e <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	705a      	strb	r2, [r3, #1]
         break;
 8002f4c:	e003      	b.n	8002f56 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	705a      	strb	r2, [r3, #1]
         break;
 8002f54:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002f56:	7bfb      	ldrb	r3, [r7, #15]
 8002f58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f5c:	3b10      	subs	r3, #16
 8002f5e:	2b10      	cmp	r3, #16
 8002f60:	bf8c      	ite	hi
 8002f62:	2201      	movhi	r2, #1
 8002f64:	2200      	movls	r2, #0
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	2a00      	cmp	r2, #0
 8002f6a:	d10f      	bne.n	8002f8c <wizphy_getphyconf+0x7c>
 8002f6c:	4a1b      	ldr	r2, [pc, #108]	@ (8002fdc <wizphy_getphyconf+0xcc>)
 8002f6e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f72:	f003 0301 	and.w	r3, r3, #1
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	bf14      	ite	ne
 8002f7a:	2301      	movne	r3, #1
 8002f7c:	2300      	moveq	r3, #0
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d003      	beq.n	8002f8c <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2201      	movs	r2, #1
 8002f88:	709a      	strb	r2, [r3, #2]
         break;
 8002f8a:	e003      	b.n	8002f94 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	709a      	strb	r2, [r3, #2]
         break;
 8002f92:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8002f94:	7bfb      	ldrb	r3, [r7, #15]
 8002f96:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002f9a:	3b08      	subs	r3, #8
 8002f9c:	2b18      	cmp	r3, #24
 8002f9e:	bf8c      	ite	hi
 8002fa0:	2201      	movhi	r2, #1
 8002fa2:	2200      	movls	r2, #0
 8002fa4:	b2d2      	uxtb	r2, r2
 8002fa6:	2a00      	cmp	r2, #0
 8002fa8:	d10f      	bne.n	8002fca <wizphy_getphyconf+0xba>
 8002faa:	4a0d      	ldr	r2, [pc, #52]	@ (8002fe0 <wizphy_getphyconf+0xd0>)
 8002fac:	fa22 f303 	lsr.w	r3, r2, r3
 8002fb0:	f003 0301 	and.w	r3, r3, #1
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf14      	ite	ne
 8002fb8:	2301      	movne	r3, #1
 8002fba:	2300      	moveq	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	70da      	strb	r2, [r3, #3]
         break;
 8002fc8:	e003      	b.n	8002fd2 <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	70da      	strb	r2, [r3, #3]
         break;
 8002fd0:	bf00      	nop
   }
}
 8002fd2:	bf00      	nop
 8002fd4:	3710      	adds	r7, #16
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	00010101 	.word	0x00010101
 8002fe0:	01010001 	.word	0x01010001

08002fe4 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	4603      	mov	r3, r0
 8002fec:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 8002ff2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8002ff6:	f7fe fb75 	bl	80016e4 <WIZCHIP_READ>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 8002ffe:	7bfb      	ldrb	r3, [r7, #15]
 8003000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003004:	2b00      	cmp	r3, #0
 8003006:	d102      	bne.n	800300e <wizphy_setphypmode+0x2a>
 8003008:	f04f 33ff 	mov.w	r3, #4294967295
 800300c:	e030      	b.n	8003070 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 800300e:	7bfb      	ldrb	r3, [r7, #15]
 8003010:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8003014:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 8003016:	79fb      	ldrb	r3, [r7, #7]
 8003018:	2b01      	cmp	r3, #1
 800301a:	d104      	bne.n	8003026 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 800301c:	7bfb      	ldrb	r3, [r7, #15]
 800301e:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8003022:	73fb      	strb	r3, [r7, #15]
 8003024:	e003      	b.n	800302e <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 8003026:	7bfb      	ldrb	r3, [r7, #15]
 8003028:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 800302c:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 800302e:	7bfb      	ldrb	r3, [r7, #15]
 8003030:	4619      	mov	r1, r3
 8003032:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003036:	f7fe fba1 	bl	800177c <WIZCHIP_WRITE>
   wizphy_reset();
 800303a:	f7ff feff 	bl	8002e3c <wizphy_reset>
   tmp = getPHYCFGR();
 800303e:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8003042:	f7fe fb4f 	bl	80016e4 <WIZCHIP_READ>
 8003046:	4603      	mov	r3, r0
 8003048:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 800304a:	79fb      	ldrb	r3, [r7, #7]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d106      	bne.n	800305e <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8003050:	7bfb      	ldrb	r3, [r7, #15]
 8003052:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003056:	2b00      	cmp	r3, #0
 8003058:	d008      	beq.n	800306c <wizphy_setphypmode+0x88>
 800305a:	2300      	movs	r3, #0
 800305c:	e008      	b.n	8003070 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 800305e:	7bfb      	ldrb	r3, [r7, #15]
 8003060:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003064:	2b00      	cmp	r3, #0
 8003066:	d001      	beq.n	800306c <wizphy_setphypmode+0x88>
 8003068:	2300      	movs	r3, #0
 800306a:	e001      	b.n	8003070 <wizphy_setphypmode+0x8c>
   }
   return -1;
 800306c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003070:	4618      	mov	r0, r3
 8003072:	3710      	adds	r7, #16
 8003074:	46bd      	mov	sp, r7
 8003076:	bd80      	pop	{r7, pc}

08003078 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2206      	movs	r2, #6
 8003084:	4619      	mov	r1, r3
 8003086:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800308a:	f7fe fc25 	bl	80018d8 <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	330e      	adds	r3, #14
 8003092:	2204      	movs	r2, #4
 8003094:	4619      	mov	r1, r3
 8003096:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800309a:	f7fe fc1d 	bl	80018d8 <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	330a      	adds	r3, #10
 80030a2:	2204      	movs	r2, #4
 80030a4:	4619      	mov	r1, r3
 80030a6:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80030aa:	f7fe fc15 	bl	80018d8 <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	3306      	adds	r3, #6
 80030b2:	2204      	movs	r2, #4
 80030b4:	4619      	mov	r1, r3
 80030b6:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80030ba:	f7fe fc0d 	bl	80018d8 <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	7c9a      	ldrb	r2, [r3, #18]
 80030c2:	4b0b      	ldr	r3, [pc, #44]	@ (80030f0 <wizchip_setnetinfo+0x78>)
 80030c4:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	7cda      	ldrb	r2, [r3, #19]
 80030ca:	4b09      	ldr	r3, [pc, #36]	@ (80030f0 <wizchip_setnetinfo+0x78>)
 80030cc:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	7d1a      	ldrb	r2, [r3, #20]
 80030d2:	4b07      	ldr	r3, [pc, #28]	@ (80030f0 <wizchip_setnetinfo+0x78>)
 80030d4:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	7d5a      	ldrb	r2, [r3, #21]
 80030da:	4b05      	ldr	r3, [pc, #20]	@ (80030f0 <wizchip_setnetinfo+0x78>)
 80030dc:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	7d9a      	ldrb	r2, [r3, #22]
 80030e2:	4b04      	ldr	r3, [pc, #16]	@ (80030f4 <wizchip_setnetinfo+0x7c>)
 80030e4:	701a      	strb	r2, [r3, #0]
}
 80030e6:	bf00      	nop
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000304 	.word	0x20000304
 80030f4:	20000308 	.word	0x20000308

080030f8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2206      	movs	r2, #6
 8003104:	4619      	mov	r1, r3
 8003106:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800310a:	f7fe fb85 	bl	8001818 <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	330e      	adds	r3, #14
 8003112:	2204      	movs	r2, #4
 8003114:	4619      	mov	r1, r3
 8003116:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800311a:	f7fe fb7d 	bl	8001818 <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	330a      	adds	r3, #10
 8003122:	2204      	movs	r2, #4
 8003124:	4619      	mov	r1, r3
 8003126:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800312a:	f7fe fb75 	bl	8001818 <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	3306      	adds	r3, #6
 8003132:	2204      	movs	r2, #4
 8003134:	4619      	mov	r1, r3
 8003136:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800313a:	f7fe fb6d 	bl	8001818 <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 800313e:	4b0c      	ldr	r3, [pc, #48]	@ (8003170 <wizchip_getnetinfo+0x78>)
 8003140:	781a      	ldrb	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 8003146:	4b0a      	ldr	r3, [pc, #40]	@ (8003170 <wizchip_getnetinfo+0x78>)
 8003148:	785a      	ldrb	r2, [r3, #1]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 800314e:	4b08      	ldr	r3, [pc, #32]	@ (8003170 <wizchip_getnetinfo+0x78>)
 8003150:	789a      	ldrb	r2, [r3, #2]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8003156:	4b06      	ldr	r3, [pc, #24]	@ (8003170 <wizchip_getnetinfo+0x78>)
 8003158:	78da      	ldrb	r2, [r3, #3]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 800315e:	4b05      	ldr	r3, [pc, #20]	@ (8003174 <wizchip_getnetinfo+0x7c>)
 8003160:	781a      	ldrb	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	759a      	strb	r2, [r3, #22]
}
 8003166:	bf00      	nop
 8003168:	3708      	adds	r7, #8
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	20000304 	.word	0x20000304
 8003174:	20000308 	.word	0x20000308

08003178 <wizchip_setnetmode>:

int8_t wizchip_setnetmode(netmode_type netmode)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b084      	sub	sp, #16
 800317c:	af00      	add	r7, sp, #0
 800317e:	4603      	mov	r3, r0
 8003180:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 8003182:	2300      	movs	r3, #0
 8003184:	73fb      	strb	r3, [r7, #15]
#if _WIZCHIP_ != W5500
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK)) return -1;
#else
   if(netmode & ~(NM_WAKEONLAN | NM_PPPOE | NM_PINGBLOCK | NM_FORCEARP)) return -1;
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 800318c:	2b00      	cmp	r3, #0
 800318e:	d002      	beq.n	8003196 <wizchip_setnetmode+0x1e>
 8003190:	f04f 33ff 	mov.w	r3, #4294967295
 8003194:	e00e      	b.n	80031b4 <wizchip_setnetmode+0x3c>
#endif      
   tmp = getMR();
 8003196:	2000      	movs	r0, #0
 8003198:	f7fe faa4 	bl	80016e4 <WIZCHIP_READ>
 800319c:	4603      	mov	r3, r0
 800319e:	73fb      	strb	r3, [r7, #15]
   tmp |= (uint8_t)netmode;
 80031a0:	7bfa      	ldrb	r2, [r7, #15]
 80031a2:	79fb      	ldrb	r3, [r7, #7]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	73fb      	strb	r3, [r7, #15]
   setMR(tmp);
 80031a8:	7bfb      	ldrb	r3, [r7, #15]
 80031aa:	4619      	mov	r1, r3
 80031ac:	2000      	movs	r0, #0
 80031ae:	f7fe fae5 	bl	800177c <WIZCHIP_WRITE>
   return 0;
 80031b2:	2300      	movs	r3, #0
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	3710      	adds	r7, #16
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}

080031bc <wizchip_getnetmode>:

netmode_type wizchip_getnetmode(void)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	af00      	add	r7, sp, #0
   return (netmode_type) getMR();
 80031c0:	2000      	movs	r0, #0
 80031c2:	f7fe fa8f 	bl	80016e4 <WIZCHIP_READ>
 80031c6:	4603      	mov	r3, r0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	bd80      	pop	{r7, pc}

080031cc <wizchip_settimeout>:

void wizchip_settimeout(wiz_NetTimeout* nettime)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
   setRCR(nettime->retry_cnt);
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	4619      	mov	r1, r3
 80031da:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 80031de:	f7fe facd 	bl	800177c <WIZCHIP_WRITE>
   setRTR(nettime->time_100us);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	885b      	ldrh	r3, [r3, #2]
 80031e6:	0a1b      	lsrs	r3, r3, #8
 80031e8:	b29b      	uxth	r3, r3
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	4619      	mov	r1, r3
 80031ee:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 80031f2:	f7fe fac3 	bl	800177c <WIZCHIP_WRITE>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	885b      	ldrh	r3, [r3, #2]
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	4619      	mov	r1, r3
 80031fe:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8003202:	f7fe fabb 	bl	800177c <WIZCHIP_WRITE>
}
 8003206:	bf00      	nop
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <wizchip_gettimeout>:

void wizchip_gettimeout(wiz_NetTimeout* nettime)
{
 800320e:	b590      	push	{r4, r7, lr}
 8003210:	b083      	sub	sp, #12
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
   nettime->retry_cnt = getRCR();
 8003216:	f44f 50d8 	mov.w	r0, #6912	@ 0x1b00
 800321a:	f7fe fa63 	bl	80016e4 <WIZCHIP_READ>
 800321e:	4603      	mov	r3, r0
 8003220:	461a      	mov	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	701a      	strb	r2, [r3, #0]
   nettime->time_100us = getRTR();
 8003226:	f44f 50c8 	mov.w	r0, #6400	@ 0x1900
 800322a:	f7fe fa5b 	bl	80016e4 <WIZCHIP_READ>
 800322e:	4603      	mov	r3, r0
 8003230:	021b      	lsls	r3, r3, #8
 8003232:	b29c      	uxth	r4, r3
 8003234:	f44f 50d0 	mov.w	r0, #6656	@ 0x1a00
 8003238:	f7fe fa54 	bl	80016e4 <WIZCHIP_READ>
 800323c:	4603      	mov	r3, r0
 800323e:	4423      	add	r3, r4
 8003240:	b29a      	uxth	r2, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	805a      	strh	r2, [r3, #2]
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	bd90      	pop	{r4, r7, pc}
	...

08003250 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003250:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003288 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003254:	f7fe f934 	bl	80014c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003258:	480c      	ldr	r0, [pc, #48]	@ (800328c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800325a:	490d      	ldr	r1, [pc, #52]	@ (8003290 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800325c:	4a0d      	ldr	r2, [pc, #52]	@ (8003294 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800325e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003260:	e002      	b.n	8003268 <LoopCopyDataInit>

08003262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003266:	3304      	adds	r3, #4

08003268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800326a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800326c:	d3f9      	bcc.n	8003262 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800326e:	4a0a      	ldr	r2, [pc, #40]	@ (8003298 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003270:	4c0a      	ldr	r4, [pc, #40]	@ (800329c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003274:	e001      	b.n	800327a <LoopFillZerobss>

08003276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003278:	3204      	adds	r2, #4

0800327a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800327a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800327c:	d3fb      	bcc.n	8003276 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800327e:	f003 ff01 	bl	8007084 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003282:	f7fd fc85 	bl	8000b90 <main>
  bx  lr    
 8003286:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003288:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800328c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003290:	200000b8 	.word	0x200000b8
  ldr r2, =_sidata
 8003294:	08008364 	.word	0x08008364
  ldr r2, =_sbss
 8003298:	200000b8 	.word	0x200000b8
  ldr r4, =_ebss
 800329c:	2000045c 	.word	0x2000045c

080032a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032a0:	e7fe      	b.n	80032a0 <ADC_IRQHandler>

080032a2 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80032a2:	b580      	push	{r7, lr}
 80032a4:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80032a6:	2003      	movs	r0, #3
 80032a8:	f000 f94c 	bl	8003544 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80032ac:	200f      	movs	r0, #15
 80032ae:	f000 f805 	bl	80032bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80032b2:	f7fe f803 	bl	80012bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80032b6:	2300      	movs	r3, #0
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	bd80      	pop	{r7, pc}

080032bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80032c4:	4b12      	ldr	r3, [pc, #72]	@ (8003310 <HAL_InitTick+0x54>)
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	4b12      	ldr	r3, [pc, #72]	@ (8003314 <HAL_InitTick+0x58>)
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	4619      	mov	r1, r3
 80032ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80032d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80032d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80032da:	4618      	mov	r0, r3
 80032dc:	f000 f967 	bl	80035ae <HAL_SYSTICK_Config>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e00e      	b.n	8003308 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2b0f      	cmp	r3, #15
 80032ee:	d80a      	bhi.n	8003306 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032f0:	2200      	movs	r2, #0
 80032f2:	6879      	ldr	r1, [r7, #4]
 80032f4:	f04f 30ff 	mov.w	r0, #4294967295
 80032f8:	f000 f92f 	bl	800355a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032fc:	4a06      	ldr	r2, [pc, #24]	@ (8003318 <HAL_InitTick+0x5c>)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003302:	2300      	movs	r3, #0
 8003304:	e000      	b.n	8003308 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
}
 8003308:	4618      	mov	r0, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	20000020 	.word	0x20000020
 8003314:	20000058 	.word	0x20000058
 8003318:	20000054 	.word	0x20000054

0800331c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003320:	4b06      	ldr	r3, [pc, #24]	@ (800333c <HAL_IncTick+0x20>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	4b06      	ldr	r3, [pc, #24]	@ (8003340 <HAL_IncTick+0x24>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4413      	add	r3, r2
 800332c:	4a04      	ldr	r2, [pc, #16]	@ (8003340 <HAL_IncTick+0x24>)
 800332e:	6013      	str	r3, [r2, #0]
}
 8003330:	bf00      	nop
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
 800333a:	bf00      	nop
 800333c:	20000058 	.word	0x20000058
 8003340:	2000030c 	.word	0x2000030c

08003344 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  return uwTick;
 8003348:	4b03      	ldr	r3, [pc, #12]	@ (8003358 <HAL_GetTick+0x14>)
 800334a:	681b      	ldr	r3, [r3, #0]
}
 800334c:	4618      	mov	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	2000030c 	.word	0x2000030c

0800335c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b084      	sub	sp, #16
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003364:	f7ff ffee 	bl	8003344 <HAL_GetTick>
 8003368:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003374:	d005      	beq.n	8003382 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003376:	4b0a      	ldr	r3, [pc, #40]	@ (80033a0 <HAL_Delay+0x44>)
 8003378:	781b      	ldrb	r3, [r3, #0]
 800337a:	461a      	mov	r2, r3
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	4413      	add	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003382:	bf00      	nop
 8003384:	f7ff ffde 	bl	8003344 <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	68fa      	ldr	r2, [r7, #12]
 8003390:	429a      	cmp	r2, r3
 8003392:	d8f7      	bhi.n	8003384 <HAL_Delay+0x28>
  {
  }
}
 8003394:	bf00      	nop
 8003396:	bf00      	nop
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	20000058 	.word	0x20000058

080033a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033a4:	b480      	push	{r7}
 80033a6:	b085      	sub	sp, #20
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f003 0307 	and.w	r3, r3, #7
 80033b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033b4:	4b0b      	ldr	r3, [pc, #44]	@ (80033e4 <__NVIC_SetPriorityGrouping+0x40>)
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033ba:	68ba      	ldr	r2, [r7, #8]
 80033bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80033c0:	4013      	ands	r3, r2
 80033c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80033cc:	4b06      	ldr	r3, [pc, #24]	@ (80033e8 <__NVIC_SetPriorityGrouping+0x44>)
 80033ce:	4313      	orrs	r3, r2
 80033d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80033d2:	4a04      	ldr	r2, [pc, #16]	@ (80033e4 <__NVIC_SetPriorityGrouping+0x40>)
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	60d3      	str	r3, [r2, #12]
}
 80033d8:	bf00      	nop
 80033da:	3714      	adds	r7, #20
 80033dc:	46bd      	mov	sp, r7
 80033de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e2:	4770      	bx	lr
 80033e4:	e000ed00 	.word	0xe000ed00
 80033e8:	05fa0000 	.word	0x05fa0000

080033ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033f0:	4b04      	ldr	r3, [pc, #16]	@ (8003404 <__NVIC_GetPriorityGrouping+0x18>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	0a1b      	lsrs	r3, r3, #8
 80033f6:	f003 0307 	and.w	r3, r3, #7
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	e000ed00 	.word	0xe000ed00

08003408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	4603      	mov	r3, r0
 8003410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003416:	2b00      	cmp	r3, #0
 8003418:	db0b      	blt.n	8003432 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800341a:	79fb      	ldrb	r3, [r7, #7]
 800341c:	f003 021f 	and.w	r2, r3, #31
 8003420:	4907      	ldr	r1, [pc, #28]	@ (8003440 <__NVIC_EnableIRQ+0x38>)
 8003422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003426:	095b      	lsrs	r3, r3, #5
 8003428:	2001      	movs	r0, #1
 800342a:	fa00 f202 	lsl.w	r2, r0, r2
 800342e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003432:	bf00      	nop
 8003434:	370c      	adds	r7, #12
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	e000e100 	.word	0xe000e100

08003444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	4603      	mov	r3, r0
 800344c:	6039      	str	r1, [r7, #0]
 800344e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003454:	2b00      	cmp	r3, #0
 8003456:	db0a      	blt.n	800346e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	b2da      	uxtb	r2, r3
 800345c:	490c      	ldr	r1, [pc, #48]	@ (8003490 <__NVIC_SetPriority+0x4c>)
 800345e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003462:	0112      	lsls	r2, r2, #4
 8003464:	b2d2      	uxtb	r2, r2
 8003466:	440b      	add	r3, r1
 8003468:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800346c:	e00a      	b.n	8003484 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	b2da      	uxtb	r2, r3
 8003472:	4908      	ldr	r1, [pc, #32]	@ (8003494 <__NVIC_SetPriority+0x50>)
 8003474:	79fb      	ldrb	r3, [r7, #7]
 8003476:	f003 030f 	and.w	r3, r3, #15
 800347a:	3b04      	subs	r3, #4
 800347c:	0112      	lsls	r2, r2, #4
 800347e:	b2d2      	uxtb	r2, r2
 8003480:	440b      	add	r3, r1
 8003482:	761a      	strb	r2, [r3, #24]
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr
 8003490:	e000e100 	.word	0xe000e100
 8003494:	e000ed00 	.word	0xe000ed00

08003498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003498:	b480      	push	{r7}
 800349a:	b089      	sub	sp, #36	@ 0x24
 800349c:	af00      	add	r7, sp, #0
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	60b9      	str	r1, [r7, #8]
 80034a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	f003 0307 	and.w	r3, r3, #7
 80034aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034ac:	69fb      	ldr	r3, [r7, #28]
 80034ae:	f1c3 0307 	rsb	r3, r3, #7
 80034b2:	2b04      	cmp	r3, #4
 80034b4:	bf28      	it	cs
 80034b6:	2304      	movcs	r3, #4
 80034b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	3304      	adds	r3, #4
 80034be:	2b06      	cmp	r3, #6
 80034c0:	d902      	bls.n	80034c8 <NVIC_EncodePriority+0x30>
 80034c2:	69fb      	ldr	r3, [r7, #28]
 80034c4:	3b03      	subs	r3, #3
 80034c6:	e000      	b.n	80034ca <NVIC_EncodePriority+0x32>
 80034c8:	2300      	movs	r3, #0
 80034ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034cc:	f04f 32ff 	mov.w	r2, #4294967295
 80034d0:	69bb      	ldr	r3, [r7, #24]
 80034d2:	fa02 f303 	lsl.w	r3, r2, r3
 80034d6:	43da      	mvns	r2, r3
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	401a      	ands	r2, r3
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034e0:	f04f 31ff 	mov.w	r1, #4294967295
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	fa01 f303 	lsl.w	r3, r1, r3
 80034ea:	43d9      	mvns	r1, r3
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034f0:	4313      	orrs	r3, r2
         );
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3724      	adds	r7, #36	@ 0x24
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr
	...

08003500 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	3b01      	subs	r3, #1
 800350c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003510:	d301      	bcc.n	8003516 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003512:	2301      	movs	r3, #1
 8003514:	e00f      	b.n	8003536 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003516:	4a0a      	ldr	r2, [pc, #40]	@ (8003540 <SysTick_Config+0x40>)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3b01      	subs	r3, #1
 800351c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800351e:	210f      	movs	r1, #15
 8003520:	f04f 30ff 	mov.w	r0, #4294967295
 8003524:	f7ff ff8e 	bl	8003444 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003528:	4b05      	ldr	r3, [pc, #20]	@ (8003540 <SysTick_Config+0x40>)
 800352a:	2200      	movs	r2, #0
 800352c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800352e:	4b04      	ldr	r3, [pc, #16]	@ (8003540 <SysTick_Config+0x40>)
 8003530:	2207      	movs	r2, #7
 8003532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	e000e010 	.word	0xe000e010

08003544 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800354c:	6878      	ldr	r0, [r7, #4]
 800354e:	f7ff ff29 	bl	80033a4 <__NVIC_SetPriorityGrouping>
}
 8003552:	bf00      	nop
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800355a:	b580      	push	{r7, lr}
 800355c:	b086      	sub	sp, #24
 800355e:	af00      	add	r7, sp, #0
 8003560:	4603      	mov	r3, r0
 8003562:	60b9      	str	r1, [r7, #8]
 8003564:	607a      	str	r2, [r7, #4]
 8003566:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800356c:	f7ff ff3e 	bl	80033ec <__NVIC_GetPriorityGrouping>
 8003570:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003572:	687a      	ldr	r2, [r7, #4]
 8003574:	68b9      	ldr	r1, [r7, #8]
 8003576:	6978      	ldr	r0, [r7, #20]
 8003578:	f7ff ff8e 	bl	8003498 <NVIC_EncodePriority>
 800357c:	4602      	mov	r2, r0
 800357e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003582:	4611      	mov	r1, r2
 8003584:	4618      	mov	r0, r3
 8003586:	f7ff ff5d 	bl	8003444 <__NVIC_SetPriority>
}
 800358a:	bf00      	nop
 800358c:	3718      	adds	r7, #24
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}

08003592 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003592:	b580      	push	{r7, lr}
 8003594:	b082      	sub	sp, #8
 8003596:	af00      	add	r7, sp, #0
 8003598:	4603      	mov	r3, r0
 800359a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800359c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f7ff ff31 	bl	8003408 <__NVIC_EnableIRQ>
}
 80035a6:	bf00      	nop
 80035a8:	3708      	adds	r7, #8
 80035aa:	46bd      	mov	sp, r7
 80035ac:	bd80      	pop	{r7, pc}

080035ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7ff ffa2 	bl	8003500 <SysTick_Config>
 80035bc:	4603      	mov	r3, r0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
	...

080035c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b089      	sub	sp, #36	@ 0x24
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
 80035d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80035d2:	2300      	movs	r3, #0
 80035d4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80035d6:	2300      	movs	r3, #0
 80035d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80035da:	2300      	movs	r3, #0
 80035dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80035de:	2300      	movs	r3, #0
 80035e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80035e2:	2300      	movs	r3, #0
 80035e4:	61fb      	str	r3, [r7, #28]
 80035e6:	e175      	b.n	80038d4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80035e8:	2201      	movs	r2, #1
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	fa02 f303 	lsl.w	r3, r2, r3
 80035f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	697a      	ldr	r2, [r7, #20]
 80035f8:	4013      	ands	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	697b      	ldr	r3, [r7, #20]
 8003600:	429a      	cmp	r2, r3
 8003602:	f040 8164 	bne.w	80038ce <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	685b      	ldr	r3, [r3, #4]
 800360a:	f003 0303 	and.w	r3, r3, #3
 800360e:	2b01      	cmp	r3, #1
 8003610:	d005      	beq.n	800361e <HAL_GPIO_Init+0x56>
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f003 0303 	and.w	r3, r3, #3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d130      	bne.n	8003680 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	689b      	ldr	r3, [r3, #8]
 8003622:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	2203      	movs	r2, #3
 800362a:	fa02 f303 	lsl.w	r3, r2, r3
 800362e:	43db      	mvns	r3, r3
 8003630:	69ba      	ldr	r2, [r7, #24]
 8003632:	4013      	ands	r3, r2
 8003634:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	68da      	ldr	r2, [r3, #12]
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	005b      	lsls	r3, r3, #1
 800363e:	fa02 f303 	lsl.w	r3, r2, r3
 8003642:	69ba      	ldr	r2, [r7, #24]
 8003644:	4313      	orrs	r3, r2
 8003646:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003654:	2201      	movs	r2, #1
 8003656:	69fb      	ldr	r3, [r7, #28]
 8003658:	fa02 f303 	lsl.w	r3, r2, r3
 800365c:	43db      	mvns	r3, r3
 800365e:	69ba      	ldr	r2, [r7, #24]
 8003660:	4013      	ands	r3, r2
 8003662:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	091b      	lsrs	r3, r3, #4
 800366a:	f003 0201 	and.w	r2, r3, #1
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	fa02 f303 	lsl.w	r3, r2, r3
 8003674:	69ba      	ldr	r2, [r7, #24]
 8003676:	4313      	orrs	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003680:	683b      	ldr	r3, [r7, #0]
 8003682:	685b      	ldr	r3, [r3, #4]
 8003684:	f003 0303 	and.w	r3, r3, #3
 8003688:	2b03      	cmp	r3, #3
 800368a:	d017      	beq.n	80036bc <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	68db      	ldr	r3, [r3, #12]
 8003690:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	005b      	lsls	r3, r3, #1
 8003696:	2203      	movs	r2, #3
 8003698:	fa02 f303 	lsl.w	r3, r2, r3
 800369c:	43db      	mvns	r3, r3
 800369e:	69ba      	ldr	r2, [r7, #24]
 80036a0:	4013      	ands	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	005b      	lsls	r3, r3, #1
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f003 0303 	and.w	r3, r3, #3
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d123      	bne.n	8003710 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	08da      	lsrs	r2, r3, #3
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3208      	adds	r2, #8
 80036d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80036d6:	69fb      	ldr	r3, [r7, #28]
 80036d8:	f003 0307 	and.w	r3, r3, #7
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	220f      	movs	r2, #15
 80036e0:	fa02 f303 	lsl.w	r3, r2, r3
 80036e4:	43db      	mvns	r3, r3
 80036e6:	69ba      	ldr	r2, [r7, #24]
 80036e8:	4013      	ands	r3, r2
 80036ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	691a      	ldr	r2, [r3, #16]
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f003 0307 	and.w	r3, r3, #7
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	fa02 f303 	lsl.w	r3, r2, r3
 80036fc:	69ba      	ldr	r2, [r7, #24]
 80036fe:	4313      	orrs	r3, r2
 8003700:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	08da      	lsrs	r2, r3, #3
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	3208      	adds	r2, #8
 800370a:	69b9      	ldr	r1, [r7, #24]
 800370c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	2203      	movs	r2, #3
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	43db      	mvns	r3, r3
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	4013      	ands	r3, r2
 8003726:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f003 0203 	and.w	r2, r3, #3
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	005b      	lsls	r3, r3, #1
 8003734:	fa02 f303 	lsl.w	r3, r2, r3
 8003738:	69ba      	ldr	r2, [r7, #24]
 800373a:	4313      	orrs	r3, r2
 800373c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69ba      	ldr	r2, [r7, #24]
 8003742:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800374c:	2b00      	cmp	r3, #0
 800374e:	f000 80be 	beq.w	80038ce <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003752:	4b66      	ldr	r3, [pc, #408]	@ (80038ec <HAL_GPIO_Init+0x324>)
 8003754:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003756:	4a65      	ldr	r2, [pc, #404]	@ (80038ec <HAL_GPIO_Init+0x324>)
 8003758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800375c:	6453      	str	r3, [r2, #68]	@ 0x44
 800375e:	4b63      	ldr	r3, [pc, #396]	@ (80038ec <HAL_GPIO_Init+0x324>)
 8003760:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800376a:	4a61      	ldr	r2, [pc, #388]	@ (80038f0 <HAL_GPIO_Init+0x328>)
 800376c:	69fb      	ldr	r3, [r7, #28]
 800376e:	089b      	lsrs	r3, r3, #2
 8003770:	3302      	adds	r3, #2
 8003772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003776:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003778:	69fb      	ldr	r3, [r7, #28]
 800377a:	f003 0303 	and.w	r3, r3, #3
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	220f      	movs	r2, #15
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	43db      	mvns	r3, r3
 8003788:	69ba      	ldr	r2, [r7, #24]
 800378a:	4013      	ands	r3, r2
 800378c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a58      	ldr	r2, [pc, #352]	@ (80038f4 <HAL_GPIO_Init+0x32c>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d037      	beq.n	8003806 <HAL_GPIO_Init+0x23e>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	4a57      	ldr	r2, [pc, #348]	@ (80038f8 <HAL_GPIO_Init+0x330>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d031      	beq.n	8003802 <HAL_GPIO_Init+0x23a>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	4a56      	ldr	r2, [pc, #344]	@ (80038fc <HAL_GPIO_Init+0x334>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d02b      	beq.n	80037fe <HAL_GPIO_Init+0x236>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	4a55      	ldr	r2, [pc, #340]	@ (8003900 <HAL_GPIO_Init+0x338>)
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d025      	beq.n	80037fa <HAL_GPIO_Init+0x232>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	4a54      	ldr	r2, [pc, #336]	@ (8003904 <HAL_GPIO_Init+0x33c>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d01f      	beq.n	80037f6 <HAL_GPIO_Init+0x22e>
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a53      	ldr	r2, [pc, #332]	@ (8003908 <HAL_GPIO_Init+0x340>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d019      	beq.n	80037f2 <HAL_GPIO_Init+0x22a>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a52      	ldr	r2, [pc, #328]	@ (800390c <HAL_GPIO_Init+0x344>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d013      	beq.n	80037ee <HAL_GPIO_Init+0x226>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a51      	ldr	r2, [pc, #324]	@ (8003910 <HAL_GPIO_Init+0x348>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00d      	beq.n	80037ea <HAL_GPIO_Init+0x222>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a50      	ldr	r2, [pc, #320]	@ (8003914 <HAL_GPIO_Init+0x34c>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d007      	beq.n	80037e6 <HAL_GPIO_Init+0x21e>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a4f      	ldr	r2, [pc, #316]	@ (8003918 <HAL_GPIO_Init+0x350>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d101      	bne.n	80037e2 <HAL_GPIO_Init+0x21a>
 80037de:	2309      	movs	r3, #9
 80037e0:	e012      	b.n	8003808 <HAL_GPIO_Init+0x240>
 80037e2:	230a      	movs	r3, #10
 80037e4:	e010      	b.n	8003808 <HAL_GPIO_Init+0x240>
 80037e6:	2308      	movs	r3, #8
 80037e8:	e00e      	b.n	8003808 <HAL_GPIO_Init+0x240>
 80037ea:	2307      	movs	r3, #7
 80037ec:	e00c      	b.n	8003808 <HAL_GPIO_Init+0x240>
 80037ee:	2306      	movs	r3, #6
 80037f0:	e00a      	b.n	8003808 <HAL_GPIO_Init+0x240>
 80037f2:	2305      	movs	r3, #5
 80037f4:	e008      	b.n	8003808 <HAL_GPIO_Init+0x240>
 80037f6:	2304      	movs	r3, #4
 80037f8:	e006      	b.n	8003808 <HAL_GPIO_Init+0x240>
 80037fa:	2303      	movs	r3, #3
 80037fc:	e004      	b.n	8003808 <HAL_GPIO_Init+0x240>
 80037fe:	2302      	movs	r3, #2
 8003800:	e002      	b.n	8003808 <HAL_GPIO_Init+0x240>
 8003802:	2301      	movs	r3, #1
 8003804:	e000      	b.n	8003808 <HAL_GPIO_Init+0x240>
 8003806:	2300      	movs	r3, #0
 8003808:	69fa      	ldr	r2, [r7, #28]
 800380a:	f002 0203 	and.w	r2, r2, #3
 800380e:	0092      	lsls	r2, r2, #2
 8003810:	4093      	lsls	r3, r2
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003818:	4935      	ldr	r1, [pc, #212]	@ (80038f0 <HAL_GPIO_Init+0x328>)
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	089b      	lsrs	r3, r3, #2
 800381e:	3302      	adds	r3, #2
 8003820:	69ba      	ldr	r2, [r7, #24]
 8003822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003826:	4b3d      	ldr	r3, [pc, #244]	@ (800391c <HAL_GPIO_Init+0x354>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	43db      	mvns	r3, r3
 8003830:	69ba      	ldr	r2, [r7, #24]
 8003832:	4013      	ands	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d003      	beq.n	800384a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003842:	69ba      	ldr	r2, [r7, #24]
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	4313      	orrs	r3, r2
 8003848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800384a:	4a34      	ldr	r2, [pc, #208]	@ (800391c <HAL_GPIO_Init+0x354>)
 800384c:	69bb      	ldr	r3, [r7, #24]
 800384e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003850:	4b32      	ldr	r3, [pc, #200]	@ (800391c <HAL_GPIO_Init+0x354>)
 8003852:	68db      	ldr	r3, [r3, #12]
 8003854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	43db      	mvns	r3, r3
 800385a:	69ba      	ldr	r2, [r7, #24]
 800385c:	4013      	ands	r3, r2
 800385e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800386c:	69ba      	ldr	r2, [r7, #24]
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	4313      	orrs	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003874:	4a29      	ldr	r2, [pc, #164]	@ (800391c <HAL_GPIO_Init+0x354>)
 8003876:	69bb      	ldr	r3, [r7, #24]
 8003878:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800387a:	4b28      	ldr	r3, [pc, #160]	@ (800391c <HAL_GPIO_Init+0x354>)
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003880:	693b      	ldr	r3, [r7, #16]
 8003882:	43db      	mvns	r3, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4013      	ands	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	685b      	ldr	r3, [r3, #4]
 800388e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003896:	69ba      	ldr	r2, [r7, #24]
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800389e:	4a1f      	ldr	r2, [pc, #124]	@ (800391c <HAL_GPIO_Init+0x354>)
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038a4:	4b1d      	ldr	r3, [pc, #116]	@ (800391c <HAL_GPIO_Init+0x354>)
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	43db      	mvns	r3, r3
 80038ae:	69ba      	ldr	r2, [r7, #24]
 80038b0:	4013      	ands	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d003      	beq.n	80038c8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038c8:	4a14      	ldr	r2, [pc, #80]	@ (800391c <HAL_GPIO_Init+0x354>)
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	3301      	adds	r3, #1
 80038d2:	61fb      	str	r3, [r7, #28]
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	2b0f      	cmp	r3, #15
 80038d8:	f67f ae86 	bls.w	80035e8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80038dc:	bf00      	nop
 80038de:	bf00      	nop
 80038e0:	3724      	adds	r7, #36	@ 0x24
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	40023800 	.word	0x40023800
 80038f0:	40013800 	.word	0x40013800
 80038f4:	40020000 	.word	0x40020000
 80038f8:	40020400 	.word	0x40020400
 80038fc:	40020800 	.word	0x40020800
 8003900:	40020c00 	.word	0x40020c00
 8003904:	40021000 	.word	0x40021000
 8003908:	40021400 	.word	0x40021400
 800390c:	40021800 	.word	0x40021800
 8003910:	40021c00 	.word	0x40021c00
 8003914:	40022000 	.word	0x40022000
 8003918:	40022400 	.word	0x40022400
 800391c:	40013c00 	.word	0x40013c00

08003920 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003920:	b480      	push	{r7}
 8003922:	b083      	sub	sp, #12
 8003924:	af00      	add	r7, sp, #0
 8003926:	6078      	str	r0, [r7, #4]
 8003928:	460b      	mov	r3, r1
 800392a:	807b      	strh	r3, [r7, #2]
 800392c:	4613      	mov	r3, r2
 800392e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003930:	787b      	ldrb	r3, [r7, #1]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003936:	887a      	ldrh	r2, [r7, #2]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800393c:	e003      	b.n	8003946 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800393e:	887b      	ldrh	r3, [r7, #2]
 8003940:	041a      	lsls	r2, r3, #16
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	619a      	str	r2, [r3, #24]
}
 8003946:	bf00      	nop
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003952:	b480      	push	{r7}
 8003954:	b085      	sub	sp, #20
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
 800395a:	460b      	mov	r3, r1
 800395c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	695b      	ldr	r3, [r3, #20]
 8003962:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003964:	887a      	ldrh	r2, [r7, #2]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	4013      	ands	r3, r2
 800396a:	041a      	lsls	r2, r3, #16
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	43d9      	mvns	r1, r3
 8003970:	887b      	ldrh	r3, [r7, #2]
 8003972:	400b      	ands	r3, r1
 8003974:	431a      	orrs	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	619a      	str	r2, [r3, #24]
}
 800397a:	bf00      	nop
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
	...

08003988 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e08b      	b.n	8003ab2 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d106      	bne.n	80039b4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7fd f890 	bl	8000ad4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2224      	movs	r2, #36	@ 0x24
 80039b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	681a      	ldr	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f022 0201 	bic.w	r2, r2, #1
 80039ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	685a      	ldr	r2, [r3, #4]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80039d8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	689a      	ldr	r2, [r3, #8]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039e8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	68db      	ldr	r3, [r3, #12]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d107      	bne.n	8003a02 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	689a      	ldr	r2, [r3, #8]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039fe:	609a      	str	r2, [r3, #8]
 8003a00:	e006      	b.n	8003a10 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003a0e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	2b02      	cmp	r3, #2
 8003a16:	d108      	bne.n	8003a2a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	685a      	ldr	r2, [r3, #4]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a26:	605a      	str	r2, [r3, #4]
 8003a28:	e007      	b.n	8003a3a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	685a      	ldr	r2, [r3, #4]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a38:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	6859      	ldr	r1, [r3, #4]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	4b1d      	ldr	r3, [pc, #116]	@ (8003abc <HAL_I2C_Init+0x134>)
 8003a46:	430b      	orrs	r3, r1
 8003a48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	691a      	ldr	r2, [r3, #16]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	699b      	ldr	r3, [r3, #24]
 8003a6a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	69d9      	ldr	r1, [r3, #28]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6a1a      	ldr	r2, [r3, #32]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	430a      	orrs	r2, r1
 8003a82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f042 0201 	orr.w	r2, r2, #1
 8003a92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2200      	movs	r2, #0
 8003a98:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003ab0:	2300      	movs	r3, #0
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3708      	adds	r7, #8
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	02008000 	.word	0x02008000

08003ac0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b088      	sub	sp, #32
 8003ac4:	af02      	add	r7, sp, #8
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	607a      	str	r2, [r7, #4]
 8003aca:	461a      	mov	r2, r3
 8003acc:	460b      	mov	r3, r1
 8003ace:	817b      	strh	r3, [r7, #10]
 8003ad0:	4613      	mov	r3, r2
 8003ad2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b20      	cmp	r3, #32
 8003ade:	f040 80fd 	bne.w	8003cdc <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_I2C_Master_Transmit+0x30>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e0f6      	b.n	8003cde <HAL_I2C_Master_Transmit+0x21e>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003af8:	f7ff fc24 	bl	8003344 <HAL_GetTick>
 8003afc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	9300      	str	r3, [sp, #0]
 8003b02:	2319      	movs	r3, #25
 8003b04:	2201      	movs	r2, #1
 8003b06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 fa0a 	bl	8003f24 <I2C_WaitOnFlagUntilTimeout>
 8003b10:	4603      	mov	r3, r0
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d001      	beq.n	8003b1a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e0e1      	b.n	8003cde <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2221      	movs	r2, #33	@ 0x21
 8003b1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2210      	movs	r2, #16
 8003b26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	687a      	ldr	r2, [r7, #4]
 8003b34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	893a      	ldrh	r2, [r7, #8]
 8003b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b46:	b29b      	uxth	r3, r3
 8003b48:	2bff      	cmp	r3, #255	@ 0xff
 8003b4a:	d906      	bls.n	8003b5a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	22ff      	movs	r2, #255	@ 0xff
 8003b50:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003b52:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003b56:	617b      	str	r3, [r7, #20]
 8003b58:	e007      	b.n	8003b6a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b5e:	b29a      	uxth	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003b64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b68:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d024      	beq.n	8003bbc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b76:	781a      	ldrb	r2, [r3, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	b29a      	uxth	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	3301      	adds	r3, #1
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	8979      	ldrh	r1, [r7, #10]
 8003bae:	4b4e      	ldr	r3, [pc, #312]	@ (8003ce8 <HAL_I2C_Master_Transmit+0x228>)
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 fc05 	bl	80043c4 <I2C_TransferConfig>
 8003bba:	e066      	b.n	8003c8a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc0:	b2da      	uxtb	r2, r3
 8003bc2:	8979      	ldrh	r1, [r7, #10]
 8003bc4:	4b48      	ldr	r3, [pc, #288]	@ (8003ce8 <HAL_I2C_Master_Transmit+0x228>)
 8003bc6:	9300      	str	r3, [sp, #0]
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 fbfa 	bl	80043c4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003bd0:	e05b      	b.n	8003c8a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bd2:	693a      	ldr	r2, [r7, #16]
 8003bd4:	6a39      	ldr	r1, [r7, #32]
 8003bd6:	68f8      	ldr	r0, [r7, #12]
 8003bd8:	f000 f9fd 	bl	8003fd6 <I2C_WaitOnTXISFlagUntilTimeout>
 8003bdc:	4603      	mov	r3, r0
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d001      	beq.n	8003be6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003be2:	2301      	movs	r3, #1
 8003be4:	e07b      	b.n	8003cde <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bea:	781a      	ldrb	r2, [r3, #0]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	1c5a      	adds	r2, r3, #1
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	3b01      	subs	r3, #1
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c0e:	3b01      	subs	r3, #1
 8003c10:	b29a      	uxth	r2, r3
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d034      	beq.n	8003c8a <HAL_I2C_Master_Transmit+0x1ca>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d130      	bne.n	8003c8a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	2180      	movs	r1, #128	@ 0x80
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f976 	bl	8003f24 <I2C_WaitOnFlagUntilTimeout>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e04d      	b.n	8003cde <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	2bff      	cmp	r3, #255	@ 0xff
 8003c4a:	d90e      	bls.n	8003c6a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	22ff      	movs	r2, #255	@ 0xff
 8003c50:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c56:	b2da      	uxtb	r2, r3
 8003c58:	8979      	ldrh	r1, [r7, #10]
 8003c5a:	2300      	movs	r3, #0
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c62:	68f8      	ldr	r0, [r7, #12]
 8003c64:	f000 fbae 	bl	80043c4 <I2C_TransferConfig>
 8003c68:	e00f      	b.n	8003c8a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	8979      	ldrh	r1, [r7, #10]
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 fb9d 	bl	80043c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c8e:	b29b      	uxth	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d19e      	bne.n	8003bd2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c94:	693a      	ldr	r2, [r7, #16]
 8003c96:	6a39      	ldr	r1, [r7, #32]
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f9e3 	bl	8004064 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e01a      	b.n	8003cde <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	2220      	movs	r2, #32
 8003cae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6859      	ldr	r1, [r3, #4]
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	4b0c      	ldr	r3, [pc, #48]	@ (8003cec <HAL_I2C_Master_Transmit+0x22c>)
 8003cbc:	400b      	ands	r3, r1
 8003cbe:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2220      	movs	r2, #32
 8003cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2200      	movs	r2, #0
 8003ccc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	e000      	b.n	8003cde <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003cdc:	2302      	movs	r3, #2
  }
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3718      	adds	r7, #24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	80002000 	.word	0x80002000
 8003cec:	fe00e800 	.word	0xfe00e800

08003cf0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b088      	sub	sp, #32
 8003cf4:	af02      	add	r7, sp, #8
 8003cf6:	60f8      	str	r0, [r7, #12]
 8003cf8:	607a      	str	r2, [r7, #4]
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	817b      	strh	r3, [r7, #10]
 8003d00:	4613      	mov	r3, r2
 8003d02:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d0a:	b2db      	uxtb	r3, r3
 8003d0c:	2b20      	cmp	r3, #32
 8003d0e:	f040 80db 	bne.w	8003ec8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d101      	bne.n	8003d20 <HAL_I2C_Master_Receive+0x30>
 8003d1c:	2302      	movs	r3, #2
 8003d1e:	e0d4      	b.n	8003eca <HAL_I2C_Master_Receive+0x1da>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d28:	f7ff fb0c 	bl	8003344 <HAL_GetTick>
 8003d2c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	9300      	str	r3, [sp, #0]
 8003d32:	2319      	movs	r3, #25
 8003d34:	2201      	movs	r2, #1
 8003d36:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d3a:	68f8      	ldr	r0, [r7, #12]
 8003d3c:	f000 f8f2 	bl	8003f24 <I2C_WaitOnFlagUntilTimeout>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d001      	beq.n	8003d4a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e0bf      	b.n	8003eca <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	2222      	movs	r2, #34	@ 0x22
 8003d4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2210      	movs	r2, #16
 8003d56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	893a      	ldrh	r2, [r7, #8]
 8003d6a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	2200      	movs	r2, #0
 8003d70:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	2bff      	cmp	r3, #255	@ 0xff
 8003d7a:	d90e      	bls.n	8003d9a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	8979      	ldrh	r1, [r7, #10]
 8003d8a:	4b52      	ldr	r3, [pc, #328]	@ (8003ed4 <HAL_I2C_Master_Receive+0x1e4>)
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 fb16 	bl	80043c4 <I2C_TransferConfig>
 8003d98:	e06d      	b.n	8003e76 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d9e:	b29a      	uxth	r2, r3
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	8979      	ldrh	r1, [r7, #10]
 8003dac:	4b49      	ldr	r3, [pc, #292]	@ (8003ed4 <HAL_I2C_Master_Receive+0x1e4>)
 8003dae:	9300      	str	r3, [sp, #0]
 8003db0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003db4:	68f8      	ldr	r0, [r7, #12]
 8003db6:	f000 fb05 	bl	80043c4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8003dba:	e05c      	b.n	8003e76 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dbc:	697a      	ldr	r2, [r7, #20]
 8003dbe:	6a39      	ldr	r1, [r7, #32]
 8003dc0:	68f8      	ldr	r0, [r7, #12]
 8003dc2:	f000 f993 	bl	80040ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e07c      	b.n	8003eca <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de2:	1c5a      	adds	r2, r3, #1
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dec:	3b01      	subs	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d034      	beq.n	8003e76 <HAL_I2C_Master_Receive+0x186>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d130      	bne.n	8003e76 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	9300      	str	r3, [sp, #0]
 8003e18:	6a3b      	ldr	r3, [r7, #32]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	2180      	movs	r1, #128	@ 0x80
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 f880 	bl	8003f24 <I2C_WaitOnFlagUntilTimeout>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d001      	beq.n	8003e2e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e04d      	b.n	8003eca <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	2bff      	cmp	r3, #255	@ 0xff
 8003e36:	d90e      	bls.n	8003e56 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	22ff      	movs	r2, #255	@ 0xff
 8003e3c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e42:	b2da      	uxtb	r2, r3
 8003e44:	8979      	ldrh	r1, [r7, #10]
 8003e46:	2300      	movs	r3, #0
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	f000 fab8 	bl	80043c4 <I2C_TransferConfig>
 8003e54:	e00f      	b.n	8003e76 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e5a:	b29a      	uxth	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e64:	b2da      	uxtb	r2, r3
 8003e66:	8979      	ldrh	r1, [r7, #10]
 8003e68:	2300      	movs	r3, #0
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e70:	68f8      	ldr	r0, [r7, #12]
 8003e72:	f000 faa7 	bl	80043c4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e7a:	b29b      	uxth	r3, r3
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d19d      	bne.n	8003dbc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e80:	697a      	ldr	r2, [r7, #20]
 8003e82:	6a39      	ldr	r1, [r7, #32]
 8003e84:	68f8      	ldr	r0, [r7, #12]
 8003e86:	f000 f8ed 	bl	8004064 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e01a      	b.n	8003eca <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2220      	movs	r2, #32
 8003e9a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6859      	ldr	r1, [r3, #4]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed8 <HAL_I2C_Master_Receive+0x1e8>)
 8003ea8:	400b      	ands	r3, r1
 8003eaa:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2220      	movs	r2, #32
 8003eb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	e000      	b.n	8003eca <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8003ec8:	2302      	movs	r3, #2
  }
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3718      	adds	r7, #24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	80002400 	.word	0x80002400
 8003ed8:	fe00e800 	.word	0xfe00e800

08003edc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	f003 0302 	and.w	r3, r3, #2
 8003eee:	2b02      	cmp	r3, #2
 8003ef0:	d103      	bne.n	8003efa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	f003 0301 	and.w	r3, r3, #1
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d007      	beq.n	8003f18 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	699a      	ldr	r2, [r3, #24]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 0201 	orr.w	r2, r2, #1
 8003f16:	619a      	str	r2, [r3, #24]
  }
}
 8003f18:	bf00      	nop
 8003f1a:	370c      	adds	r7, #12
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f22:	4770      	bx	lr

08003f24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b084      	sub	sp, #16
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	4613      	mov	r3, r2
 8003f32:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f34:	e03b      	b.n	8003fae <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f36:	69ba      	ldr	r2, [r7, #24]
 8003f38:	6839      	ldr	r1, [r7, #0]
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f000 f962 	bl	8004204 <I2C_IsErrorOccurred>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e041      	b.n	8003fce <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f4a:	683b      	ldr	r3, [r7, #0]
 8003f4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f50:	d02d      	beq.n	8003fae <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f52:	f7ff f9f7 	bl	8003344 <HAL_GetTick>
 8003f56:	4602      	mov	r2, r0
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	1ad3      	subs	r3, r2, r3
 8003f5c:	683a      	ldr	r2, [r7, #0]
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d302      	bcc.n	8003f68 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003f62:	683b      	ldr	r3, [r7, #0]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d122      	bne.n	8003fae <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699a      	ldr	r2, [r3, #24]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4013      	ands	r3, r2
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	461a      	mov	r2, r3
 8003f80:	79fb      	ldrb	r3, [r7, #7]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d113      	bne.n	8003fae <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8a:	f043 0220 	orr.w	r2, r3, #32
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	e00f      	b.n	8003fce <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	699a      	ldr	r2, [r3, #24]
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	4013      	ands	r3, r2
 8003fb8:	68ba      	ldr	r2, [r7, #8]
 8003fba:	429a      	cmp	r2, r3
 8003fbc:	bf0c      	ite	eq
 8003fbe:	2301      	moveq	r3, #1
 8003fc0:	2300      	movne	r3, #0
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	461a      	mov	r2, r3
 8003fc6:	79fb      	ldrb	r3, [r7, #7]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d0b4      	beq.n	8003f36 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fcc:	2300      	movs	r3, #0
}
 8003fce:	4618      	mov	r0, r3
 8003fd0:	3710      	adds	r7, #16
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b084      	sub	sp, #16
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	60f8      	str	r0, [r7, #12]
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fe2:	e033      	b.n	800404c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fe4:	687a      	ldr	r2, [r7, #4]
 8003fe6:	68b9      	ldr	r1, [r7, #8]
 8003fe8:	68f8      	ldr	r0, [r7, #12]
 8003fea:	f000 f90b 	bl	8004204 <I2C_IsErrorOccurred>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d001      	beq.n	8003ff8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e031      	b.n	800405c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ffe:	d025      	beq.n	800404c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004000:	f7ff f9a0 	bl	8003344 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	429a      	cmp	r2, r3
 800400e:	d302      	bcc.n	8004016 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d11a      	bne.n	800404c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b02      	cmp	r3, #2
 8004022:	d013      	beq.n	800404c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004028:	f043 0220 	orr.w	r2, r3, #32
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	2220      	movs	r2, #32
 8004034:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	2200      	movs	r2, #0
 800403c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2200      	movs	r2, #0
 8004044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004048:	2301      	movs	r3, #1
 800404a:	e007      	b.n	800405c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	699b      	ldr	r3, [r3, #24]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b02      	cmp	r3, #2
 8004058:	d1c4      	bne.n	8003fe4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	3710      	adds	r7, #16
 8004060:	46bd      	mov	sp, r7
 8004062:	bd80      	pop	{r7, pc}

08004064 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004070:	e02f      	b.n	80040d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004072:	687a      	ldr	r2, [r7, #4]
 8004074:	68b9      	ldr	r1, [r7, #8]
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f000 f8c4 	bl	8004204 <I2C_IsErrorOccurred>
 800407c:	4603      	mov	r3, r0
 800407e:	2b00      	cmp	r3, #0
 8004080:	d001      	beq.n	8004086 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e02d      	b.n	80040e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004086:	f7ff f95d 	bl	8003344 <HAL_GetTick>
 800408a:	4602      	mov	r2, r0
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	1ad3      	subs	r3, r2, r3
 8004090:	68ba      	ldr	r2, [r7, #8]
 8004092:	429a      	cmp	r2, r3
 8004094:	d302      	bcc.n	800409c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d11a      	bne.n	80040d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	699b      	ldr	r3, [r3, #24]
 80040a2:	f003 0320 	and.w	r3, r3, #32
 80040a6:	2b20      	cmp	r3, #32
 80040a8:	d013      	beq.n	80040d2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ae:	f043 0220 	orr.w	r2, r3, #32
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2220      	movs	r2, #32
 80040ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	2200      	movs	r2, #0
 80040c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2200      	movs	r2, #0
 80040ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e007      	b.n	80040e2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	699b      	ldr	r3, [r3, #24]
 80040d8:	f003 0320 	and.w	r3, r3, #32
 80040dc:	2b20      	cmp	r3, #32
 80040de:	d1c8      	bne.n	8004072 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3710      	adds	r7, #16
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	60f8      	str	r0, [r7, #12]
 80040f4:	60b9      	str	r1, [r7, #8]
 80040f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f8:	2300      	movs	r3, #0
 80040fa:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80040fc:	e071      	b.n	80041e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80040fe:	687a      	ldr	r2, [r7, #4]
 8004100:	68b9      	ldr	r1, [r7, #8]
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f000 f87e 	bl	8004204 <I2C_IsErrorOccurred>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d001      	beq.n	8004112 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	f003 0320 	and.w	r3, r3, #32
 800411c:	2b20      	cmp	r3, #32
 800411e:	d13b      	bne.n	8004198 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8004120:	7dfb      	ldrb	r3, [r7, #23]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d138      	bne.n	8004198 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	f003 0304 	and.w	r3, r3, #4
 8004130:	2b04      	cmp	r3, #4
 8004132:	d105      	bne.n	8004140 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004138:	2b00      	cmp	r3, #0
 800413a:	d001      	beq.n	8004140 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800413c:	2300      	movs	r3, #0
 800413e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	f003 0310 	and.w	r3, r3, #16
 800414a:	2b10      	cmp	r3, #16
 800414c:	d121      	bne.n	8004192 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	2210      	movs	r2, #16
 8004154:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2204      	movs	r2, #4
 800415a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	2220      	movs	r2, #32
 8004162:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6859      	ldr	r1, [r3, #4]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681a      	ldr	r2, [r3, #0]
 800416e:	4b24      	ldr	r3, [pc, #144]	@ (8004200 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8004170:	400b      	ands	r3, r1
 8004172:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	75fb      	strb	r3, [r7, #23]
 8004190:	e002      	b.n	8004198 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2200      	movs	r2, #0
 8004196:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8004198:	f7ff f8d4 	bl	8003344 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	68ba      	ldr	r2, [r7, #8]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d302      	bcc.n	80041ae <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d119      	bne.n	80041e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 80041ae:	7dfb      	ldrb	r3, [r7, #23]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d116      	bne.n	80041e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	699b      	ldr	r3, [r3, #24]
 80041ba:	f003 0304 	and.w	r3, r3, #4
 80041be:	2b04      	cmp	r3, #4
 80041c0:	d00f      	beq.n	80041e2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c6:	f043 0220 	orr.w	r2, r3, #32
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2220      	movs	r2, #32
 80041d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b04      	cmp	r3, #4
 80041ee:	d002      	beq.n	80041f6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80041f0:	7dfb      	ldrb	r3, [r7, #23]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d083      	beq.n	80040fe <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80041f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3718      	adds	r7, #24
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}
 8004200:	fe00e800 	.word	0xfe00e800

08004204 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b08a      	sub	sp, #40	@ 0x28
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004210:	2300      	movs	r3, #0
 8004212:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	699b      	ldr	r3, [r3, #24]
 800421c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800421e:	2300      	movs	r3, #0
 8004220:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	f003 0310 	and.w	r3, r3, #16
 800422c:	2b00      	cmp	r3, #0
 800422e:	d068      	beq.n	8004302 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	2210      	movs	r2, #16
 8004236:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004238:	e049      	b.n	80042ce <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004240:	d045      	beq.n	80042ce <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004242:	f7ff f87f 	bl	8003344 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	69fb      	ldr	r3, [r7, #28]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	68ba      	ldr	r2, [r7, #8]
 800424e:	429a      	cmp	r2, r3
 8004250:	d302      	bcc.n	8004258 <I2C_IsErrorOccurred+0x54>
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d13a      	bne.n	80042ce <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004262:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800426a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004276:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800427a:	d121      	bne.n	80042c0 <I2C_IsErrorOccurred+0xbc>
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004282:	d01d      	beq.n	80042c0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004284:	7cfb      	ldrb	r3, [r7, #19]
 8004286:	2b20      	cmp	r3, #32
 8004288:	d01a      	beq.n	80042c0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004298:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800429a:	f7ff f853 	bl	8003344 <HAL_GetTick>
 800429e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042a0:	e00e      	b.n	80042c0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80042a2:	f7ff f84f 	bl	8003344 <HAL_GetTick>
 80042a6:	4602      	mov	r2, r0
 80042a8:	69fb      	ldr	r3, [r7, #28]
 80042aa:	1ad3      	subs	r3, r2, r3
 80042ac:	2b19      	cmp	r3, #25
 80042ae:	d907      	bls.n	80042c0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80042b0:	6a3b      	ldr	r3, [r7, #32]
 80042b2:	f043 0320 	orr.w	r3, r3, #32
 80042b6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80042be:	e006      	b.n	80042ce <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	699b      	ldr	r3, [r3, #24]
 80042c6:	f003 0320 	and.w	r3, r3, #32
 80042ca:	2b20      	cmp	r3, #32
 80042cc:	d1e9      	bne.n	80042a2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	699b      	ldr	r3, [r3, #24]
 80042d4:	f003 0320 	and.w	r3, r3, #32
 80042d8:	2b20      	cmp	r3, #32
 80042da:	d003      	beq.n	80042e4 <I2C_IsErrorOccurred+0xe0>
 80042dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d0aa      	beq.n	800423a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80042e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d103      	bne.n	80042f4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	2220      	movs	r2, #32
 80042f2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80042f4:	6a3b      	ldr	r3, [r7, #32]
 80042f6:	f043 0304 	orr.w	r3, r3, #4
 80042fa:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800430a:	69bb      	ldr	r3, [r7, #24]
 800430c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00b      	beq.n	800432c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004314:	6a3b      	ldr	r3, [r7, #32]
 8004316:	f043 0301 	orr.w	r3, r3, #1
 800431a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004324:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800432c:	69bb      	ldr	r3, [r7, #24]
 800432e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004332:	2b00      	cmp	r3, #0
 8004334:	d00b      	beq.n	800434e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004336:	6a3b      	ldr	r3, [r7, #32]
 8004338:	f043 0308 	orr.w	r3, r3, #8
 800433c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004346:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800434e:	69bb      	ldr	r3, [r7, #24]
 8004350:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00b      	beq.n	8004370 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004358:	6a3b      	ldr	r3, [r7, #32]
 800435a:	f043 0302 	orr.w	r3, r3, #2
 800435e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004368:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800436a:	2301      	movs	r3, #1
 800436c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004370:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004374:	2b00      	cmp	r3, #0
 8004376:	d01c      	beq.n	80043b2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	f7ff fdaf 	bl	8003edc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	6859      	ldr	r1, [r3, #4]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	4b0d      	ldr	r3, [pc, #52]	@ (80043c0 <I2C_IsErrorOccurred+0x1bc>)
 800438a:	400b      	ands	r3, r1
 800438c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004392:	6a3b      	ldr	r3, [r7, #32]
 8004394:	431a      	orrs	r2, r3
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2220      	movs	r2, #32
 800439e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	2200      	movs	r2, #0
 80043a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	2200      	movs	r2, #0
 80043ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80043b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3728      	adds	r7, #40	@ 0x28
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	fe00e800 	.word	0xfe00e800

080043c4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b087      	sub	sp, #28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	607b      	str	r3, [r7, #4]
 80043ce:	460b      	mov	r3, r1
 80043d0:	817b      	strh	r3, [r7, #10]
 80043d2:	4613      	mov	r3, r2
 80043d4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043d6:	897b      	ldrh	r3, [r7, #10]
 80043d8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80043dc:	7a7b      	ldrb	r3, [r7, #9]
 80043de:	041b      	lsls	r3, r3, #16
 80043e0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043e4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80043ea:	6a3b      	ldr	r3, [r7, #32]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80043f2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	685a      	ldr	r2, [r3, #4]
 80043fa:	6a3b      	ldr	r3, [r7, #32]
 80043fc:	0d5b      	lsrs	r3, r3, #21
 80043fe:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004402:	4b08      	ldr	r3, [pc, #32]	@ (8004424 <I2C_TransferConfig+0x60>)
 8004404:	430b      	orrs	r3, r1
 8004406:	43db      	mvns	r3, r3
 8004408:	ea02 0103 	and.w	r1, r2, r3
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	697a      	ldr	r2, [r7, #20]
 8004412:	430a      	orrs	r2, r1
 8004414:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004416:	bf00      	nop
 8004418:	371c      	adds	r7, #28
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	03ff63ff 	.word	0x03ff63ff

08004428 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004428:	b480      	push	{r7}
 800442a:	b083      	sub	sp, #12
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004438:	b2db      	uxtb	r3, r3
 800443a:	2b20      	cmp	r3, #32
 800443c:	d138      	bne.n	80044b0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004444:	2b01      	cmp	r3, #1
 8004446:	d101      	bne.n	800444c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004448:	2302      	movs	r3, #2
 800444a:	e032      	b.n	80044b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2201      	movs	r2, #1
 8004450:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2224      	movs	r2, #36	@ 0x24
 8004458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f022 0201 	bic.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800447a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	6819      	ldr	r1, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	430a      	orrs	r2, r1
 800448a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f042 0201 	orr.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2220      	movs	r2, #32
 80044a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80044ac:	2300      	movs	r3, #0
 80044ae:	e000      	b.n	80044b2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80044b0:	2302      	movs	r3, #2
  }
}
 80044b2:	4618      	mov	r0, r3
 80044b4:	370c      	adds	r7, #12
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80044be:	b480      	push	{r7}
 80044c0:	b085      	sub	sp, #20
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
 80044c6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ce:	b2db      	uxtb	r3, r3
 80044d0:	2b20      	cmp	r3, #32
 80044d2:	d139      	bne.n	8004548 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044da:	2b01      	cmp	r3, #1
 80044dc:	d101      	bne.n	80044e2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80044de:	2302      	movs	r3, #2
 80044e0:	e033      	b.n	800454a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2201      	movs	r2, #1
 80044e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2224      	movs	r2, #36	@ 0x24
 80044ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681a      	ldr	r2, [r3, #0]
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	f022 0201 	bic.w	r2, r2, #1
 8004500:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004510:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	021b      	lsls	r3, r3, #8
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	4313      	orrs	r3, r2
 800451a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f042 0201 	orr.w	r2, r2, #1
 8004532:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2220      	movs	r2, #32
 8004538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2200      	movs	r2, #0
 8004540:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004544:	2300      	movs	r3, #0
 8004546:	e000      	b.n	800454a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004548:	2302      	movs	r3, #2
  }
}
 800454a:	4618      	mov	r0, r3
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
	...

08004558 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b086      	sub	sp, #24
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004560:	2300      	movs	r3, #0
 8004562:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d101      	bne.n	800456e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e291      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	2b00      	cmp	r3, #0
 8004578:	f000 8087 	beq.w	800468a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800457c:	4b96      	ldr	r3, [pc, #600]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f003 030c 	and.w	r3, r3, #12
 8004584:	2b04      	cmp	r3, #4
 8004586:	d00c      	beq.n	80045a2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004588:	4b93      	ldr	r3, [pc, #588]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	f003 030c 	and.w	r3, r3, #12
 8004590:	2b08      	cmp	r3, #8
 8004592:	d112      	bne.n	80045ba <HAL_RCC_OscConfig+0x62>
 8004594:	4b90      	ldr	r3, [pc, #576]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800459c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045a0:	d10b      	bne.n	80045ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045a2:	4b8d      	ldr	r3, [pc, #564]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d06c      	beq.n	8004688 <HAL_RCC_OscConfig+0x130>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d168      	bne.n	8004688 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e26b      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045c2:	d106      	bne.n	80045d2 <HAL_RCC_OscConfig+0x7a>
 80045c4:	4b84      	ldr	r3, [pc, #528]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a83      	ldr	r2, [pc, #524]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80045ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045ce:	6013      	str	r3, [r2, #0]
 80045d0:	e02e      	b.n	8004630 <HAL_RCC_OscConfig+0xd8>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d10c      	bne.n	80045f4 <HAL_RCC_OscConfig+0x9c>
 80045da:	4b7f      	ldr	r3, [pc, #508]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a7e      	ldr	r2, [pc, #504]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80045e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045e4:	6013      	str	r3, [r2, #0]
 80045e6:	4b7c      	ldr	r3, [pc, #496]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a7b      	ldr	r2, [pc, #492]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80045ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045f0:	6013      	str	r3, [r2, #0]
 80045f2:	e01d      	b.n	8004630 <HAL_RCC_OscConfig+0xd8>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80045fc:	d10c      	bne.n	8004618 <HAL_RCC_OscConfig+0xc0>
 80045fe:	4b76      	ldr	r3, [pc, #472]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a75      	ldr	r2, [pc, #468]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004604:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004608:	6013      	str	r3, [r2, #0]
 800460a:	4b73      	ldr	r3, [pc, #460]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	4a72      	ldr	r2, [pc, #456]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004614:	6013      	str	r3, [r2, #0]
 8004616:	e00b      	b.n	8004630 <HAL_RCC_OscConfig+0xd8>
 8004618:	4b6f      	ldr	r3, [pc, #444]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	4a6e      	ldr	r2, [pc, #440]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800461e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004622:	6013      	str	r3, [r2, #0]
 8004624:	4b6c      	ldr	r3, [pc, #432]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a6b      	ldr	r2, [pc, #428]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800462a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800462e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d013      	beq.n	8004660 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004638:	f7fe fe84 	bl	8003344 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800463e:	e008      	b.n	8004652 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004640:	f7fe fe80 	bl	8003344 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b64      	cmp	r3, #100	@ 0x64
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e21f      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004652:	4b61      	ldr	r3, [pc, #388]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d0f0      	beq.n	8004640 <HAL_RCC_OscConfig+0xe8>
 800465e:	e014      	b.n	800468a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004660:	f7fe fe70 	bl	8003344 <HAL_GetTick>
 8004664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004666:	e008      	b.n	800467a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004668:	f7fe fe6c 	bl	8003344 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	2b64      	cmp	r3, #100	@ 0x64
 8004674:	d901      	bls.n	800467a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e20b      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800467a:	4b57      	ldr	r3, [pc, #348]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1f0      	bne.n	8004668 <HAL_RCC_OscConfig+0x110>
 8004686:	e000      	b.n	800468a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004688:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d069      	beq.n	800476a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004696:	4b50      	ldr	r3, [pc, #320]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004698:	689b      	ldr	r3, [r3, #8]
 800469a:	f003 030c 	and.w	r3, r3, #12
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d00b      	beq.n	80046ba <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046a2:	4b4d      	ldr	r3, [pc, #308]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80046a4:	689b      	ldr	r3, [r3, #8]
 80046a6:	f003 030c 	and.w	r3, r3, #12
 80046aa:	2b08      	cmp	r3, #8
 80046ac:	d11c      	bne.n	80046e8 <HAL_RCC_OscConfig+0x190>
 80046ae:	4b4a      	ldr	r3, [pc, #296]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d116      	bne.n	80046e8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046ba:	4b47      	ldr	r3, [pc, #284]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d005      	beq.n	80046d2 <HAL_RCC_OscConfig+0x17a>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d001      	beq.n	80046d2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e1df      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046d2:	4b41      	ldr	r3, [pc, #260]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	00db      	lsls	r3, r3, #3
 80046e0:	493d      	ldr	r1, [pc, #244]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046e6:	e040      	b.n	800476a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d023      	beq.n	8004738 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046f0:	4b39      	ldr	r3, [pc, #228]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4a38      	ldr	r2, [pc, #224]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80046f6:	f043 0301 	orr.w	r3, r3, #1
 80046fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fc:	f7fe fe22 	bl	8003344 <HAL_GetTick>
 8004700:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004702:	e008      	b.n	8004716 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004704:	f7fe fe1e 	bl	8003344 <HAL_GetTick>
 8004708:	4602      	mov	r2, r0
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	1ad3      	subs	r3, r2, r3
 800470e:	2b02      	cmp	r3, #2
 8004710:	d901      	bls.n	8004716 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004712:	2303      	movs	r3, #3
 8004714:	e1bd      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004716:	4b30      	ldr	r3, [pc, #192]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f003 0302 	and.w	r3, r3, #2
 800471e:	2b00      	cmp	r3, #0
 8004720:	d0f0      	beq.n	8004704 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004722:	4b2d      	ldr	r3, [pc, #180]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	00db      	lsls	r3, r3, #3
 8004730:	4929      	ldr	r1, [pc, #164]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004732:	4313      	orrs	r3, r2
 8004734:	600b      	str	r3, [r1, #0]
 8004736:	e018      	b.n	800476a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004738:	4b27      	ldr	r3, [pc, #156]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a26      	ldr	r2, [pc, #152]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 800473e:	f023 0301 	bic.w	r3, r3, #1
 8004742:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004744:	f7fe fdfe 	bl	8003344 <HAL_GetTick>
 8004748:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800474a:	e008      	b.n	800475e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800474c:	f7fe fdfa 	bl	8003344 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	2b02      	cmp	r3, #2
 8004758:	d901      	bls.n	800475e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e199      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800475e:	4b1e      	ldr	r3, [pc, #120]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1f0      	bne.n	800474c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d038      	beq.n	80047e8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	695b      	ldr	r3, [r3, #20]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d019      	beq.n	80047b2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800477e:	4b16      	ldr	r3, [pc, #88]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004782:	4a15      	ldr	r2, [pc, #84]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 8004784:	f043 0301 	orr.w	r3, r3, #1
 8004788:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800478a:	f7fe fddb 	bl	8003344 <HAL_GetTick>
 800478e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004790:	e008      	b.n	80047a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004792:	f7fe fdd7 	bl	8003344 <HAL_GetTick>
 8004796:	4602      	mov	r2, r0
 8004798:	693b      	ldr	r3, [r7, #16]
 800479a:	1ad3      	subs	r3, r2, r3
 800479c:	2b02      	cmp	r3, #2
 800479e:	d901      	bls.n	80047a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e176      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047a4:	4b0c      	ldr	r3, [pc, #48]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80047a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047a8:	f003 0302 	and.w	r3, r3, #2
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0f0      	beq.n	8004792 <HAL_RCC_OscConfig+0x23a>
 80047b0:	e01a      	b.n	80047e8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047b2:	4b09      	ldr	r3, [pc, #36]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80047b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047b6:	4a08      	ldr	r2, [pc, #32]	@ (80047d8 <HAL_RCC_OscConfig+0x280>)
 80047b8:	f023 0301 	bic.w	r3, r3, #1
 80047bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047be:	f7fe fdc1 	bl	8003344 <HAL_GetTick>
 80047c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047c4:	e00a      	b.n	80047dc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047c6:	f7fe fdbd 	bl	8003344 <HAL_GetTick>
 80047ca:	4602      	mov	r2, r0
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d903      	bls.n	80047dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e15c      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
 80047d8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047dc:	4b91      	ldr	r3, [pc, #580]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80047de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d1ee      	bne.n	80047c6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0304 	and.w	r3, r3, #4
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f000 80a4 	beq.w	800493e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047f6:	4b8b      	ldr	r3, [pc, #556]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80047f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10d      	bne.n	800481e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004802:	4b88      	ldr	r3, [pc, #544]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004806:	4a87      	ldr	r2, [pc, #540]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800480c:	6413      	str	r3, [r2, #64]	@ 0x40
 800480e:	4b85      	ldr	r3, [pc, #532]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004816:	60bb      	str	r3, [r7, #8]
 8004818:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800481a:	2301      	movs	r3, #1
 800481c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800481e:	4b82      	ldr	r3, [pc, #520]	@ (8004a28 <HAL_RCC_OscConfig+0x4d0>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004826:	2b00      	cmp	r3, #0
 8004828:	d118      	bne.n	800485c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800482a:	4b7f      	ldr	r3, [pc, #508]	@ (8004a28 <HAL_RCC_OscConfig+0x4d0>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a7e      	ldr	r2, [pc, #504]	@ (8004a28 <HAL_RCC_OscConfig+0x4d0>)
 8004830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004834:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004836:	f7fe fd85 	bl	8003344 <HAL_GetTick>
 800483a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800483c:	e008      	b.n	8004850 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800483e:	f7fe fd81 	bl	8003344 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	2b64      	cmp	r3, #100	@ 0x64
 800484a:	d901      	bls.n	8004850 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800484c:	2303      	movs	r3, #3
 800484e:	e120      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004850:	4b75      	ldr	r3, [pc, #468]	@ (8004a28 <HAL_RCC_OscConfig+0x4d0>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004858:	2b00      	cmp	r3, #0
 800485a:	d0f0      	beq.n	800483e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	689b      	ldr	r3, [r3, #8]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d106      	bne.n	8004872 <HAL_RCC_OscConfig+0x31a>
 8004864:	4b6f      	ldr	r3, [pc, #444]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004868:	4a6e      	ldr	r2, [pc, #440]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 800486a:	f043 0301 	orr.w	r3, r3, #1
 800486e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004870:	e02d      	b.n	80048ce <HAL_RCC_OscConfig+0x376>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d10c      	bne.n	8004894 <HAL_RCC_OscConfig+0x33c>
 800487a:	4b6a      	ldr	r3, [pc, #424]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 800487c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487e:	4a69      	ldr	r2, [pc, #420]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004880:	f023 0301 	bic.w	r3, r3, #1
 8004884:	6713      	str	r3, [r2, #112]	@ 0x70
 8004886:	4b67      	ldr	r3, [pc, #412]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488a:	4a66      	ldr	r2, [pc, #408]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 800488c:	f023 0304 	bic.w	r3, r3, #4
 8004890:	6713      	str	r3, [r2, #112]	@ 0x70
 8004892:	e01c      	b.n	80048ce <HAL_RCC_OscConfig+0x376>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	2b05      	cmp	r3, #5
 800489a:	d10c      	bne.n	80048b6 <HAL_RCC_OscConfig+0x35e>
 800489c:	4b61      	ldr	r3, [pc, #388]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 800489e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048a0:	4a60      	ldr	r2, [pc, #384]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80048a2:	f043 0304 	orr.w	r3, r3, #4
 80048a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80048a8:	4b5e      	ldr	r3, [pc, #376]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80048aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ac:	4a5d      	ldr	r2, [pc, #372]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80048ae:	f043 0301 	orr.w	r3, r3, #1
 80048b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80048b4:	e00b      	b.n	80048ce <HAL_RCC_OscConfig+0x376>
 80048b6:	4b5b      	ldr	r3, [pc, #364]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80048b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048ba:	4a5a      	ldr	r2, [pc, #360]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80048bc:	f023 0301 	bic.w	r3, r3, #1
 80048c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80048c2:	4b58      	ldr	r3, [pc, #352]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80048c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048c6:	4a57      	ldr	r2, [pc, #348]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80048c8:	f023 0304 	bic.w	r3, r3, #4
 80048cc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d015      	beq.n	8004902 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048d6:	f7fe fd35 	bl	8003344 <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048dc:	e00a      	b.n	80048f4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048de:	f7fe fd31 	bl	8003344 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e0ce      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80048f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0ee      	beq.n	80048de <HAL_RCC_OscConfig+0x386>
 8004900:	e014      	b.n	800492c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004902:	f7fe fd1f 	bl	8003344 <HAL_GetTick>
 8004906:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004908:	e00a      	b.n	8004920 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800490a:	f7fe fd1b 	bl	8003344 <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004918:	4293      	cmp	r3, r2
 800491a:	d901      	bls.n	8004920 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e0b8      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004920:	4b40      	ldr	r3, [pc, #256]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b00      	cmp	r3, #0
 800492a:	d1ee      	bne.n	800490a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800492c:	7dfb      	ldrb	r3, [r7, #23]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d105      	bne.n	800493e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004932:	4b3c      	ldr	r3, [pc, #240]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004936:	4a3b      	ldr	r2, [pc, #236]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004938:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800493c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	699b      	ldr	r3, [r3, #24]
 8004942:	2b00      	cmp	r3, #0
 8004944:	f000 80a4 	beq.w	8004a90 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004948:	4b36      	ldr	r3, [pc, #216]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f003 030c 	and.w	r3, r3, #12
 8004950:	2b08      	cmp	r3, #8
 8004952:	d06b      	beq.n	8004a2c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	699b      	ldr	r3, [r3, #24]
 8004958:	2b02      	cmp	r3, #2
 800495a:	d149      	bne.n	80049f0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800495c:	4b31      	ldr	r3, [pc, #196]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4a30      	ldr	r2, [pc, #192]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004962:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004968:	f7fe fcec 	bl	8003344 <HAL_GetTick>
 800496c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800496e:	e008      	b.n	8004982 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004970:	f7fe fce8 	bl	8003344 <HAL_GetTick>
 8004974:	4602      	mov	r2, r0
 8004976:	693b      	ldr	r3, [r7, #16]
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	2b02      	cmp	r3, #2
 800497c:	d901      	bls.n	8004982 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800497e:	2303      	movs	r3, #3
 8004980:	e087      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004982:	4b28      	ldr	r3, [pc, #160]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1f0      	bne.n	8004970 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	69da      	ldr	r2, [r3, #28]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	431a      	orrs	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499c:	019b      	lsls	r3, r3, #6
 800499e:	431a      	orrs	r2, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049a4:	085b      	lsrs	r3, r3, #1
 80049a6:	3b01      	subs	r3, #1
 80049a8:	041b      	lsls	r3, r3, #16
 80049aa:	431a      	orrs	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b0:	061b      	lsls	r3, r3, #24
 80049b2:	4313      	orrs	r3, r2
 80049b4:	4a1b      	ldr	r2, [pc, #108]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80049b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80049ba:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049bc:	4b19      	ldr	r3, [pc, #100]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a18      	ldr	r2, [pc, #96]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80049c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80049c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c8:	f7fe fcbc 	bl	8003344 <HAL_GetTick>
 80049cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80049d0:	f7fe fcb8 	bl	8003344 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e057      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e2:	4b10      	ldr	r3, [pc, #64]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d0f0      	beq.n	80049d0 <HAL_RCC_OscConfig+0x478>
 80049ee:	e04f      	b.n	8004a90 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049f0:	4b0c      	ldr	r3, [pc, #48]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	4a0b      	ldr	r2, [pc, #44]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 80049f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80049fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049fc:	f7fe fca2 	bl	8003344 <HAL_GetTick>
 8004a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a02:	e008      	b.n	8004a16 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a04:	f7fe fc9e 	bl	8003344 <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	2b02      	cmp	r3, #2
 8004a10:	d901      	bls.n	8004a16 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004a12:	2303      	movs	r3, #3
 8004a14:	e03d      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a16:	4b03      	ldr	r3, [pc, #12]	@ (8004a24 <HAL_RCC_OscConfig+0x4cc>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1f0      	bne.n	8004a04 <HAL_RCC_OscConfig+0x4ac>
 8004a22:	e035      	b.n	8004a90 <HAL_RCC_OscConfig+0x538>
 8004a24:	40023800 	.word	0x40023800
 8004a28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8004a9c <HAL_RCC_OscConfig+0x544>)
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	699b      	ldr	r3, [r3, #24]
 8004a36:	2b01      	cmp	r3, #1
 8004a38:	d028      	beq.n	8004a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d121      	bne.n	8004a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d11a      	bne.n	8004a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a56:	68fa      	ldr	r2, [r7, #12]
 8004a58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004a62:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d111      	bne.n	8004a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a72:	085b      	lsrs	r3, r3, #1
 8004a74:	3b01      	subs	r3, #1
 8004a76:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a78:	429a      	cmp	r2, r3
 8004a7a:	d107      	bne.n	8004a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a86:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d001      	beq.n	8004a90 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	e000      	b.n	8004a92 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3718      	adds	r7, #24
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	40023800 	.word	0x40023800

08004aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d101      	bne.n	8004ab8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004ab4:	2301      	movs	r3, #1
 8004ab6:	e0d0      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004ab8:	4b6a      	ldr	r3, [pc, #424]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 030f 	and.w	r3, r3, #15
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d910      	bls.n	8004ae8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac6:	4b67      	ldr	r3, [pc, #412]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 020f 	bic.w	r2, r3, #15
 8004ace:	4965      	ldr	r1, [pc, #404]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad6:	4b63      	ldr	r3, [pc, #396]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 030f 	and.w	r3, r3, #15
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d001      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e0b8      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d020      	beq.n	8004b36 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d005      	beq.n	8004b0c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b00:	4b59      	ldr	r3, [pc, #356]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	4a58      	ldr	r2, [pc, #352]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004b0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d005      	beq.n	8004b24 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b18:	4b53      	ldr	r3, [pc, #332]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	4a52      	ldr	r2, [pc, #328]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004b22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b24:	4b50      	ldr	r3, [pc, #320]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	494d      	ldr	r1, [pc, #308]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b32:	4313      	orrs	r3, r2
 8004b34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f003 0301 	and.w	r3, r3, #1
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d040      	beq.n	8004bc4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	685b      	ldr	r3, [r3, #4]
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d107      	bne.n	8004b5a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b4a:	4b47      	ldr	r3, [pc, #284]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d115      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b56:	2301      	movs	r3, #1
 8004b58:	e07f      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	2b02      	cmp	r3, #2
 8004b60:	d107      	bne.n	8004b72 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b62:	4b41      	ldr	r3, [pc, #260]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d109      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e073      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b72:	4b3d      	ldr	r3, [pc, #244]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f003 0302 	and.w	r3, r3, #2
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e06b      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b82:	4b39      	ldr	r3, [pc, #228]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	f023 0203 	bic.w	r2, r3, #3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	4936      	ldr	r1, [pc, #216]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b94:	f7fe fbd6 	bl	8003344 <HAL_GetTick>
 8004b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004b9a:	e00a      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b9c:	f7fe fbd2 	bl	8003344 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e053      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004bb4:	689b      	ldr	r3, [r3, #8]
 8004bb6:	f003 020c 	and.w	r2, r3, #12
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d1eb      	bne.n	8004b9c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004bc4:	4b27      	ldr	r3, [pc, #156]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 030f 	and.w	r3, r3, #15
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d210      	bcs.n	8004bf4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bd2:	4b24      	ldr	r3, [pc, #144]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f023 020f 	bic.w	r2, r3, #15
 8004bda:	4922      	ldr	r1, [pc, #136]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be2:	4b20      	ldr	r3, [pc, #128]	@ (8004c64 <HAL_RCC_ClockConfig+0x1c4>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e032      	b.n	8004c5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d008      	beq.n	8004c12 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c00:	4b19      	ldr	r3, [pc, #100]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004c02:	689b      	ldr	r3, [r3, #8]
 8004c04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	68db      	ldr	r3, [r3, #12]
 8004c0c:	4916      	ldr	r1, [pc, #88]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0308 	and.w	r3, r3, #8
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d009      	beq.n	8004c32 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c1e:	4b12      	ldr	r3, [pc, #72]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	00db      	lsls	r3, r3, #3
 8004c2c:	490e      	ldr	r1, [pc, #56]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004c2e:	4313      	orrs	r3, r2
 8004c30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004c32:	f000 f821 	bl	8004c78 <HAL_RCC_GetSysClockFreq>
 8004c36:	4602      	mov	r2, r0
 8004c38:	4b0b      	ldr	r3, [pc, #44]	@ (8004c68 <HAL_RCC_ClockConfig+0x1c8>)
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	f003 030f 	and.w	r3, r3, #15
 8004c42:	490a      	ldr	r1, [pc, #40]	@ (8004c6c <HAL_RCC_ClockConfig+0x1cc>)
 8004c44:	5ccb      	ldrb	r3, [r1, r3]
 8004c46:	fa22 f303 	lsr.w	r3, r2, r3
 8004c4a:	4a09      	ldr	r2, [pc, #36]	@ (8004c70 <HAL_RCC_ClockConfig+0x1d0>)
 8004c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004c4e:	4b09      	ldr	r3, [pc, #36]	@ (8004c74 <HAL_RCC_ClockConfig+0x1d4>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7fe fb32 	bl	80032bc <HAL_InitTick>

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	40023c00 	.word	0x40023c00
 8004c68:	40023800 	.word	0x40023800
 8004c6c:	08008308 	.word	0x08008308
 8004c70:	20000020 	.word	0x20000020
 8004c74:	20000054 	.word	0x20000054

08004c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c7c:	b090      	sub	sp, #64	@ 0x40
 8004c7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004c80:	2300      	movs	r3, #0
 8004c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c84:	2300      	movs	r3, #0
 8004c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c88:	2300      	movs	r3, #0
 8004c8a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004c90:	4b59      	ldr	r3, [pc, #356]	@ (8004df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f003 030c 	and.w	r3, r3, #12
 8004c98:	2b08      	cmp	r3, #8
 8004c9a:	d00d      	beq.n	8004cb8 <HAL_RCC_GetSysClockFreq+0x40>
 8004c9c:	2b08      	cmp	r3, #8
 8004c9e:	f200 80a1 	bhi.w	8004de4 <HAL_RCC_GetSysClockFreq+0x16c>
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d002      	beq.n	8004cac <HAL_RCC_GetSysClockFreq+0x34>
 8004ca6:	2b04      	cmp	r3, #4
 8004ca8:	d003      	beq.n	8004cb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8004caa:	e09b      	b.n	8004de4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004cac:	4b53      	ldr	r3, [pc, #332]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x184>)
 8004cae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004cb0:	e09b      	b.n	8004dea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004cb2:	4b53      	ldr	r3, [pc, #332]	@ (8004e00 <HAL_RCC_GetSysClockFreq+0x188>)
 8004cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004cb6:	e098      	b.n	8004dea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004cb8:	4b4f      	ldr	r3, [pc, #316]	@ (8004df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004cc0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004cc2:	4b4d      	ldr	r3, [pc, #308]	@ (8004df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d028      	beq.n	8004d20 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004cce:	4b4a      	ldr	r3, [pc, #296]	@ (8004df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	099b      	lsrs	r3, r3, #6
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	623b      	str	r3, [r7, #32]
 8004cd8:	627a      	str	r2, [r7, #36]	@ 0x24
 8004cda:	6a3b      	ldr	r3, [r7, #32]
 8004cdc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004ce0:	2100      	movs	r1, #0
 8004ce2:	4b47      	ldr	r3, [pc, #284]	@ (8004e00 <HAL_RCC_GetSysClockFreq+0x188>)
 8004ce4:	fb03 f201 	mul.w	r2, r3, r1
 8004ce8:	2300      	movs	r3, #0
 8004cea:	fb00 f303 	mul.w	r3, r0, r3
 8004cee:	4413      	add	r3, r2
 8004cf0:	4a43      	ldr	r2, [pc, #268]	@ (8004e00 <HAL_RCC_GetSysClockFreq+0x188>)
 8004cf2:	fba0 1202 	umull	r1, r2, r0, r2
 8004cf6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cf8:	460a      	mov	r2, r1
 8004cfa:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004cfc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cfe:	4413      	add	r3, r2
 8004d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d04:	2200      	movs	r2, #0
 8004d06:	61bb      	str	r3, [r7, #24]
 8004d08:	61fa      	str	r2, [r7, #28]
 8004d0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004d0e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004d12:	f7fb fc91 	bl	8000638 <__aeabi_uldivmod>
 8004d16:	4602      	mov	r2, r0
 8004d18:	460b      	mov	r3, r1
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d1e:	e053      	b.n	8004dc8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d20:	4b35      	ldr	r3, [pc, #212]	@ (8004df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	099b      	lsrs	r3, r3, #6
 8004d26:	2200      	movs	r2, #0
 8004d28:	613b      	str	r3, [r7, #16]
 8004d2a:	617a      	str	r2, [r7, #20]
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004d32:	f04f 0b00 	mov.w	fp, #0
 8004d36:	4652      	mov	r2, sl
 8004d38:	465b      	mov	r3, fp
 8004d3a:	f04f 0000 	mov.w	r0, #0
 8004d3e:	f04f 0100 	mov.w	r1, #0
 8004d42:	0159      	lsls	r1, r3, #5
 8004d44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d48:	0150      	lsls	r0, r2, #5
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	ebb2 080a 	subs.w	r8, r2, sl
 8004d52:	eb63 090b 	sbc.w	r9, r3, fp
 8004d56:	f04f 0200 	mov.w	r2, #0
 8004d5a:	f04f 0300 	mov.w	r3, #0
 8004d5e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004d62:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004d66:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004d6a:	ebb2 0408 	subs.w	r4, r2, r8
 8004d6e:	eb63 0509 	sbc.w	r5, r3, r9
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	f04f 0300 	mov.w	r3, #0
 8004d7a:	00eb      	lsls	r3, r5, #3
 8004d7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d80:	00e2      	lsls	r2, r4, #3
 8004d82:	4614      	mov	r4, r2
 8004d84:	461d      	mov	r5, r3
 8004d86:	eb14 030a 	adds.w	r3, r4, sl
 8004d8a:	603b      	str	r3, [r7, #0]
 8004d8c:	eb45 030b 	adc.w	r3, r5, fp
 8004d90:	607b      	str	r3, [r7, #4]
 8004d92:	f04f 0200 	mov.w	r2, #0
 8004d96:	f04f 0300 	mov.w	r3, #0
 8004d9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004d9e:	4629      	mov	r1, r5
 8004da0:	028b      	lsls	r3, r1, #10
 8004da2:	4621      	mov	r1, r4
 8004da4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004da8:	4621      	mov	r1, r4
 8004daa:	028a      	lsls	r2, r1, #10
 8004dac:	4610      	mov	r0, r2
 8004dae:	4619      	mov	r1, r3
 8004db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004db2:	2200      	movs	r2, #0
 8004db4:	60bb      	str	r3, [r7, #8]
 8004db6:	60fa      	str	r2, [r7, #12]
 8004db8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004dbc:	f7fb fc3c 	bl	8000638 <__aeabi_uldivmod>
 8004dc0:	4602      	mov	r2, r0
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	4613      	mov	r3, r2
 8004dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8004dca:	685b      	ldr	r3, [r3, #4]
 8004dcc:	0c1b      	lsrs	r3, r3, #16
 8004dce:	f003 0303 	and.w	r3, r3, #3
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	005b      	lsls	r3, r3, #1
 8004dd6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004dd8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004de2:	e002      	b.n	8004dea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004de4:	4b05      	ldr	r3, [pc, #20]	@ (8004dfc <HAL_RCC_GetSysClockFreq+0x184>)
 8004de6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004de8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3740      	adds	r7, #64	@ 0x40
 8004df0:	46bd      	mov	sp, r7
 8004df2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004df6:	bf00      	nop
 8004df8:	40023800 	.word	0x40023800
 8004dfc:	00f42400 	.word	0x00f42400
 8004e00:	017d7840 	.word	0x017d7840

08004e04 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e08:	4b03      	ldr	r3, [pc, #12]	@ (8004e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr
 8004e16:	bf00      	nop
 8004e18:	20000020 	.word	0x20000020

08004e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004e20:	f7ff fff0 	bl	8004e04 <HAL_RCC_GetHCLKFreq>
 8004e24:	4602      	mov	r2, r0
 8004e26:	4b05      	ldr	r3, [pc, #20]	@ (8004e3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	0a9b      	lsrs	r3, r3, #10
 8004e2c:	f003 0307 	and.w	r3, r3, #7
 8004e30:	4903      	ldr	r1, [pc, #12]	@ (8004e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004e32:	5ccb      	ldrb	r3, [r1, r3]
 8004e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e38:	4618      	mov	r0, r3
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	40023800 	.word	0x40023800
 8004e40:	08008318 	.word	0x08008318

08004e44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004e48:	f7ff ffdc 	bl	8004e04 <HAL_RCC_GetHCLKFreq>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	4b05      	ldr	r3, [pc, #20]	@ (8004e64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	0b5b      	lsrs	r3, r3, #13
 8004e54:	f003 0307 	and.w	r3, r3, #7
 8004e58:	4903      	ldr	r1, [pc, #12]	@ (8004e68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e5a:	5ccb      	ldrb	r3, [r1, r3]
 8004e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	bd80      	pop	{r7, pc}
 8004e64:	40023800 	.word	0x40023800
 8004e68:	08008318 	.word	0x08008318

08004e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b088      	sub	sp, #32
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8004e74:	2300      	movs	r3, #0
 8004e76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8004e78:	2300      	movs	r3, #0
 8004e7a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8004e80:	2300      	movs	r3, #0
 8004e82:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8004e84:	2300      	movs	r3, #0
 8004e86:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f003 0301 	and.w	r3, r3, #1
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d012      	beq.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004e94:	4b69      	ldr	r3, [pc, #420]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	4a68      	ldr	r2, [pc, #416]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004e9a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004e9e:	6093      	str	r3, [r2, #8]
 8004ea0:	4b66      	ldr	r3, [pc, #408]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ea2:	689a      	ldr	r2, [r3, #8]
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ea8:	4964      	ldr	r1, [pc, #400]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d101      	bne.n	8004eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d017      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ecc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed4:	4959      	ldr	r1, [pc, #356]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ee0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ee4:	d101      	bne.n	8004eea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d101      	bne.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d017      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004f02:	4b4e      	ldr	r3, [pc, #312]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004f08:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f10:	494a      	ldr	r1, [pc, #296]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f20:	d101      	bne.n	8004f26 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8004f22:	2301      	movs	r3, #1
 8004f24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d101      	bne.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d001      	beq.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0320 	and.w	r3, r3, #32
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f000 808b 	beq.w	8005066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f50:	4b3a      	ldr	r3, [pc, #232]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f54:	4a39      	ldr	r2, [pc, #228]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f5c:	4b37      	ldr	r3, [pc, #220]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f64:	60bb      	str	r3, [r7, #8]
 8004f66:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8004f68:	4b35      	ldr	r3, [pc, #212]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a34      	ldr	r2, [pc, #208]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f74:	f7fe f9e6 	bl	8003344 <HAL_GetTick>
 8004f78:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f7a:	e008      	b.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f7c:	f7fe f9e2 	bl	8003344 <HAL_GetTick>
 8004f80:	4602      	mov	r2, r0
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	1ad3      	subs	r3, r2, r3
 8004f86:	2b64      	cmp	r3, #100	@ 0x64
 8004f88:	d901      	bls.n	8004f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8004f8a:	2303      	movs	r3, #3
 8004f8c:	e357      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8004f8e:	4b2c      	ldr	r3, [pc, #176]	@ (8005040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d0f0      	beq.n	8004f7c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f9a:	4b28      	ldr	r3, [pc, #160]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fa2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fa4:	693b      	ldr	r3, [r7, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d035      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	429a      	cmp	r2, r3
 8004fb6:	d02e      	beq.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fb8:	4b20      	ldr	r3, [pc, #128]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fc0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fcc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fce:	4b1b      	ldr	r3, [pc, #108]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004fd8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004fda:	4a18      	ldr	r2, [pc, #96]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004fe0:	4b16      	ldr	r3, [pc, #88]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d114      	bne.n	8005016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fec:	f7fe f9aa 	bl	8003344 <HAL_GetTick>
 8004ff0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ff2:	e00a      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ff4:	f7fe f9a6 	bl	8003344 <HAL_GetTick>
 8004ff8:	4602      	mov	r2, r0
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005002:	4293      	cmp	r3, r2
 8005004:	d901      	bls.n	800500a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005006:	2303      	movs	r3, #3
 8005008:	e319      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800500a:	4b0c      	ldr	r3, [pc, #48]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800500c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500e:	f003 0302 	and.w	r3, r3, #2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d0ee      	beq.n	8004ff4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800501a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800501e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005022:	d111      	bne.n	8005048 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005024:	4b05      	ldr	r3, [pc, #20]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005030:	4b04      	ldr	r3, [pc, #16]	@ (8005044 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005032:	400b      	ands	r3, r1
 8005034:	4901      	ldr	r1, [pc, #4]	@ (800503c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005036:	4313      	orrs	r3, r2
 8005038:	608b      	str	r3, [r1, #8]
 800503a:	e00b      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800503c:	40023800 	.word	0x40023800
 8005040:	40007000 	.word	0x40007000
 8005044:	0ffffcff 	.word	0x0ffffcff
 8005048:	4baa      	ldr	r3, [pc, #680]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	4aa9      	ldr	r2, [pc, #676]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800504e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005052:	6093      	str	r3, [r2, #8]
 8005054:	4ba7      	ldr	r3, [pc, #668]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005056:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800505c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005060:	49a4      	ldr	r1, [pc, #656]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005062:	4313      	orrs	r3, r2
 8005064:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f003 0310 	and.w	r3, r3, #16
 800506e:	2b00      	cmp	r3, #0
 8005070:	d010      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005072:	4ba0      	ldr	r3, [pc, #640]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005074:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005078:	4a9e      	ldr	r2, [pc, #632]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800507a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800507e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005082:	4b9c      	ldr	r3, [pc, #624]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005084:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508c:	4999      	ldr	r1, [pc, #612]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800508e:	4313      	orrs	r3, r2
 8005090:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00a      	beq.n	80050b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80050a0:	4b94      	ldr	r3, [pc, #592]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050a6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050ae:	4991      	ldr	r1, [pc, #580]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050b0:	4313      	orrs	r3, r2
 80050b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00a      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80050c2:	4b8c      	ldr	r3, [pc, #560]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050d0:	4988      	ldr	r1, [pc, #544]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00a      	beq.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050e4:	4b83      	ldr	r3, [pc, #524]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80050f2:	4980      	ldr	r1, [pc, #512]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d00a      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005106:	4b7b      	ldr	r3, [pc, #492]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800510c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005114:	4977      	ldr	r1, [pc, #476]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005116:	4313      	orrs	r3, r2
 8005118:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005124:	2b00      	cmp	r3, #0
 8005126:	d00a      	beq.n	800513e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005128:	4b72      	ldr	r3, [pc, #456]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800512a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800512e:	f023 0203 	bic.w	r2, r3, #3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005136:	496f      	ldr	r1, [pc, #444]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005138:	4313      	orrs	r3, r2
 800513a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005146:	2b00      	cmp	r3, #0
 8005148:	d00a      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800514a:	4b6a      	ldr	r3, [pc, #424]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800514c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005150:	f023 020c 	bic.w	r2, r3, #12
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005158:	4966      	ldr	r1, [pc, #408]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800515a:	4313      	orrs	r3, r2
 800515c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800516c:	4b61      	ldr	r3, [pc, #388]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800516e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005172:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800517a:	495e      	ldr	r1, [pc, #376]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800517c:	4313      	orrs	r3, r2
 800517e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00a      	beq.n	80051a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800518e:	4b59      	ldr	r3, [pc, #356]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005194:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800519c:	4955      	ldr	r1, [pc, #340]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80051b0:	4b50      	ldr	r3, [pc, #320]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051b6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051be:	494d      	ldr	r1, [pc, #308]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80051d2:	4b48      	ldr	r3, [pc, #288]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051d8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051e0:	4944      	ldr	r1, [pc, #272]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00a      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80051f4:	4b3f      	ldr	r3, [pc, #252]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80051f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80051fa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005202:	493c      	ldr	r1, [pc, #240]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005204:	4313      	orrs	r3, r2
 8005206:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005216:	4b37      	ldr	r3, [pc, #220]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800521c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005224:	4933      	ldr	r1, [pc, #204]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005226:	4313      	orrs	r3, r2
 8005228:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00a      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005238:	4b2e      	ldr	r3, [pc, #184]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800523a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800523e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005246:	492b      	ldr	r1, [pc, #172]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d011      	beq.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800525a:	4b26      	ldr	r3, [pc, #152]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800525c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005260:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005268:	4922      	ldr	r1, [pc, #136]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800526a:	4313      	orrs	r3, r2
 800526c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005278:	d101      	bne.n	800527e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800527a:	2301      	movs	r3, #1
 800527c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f003 0308 	and.w	r3, r3, #8
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800528a:	2301      	movs	r3, #1
 800528c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d00a      	beq.n	80052b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800529a:	4b16      	ldr	r3, [pc, #88]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800529c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052a0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80052a8:	4912      	ldr	r1, [pc, #72]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d00b      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80052bc:	4b0d      	ldr	r3, [pc, #52]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052c2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052cc:	4909      	ldr	r1, [pc, #36]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052ce:	4313      	orrs	r3, r2
 80052d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80052d4:	69fb      	ldr	r3, [r7, #28]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d006      	beq.n	80052e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	f000 80d9 	beq.w	800549a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80052e8:	4b02      	ldr	r3, [pc, #8]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a01      	ldr	r2, [pc, #4]	@ (80052f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80052f2:	e001      	b.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80052f4:	40023800 	.word	0x40023800
 80052f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80052fa:	f7fe f823 	bl	8003344 <HAL_GetTick>
 80052fe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005300:	e008      	b.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005302:	f7fe f81f 	bl	8003344 <HAL_GetTick>
 8005306:	4602      	mov	r2, r0
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	1ad3      	subs	r3, r2, r3
 800530c:	2b64      	cmp	r3, #100	@ 0x64
 800530e:	d901      	bls.n	8005314 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005310:	2303      	movs	r3, #3
 8005312:	e194      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005314:	4b6c      	ldr	r3, [pc, #432]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800531c:	2b00      	cmp	r3, #0
 800531e:	d1f0      	bne.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f003 0301 	and.w	r3, r3, #1
 8005328:	2b00      	cmp	r3, #0
 800532a:	d021      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005330:	2b00      	cmp	r3, #0
 8005332:	d11d      	bne.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005334:	4b64      	ldr	r3, [pc, #400]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005336:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800533a:	0c1b      	lsrs	r3, r3, #16
 800533c:	f003 0303 	and.w	r3, r3, #3
 8005340:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005342:	4b61      	ldr	r3, [pc, #388]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005344:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005348:	0e1b      	lsrs	r3, r3, #24
 800534a:	f003 030f 	and.w	r3, r3, #15
 800534e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	019a      	lsls	r2, r3, #6
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	041b      	lsls	r3, r3, #16
 800535a:	431a      	orrs	r2, r3
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	061b      	lsls	r3, r3, #24
 8005360:	431a      	orrs	r2, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	071b      	lsls	r3, r3, #28
 8005368:	4957      	ldr	r1, [pc, #348]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800536a:	4313      	orrs	r3, r2
 800536c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005378:	2b00      	cmp	r3, #0
 800537a:	d004      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005380:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005384:	d00a      	beq.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800538e:	2b00      	cmp	r3, #0
 8005390:	d02e      	beq.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005396:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800539a:	d129      	bne.n	80053f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800539c:	4b4a      	ldr	r3, [pc, #296]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800539e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053a2:	0c1b      	lsrs	r3, r3, #16
 80053a4:	f003 0303 	and.w	r3, r3, #3
 80053a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80053aa:	4b47      	ldr	r3, [pc, #284]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80053b0:	0f1b      	lsrs	r3, r3, #28
 80053b2:	f003 0307 	and.w	r3, r3, #7
 80053b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	685b      	ldr	r3, [r3, #4]
 80053bc:	019a      	lsls	r2, r3, #6
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	041b      	lsls	r3, r3, #16
 80053c2:	431a      	orrs	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	68db      	ldr	r3, [r3, #12]
 80053c8:	061b      	lsls	r3, r3, #24
 80053ca:	431a      	orrs	r2, r3
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	071b      	lsls	r3, r3, #28
 80053d0:	493d      	ldr	r1, [pc, #244]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80053d8:	4b3b      	ldr	r3, [pc, #236]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80053de:	f023 021f 	bic.w	r2, r3, #31
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e6:	3b01      	subs	r3, #1
 80053e8:	4937      	ldr	r1, [pc, #220]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053ea:	4313      	orrs	r3, r2
 80053ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d01d      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80053fc:	4b32      	ldr	r3, [pc, #200]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80053fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005402:	0e1b      	lsrs	r3, r3, #24
 8005404:	f003 030f 	and.w	r3, r3, #15
 8005408:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800540a:	4b2f      	ldr	r3, [pc, #188]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800540c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005410:	0f1b      	lsrs	r3, r3, #28
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	019a      	lsls	r2, r3, #6
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	041b      	lsls	r3, r3, #16
 8005424:	431a      	orrs	r2, r3
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	061b      	lsls	r3, r3, #24
 800542a:	431a      	orrs	r2, r3
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	071b      	lsls	r3, r3, #28
 8005430:	4925      	ldr	r1, [pc, #148]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005432:	4313      	orrs	r3, r2
 8005434:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005440:	2b00      	cmp	r3, #0
 8005442:	d011      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	685b      	ldr	r3, [r3, #4]
 8005448:	019a      	lsls	r2, r3, #6
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	041b      	lsls	r3, r3, #16
 8005450:	431a      	orrs	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	061b      	lsls	r3, r3, #24
 8005458:	431a      	orrs	r2, r3
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	689b      	ldr	r3, [r3, #8]
 800545e:	071b      	lsls	r3, r3, #28
 8005460:	4919      	ldr	r1, [pc, #100]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005462:	4313      	orrs	r3, r2
 8005464:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005468:	4b17      	ldr	r3, [pc, #92]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a16      	ldr	r2, [pc, #88]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800546e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005472:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005474:	f7fd ff66 	bl	8003344 <HAL_GetTick>
 8005478:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800547a:	e008      	b.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800547c:	f7fd ff62 	bl	8003344 <HAL_GetTick>
 8005480:	4602      	mov	r2, r0
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	1ad3      	subs	r3, r2, r3
 8005486:	2b64      	cmp	r3, #100	@ 0x64
 8005488:	d901      	bls.n	800548e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800548a:	2303      	movs	r3, #3
 800548c:	e0d7      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800548e:	4b0e      	ldr	r3, [pc, #56]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005496:	2b00      	cmp	r3, #0
 8005498:	d0f0      	beq.n	800547c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	2b01      	cmp	r3, #1
 800549e:	f040 80cd 	bne.w	800563c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80054a2:	4b09      	ldr	r3, [pc, #36]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	4a08      	ldr	r2, [pc, #32]	@ (80054c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054ae:	f7fd ff49 	bl	8003344 <HAL_GetTick>
 80054b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054b4:	e00a      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80054b6:	f7fd ff45 	bl	8003344 <HAL_GetTick>
 80054ba:	4602      	mov	r2, r0
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	1ad3      	subs	r3, r2, r3
 80054c0:	2b64      	cmp	r3, #100	@ 0x64
 80054c2:	d903      	bls.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054c4:	2303      	movs	r3, #3
 80054c6:	e0ba      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80054c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80054cc:	4b5e      	ldr	r3, [pc, #376]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054d8:	d0ed      	beq.n	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d003      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x682>
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d009      	beq.n	8005502 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d02e      	beq.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d12a      	bne.n	8005558 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005502:	4b51      	ldr	r3, [pc, #324]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005508:	0c1b      	lsrs	r3, r3, #16
 800550a:	f003 0303 	and.w	r3, r3, #3
 800550e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005510:	4b4d      	ldr	r3, [pc, #308]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005516:	0f1b      	lsrs	r3, r3, #28
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	019a      	lsls	r2, r3, #6
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	041b      	lsls	r3, r3, #16
 8005528:	431a      	orrs	r2, r3
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	699b      	ldr	r3, [r3, #24]
 800552e:	061b      	lsls	r3, r3, #24
 8005530:	431a      	orrs	r2, r3
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	071b      	lsls	r3, r3, #28
 8005536:	4944      	ldr	r1, [pc, #272]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005538:	4313      	orrs	r3, r2
 800553a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800553e:	4b42      	ldr	r3, [pc, #264]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005540:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005544:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800554c:	3b01      	subs	r3, #1
 800554e:	021b      	lsls	r3, r3, #8
 8005550:	493d      	ldr	r1, [pc, #244]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005552:	4313      	orrs	r3, r2
 8005554:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d022      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005568:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800556c:	d11d      	bne.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800556e:	4b36      	ldr	r3, [pc, #216]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005574:	0e1b      	lsrs	r3, r3, #24
 8005576:	f003 030f 	and.w	r3, r3, #15
 800557a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800557c:	4b32      	ldr	r3, [pc, #200]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800557e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005582:	0f1b      	lsrs	r3, r3, #28
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	695b      	ldr	r3, [r3, #20]
 800558e:	019a      	lsls	r2, r3, #6
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6a1b      	ldr	r3, [r3, #32]
 8005594:	041b      	lsls	r3, r3, #16
 8005596:	431a      	orrs	r2, r3
 8005598:	693b      	ldr	r3, [r7, #16]
 800559a:	061b      	lsls	r3, r3, #24
 800559c:	431a      	orrs	r2, r3
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	071b      	lsls	r3, r3, #28
 80055a2:	4929      	ldr	r1, [pc, #164]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055a4:	4313      	orrs	r3, r2
 80055a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0308 	and.w	r3, r3, #8
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d028      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80055b6:	4b24      	ldr	r3, [pc, #144]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055bc:	0e1b      	lsrs	r3, r3, #24
 80055be:	f003 030f 	and.w	r3, r3, #15
 80055c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80055c4:	4b20      	ldr	r3, [pc, #128]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055ca:	0c1b      	lsrs	r3, r3, #16
 80055cc:	f003 0303 	and.w	r3, r3, #3
 80055d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	695b      	ldr	r3, [r3, #20]
 80055d6:	019a      	lsls	r2, r3, #6
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	041b      	lsls	r3, r3, #16
 80055dc:	431a      	orrs	r2, r3
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	061b      	lsls	r3, r3, #24
 80055e2:	431a      	orrs	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	69db      	ldr	r3, [r3, #28]
 80055e8:	071b      	lsls	r3, r3, #28
 80055ea:	4917      	ldr	r1, [pc, #92]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055ec:	4313      	orrs	r3, r2
 80055ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80055f2:	4b15      	ldr	r3, [pc, #84]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80055f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005600:	4911      	ldr	r1, [pc, #68]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005602:	4313      	orrs	r3, r2
 8005604:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005608:	4b0f      	ldr	r3, [pc, #60]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	4a0e      	ldr	r2, [pc, #56]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800560e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005612:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005614:	f7fd fe96 	bl	8003344 <HAL_GetTick>
 8005618:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800561a:	e008      	b.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800561c:	f7fd fe92 	bl	8003344 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	2b64      	cmp	r3, #100	@ 0x64
 8005628:	d901      	bls.n	800562e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800562a:	2303      	movs	r3, #3
 800562c:	e007      	b.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800562e:	4b06      	ldr	r3, [pc, #24]	@ (8005648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005636:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800563a:	d1ef      	bne.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800563c:	2300      	movs	r3, #0
}
 800563e:	4618      	mov	r0, r3
 8005640:	3720      	adds	r7, #32
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	40023800 	.word	0x40023800

0800564c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b084      	sub	sp, #16
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e09d      	b.n	800579a <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005662:	2b00      	cmp	r3, #0
 8005664:	d108      	bne.n	8005678 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800566e:	d009      	beq.n	8005684 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	61da      	str	r2, [r3, #28]
 8005676:	e005      	b.n	8005684 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2200      	movs	r2, #0
 800567c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2200      	movs	r2, #0
 8005688:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005690:	b2db      	uxtb	r3, r3
 8005692:	2b00      	cmp	r3, #0
 8005694:	d106      	bne.n	80056a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800569e:	6878      	ldr	r0, [r7, #4]
 80056a0:	f7fb fdc8 	bl	8001234 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2202      	movs	r2, #2
 80056a8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056ba:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056c4:	d902      	bls.n	80056cc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056c6:	2300      	movs	r3, #0
 80056c8:	60fb      	str	r3, [r7, #12]
 80056ca:	e002      	b.n	80056d2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056cc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80056d0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	68db      	ldr	r3, [r3, #12]
 80056d6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80056da:	d007      	beq.n	80056ec <HAL_SPI_Init+0xa0>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80056e4:	d002      	beq.n	80056ec <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80056fc:	431a      	orrs	r2, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	691b      	ldr	r3, [r3, #16]
 8005702:	f003 0302 	and.w	r3, r3, #2
 8005706:	431a      	orrs	r2, r3
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	695b      	ldr	r3, [r3, #20]
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	431a      	orrs	r2, r3
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800571a:	431a      	orrs	r2, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	69db      	ldr	r3, [r3, #28]
 8005720:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005724:	431a      	orrs	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6a1b      	ldr	r3, [r3, #32]
 800572a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800572e:	ea42 0103 	orr.w	r1, r2, r3
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005736:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	430a      	orrs	r2, r1
 8005740:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	699b      	ldr	r3, [r3, #24]
 8005746:	0c1b      	lsrs	r3, r3, #16
 8005748:	f003 0204 	and.w	r2, r3, #4
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005750:	f003 0310 	and.w	r3, r3, #16
 8005754:	431a      	orrs	r2, r3
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800575a:	f003 0308 	and.w	r3, r3, #8
 800575e:	431a      	orrs	r2, r3
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	68db      	ldr	r3, [r3, #12]
 8005764:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8005768:	ea42 0103 	orr.w	r1, r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	430a      	orrs	r2, r1
 8005778:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	69da      	ldr	r2, [r3, #28]
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005788:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2200      	movs	r2, #0
 800578e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	2201      	movs	r2, #1
 8005794:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3710      	adds	r7, #16
 800579e:	46bd      	mov	sp, r7
 80057a0:	bd80      	pop	{r7, pc}

080057a2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b082      	sub	sp, #8
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e049      	b.n	8005848 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057ba:	b2db      	uxtb	r3, r3
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d106      	bne.n	80057ce <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f7fb fed9 	bl	8001580 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2202      	movs	r2, #2
 80057d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	3304      	adds	r3, #4
 80057de:	4619      	mov	r1, r3
 80057e0:	4610      	mov	r0, r2
 80057e2:	f000 faa7 	bl	8005d34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2201      	movs	r2, #1
 80057ea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2201      	movs	r2, #1
 80057f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2201      	movs	r2, #1
 80057fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2201      	movs	r2, #1
 8005802:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2201      	movs	r2, #1
 800580a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2201      	movs	r2, #1
 8005812:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2201      	movs	r2, #1
 800581a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2201      	movs	r2, #1
 8005822:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2201      	movs	r2, #1
 800582a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2201      	movs	r2, #1
 8005832:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	2201      	movs	r2, #1
 800583a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2201      	movs	r2, #1
 8005842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005846:	2300      	movs	r3, #0
}
 8005848:	4618      	mov	r0, r3
 800584a:	3708      	adds	r7, #8
 800584c:	46bd      	mov	sp, r7
 800584e:	bd80      	pop	{r7, pc}

08005850 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800585e:	b2db      	uxtb	r3, r3
 8005860:	2b01      	cmp	r3, #1
 8005862:	d001      	beq.n	8005868 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	e054      	b.n	8005912 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2202      	movs	r2, #2
 800586c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68da      	ldr	r2, [r3, #12]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f042 0201 	orr.w	r2, r2, #1
 800587e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a26      	ldr	r2, [pc, #152]	@ (8005920 <HAL_TIM_Base_Start_IT+0xd0>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d022      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x80>
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005892:	d01d      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x80>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4a22      	ldr	r2, [pc, #136]	@ (8005924 <HAL_TIM_Base_Start_IT+0xd4>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d018      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x80>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	4a21      	ldr	r2, [pc, #132]	@ (8005928 <HAL_TIM_Base_Start_IT+0xd8>)
 80058a4:	4293      	cmp	r3, r2
 80058a6:	d013      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x80>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	4a1f      	ldr	r2, [pc, #124]	@ (800592c <HAL_TIM_Base_Start_IT+0xdc>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d00e      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x80>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005930 <HAL_TIM_Base_Start_IT+0xe0>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d009      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x80>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005934 <HAL_TIM_Base_Start_IT+0xe4>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d004      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x80>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a1b      	ldr	r2, [pc, #108]	@ (8005938 <HAL_TIM_Base_Start_IT+0xe8>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d115      	bne.n	80058fc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	689a      	ldr	r2, [r3, #8]
 80058d6:	4b19      	ldr	r3, [pc, #100]	@ (800593c <HAL_TIM_Base_Start_IT+0xec>)
 80058d8:	4013      	ands	r3, r2
 80058da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	2b06      	cmp	r3, #6
 80058e0:	d015      	beq.n	800590e <HAL_TIM_Base_Start_IT+0xbe>
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058e8:	d011      	beq.n	800590e <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f042 0201 	orr.w	r2, r2, #1
 80058f8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058fa:	e008      	b.n	800590e <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f042 0201 	orr.w	r2, r2, #1
 800590a:	601a      	str	r2, [r3, #0]
 800590c:	e000      	b.n	8005910 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800590e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	40010000 	.word	0x40010000
 8005924:	40000400 	.word	0x40000400
 8005928:	40000800 	.word	0x40000800
 800592c:	40000c00 	.word	0x40000c00
 8005930:	40010400 	.word	0x40010400
 8005934:	40014000 	.word	0x40014000
 8005938:	40001800 	.word	0x40001800
 800593c:	00010007 	.word	0x00010007

08005940 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b084      	sub	sp, #16
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	f003 0302 	and.w	r3, r3, #2
 800595e:	2b00      	cmp	r3, #0
 8005960:	d020      	beq.n	80059a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f003 0302 	and.w	r3, r3, #2
 8005968:	2b00      	cmp	r3, #0
 800596a:	d01b      	beq.n	80059a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f06f 0202 	mvn.w	r2, #2
 8005974:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2201      	movs	r2, #1
 800597a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	699b      	ldr	r3, [r3, #24]
 8005982:	f003 0303 	and.w	r3, r3, #3
 8005986:	2b00      	cmp	r3, #0
 8005988:	d003      	beq.n	8005992 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f000 f9b4 	bl	8005cf8 <HAL_TIM_IC_CaptureCallback>
 8005990:	e005      	b.n	800599e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005992:	6878      	ldr	r0, [r7, #4]
 8005994:	f000 f9a6 	bl	8005ce4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f9b7 	bl	8005d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2200      	movs	r2, #0
 80059a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	f003 0304 	and.w	r3, r3, #4
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d020      	beq.n	80059f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f003 0304 	and.w	r3, r3, #4
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d01b      	beq.n	80059f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f06f 0204 	mvn.w	r2, #4
 80059c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2202      	movs	r2, #2
 80059c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699b      	ldr	r3, [r3, #24]
 80059ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d003      	beq.n	80059de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f000 f98e 	bl	8005cf8 <HAL_TIM_IC_CaptureCallback>
 80059dc:	e005      	b.n	80059ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f000 f980 	bl	8005ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 f991 	bl	8005d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2200      	movs	r2, #0
 80059ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	f003 0308 	and.w	r3, r3, #8
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d020      	beq.n	8005a3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f003 0308 	and.w	r3, r3, #8
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d01b      	beq.n	8005a3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f06f 0208 	mvn.w	r2, #8
 8005a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2204      	movs	r2, #4
 8005a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	69db      	ldr	r3, [r3, #28]
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f968 	bl	8005cf8 <HAL_TIM_IC_CaptureCallback>
 8005a28:	e005      	b.n	8005a36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f000 f95a 	bl	8005ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 f96b 	bl	8005d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	f003 0310 	and.w	r3, r3, #16
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d020      	beq.n	8005a88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f003 0310 	and.w	r3, r3, #16
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d01b      	beq.n	8005a88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f06f 0210 	mvn.w	r2, #16
 8005a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2208      	movs	r2, #8
 8005a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	69db      	ldr	r3, [r3, #28]
 8005a66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 f942 	bl	8005cf8 <HAL_TIM_IC_CaptureCallback>
 8005a74:	e005      	b.n	8005a82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f000 f934 	bl	8005ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 f945 	bl	8005d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	f003 0301 	and.w	r3, r3, #1
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d00c      	beq.n	8005aac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f003 0301 	and.w	r3, r3, #1
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d007      	beq.n	8005aac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f06f 0201 	mvn.w	r2, #1
 8005aa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f7fb fb2c 	bl	8001104 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d104      	bne.n	8005ac0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005ab6:	68bb      	ldr	r3, [r7, #8]
 8005ab8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d00c      	beq.n	8005ada <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d007      	beq.n	8005ada <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005ad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 fb0b 	bl	80060f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00c      	beq.n	8005afe <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d007      	beq.n	8005afe <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005af6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005af8:	6878      	ldr	r0, [r7, #4]
 8005afa:	f000 fb03 	bl	8006104 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00c      	beq.n	8005b22 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d007      	beq.n	8005b22 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b1c:	6878      	ldr	r0, [r7, #4]
 8005b1e:	f000 f8ff 	bl	8005d20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	f003 0320 	and.w	r3, r3, #32
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d00c      	beq.n	8005b46 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 0320 	and.w	r3, r3, #32
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d007      	beq.n	8005b46 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f06f 0220 	mvn.w	r2, #32
 8005b3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 facb 	bl	80060dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b46:	bf00      	nop
 8005b48:	3710      	adds	r7, #16
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bd80      	pop	{r7, pc}
	...

08005b50 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d101      	bne.n	8005b6c <HAL_TIM_ConfigClockSource+0x1c>
 8005b68:	2302      	movs	r3, #2
 8005b6a:	e0b4      	b.n	8005cd6 <HAL_TIM_ConfigClockSource+0x186>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2202      	movs	r2, #2
 8005b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	4b56      	ldr	r3, [pc, #344]	@ (8005ce0 <HAL_TIM_ConfigClockSource+0x190>)
 8005b88:	4013      	ands	r3, r2
 8005b8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b92:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	68ba      	ldr	r2, [r7, #8]
 8005b9a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b9c:	683b      	ldr	r3, [r7, #0]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ba4:	d03e      	beq.n	8005c24 <HAL_TIM_ConfigClockSource+0xd4>
 8005ba6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005baa:	f200 8087 	bhi.w	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
 8005bae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bb2:	f000 8086 	beq.w	8005cc2 <HAL_TIM_ConfigClockSource+0x172>
 8005bb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bba:	d87f      	bhi.n	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
 8005bbc:	2b70      	cmp	r3, #112	@ 0x70
 8005bbe:	d01a      	beq.n	8005bf6 <HAL_TIM_ConfigClockSource+0xa6>
 8005bc0:	2b70      	cmp	r3, #112	@ 0x70
 8005bc2:	d87b      	bhi.n	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
 8005bc4:	2b60      	cmp	r3, #96	@ 0x60
 8005bc6:	d050      	beq.n	8005c6a <HAL_TIM_ConfigClockSource+0x11a>
 8005bc8:	2b60      	cmp	r3, #96	@ 0x60
 8005bca:	d877      	bhi.n	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
 8005bcc:	2b50      	cmp	r3, #80	@ 0x50
 8005bce:	d03c      	beq.n	8005c4a <HAL_TIM_ConfigClockSource+0xfa>
 8005bd0:	2b50      	cmp	r3, #80	@ 0x50
 8005bd2:	d873      	bhi.n	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
 8005bd4:	2b40      	cmp	r3, #64	@ 0x40
 8005bd6:	d058      	beq.n	8005c8a <HAL_TIM_ConfigClockSource+0x13a>
 8005bd8:	2b40      	cmp	r3, #64	@ 0x40
 8005bda:	d86f      	bhi.n	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
 8005bdc:	2b30      	cmp	r3, #48	@ 0x30
 8005bde:	d064      	beq.n	8005caa <HAL_TIM_ConfigClockSource+0x15a>
 8005be0:	2b30      	cmp	r3, #48	@ 0x30
 8005be2:	d86b      	bhi.n	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
 8005be4:	2b20      	cmp	r3, #32
 8005be6:	d060      	beq.n	8005caa <HAL_TIM_ConfigClockSource+0x15a>
 8005be8:	2b20      	cmp	r3, #32
 8005bea:	d867      	bhi.n	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d05c      	beq.n	8005caa <HAL_TIM_ConfigClockSource+0x15a>
 8005bf0:	2b10      	cmp	r3, #16
 8005bf2:	d05a      	beq.n	8005caa <HAL_TIM_ConfigClockSource+0x15a>
 8005bf4:	e062      	b.n	8005cbc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c06:	f000 f9bb 	bl	8005f80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68ba      	ldr	r2, [r7, #8]
 8005c20:	609a      	str	r2, [r3, #8]
      break;
 8005c22:	e04f      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c34:	f000 f9a4 	bl	8005f80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	689a      	ldr	r2, [r3, #8]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c46:	609a      	str	r2, [r3, #8]
      break;
 8005c48:	e03c      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c52:	683b      	ldr	r3, [r7, #0]
 8005c54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c56:	461a      	mov	r2, r3
 8005c58:	f000 f918 	bl	8005e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2150      	movs	r1, #80	@ 0x50
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 f971 	bl	8005f4a <TIM_ITRx_SetConfig>
      break;
 8005c68:	e02c      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c76:	461a      	mov	r2, r3
 8005c78:	f000 f937 	bl	8005eea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	2160      	movs	r1, #96	@ 0x60
 8005c82:	4618      	mov	r0, r3
 8005c84:	f000 f961 	bl	8005f4a <TIM_ITRx_SetConfig>
      break;
 8005c88:	e01c      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c96:	461a      	mov	r2, r3
 8005c98:	f000 f8f8 	bl	8005e8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	2140      	movs	r1, #64	@ 0x40
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	f000 f951 	bl	8005f4a <TIM_ITRx_SetConfig>
      break;
 8005ca8:	e00c      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	4610      	mov	r0, r2
 8005cb6:	f000 f948 	bl	8005f4a <TIM_ITRx_SetConfig>
      break;
 8005cba:	e003      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cbc:	2301      	movs	r3, #1
 8005cbe:	73fb      	strb	r3, [r7, #15]
      break;
 8005cc0:	e000      	b.n	8005cc4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cc2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2201      	movs	r2, #1
 8005cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	fffeff88 	.word	0xfffeff88

08005ce4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b085      	sub	sp, #20
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	4a46      	ldr	r2, [pc, #280]	@ (8005e60 <TIM_Base_SetConfig+0x12c>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d013      	beq.n	8005d74 <TIM_Base_SetConfig+0x40>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d52:	d00f      	beq.n	8005d74 <TIM_Base_SetConfig+0x40>
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	4a43      	ldr	r2, [pc, #268]	@ (8005e64 <TIM_Base_SetConfig+0x130>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d00b      	beq.n	8005d74 <TIM_Base_SetConfig+0x40>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	4a42      	ldr	r2, [pc, #264]	@ (8005e68 <TIM_Base_SetConfig+0x134>)
 8005d60:	4293      	cmp	r3, r2
 8005d62:	d007      	beq.n	8005d74 <TIM_Base_SetConfig+0x40>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	4a41      	ldr	r2, [pc, #260]	@ (8005e6c <TIM_Base_SetConfig+0x138>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d003      	beq.n	8005d74 <TIM_Base_SetConfig+0x40>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	4a40      	ldr	r2, [pc, #256]	@ (8005e70 <TIM_Base_SetConfig+0x13c>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d108      	bne.n	8005d86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	685b      	ldr	r3, [r3, #4]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	4313      	orrs	r3, r2
 8005d84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	4a35      	ldr	r2, [pc, #212]	@ (8005e60 <TIM_Base_SetConfig+0x12c>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d02b      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d94:	d027      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	4a32      	ldr	r2, [pc, #200]	@ (8005e64 <TIM_Base_SetConfig+0x130>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d023      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	4a31      	ldr	r2, [pc, #196]	@ (8005e68 <TIM_Base_SetConfig+0x134>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d01f      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a30      	ldr	r2, [pc, #192]	@ (8005e6c <TIM_Base_SetConfig+0x138>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d01b      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	4a2f      	ldr	r2, [pc, #188]	@ (8005e70 <TIM_Base_SetConfig+0x13c>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d017      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a2e      	ldr	r2, [pc, #184]	@ (8005e74 <TIM_Base_SetConfig+0x140>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d013      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a2d      	ldr	r2, [pc, #180]	@ (8005e78 <TIM_Base_SetConfig+0x144>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d00f      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	4a2c      	ldr	r2, [pc, #176]	@ (8005e7c <TIM_Base_SetConfig+0x148>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d00b      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4a2b      	ldr	r2, [pc, #172]	@ (8005e80 <TIM_Base_SetConfig+0x14c>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	d007      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	4a2a      	ldr	r2, [pc, #168]	@ (8005e84 <TIM_Base_SetConfig+0x150>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d003      	beq.n	8005de6 <TIM_Base_SetConfig+0xb2>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	4a29      	ldr	r2, [pc, #164]	@ (8005e88 <TIM_Base_SetConfig+0x154>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d108      	bne.n	8005df8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	68fa      	ldr	r2, [r7, #12]
 8005df4:	4313      	orrs	r3, r2
 8005df6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	695b      	ldr	r3, [r3, #20]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	689a      	ldr	r2, [r3, #8]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	681a      	ldr	r2, [r3, #0]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	4a10      	ldr	r2, [pc, #64]	@ (8005e60 <TIM_Base_SetConfig+0x12c>)
 8005e20:	4293      	cmp	r3, r2
 8005e22:	d003      	beq.n	8005e2c <TIM_Base_SetConfig+0xf8>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	4a12      	ldr	r2, [pc, #72]	@ (8005e70 <TIM_Base_SetConfig+0x13c>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d103      	bne.n	8005e34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	691a      	ldr	r2, [r3, #16]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	691b      	ldr	r3, [r3, #16]
 8005e3e:	f003 0301 	and.w	r3, r3, #1
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d105      	bne.n	8005e52 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	691b      	ldr	r3, [r3, #16]
 8005e4a:	f023 0201 	bic.w	r2, r3, #1
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	611a      	str	r2, [r3, #16]
  }
}
 8005e52:	bf00      	nop
 8005e54:	3714      	adds	r7, #20
 8005e56:	46bd      	mov	sp, r7
 8005e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	40010000 	.word	0x40010000
 8005e64:	40000400 	.word	0x40000400
 8005e68:	40000800 	.word	0x40000800
 8005e6c:	40000c00 	.word	0x40000c00
 8005e70:	40010400 	.word	0x40010400
 8005e74:	40014000 	.word	0x40014000
 8005e78:	40014400 	.word	0x40014400
 8005e7c:	40014800 	.word	0x40014800
 8005e80:	40001800 	.word	0x40001800
 8005e84:	40001c00 	.word	0x40001c00
 8005e88:	40002000 	.word	0x40002000

08005e8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b087      	sub	sp, #28
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	6a1b      	ldr	r3, [r3, #32]
 8005e9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	6a1b      	ldr	r3, [r3, #32]
 8005ea2:	f023 0201 	bic.w	r2, r3, #1
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	699b      	ldr	r3, [r3, #24]
 8005eae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005eb0:	693b      	ldr	r3, [r7, #16]
 8005eb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005eb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	011b      	lsls	r3, r3, #4
 8005ebc:	693a      	ldr	r2, [r7, #16]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	f023 030a 	bic.w	r3, r3, #10
 8005ec8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	4313      	orrs	r3, r2
 8005ed0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	693a      	ldr	r2, [r7, #16]
 8005ed6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	621a      	str	r2, [r3, #32]
}
 8005ede:	bf00      	nop
 8005ee0:	371c      	adds	r7, #28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr

08005eea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005eea:	b480      	push	{r7}
 8005eec:	b087      	sub	sp, #28
 8005eee:	af00      	add	r7, sp, #0
 8005ef0:	60f8      	str	r0, [r7, #12]
 8005ef2:	60b9      	str	r1, [r7, #8]
 8005ef4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	f023 0210 	bic.w	r2, r3, #16
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	699b      	ldr	r3, [r3, #24]
 8005f0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f0e:	693b      	ldr	r3, [r7, #16]
 8005f10:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	031b      	lsls	r3, r3, #12
 8005f1a:	693a      	ldr	r2, [r7, #16]
 8005f1c:	4313      	orrs	r3, r2
 8005f1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	011b      	lsls	r3, r3, #4
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	693a      	ldr	r2, [r7, #16]
 8005f36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	697a      	ldr	r2, [r7, #20]
 8005f3c:	621a      	str	r2, [r3, #32]
}
 8005f3e:	bf00      	nop
 8005f40:	371c      	adds	r7, #28
 8005f42:	46bd      	mov	sp, r7
 8005f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f48:	4770      	bx	lr

08005f4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f4a:	b480      	push	{r7}
 8005f4c:	b085      	sub	sp, #20
 8005f4e:	af00      	add	r7, sp, #0
 8005f50:	6078      	str	r0, [r7, #4]
 8005f52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	689b      	ldr	r3, [r3, #8]
 8005f58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f62:	683a      	ldr	r2, [r7, #0]
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	f043 0307 	orr.w	r3, r3, #7
 8005f6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	609a      	str	r2, [r3, #8]
}
 8005f74:	bf00      	nop
 8005f76:	3714      	adds	r7, #20
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f80:	b480      	push	{r7}
 8005f82:	b087      	sub	sp, #28
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
 8005f8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	021a      	lsls	r2, r3, #8
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	431a      	orrs	r2, r3
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	697a      	ldr	r2, [r7, #20]
 8005faa:	4313      	orrs	r3, r2
 8005fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	697a      	ldr	r2, [r7, #20]
 8005fb2:	609a      	str	r2, [r3, #8]
}
 8005fb4:	bf00      	nop
 8005fb6:	371c      	adds	r7, #28
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d101      	bne.n	8005fd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fd4:	2302      	movs	r3, #2
 8005fd6:	e06d      	b.n	80060b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2201      	movs	r2, #1
 8005fdc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2202      	movs	r2, #2
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a30      	ldr	r2, [pc, #192]	@ (80060c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d004      	beq.n	800600c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4a2f      	ldr	r2, [pc, #188]	@ (80060c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006008:	4293      	cmp	r3, r2
 800600a:	d108      	bne.n	800601e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006012:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	4313      	orrs	r3, r2
 800601c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006024:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	68fa      	ldr	r2, [r7, #12]
 800602c:	4313      	orrs	r3, r2
 800602e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a20      	ldr	r2, [pc, #128]	@ (80060c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d022      	beq.n	8006088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800604a:	d01d      	beq.n	8006088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a1d      	ldr	r2, [pc, #116]	@ (80060c8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d018      	beq.n	8006088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a1c      	ldr	r2, [pc, #112]	@ (80060cc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d013      	beq.n	8006088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a1a      	ldr	r2, [pc, #104]	@ (80060d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d00e      	beq.n	8006088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a15      	ldr	r2, [pc, #84]	@ (80060c4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d009      	beq.n	8006088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a16      	ldr	r2, [pc, #88]	@ (80060d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d004      	beq.n	8006088 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a15      	ldr	r2, [pc, #84]	@ (80060d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d10c      	bne.n	80060a2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800608e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006090:	683b      	ldr	r3, [r7, #0]
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	68ba      	ldr	r2, [r7, #8]
 8006096:	4313      	orrs	r3, r2
 8006098:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2201      	movs	r2, #1
 80060a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060b2:	2300      	movs	r3, #0
}
 80060b4:	4618      	mov	r0, r3
 80060b6:	3714      	adds	r7, #20
 80060b8:	46bd      	mov	sp, r7
 80060ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060be:	4770      	bx	lr
 80060c0:	40010000 	.word	0x40010000
 80060c4:	40010400 	.word	0x40010400
 80060c8:	40000400 	.word	0x40000400
 80060cc:	40000800 	.word	0x40000800
 80060d0:	40000c00 	.word	0x40000c00
 80060d4:	40014000 	.word	0x40014000
 80060d8:	40001800 	.word	0x40001800

080060dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060dc:	b480      	push	{r7}
 80060de:	b083      	sub	sp, #12
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060e4:	bf00      	nop
 80060e6:	370c      	adds	r7, #12
 80060e8:	46bd      	mov	sp, r7
 80060ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ee:	4770      	bx	lr

080060f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060f8:	bf00      	nop
 80060fa:	370c      	adds	r7, #12
 80060fc:	46bd      	mov	sp, r7
 80060fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006102:	4770      	bx	lr

08006104 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006104:	b480      	push	{r7}
 8006106:	b083      	sub	sp, #12
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800610c:	bf00      	nop
 800610e:	370c      	adds	r7, #12
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr

08006118 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b082      	sub	sp, #8
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006126:	2301      	movs	r3, #1
 8006128:	e040      	b.n	80061ac <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800612e:	2b00      	cmp	r3, #0
 8006130:	d106      	bne.n	8006140 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800613a:	6878      	ldr	r0, [r7, #4]
 800613c:	f7fb fa74 	bl	8001628 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2224      	movs	r2, #36	@ 0x24
 8006144:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f022 0201 	bic.w	r2, r2, #1
 8006154:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800615e:	6878      	ldr	r0, [r7, #4]
 8006160:	f000 fa8c 	bl	800667c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006164:	6878      	ldr	r0, [r7, #4]
 8006166:	f000 f825 	bl	80061b4 <UART_SetConfig>
 800616a:	4603      	mov	r3, r0
 800616c:	2b01      	cmp	r3, #1
 800616e:	d101      	bne.n	8006174 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e01b      	b.n	80061ac <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	685a      	ldr	r2, [r3, #4]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006182:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	689a      	ldr	r2, [r3, #8]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006192:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	681a      	ldr	r2, [r3, #0]
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f042 0201 	orr.w	r2, r2, #1
 80061a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fb0b 	bl	80067c0 <UART_CheckIdleState>
 80061aa:	4603      	mov	r3, r0
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3708      	adds	r7, #8
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bd80      	pop	{r7, pc}

080061b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b088      	sub	sp, #32
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80061bc:	2300      	movs	r3, #0
 80061be:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	689a      	ldr	r2, [r3, #8]
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	691b      	ldr	r3, [r3, #16]
 80061c8:	431a      	orrs	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	695b      	ldr	r3, [r3, #20]
 80061ce:	431a      	orrs	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	69db      	ldr	r3, [r3, #28]
 80061d4:	4313      	orrs	r3, r2
 80061d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	681a      	ldr	r2, [r3, #0]
 80061de:	4ba6      	ldr	r3, [pc, #664]	@ (8006478 <UART_SetConfig+0x2c4>)
 80061e0:	4013      	ands	r3, r2
 80061e2:	687a      	ldr	r2, [r7, #4]
 80061e4:	6812      	ldr	r2, [r2, #0]
 80061e6:	6979      	ldr	r1, [r7, #20]
 80061e8:	430b      	orrs	r3, r1
 80061ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68da      	ldr	r2, [r3, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	430a      	orrs	r2, r1
 8006200:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6a1b      	ldr	r3, [r3, #32]
 800620c:	697a      	ldr	r2, [r7, #20]
 800620e:	4313      	orrs	r3, r2
 8006210:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	430a      	orrs	r2, r1
 8006224:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	4a94      	ldr	r2, [pc, #592]	@ (800647c <UART_SetConfig+0x2c8>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d120      	bne.n	8006272 <UART_SetConfig+0xbe>
 8006230:	4b93      	ldr	r3, [pc, #588]	@ (8006480 <UART_SetConfig+0x2cc>)
 8006232:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006236:	f003 0303 	and.w	r3, r3, #3
 800623a:	2b03      	cmp	r3, #3
 800623c:	d816      	bhi.n	800626c <UART_SetConfig+0xb8>
 800623e:	a201      	add	r2, pc, #4	@ (adr r2, 8006244 <UART_SetConfig+0x90>)
 8006240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006244:	08006255 	.word	0x08006255
 8006248:	08006261 	.word	0x08006261
 800624c:	0800625b 	.word	0x0800625b
 8006250:	08006267 	.word	0x08006267
 8006254:	2301      	movs	r3, #1
 8006256:	77fb      	strb	r3, [r7, #31]
 8006258:	e150      	b.n	80064fc <UART_SetConfig+0x348>
 800625a:	2302      	movs	r3, #2
 800625c:	77fb      	strb	r3, [r7, #31]
 800625e:	e14d      	b.n	80064fc <UART_SetConfig+0x348>
 8006260:	2304      	movs	r3, #4
 8006262:	77fb      	strb	r3, [r7, #31]
 8006264:	e14a      	b.n	80064fc <UART_SetConfig+0x348>
 8006266:	2308      	movs	r3, #8
 8006268:	77fb      	strb	r3, [r7, #31]
 800626a:	e147      	b.n	80064fc <UART_SetConfig+0x348>
 800626c:	2310      	movs	r3, #16
 800626e:	77fb      	strb	r3, [r7, #31]
 8006270:	e144      	b.n	80064fc <UART_SetConfig+0x348>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a83      	ldr	r2, [pc, #524]	@ (8006484 <UART_SetConfig+0x2d0>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d132      	bne.n	80062e2 <UART_SetConfig+0x12e>
 800627c:	4b80      	ldr	r3, [pc, #512]	@ (8006480 <UART_SetConfig+0x2cc>)
 800627e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006282:	f003 030c 	and.w	r3, r3, #12
 8006286:	2b0c      	cmp	r3, #12
 8006288:	d828      	bhi.n	80062dc <UART_SetConfig+0x128>
 800628a:	a201      	add	r2, pc, #4	@ (adr r2, 8006290 <UART_SetConfig+0xdc>)
 800628c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006290:	080062c5 	.word	0x080062c5
 8006294:	080062dd 	.word	0x080062dd
 8006298:	080062dd 	.word	0x080062dd
 800629c:	080062dd 	.word	0x080062dd
 80062a0:	080062d1 	.word	0x080062d1
 80062a4:	080062dd 	.word	0x080062dd
 80062a8:	080062dd 	.word	0x080062dd
 80062ac:	080062dd 	.word	0x080062dd
 80062b0:	080062cb 	.word	0x080062cb
 80062b4:	080062dd 	.word	0x080062dd
 80062b8:	080062dd 	.word	0x080062dd
 80062bc:	080062dd 	.word	0x080062dd
 80062c0:	080062d7 	.word	0x080062d7
 80062c4:	2300      	movs	r3, #0
 80062c6:	77fb      	strb	r3, [r7, #31]
 80062c8:	e118      	b.n	80064fc <UART_SetConfig+0x348>
 80062ca:	2302      	movs	r3, #2
 80062cc:	77fb      	strb	r3, [r7, #31]
 80062ce:	e115      	b.n	80064fc <UART_SetConfig+0x348>
 80062d0:	2304      	movs	r3, #4
 80062d2:	77fb      	strb	r3, [r7, #31]
 80062d4:	e112      	b.n	80064fc <UART_SetConfig+0x348>
 80062d6:	2308      	movs	r3, #8
 80062d8:	77fb      	strb	r3, [r7, #31]
 80062da:	e10f      	b.n	80064fc <UART_SetConfig+0x348>
 80062dc:	2310      	movs	r3, #16
 80062de:	77fb      	strb	r3, [r7, #31]
 80062e0:	e10c      	b.n	80064fc <UART_SetConfig+0x348>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a68      	ldr	r2, [pc, #416]	@ (8006488 <UART_SetConfig+0x2d4>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d120      	bne.n	800632e <UART_SetConfig+0x17a>
 80062ec:	4b64      	ldr	r3, [pc, #400]	@ (8006480 <UART_SetConfig+0x2cc>)
 80062ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062f2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80062f6:	2b30      	cmp	r3, #48	@ 0x30
 80062f8:	d013      	beq.n	8006322 <UART_SetConfig+0x16e>
 80062fa:	2b30      	cmp	r3, #48	@ 0x30
 80062fc:	d814      	bhi.n	8006328 <UART_SetConfig+0x174>
 80062fe:	2b20      	cmp	r3, #32
 8006300:	d009      	beq.n	8006316 <UART_SetConfig+0x162>
 8006302:	2b20      	cmp	r3, #32
 8006304:	d810      	bhi.n	8006328 <UART_SetConfig+0x174>
 8006306:	2b00      	cmp	r3, #0
 8006308:	d002      	beq.n	8006310 <UART_SetConfig+0x15c>
 800630a:	2b10      	cmp	r3, #16
 800630c:	d006      	beq.n	800631c <UART_SetConfig+0x168>
 800630e:	e00b      	b.n	8006328 <UART_SetConfig+0x174>
 8006310:	2300      	movs	r3, #0
 8006312:	77fb      	strb	r3, [r7, #31]
 8006314:	e0f2      	b.n	80064fc <UART_SetConfig+0x348>
 8006316:	2302      	movs	r3, #2
 8006318:	77fb      	strb	r3, [r7, #31]
 800631a:	e0ef      	b.n	80064fc <UART_SetConfig+0x348>
 800631c:	2304      	movs	r3, #4
 800631e:	77fb      	strb	r3, [r7, #31]
 8006320:	e0ec      	b.n	80064fc <UART_SetConfig+0x348>
 8006322:	2308      	movs	r3, #8
 8006324:	77fb      	strb	r3, [r7, #31]
 8006326:	e0e9      	b.n	80064fc <UART_SetConfig+0x348>
 8006328:	2310      	movs	r3, #16
 800632a:	77fb      	strb	r3, [r7, #31]
 800632c:	e0e6      	b.n	80064fc <UART_SetConfig+0x348>
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	4a56      	ldr	r2, [pc, #344]	@ (800648c <UART_SetConfig+0x2d8>)
 8006334:	4293      	cmp	r3, r2
 8006336:	d120      	bne.n	800637a <UART_SetConfig+0x1c6>
 8006338:	4b51      	ldr	r3, [pc, #324]	@ (8006480 <UART_SetConfig+0x2cc>)
 800633a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800633e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006342:	2bc0      	cmp	r3, #192	@ 0xc0
 8006344:	d013      	beq.n	800636e <UART_SetConfig+0x1ba>
 8006346:	2bc0      	cmp	r3, #192	@ 0xc0
 8006348:	d814      	bhi.n	8006374 <UART_SetConfig+0x1c0>
 800634a:	2b80      	cmp	r3, #128	@ 0x80
 800634c:	d009      	beq.n	8006362 <UART_SetConfig+0x1ae>
 800634e:	2b80      	cmp	r3, #128	@ 0x80
 8006350:	d810      	bhi.n	8006374 <UART_SetConfig+0x1c0>
 8006352:	2b00      	cmp	r3, #0
 8006354:	d002      	beq.n	800635c <UART_SetConfig+0x1a8>
 8006356:	2b40      	cmp	r3, #64	@ 0x40
 8006358:	d006      	beq.n	8006368 <UART_SetConfig+0x1b4>
 800635a:	e00b      	b.n	8006374 <UART_SetConfig+0x1c0>
 800635c:	2300      	movs	r3, #0
 800635e:	77fb      	strb	r3, [r7, #31]
 8006360:	e0cc      	b.n	80064fc <UART_SetConfig+0x348>
 8006362:	2302      	movs	r3, #2
 8006364:	77fb      	strb	r3, [r7, #31]
 8006366:	e0c9      	b.n	80064fc <UART_SetConfig+0x348>
 8006368:	2304      	movs	r3, #4
 800636a:	77fb      	strb	r3, [r7, #31]
 800636c:	e0c6      	b.n	80064fc <UART_SetConfig+0x348>
 800636e:	2308      	movs	r3, #8
 8006370:	77fb      	strb	r3, [r7, #31]
 8006372:	e0c3      	b.n	80064fc <UART_SetConfig+0x348>
 8006374:	2310      	movs	r3, #16
 8006376:	77fb      	strb	r3, [r7, #31]
 8006378:	e0c0      	b.n	80064fc <UART_SetConfig+0x348>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a44      	ldr	r2, [pc, #272]	@ (8006490 <UART_SetConfig+0x2dc>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d125      	bne.n	80063d0 <UART_SetConfig+0x21c>
 8006384:	4b3e      	ldr	r3, [pc, #248]	@ (8006480 <UART_SetConfig+0x2cc>)
 8006386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800638a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800638e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006392:	d017      	beq.n	80063c4 <UART_SetConfig+0x210>
 8006394:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006398:	d817      	bhi.n	80063ca <UART_SetConfig+0x216>
 800639a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800639e:	d00b      	beq.n	80063b8 <UART_SetConfig+0x204>
 80063a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063a4:	d811      	bhi.n	80063ca <UART_SetConfig+0x216>
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d003      	beq.n	80063b2 <UART_SetConfig+0x1fe>
 80063aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063ae:	d006      	beq.n	80063be <UART_SetConfig+0x20a>
 80063b0:	e00b      	b.n	80063ca <UART_SetConfig+0x216>
 80063b2:	2300      	movs	r3, #0
 80063b4:	77fb      	strb	r3, [r7, #31]
 80063b6:	e0a1      	b.n	80064fc <UART_SetConfig+0x348>
 80063b8:	2302      	movs	r3, #2
 80063ba:	77fb      	strb	r3, [r7, #31]
 80063bc:	e09e      	b.n	80064fc <UART_SetConfig+0x348>
 80063be:	2304      	movs	r3, #4
 80063c0:	77fb      	strb	r3, [r7, #31]
 80063c2:	e09b      	b.n	80064fc <UART_SetConfig+0x348>
 80063c4:	2308      	movs	r3, #8
 80063c6:	77fb      	strb	r3, [r7, #31]
 80063c8:	e098      	b.n	80064fc <UART_SetConfig+0x348>
 80063ca:	2310      	movs	r3, #16
 80063cc:	77fb      	strb	r3, [r7, #31]
 80063ce:	e095      	b.n	80064fc <UART_SetConfig+0x348>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a2f      	ldr	r2, [pc, #188]	@ (8006494 <UART_SetConfig+0x2e0>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d125      	bne.n	8006426 <UART_SetConfig+0x272>
 80063da:	4b29      	ldr	r3, [pc, #164]	@ (8006480 <UART_SetConfig+0x2cc>)
 80063dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063e0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80063e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80063e8:	d017      	beq.n	800641a <UART_SetConfig+0x266>
 80063ea:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80063ee:	d817      	bhi.n	8006420 <UART_SetConfig+0x26c>
 80063f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063f4:	d00b      	beq.n	800640e <UART_SetConfig+0x25a>
 80063f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063fa:	d811      	bhi.n	8006420 <UART_SetConfig+0x26c>
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d003      	beq.n	8006408 <UART_SetConfig+0x254>
 8006400:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006404:	d006      	beq.n	8006414 <UART_SetConfig+0x260>
 8006406:	e00b      	b.n	8006420 <UART_SetConfig+0x26c>
 8006408:	2301      	movs	r3, #1
 800640a:	77fb      	strb	r3, [r7, #31]
 800640c:	e076      	b.n	80064fc <UART_SetConfig+0x348>
 800640e:	2302      	movs	r3, #2
 8006410:	77fb      	strb	r3, [r7, #31]
 8006412:	e073      	b.n	80064fc <UART_SetConfig+0x348>
 8006414:	2304      	movs	r3, #4
 8006416:	77fb      	strb	r3, [r7, #31]
 8006418:	e070      	b.n	80064fc <UART_SetConfig+0x348>
 800641a:	2308      	movs	r3, #8
 800641c:	77fb      	strb	r3, [r7, #31]
 800641e:	e06d      	b.n	80064fc <UART_SetConfig+0x348>
 8006420:	2310      	movs	r3, #16
 8006422:	77fb      	strb	r3, [r7, #31]
 8006424:	e06a      	b.n	80064fc <UART_SetConfig+0x348>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a1b      	ldr	r2, [pc, #108]	@ (8006498 <UART_SetConfig+0x2e4>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d138      	bne.n	80064a2 <UART_SetConfig+0x2ee>
 8006430:	4b13      	ldr	r3, [pc, #76]	@ (8006480 <UART_SetConfig+0x2cc>)
 8006432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006436:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800643a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800643e:	d017      	beq.n	8006470 <UART_SetConfig+0x2bc>
 8006440:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006444:	d82a      	bhi.n	800649c <UART_SetConfig+0x2e8>
 8006446:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800644a:	d00b      	beq.n	8006464 <UART_SetConfig+0x2b0>
 800644c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006450:	d824      	bhi.n	800649c <UART_SetConfig+0x2e8>
 8006452:	2b00      	cmp	r3, #0
 8006454:	d003      	beq.n	800645e <UART_SetConfig+0x2aa>
 8006456:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800645a:	d006      	beq.n	800646a <UART_SetConfig+0x2b6>
 800645c:	e01e      	b.n	800649c <UART_SetConfig+0x2e8>
 800645e:	2300      	movs	r3, #0
 8006460:	77fb      	strb	r3, [r7, #31]
 8006462:	e04b      	b.n	80064fc <UART_SetConfig+0x348>
 8006464:	2302      	movs	r3, #2
 8006466:	77fb      	strb	r3, [r7, #31]
 8006468:	e048      	b.n	80064fc <UART_SetConfig+0x348>
 800646a:	2304      	movs	r3, #4
 800646c:	77fb      	strb	r3, [r7, #31]
 800646e:	e045      	b.n	80064fc <UART_SetConfig+0x348>
 8006470:	2308      	movs	r3, #8
 8006472:	77fb      	strb	r3, [r7, #31]
 8006474:	e042      	b.n	80064fc <UART_SetConfig+0x348>
 8006476:	bf00      	nop
 8006478:	efff69f3 	.word	0xefff69f3
 800647c:	40011000 	.word	0x40011000
 8006480:	40023800 	.word	0x40023800
 8006484:	40004400 	.word	0x40004400
 8006488:	40004800 	.word	0x40004800
 800648c:	40004c00 	.word	0x40004c00
 8006490:	40005000 	.word	0x40005000
 8006494:	40011400 	.word	0x40011400
 8006498:	40007800 	.word	0x40007800
 800649c:	2310      	movs	r3, #16
 800649e:	77fb      	strb	r3, [r7, #31]
 80064a0:	e02c      	b.n	80064fc <UART_SetConfig+0x348>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a72      	ldr	r2, [pc, #456]	@ (8006670 <UART_SetConfig+0x4bc>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d125      	bne.n	80064f8 <UART_SetConfig+0x344>
 80064ac:	4b71      	ldr	r3, [pc, #452]	@ (8006674 <UART_SetConfig+0x4c0>)
 80064ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064b2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80064b6:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80064ba:	d017      	beq.n	80064ec <UART_SetConfig+0x338>
 80064bc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80064c0:	d817      	bhi.n	80064f2 <UART_SetConfig+0x33e>
 80064c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064c6:	d00b      	beq.n	80064e0 <UART_SetConfig+0x32c>
 80064c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064cc:	d811      	bhi.n	80064f2 <UART_SetConfig+0x33e>
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <UART_SetConfig+0x326>
 80064d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064d6:	d006      	beq.n	80064e6 <UART_SetConfig+0x332>
 80064d8:	e00b      	b.n	80064f2 <UART_SetConfig+0x33e>
 80064da:	2300      	movs	r3, #0
 80064dc:	77fb      	strb	r3, [r7, #31]
 80064de:	e00d      	b.n	80064fc <UART_SetConfig+0x348>
 80064e0:	2302      	movs	r3, #2
 80064e2:	77fb      	strb	r3, [r7, #31]
 80064e4:	e00a      	b.n	80064fc <UART_SetConfig+0x348>
 80064e6:	2304      	movs	r3, #4
 80064e8:	77fb      	strb	r3, [r7, #31]
 80064ea:	e007      	b.n	80064fc <UART_SetConfig+0x348>
 80064ec:	2308      	movs	r3, #8
 80064ee:	77fb      	strb	r3, [r7, #31]
 80064f0:	e004      	b.n	80064fc <UART_SetConfig+0x348>
 80064f2:	2310      	movs	r3, #16
 80064f4:	77fb      	strb	r3, [r7, #31]
 80064f6:	e001      	b.n	80064fc <UART_SetConfig+0x348>
 80064f8:	2310      	movs	r3, #16
 80064fa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	69db      	ldr	r3, [r3, #28]
 8006500:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006504:	d15b      	bne.n	80065be <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006506:	7ffb      	ldrb	r3, [r7, #31]
 8006508:	2b08      	cmp	r3, #8
 800650a:	d828      	bhi.n	800655e <UART_SetConfig+0x3aa>
 800650c:	a201      	add	r2, pc, #4	@ (adr r2, 8006514 <UART_SetConfig+0x360>)
 800650e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006512:	bf00      	nop
 8006514:	08006539 	.word	0x08006539
 8006518:	08006541 	.word	0x08006541
 800651c:	08006549 	.word	0x08006549
 8006520:	0800655f 	.word	0x0800655f
 8006524:	0800654f 	.word	0x0800654f
 8006528:	0800655f 	.word	0x0800655f
 800652c:	0800655f 	.word	0x0800655f
 8006530:	0800655f 	.word	0x0800655f
 8006534:	08006557 	.word	0x08006557
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006538:	f7fe fc70 	bl	8004e1c <HAL_RCC_GetPCLK1Freq>
 800653c:	61b8      	str	r0, [r7, #24]
        break;
 800653e:	e013      	b.n	8006568 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006540:	f7fe fc80 	bl	8004e44 <HAL_RCC_GetPCLK2Freq>
 8006544:	61b8      	str	r0, [r7, #24]
        break;
 8006546:	e00f      	b.n	8006568 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006548:	4b4b      	ldr	r3, [pc, #300]	@ (8006678 <UART_SetConfig+0x4c4>)
 800654a:	61bb      	str	r3, [r7, #24]
        break;
 800654c:	e00c      	b.n	8006568 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800654e:	f7fe fb93 	bl	8004c78 <HAL_RCC_GetSysClockFreq>
 8006552:	61b8      	str	r0, [r7, #24]
        break;
 8006554:	e008      	b.n	8006568 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006556:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800655a:	61bb      	str	r3, [r7, #24]
        break;
 800655c:	e004      	b.n	8006568 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800655e:	2300      	movs	r3, #0
 8006560:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006562:	2301      	movs	r3, #1
 8006564:	77bb      	strb	r3, [r7, #30]
        break;
 8006566:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006568:	69bb      	ldr	r3, [r7, #24]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d074      	beq.n	8006658 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800656e:	69bb      	ldr	r3, [r7, #24]
 8006570:	005a      	lsls	r2, r3, #1
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	085b      	lsrs	r3, r3, #1
 8006578:	441a      	add	r2, r3
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	685b      	ldr	r3, [r3, #4]
 800657e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006582:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	2b0f      	cmp	r3, #15
 8006588:	d916      	bls.n	80065b8 <UART_SetConfig+0x404>
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006590:	d212      	bcs.n	80065b8 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	b29b      	uxth	r3, r3
 8006596:	f023 030f 	bic.w	r3, r3, #15
 800659a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	085b      	lsrs	r3, r3, #1
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	f003 0307 	and.w	r3, r3, #7
 80065a6:	b29a      	uxth	r2, r3
 80065a8:	89fb      	ldrh	r3, [r7, #14]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	89fa      	ldrh	r2, [r7, #14]
 80065b4:	60da      	str	r2, [r3, #12]
 80065b6:	e04f      	b.n	8006658 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80065b8:	2301      	movs	r3, #1
 80065ba:	77bb      	strb	r3, [r7, #30]
 80065bc:	e04c      	b.n	8006658 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065be:	7ffb      	ldrb	r3, [r7, #31]
 80065c0:	2b08      	cmp	r3, #8
 80065c2:	d828      	bhi.n	8006616 <UART_SetConfig+0x462>
 80065c4:	a201      	add	r2, pc, #4	@ (adr r2, 80065cc <UART_SetConfig+0x418>)
 80065c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ca:	bf00      	nop
 80065cc:	080065f1 	.word	0x080065f1
 80065d0:	080065f9 	.word	0x080065f9
 80065d4:	08006601 	.word	0x08006601
 80065d8:	08006617 	.word	0x08006617
 80065dc:	08006607 	.word	0x08006607
 80065e0:	08006617 	.word	0x08006617
 80065e4:	08006617 	.word	0x08006617
 80065e8:	08006617 	.word	0x08006617
 80065ec:	0800660f 	.word	0x0800660f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065f0:	f7fe fc14 	bl	8004e1c <HAL_RCC_GetPCLK1Freq>
 80065f4:	61b8      	str	r0, [r7, #24]
        break;
 80065f6:	e013      	b.n	8006620 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065f8:	f7fe fc24 	bl	8004e44 <HAL_RCC_GetPCLK2Freq>
 80065fc:	61b8      	str	r0, [r7, #24]
        break;
 80065fe:	e00f      	b.n	8006620 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006600:	4b1d      	ldr	r3, [pc, #116]	@ (8006678 <UART_SetConfig+0x4c4>)
 8006602:	61bb      	str	r3, [r7, #24]
        break;
 8006604:	e00c      	b.n	8006620 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006606:	f7fe fb37 	bl	8004c78 <HAL_RCC_GetSysClockFreq>
 800660a:	61b8      	str	r0, [r7, #24]
        break;
 800660c:	e008      	b.n	8006620 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800660e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006612:	61bb      	str	r3, [r7, #24]
        break;
 8006614:	e004      	b.n	8006620 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8006616:	2300      	movs	r3, #0
 8006618:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	77bb      	strb	r3, [r7, #30]
        break;
 800661e:	bf00      	nop
    }

    if (pclk != 0U)
 8006620:	69bb      	ldr	r3, [r7, #24]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d018      	beq.n	8006658 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	085a      	lsrs	r2, r3, #1
 800662c:	69bb      	ldr	r3, [r7, #24]
 800662e:	441a      	add	r2, r3
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	685b      	ldr	r3, [r3, #4]
 8006634:	fbb2 f3f3 	udiv	r3, r2, r3
 8006638:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	2b0f      	cmp	r3, #15
 800663e:	d909      	bls.n	8006654 <UART_SetConfig+0x4a0>
 8006640:	693b      	ldr	r3, [r7, #16]
 8006642:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006646:	d205      	bcs.n	8006654 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	b29a      	uxth	r2, r3
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	60da      	str	r2, [r3, #12]
 8006652:	e001      	b.n	8006658 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006654:	2301      	movs	r3, #1
 8006656:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006664:	7fbb      	ldrb	r3, [r7, #30]
}
 8006666:	4618      	mov	r0, r3
 8006668:	3720      	adds	r7, #32
 800666a:	46bd      	mov	sp, r7
 800666c:	bd80      	pop	{r7, pc}
 800666e:	bf00      	nop
 8006670:	40007c00 	.word	0x40007c00
 8006674:	40023800 	.word	0x40023800
 8006678:	00f42400 	.word	0x00f42400

0800667c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006688:	f003 0308 	and.w	r3, r3, #8
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00a      	beq.n	80066a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	430a      	orrs	r2, r1
 80066a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066aa:	f003 0301 	and.w	r3, r3, #1
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d00a      	beq.n	80066c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	430a      	orrs	r2, r1
 80066c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066cc:	f003 0302 	and.w	r3, r3, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d00a      	beq.n	80066ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	430a      	orrs	r2, r1
 80066e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ee:	f003 0304 	and.w	r3, r3, #4
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d00a      	beq.n	800670c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	430a      	orrs	r2, r1
 800670a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006710:	f003 0310 	and.w	r3, r3, #16
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00a      	beq.n	800672e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	430a      	orrs	r2, r1
 800672c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006732:	f003 0320 	and.w	r3, r3, #32
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00a      	beq.n	8006750 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	430a      	orrs	r2, r1
 800674e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006758:	2b00      	cmp	r3, #0
 800675a:	d01a      	beq.n	8006792 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	685b      	ldr	r3, [r3, #4]
 8006762:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	430a      	orrs	r2, r1
 8006770:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006776:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800677a:	d10a      	bne.n	8006792 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	430a      	orrs	r2, r1
 8006790:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006796:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00a      	beq.n	80067b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	430a      	orrs	r2, r1
 80067b2:	605a      	str	r2, [r3, #4]
  }
}
 80067b4:	bf00      	nop
 80067b6:	370c      	adds	r7, #12
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr

080067c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b08c      	sub	sp, #48	@ 0x30
 80067c4:	af02      	add	r7, sp, #8
 80067c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067d0:	f7fc fdb8 	bl	8003344 <HAL_GetTick>
 80067d4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0308 	and.w	r3, r3, #8
 80067e0:	2b08      	cmp	r3, #8
 80067e2:	d12e      	bne.n	8006842 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80067e8:	9300      	str	r3, [sp, #0]
 80067ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ec:	2200      	movs	r2, #0
 80067ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f83b 	bl	800686e <UART_WaitOnFlagUntilTimeout>
 80067f8:	4603      	mov	r3, r0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d021      	beq.n	8006842 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	e853 3f00 	ldrex	r3, [r3]
 800680a:	60fb      	str	r3, [r7, #12]
   return(result);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006812:	623b      	str	r3, [r7, #32]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	461a      	mov	r2, r3
 800681a:	6a3b      	ldr	r3, [r7, #32]
 800681c:	61fb      	str	r3, [r7, #28]
 800681e:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006820:	69b9      	ldr	r1, [r7, #24]
 8006822:	69fa      	ldr	r2, [r7, #28]
 8006824:	e841 2300 	strex	r3, r2, [r1]
 8006828:	617b      	str	r3, [r7, #20]
   return(result);
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1e6      	bne.n	80067fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2220      	movs	r2, #32
 8006834:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800683e:	2303      	movs	r3, #3
 8006840:	e011      	b.n	8006866 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2220      	movs	r2, #32
 8006846:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2220      	movs	r2, #32
 800684c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2200      	movs	r2, #0
 8006854:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006864:	2300      	movs	r3, #0
}
 8006866:	4618      	mov	r0, r3
 8006868:	3728      	adds	r7, #40	@ 0x28
 800686a:	46bd      	mov	sp, r7
 800686c:	bd80      	pop	{r7, pc}

0800686e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800686e:	b580      	push	{r7, lr}
 8006870:	b084      	sub	sp, #16
 8006872:	af00      	add	r7, sp, #0
 8006874:	60f8      	str	r0, [r7, #12]
 8006876:	60b9      	str	r1, [r7, #8]
 8006878:	603b      	str	r3, [r7, #0]
 800687a:	4613      	mov	r3, r2
 800687c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800687e:	e04f      	b.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006880:	69bb      	ldr	r3, [r7, #24]
 8006882:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006886:	d04b      	beq.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006888:	f7fc fd5c 	bl	8003344 <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	69ba      	ldr	r2, [r7, #24]
 8006894:	429a      	cmp	r2, r3
 8006896:	d302      	bcc.n	800689e <UART_WaitOnFlagUntilTimeout+0x30>
 8006898:	69bb      	ldr	r3, [r7, #24]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800689e:	2303      	movs	r3, #3
 80068a0:	e04e      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0304 	and.w	r3, r3, #4
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d037      	beq.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2b80      	cmp	r3, #128	@ 0x80
 80068b4:	d034      	beq.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	2b40      	cmp	r3, #64	@ 0x40
 80068ba:	d031      	beq.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	69db      	ldr	r3, [r3, #28]
 80068c2:	f003 0308 	and.w	r3, r3, #8
 80068c6:	2b08      	cmp	r3, #8
 80068c8:	d110      	bne.n	80068ec <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	2208      	movs	r2, #8
 80068d0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80068d2:	68f8      	ldr	r0, [r7, #12]
 80068d4:	f000 f838 	bl	8006948 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	2208      	movs	r2, #8
 80068dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2200      	movs	r2, #0
 80068e4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	e029      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	69db      	ldr	r3, [r3, #28]
 80068f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068fa:	d111      	bne.n	8006920 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006904:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 f81e 	bl	8006948 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	2220      	movs	r2, #32
 8006910:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2200      	movs	r2, #0
 8006918:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800691c:	2303      	movs	r3, #3
 800691e:	e00f      	b.n	8006940 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	69da      	ldr	r2, [r3, #28]
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	4013      	ands	r3, r2
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	429a      	cmp	r2, r3
 800692e:	bf0c      	ite	eq
 8006930:	2301      	moveq	r3, #1
 8006932:	2300      	movne	r3, #0
 8006934:	b2db      	uxtb	r3, r3
 8006936:	461a      	mov	r2, r3
 8006938:	79fb      	ldrb	r3, [r7, #7]
 800693a:	429a      	cmp	r2, r3
 800693c:	d0a0      	beq.n	8006880 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800693e:	2300      	movs	r3, #0
}
 8006940:	4618      	mov	r0, r3
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006948:	b480      	push	{r7}
 800694a:	b095      	sub	sp, #84	@ 0x54
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006958:	e853 3f00 	ldrex	r3, [r3]
 800695c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800695e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006960:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006964:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	461a      	mov	r2, r3
 800696c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800696e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006970:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006972:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006974:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006976:	e841 2300 	strex	r3, r2, [r1]
 800697a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800697c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800697e:	2b00      	cmp	r3, #0
 8006980:	d1e6      	bne.n	8006950 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	3308      	adds	r3, #8
 8006988:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800698a:	6a3b      	ldr	r3, [r7, #32]
 800698c:	e853 3f00 	ldrex	r3, [r3]
 8006990:	61fb      	str	r3, [r7, #28]
   return(result);
 8006992:	69fb      	ldr	r3, [r7, #28]
 8006994:	f023 0301 	bic.w	r3, r3, #1
 8006998:	64bb      	str	r3, [r7, #72]	@ 0x48
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	3308      	adds	r3, #8
 80069a0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80069a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80069a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80069aa:	e841 2300 	strex	r3, r2, [r1]
 80069ae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80069b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1e5      	bne.n	8006982 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069ba:	2b01      	cmp	r3, #1
 80069bc:	d118      	bne.n	80069f0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	e853 3f00 	ldrex	r3, [r3]
 80069ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	f023 0310 	bic.w	r3, r3, #16
 80069d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	461a      	mov	r2, r3
 80069da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80069dc:	61bb      	str	r3, [r7, #24]
 80069de:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e0:	6979      	ldr	r1, [r7, #20]
 80069e2:	69ba      	ldr	r2, [r7, #24]
 80069e4:	e841 2300 	strex	r3, r2, [r1]
 80069e8:	613b      	str	r3, [r7, #16]
   return(result);
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d1e6      	bne.n	80069be <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2220      	movs	r2, #32
 80069f4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2200      	movs	r2, #0
 80069fc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2200      	movs	r2, #0
 8006a02:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006a04:	bf00      	nop
 8006a06:	3754      	adds	r7, #84	@ 0x54
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr

08006a10 <std>:
 8006a10:	2300      	movs	r3, #0
 8006a12:	b510      	push	{r4, lr}
 8006a14:	4604      	mov	r4, r0
 8006a16:	e9c0 3300 	strd	r3, r3, [r0]
 8006a1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a1e:	6083      	str	r3, [r0, #8]
 8006a20:	8181      	strh	r1, [r0, #12]
 8006a22:	6643      	str	r3, [r0, #100]	@ 0x64
 8006a24:	81c2      	strh	r2, [r0, #14]
 8006a26:	6183      	str	r3, [r0, #24]
 8006a28:	4619      	mov	r1, r3
 8006a2a:	2208      	movs	r2, #8
 8006a2c:	305c      	adds	r0, #92	@ 0x5c
 8006a2e:	f000 fad5 	bl	8006fdc <memset>
 8006a32:	4b0d      	ldr	r3, [pc, #52]	@ (8006a68 <std+0x58>)
 8006a34:	6263      	str	r3, [r4, #36]	@ 0x24
 8006a36:	4b0d      	ldr	r3, [pc, #52]	@ (8006a6c <std+0x5c>)
 8006a38:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006a3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006a70 <std+0x60>)
 8006a3c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a74 <std+0x64>)
 8006a40:	6323      	str	r3, [r4, #48]	@ 0x30
 8006a42:	4b0d      	ldr	r3, [pc, #52]	@ (8006a78 <std+0x68>)
 8006a44:	6224      	str	r4, [r4, #32]
 8006a46:	429c      	cmp	r4, r3
 8006a48:	d006      	beq.n	8006a58 <std+0x48>
 8006a4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006a4e:	4294      	cmp	r4, r2
 8006a50:	d002      	beq.n	8006a58 <std+0x48>
 8006a52:	33d0      	adds	r3, #208	@ 0xd0
 8006a54:	429c      	cmp	r4, r3
 8006a56:	d105      	bne.n	8006a64 <std+0x54>
 8006a58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a60:	f000 bb34 	b.w	80070cc <__retarget_lock_init_recursive>
 8006a64:	bd10      	pop	{r4, pc}
 8006a66:	bf00      	nop
 8006a68:	08006e2d 	.word	0x08006e2d
 8006a6c:	08006e4f 	.word	0x08006e4f
 8006a70:	08006e87 	.word	0x08006e87
 8006a74:	08006eab 	.word	0x08006eab
 8006a78:	20000310 	.word	0x20000310

08006a7c <stdio_exit_handler>:
 8006a7c:	4a02      	ldr	r2, [pc, #8]	@ (8006a88 <stdio_exit_handler+0xc>)
 8006a7e:	4903      	ldr	r1, [pc, #12]	@ (8006a8c <stdio_exit_handler+0x10>)
 8006a80:	4803      	ldr	r0, [pc, #12]	@ (8006a90 <stdio_exit_handler+0x14>)
 8006a82:	f000 b869 	b.w	8006b58 <_fwalk_sglue>
 8006a86:	bf00      	nop
 8006a88:	2000005c 	.word	0x2000005c
 8006a8c:	08007c2d 	.word	0x08007c2d
 8006a90:	2000006c 	.word	0x2000006c

08006a94 <cleanup_stdio>:
 8006a94:	6841      	ldr	r1, [r0, #4]
 8006a96:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac8 <cleanup_stdio+0x34>)
 8006a98:	4299      	cmp	r1, r3
 8006a9a:	b510      	push	{r4, lr}
 8006a9c:	4604      	mov	r4, r0
 8006a9e:	d001      	beq.n	8006aa4 <cleanup_stdio+0x10>
 8006aa0:	f001 f8c4 	bl	8007c2c <_fflush_r>
 8006aa4:	68a1      	ldr	r1, [r4, #8]
 8006aa6:	4b09      	ldr	r3, [pc, #36]	@ (8006acc <cleanup_stdio+0x38>)
 8006aa8:	4299      	cmp	r1, r3
 8006aaa:	d002      	beq.n	8006ab2 <cleanup_stdio+0x1e>
 8006aac:	4620      	mov	r0, r4
 8006aae:	f001 f8bd 	bl	8007c2c <_fflush_r>
 8006ab2:	68e1      	ldr	r1, [r4, #12]
 8006ab4:	4b06      	ldr	r3, [pc, #24]	@ (8006ad0 <cleanup_stdio+0x3c>)
 8006ab6:	4299      	cmp	r1, r3
 8006ab8:	d004      	beq.n	8006ac4 <cleanup_stdio+0x30>
 8006aba:	4620      	mov	r0, r4
 8006abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ac0:	f001 b8b4 	b.w	8007c2c <_fflush_r>
 8006ac4:	bd10      	pop	{r4, pc}
 8006ac6:	bf00      	nop
 8006ac8:	20000310 	.word	0x20000310
 8006acc:	20000378 	.word	0x20000378
 8006ad0:	200003e0 	.word	0x200003e0

08006ad4 <global_stdio_init.part.0>:
 8006ad4:	b510      	push	{r4, lr}
 8006ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8006b04 <global_stdio_init.part.0+0x30>)
 8006ad8:	4c0b      	ldr	r4, [pc, #44]	@ (8006b08 <global_stdio_init.part.0+0x34>)
 8006ada:	4a0c      	ldr	r2, [pc, #48]	@ (8006b0c <global_stdio_init.part.0+0x38>)
 8006adc:	601a      	str	r2, [r3, #0]
 8006ade:	4620      	mov	r0, r4
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	2104      	movs	r1, #4
 8006ae4:	f7ff ff94 	bl	8006a10 <std>
 8006ae8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006aec:	2201      	movs	r2, #1
 8006aee:	2109      	movs	r1, #9
 8006af0:	f7ff ff8e 	bl	8006a10 <std>
 8006af4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006af8:	2202      	movs	r2, #2
 8006afa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006afe:	2112      	movs	r1, #18
 8006b00:	f7ff bf86 	b.w	8006a10 <std>
 8006b04:	20000448 	.word	0x20000448
 8006b08:	20000310 	.word	0x20000310
 8006b0c:	08006a7d 	.word	0x08006a7d

08006b10 <__sfp_lock_acquire>:
 8006b10:	4801      	ldr	r0, [pc, #4]	@ (8006b18 <__sfp_lock_acquire+0x8>)
 8006b12:	f000 badc 	b.w	80070ce <__retarget_lock_acquire_recursive>
 8006b16:	bf00      	nop
 8006b18:	20000451 	.word	0x20000451

08006b1c <__sfp_lock_release>:
 8006b1c:	4801      	ldr	r0, [pc, #4]	@ (8006b24 <__sfp_lock_release+0x8>)
 8006b1e:	f000 bad7 	b.w	80070d0 <__retarget_lock_release_recursive>
 8006b22:	bf00      	nop
 8006b24:	20000451 	.word	0x20000451

08006b28 <__sinit>:
 8006b28:	b510      	push	{r4, lr}
 8006b2a:	4604      	mov	r4, r0
 8006b2c:	f7ff fff0 	bl	8006b10 <__sfp_lock_acquire>
 8006b30:	6a23      	ldr	r3, [r4, #32]
 8006b32:	b11b      	cbz	r3, 8006b3c <__sinit+0x14>
 8006b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006b38:	f7ff bff0 	b.w	8006b1c <__sfp_lock_release>
 8006b3c:	4b04      	ldr	r3, [pc, #16]	@ (8006b50 <__sinit+0x28>)
 8006b3e:	6223      	str	r3, [r4, #32]
 8006b40:	4b04      	ldr	r3, [pc, #16]	@ (8006b54 <__sinit+0x2c>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1f5      	bne.n	8006b34 <__sinit+0xc>
 8006b48:	f7ff ffc4 	bl	8006ad4 <global_stdio_init.part.0>
 8006b4c:	e7f2      	b.n	8006b34 <__sinit+0xc>
 8006b4e:	bf00      	nop
 8006b50:	08006a95 	.word	0x08006a95
 8006b54:	20000448 	.word	0x20000448

08006b58 <_fwalk_sglue>:
 8006b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b5c:	4607      	mov	r7, r0
 8006b5e:	4688      	mov	r8, r1
 8006b60:	4614      	mov	r4, r2
 8006b62:	2600      	movs	r6, #0
 8006b64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006b68:	f1b9 0901 	subs.w	r9, r9, #1
 8006b6c:	d505      	bpl.n	8006b7a <_fwalk_sglue+0x22>
 8006b6e:	6824      	ldr	r4, [r4, #0]
 8006b70:	2c00      	cmp	r4, #0
 8006b72:	d1f7      	bne.n	8006b64 <_fwalk_sglue+0xc>
 8006b74:	4630      	mov	r0, r6
 8006b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b7a:	89ab      	ldrh	r3, [r5, #12]
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d907      	bls.n	8006b90 <_fwalk_sglue+0x38>
 8006b80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b84:	3301      	adds	r3, #1
 8006b86:	d003      	beq.n	8006b90 <_fwalk_sglue+0x38>
 8006b88:	4629      	mov	r1, r5
 8006b8a:	4638      	mov	r0, r7
 8006b8c:	47c0      	blx	r8
 8006b8e:	4306      	orrs	r6, r0
 8006b90:	3568      	adds	r5, #104	@ 0x68
 8006b92:	e7e9      	b.n	8006b68 <_fwalk_sglue+0x10>

08006b94 <iprintf>:
 8006b94:	b40f      	push	{r0, r1, r2, r3}
 8006b96:	b507      	push	{r0, r1, r2, lr}
 8006b98:	4906      	ldr	r1, [pc, #24]	@ (8006bb4 <iprintf+0x20>)
 8006b9a:	ab04      	add	r3, sp, #16
 8006b9c:	6808      	ldr	r0, [r1, #0]
 8006b9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ba2:	6881      	ldr	r1, [r0, #8]
 8006ba4:	9301      	str	r3, [sp, #4]
 8006ba6:	f000 fd17 	bl	80075d8 <_vfiprintf_r>
 8006baa:	b003      	add	sp, #12
 8006bac:	f85d eb04 	ldr.w	lr, [sp], #4
 8006bb0:	b004      	add	sp, #16
 8006bb2:	4770      	bx	lr
 8006bb4:	20000068 	.word	0x20000068

08006bb8 <_puts_r>:
 8006bb8:	6a03      	ldr	r3, [r0, #32]
 8006bba:	b570      	push	{r4, r5, r6, lr}
 8006bbc:	6884      	ldr	r4, [r0, #8]
 8006bbe:	4605      	mov	r5, r0
 8006bc0:	460e      	mov	r6, r1
 8006bc2:	b90b      	cbnz	r3, 8006bc8 <_puts_r+0x10>
 8006bc4:	f7ff ffb0 	bl	8006b28 <__sinit>
 8006bc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bca:	07db      	lsls	r3, r3, #31
 8006bcc:	d405      	bmi.n	8006bda <_puts_r+0x22>
 8006bce:	89a3      	ldrh	r3, [r4, #12]
 8006bd0:	0598      	lsls	r0, r3, #22
 8006bd2:	d402      	bmi.n	8006bda <_puts_r+0x22>
 8006bd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006bd6:	f000 fa7a 	bl	80070ce <__retarget_lock_acquire_recursive>
 8006bda:	89a3      	ldrh	r3, [r4, #12]
 8006bdc:	0719      	lsls	r1, r3, #28
 8006bde:	d502      	bpl.n	8006be6 <_puts_r+0x2e>
 8006be0:	6923      	ldr	r3, [r4, #16]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d135      	bne.n	8006c52 <_puts_r+0x9a>
 8006be6:	4621      	mov	r1, r4
 8006be8:	4628      	mov	r0, r5
 8006bea:	f000 f9a1 	bl	8006f30 <__swsetup_r>
 8006bee:	b380      	cbz	r0, 8006c52 <_puts_r+0x9a>
 8006bf0:	f04f 35ff 	mov.w	r5, #4294967295
 8006bf4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006bf6:	07da      	lsls	r2, r3, #31
 8006bf8:	d405      	bmi.n	8006c06 <_puts_r+0x4e>
 8006bfa:	89a3      	ldrh	r3, [r4, #12]
 8006bfc:	059b      	lsls	r3, r3, #22
 8006bfe:	d402      	bmi.n	8006c06 <_puts_r+0x4e>
 8006c00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006c02:	f000 fa65 	bl	80070d0 <__retarget_lock_release_recursive>
 8006c06:	4628      	mov	r0, r5
 8006c08:	bd70      	pop	{r4, r5, r6, pc}
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	da04      	bge.n	8006c18 <_puts_r+0x60>
 8006c0e:	69a2      	ldr	r2, [r4, #24]
 8006c10:	429a      	cmp	r2, r3
 8006c12:	dc17      	bgt.n	8006c44 <_puts_r+0x8c>
 8006c14:	290a      	cmp	r1, #10
 8006c16:	d015      	beq.n	8006c44 <_puts_r+0x8c>
 8006c18:	6823      	ldr	r3, [r4, #0]
 8006c1a:	1c5a      	adds	r2, r3, #1
 8006c1c:	6022      	str	r2, [r4, #0]
 8006c1e:	7019      	strb	r1, [r3, #0]
 8006c20:	68a3      	ldr	r3, [r4, #8]
 8006c22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006c26:	3b01      	subs	r3, #1
 8006c28:	60a3      	str	r3, [r4, #8]
 8006c2a:	2900      	cmp	r1, #0
 8006c2c:	d1ed      	bne.n	8006c0a <_puts_r+0x52>
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	da11      	bge.n	8006c56 <_puts_r+0x9e>
 8006c32:	4622      	mov	r2, r4
 8006c34:	210a      	movs	r1, #10
 8006c36:	4628      	mov	r0, r5
 8006c38:	f000 f93b 	bl	8006eb2 <__swbuf_r>
 8006c3c:	3001      	adds	r0, #1
 8006c3e:	d0d7      	beq.n	8006bf0 <_puts_r+0x38>
 8006c40:	250a      	movs	r5, #10
 8006c42:	e7d7      	b.n	8006bf4 <_puts_r+0x3c>
 8006c44:	4622      	mov	r2, r4
 8006c46:	4628      	mov	r0, r5
 8006c48:	f000 f933 	bl	8006eb2 <__swbuf_r>
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	d1e7      	bne.n	8006c20 <_puts_r+0x68>
 8006c50:	e7ce      	b.n	8006bf0 <_puts_r+0x38>
 8006c52:	3e01      	subs	r6, #1
 8006c54:	e7e4      	b.n	8006c20 <_puts_r+0x68>
 8006c56:	6823      	ldr	r3, [r4, #0]
 8006c58:	1c5a      	adds	r2, r3, #1
 8006c5a:	6022      	str	r2, [r4, #0]
 8006c5c:	220a      	movs	r2, #10
 8006c5e:	701a      	strb	r2, [r3, #0]
 8006c60:	e7ee      	b.n	8006c40 <_puts_r+0x88>
	...

08006c64 <puts>:
 8006c64:	4b02      	ldr	r3, [pc, #8]	@ (8006c70 <puts+0xc>)
 8006c66:	4601      	mov	r1, r0
 8006c68:	6818      	ldr	r0, [r3, #0]
 8006c6a:	f7ff bfa5 	b.w	8006bb8 <_puts_r>
 8006c6e:	bf00      	nop
 8006c70:	20000068 	.word	0x20000068

08006c74 <setbuf>:
 8006c74:	fab1 f281 	clz	r2, r1
 8006c78:	0952      	lsrs	r2, r2, #5
 8006c7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006c7e:	0052      	lsls	r2, r2, #1
 8006c80:	f000 b800 	b.w	8006c84 <setvbuf>

08006c84 <setvbuf>:
 8006c84:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c88:	461d      	mov	r5, r3
 8006c8a:	4b57      	ldr	r3, [pc, #348]	@ (8006de8 <setvbuf+0x164>)
 8006c8c:	681f      	ldr	r7, [r3, #0]
 8006c8e:	4604      	mov	r4, r0
 8006c90:	460e      	mov	r6, r1
 8006c92:	4690      	mov	r8, r2
 8006c94:	b127      	cbz	r7, 8006ca0 <setvbuf+0x1c>
 8006c96:	6a3b      	ldr	r3, [r7, #32]
 8006c98:	b913      	cbnz	r3, 8006ca0 <setvbuf+0x1c>
 8006c9a:	4638      	mov	r0, r7
 8006c9c:	f7ff ff44 	bl	8006b28 <__sinit>
 8006ca0:	f1b8 0f02 	cmp.w	r8, #2
 8006ca4:	d006      	beq.n	8006cb4 <setvbuf+0x30>
 8006ca6:	f1b8 0f01 	cmp.w	r8, #1
 8006caa:	f200 809a 	bhi.w	8006de2 <setvbuf+0x15e>
 8006cae:	2d00      	cmp	r5, #0
 8006cb0:	f2c0 8097 	blt.w	8006de2 <setvbuf+0x15e>
 8006cb4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006cb6:	07d9      	lsls	r1, r3, #31
 8006cb8:	d405      	bmi.n	8006cc6 <setvbuf+0x42>
 8006cba:	89a3      	ldrh	r3, [r4, #12]
 8006cbc:	059a      	lsls	r2, r3, #22
 8006cbe:	d402      	bmi.n	8006cc6 <setvbuf+0x42>
 8006cc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006cc2:	f000 fa04 	bl	80070ce <__retarget_lock_acquire_recursive>
 8006cc6:	4621      	mov	r1, r4
 8006cc8:	4638      	mov	r0, r7
 8006cca:	f000 ffaf 	bl	8007c2c <_fflush_r>
 8006cce:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006cd0:	b141      	cbz	r1, 8006ce4 <setvbuf+0x60>
 8006cd2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006cd6:	4299      	cmp	r1, r3
 8006cd8:	d002      	beq.n	8006ce0 <setvbuf+0x5c>
 8006cda:	4638      	mov	r0, r7
 8006cdc:	f000 f9fa 	bl	80070d4 <_free_r>
 8006ce0:	2300      	movs	r3, #0
 8006ce2:	6363      	str	r3, [r4, #52]	@ 0x34
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	61a3      	str	r3, [r4, #24]
 8006ce8:	6063      	str	r3, [r4, #4]
 8006cea:	89a3      	ldrh	r3, [r4, #12]
 8006cec:	061b      	lsls	r3, r3, #24
 8006cee:	d503      	bpl.n	8006cf8 <setvbuf+0x74>
 8006cf0:	6921      	ldr	r1, [r4, #16]
 8006cf2:	4638      	mov	r0, r7
 8006cf4:	f000 f9ee 	bl	80070d4 <_free_r>
 8006cf8:	89a3      	ldrh	r3, [r4, #12]
 8006cfa:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006cfe:	f023 0303 	bic.w	r3, r3, #3
 8006d02:	f1b8 0f02 	cmp.w	r8, #2
 8006d06:	81a3      	strh	r3, [r4, #12]
 8006d08:	d061      	beq.n	8006dce <setvbuf+0x14a>
 8006d0a:	ab01      	add	r3, sp, #4
 8006d0c:	466a      	mov	r2, sp
 8006d0e:	4621      	mov	r1, r4
 8006d10:	4638      	mov	r0, r7
 8006d12:	f000 ffb3 	bl	8007c7c <__swhatbuf_r>
 8006d16:	89a3      	ldrh	r3, [r4, #12]
 8006d18:	4318      	orrs	r0, r3
 8006d1a:	81a0      	strh	r0, [r4, #12]
 8006d1c:	bb2d      	cbnz	r5, 8006d6a <setvbuf+0xe6>
 8006d1e:	9d00      	ldr	r5, [sp, #0]
 8006d20:	4628      	mov	r0, r5
 8006d22:	f000 fa21 	bl	8007168 <malloc>
 8006d26:	4606      	mov	r6, r0
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	d152      	bne.n	8006dd2 <setvbuf+0x14e>
 8006d2c:	f8dd 9000 	ldr.w	r9, [sp]
 8006d30:	45a9      	cmp	r9, r5
 8006d32:	d140      	bne.n	8006db6 <setvbuf+0x132>
 8006d34:	f04f 35ff 	mov.w	r5, #4294967295
 8006d38:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d3c:	f043 0202 	orr.w	r2, r3, #2
 8006d40:	81a2      	strh	r2, [r4, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	60a2      	str	r2, [r4, #8]
 8006d46:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006d4a:	6022      	str	r2, [r4, #0]
 8006d4c:	6122      	str	r2, [r4, #16]
 8006d4e:	2201      	movs	r2, #1
 8006d50:	6162      	str	r2, [r4, #20]
 8006d52:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006d54:	07d6      	lsls	r6, r2, #31
 8006d56:	d404      	bmi.n	8006d62 <setvbuf+0xde>
 8006d58:	0598      	lsls	r0, r3, #22
 8006d5a:	d402      	bmi.n	8006d62 <setvbuf+0xde>
 8006d5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d5e:	f000 f9b7 	bl	80070d0 <__retarget_lock_release_recursive>
 8006d62:	4628      	mov	r0, r5
 8006d64:	b003      	add	sp, #12
 8006d66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d6a:	2e00      	cmp	r6, #0
 8006d6c:	d0d8      	beq.n	8006d20 <setvbuf+0x9c>
 8006d6e:	6a3b      	ldr	r3, [r7, #32]
 8006d70:	b913      	cbnz	r3, 8006d78 <setvbuf+0xf4>
 8006d72:	4638      	mov	r0, r7
 8006d74:	f7ff fed8 	bl	8006b28 <__sinit>
 8006d78:	f1b8 0f01 	cmp.w	r8, #1
 8006d7c:	bf08      	it	eq
 8006d7e:	89a3      	ldrheq	r3, [r4, #12]
 8006d80:	6026      	str	r6, [r4, #0]
 8006d82:	bf04      	itt	eq
 8006d84:	f043 0301 	orreq.w	r3, r3, #1
 8006d88:	81a3      	strheq	r3, [r4, #12]
 8006d8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d8e:	f013 0208 	ands.w	r2, r3, #8
 8006d92:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006d96:	d01e      	beq.n	8006dd6 <setvbuf+0x152>
 8006d98:	07d9      	lsls	r1, r3, #31
 8006d9a:	bf41      	itttt	mi
 8006d9c:	2200      	movmi	r2, #0
 8006d9e:	426d      	negmi	r5, r5
 8006da0:	60a2      	strmi	r2, [r4, #8]
 8006da2:	61a5      	strmi	r5, [r4, #24]
 8006da4:	bf58      	it	pl
 8006da6:	60a5      	strpl	r5, [r4, #8]
 8006da8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006daa:	07d2      	lsls	r2, r2, #31
 8006dac:	d401      	bmi.n	8006db2 <setvbuf+0x12e>
 8006dae:	059b      	lsls	r3, r3, #22
 8006db0:	d513      	bpl.n	8006dda <setvbuf+0x156>
 8006db2:	2500      	movs	r5, #0
 8006db4:	e7d5      	b.n	8006d62 <setvbuf+0xde>
 8006db6:	4648      	mov	r0, r9
 8006db8:	f000 f9d6 	bl	8007168 <malloc>
 8006dbc:	4606      	mov	r6, r0
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	d0b8      	beq.n	8006d34 <setvbuf+0xb0>
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dc8:	81a3      	strh	r3, [r4, #12]
 8006dca:	464d      	mov	r5, r9
 8006dcc:	e7cf      	b.n	8006d6e <setvbuf+0xea>
 8006dce:	2500      	movs	r5, #0
 8006dd0:	e7b2      	b.n	8006d38 <setvbuf+0xb4>
 8006dd2:	46a9      	mov	r9, r5
 8006dd4:	e7f5      	b.n	8006dc2 <setvbuf+0x13e>
 8006dd6:	60a2      	str	r2, [r4, #8]
 8006dd8:	e7e6      	b.n	8006da8 <setvbuf+0x124>
 8006dda:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ddc:	f000 f978 	bl	80070d0 <__retarget_lock_release_recursive>
 8006de0:	e7e7      	b.n	8006db2 <setvbuf+0x12e>
 8006de2:	f04f 35ff 	mov.w	r5, #4294967295
 8006de6:	e7bc      	b.n	8006d62 <setvbuf+0xde>
 8006de8:	20000068 	.word	0x20000068

08006dec <siprintf>:
 8006dec:	b40e      	push	{r1, r2, r3}
 8006dee:	b500      	push	{lr}
 8006df0:	b09c      	sub	sp, #112	@ 0x70
 8006df2:	ab1d      	add	r3, sp, #116	@ 0x74
 8006df4:	9002      	str	r0, [sp, #8]
 8006df6:	9006      	str	r0, [sp, #24]
 8006df8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006dfc:	4809      	ldr	r0, [pc, #36]	@ (8006e24 <siprintf+0x38>)
 8006dfe:	9107      	str	r1, [sp, #28]
 8006e00:	9104      	str	r1, [sp, #16]
 8006e02:	4909      	ldr	r1, [pc, #36]	@ (8006e28 <siprintf+0x3c>)
 8006e04:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e08:	9105      	str	r1, [sp, #20]
 8006e0a:	6800      	ldr	r0, [r0, #0]
 8006e0c:	9301      	str	r3, [sp, #4]
 8006e0e:	a902      	add	r1, sp, #8
 8006e10:	f000 fabc 	bl	800738c <_svfiprintf_r>
 8006e14:	9b02      	ldr	r3, [sp, #8]
 8006e16:	2200      	movs	r2, #0
 8006e18:	701a      	strb	r2, [r3, #0]
 8006e1a:	b01c      	add	sp, #112	@ 0x70
 8006e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e20:	b003      	add	sp, #12
 8006e22:	4770      	bx	lr
 8006e24:	20000068 	.word	0x20000068
 8006e28:	ffff0208 	.word	0xffff0208

08006e2c <__sread>:
 8006e2c:	b510      	push	{r4, lr}
 8006e2e:	460c      	mov	r4, r1
 8006e30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e34:	f000 f8fc 	bl	8007030 <_read_r>
 8006e38:	2800      	cmp	r0, #0
 8006e3a:	bfab      	itete	ge
 8006e3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006e3e:	89a3      	ldrhlt	r3, [r4, #12]
 8006e40:	181b      	addge	r3, r3, r0
 8006e42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006e46:	bfac      	ite	ge
 8006e48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006e4a:	81a3      	strhlt	r3, [r4, #12]
 8006e4c:	bd10      	pop	{r4, pc}

08006e4e <__swrite>:
 8006e4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e52:	461f      	mov	r7, r3
 8006e54:	898b      	ldrh	r3, [r1, #12]
 8006e56:	05db      	lsls	r3, r3, #23
 8006e58:	4605      	mov	r5, r0
 8006e5a:	460c      	mov	r4, r1
 8006e5c:	4616      	mov	r6, r2
 8006e5e:	d505      	bpl.n	8006e6c <__swrite+0x1e>
 8006e60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e64:	2302      	movs	r3, #2
 8006e66:	2200      	movs	r2, #0
 8006e68:	f000 f8d0 	bl	800700c <_lseek_r>
 8006e6c:	89a3      	ldrh	r3, [r4, #12]
 8006e6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006e76:	81a3      	strh	r3, [r4, #12]
 8006e78:	4632      	mov	r2, r6
 8006e7a:	463b      	mov	r3, r7
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006e82:	f000 b8e7 	b.w	8007054 <_write_r>

08006e86 <__sseek>:
 8006e86:	b510      	push	{r4, lr}
 8006e88:	460c      	mov	r4, r1
 8006e8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006e8e:	f000 f8bd 	bl	800700c <_lseek_r>
 8006e92:	1c43      	adds	r3, r0, #1
 8006e94:	89a3      	ldrh	r3, [r4, #12]
 8006e96:	bf15      	itete	ne
 8006e98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006e9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006e9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006ea2:	81a3      	strheq	r3, [r4, #12]
 8006ea4:	bf18      	it	ne
 8006ea6:	81a3      	strhne	r3, [r4, #12]
 8006ea8:	bd10      	pop	{r4, pc}

08006eaa <__sclose>:
 8006eaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eae:	f000 b89d 	b.w	8006fec <_close_r>

08006eb2 <__swbuf_r>:
 8006eb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006eb4:	460e      	mov	r6, r1
 8006eb6:	4614      	mov	r4, r2
 8006eb8:	4605      	mov	r5, r0
 8006eba:	b118      	cbz	r0, 8006ec4 <__swbuf_r+0x12>
 8006ebc:	6a03      	ldr	r3, [r0, #32]
 8006ebe:	b90b      	cbnz	r3, 8006ec4 <__swbuf_r+0x12>
 8006ec0:	f7ff fe32 	bl	8006b28 <__sinit>
 8006ec4:	69a3      	ldr	r3, [r4, #24]
 8006ec6:	60a3      	str	r3, [r4, #8]
 8006ec8:	89a3      	ldrh	r3, [r4, #12]
 8006eca:	071a      	lsls	r2, r3, #28
 8006ecc:	d501      	bpl.n	8006ed2 <__swbuf_r+0x20>
 8006ece:	6923      	ldr	r3, [r4, #16]
 8006ed0:	b943      	cbnz	r3, 8006ee4 <__swbuf_r+0x32>
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	f000 f82b 	bl	8006f30 <__swsetup_r>
 8006eda:	b118      	cbz	r0, 8006ee4 <__swbuf_r+0x32>
 8006edc:	f04f 37ff 	mov.w	r7, #4294967295
 8006ee0:	4638      	mov	r0, r7
 8006ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	6922      	ldr	r2, [r4, #16]
 8006ee8:	1a98      	subs	r0, r3, r2
 8006eea:	6963      	ldr	r3, [r4, #20]
 8006eec:	b2f6      	uxtb	r6, r6
 8006eee:	4283      	cmp	r3, r0
 8006ef0:	4637      	mov	r7, r6
 8006ef2:	dc05      	bgt.n	8006f00 <__swbuf_r+0x4e>
 8006ef4:	4621      	mov	r1, r4
 8006ef6:	4628      	mov	r0, r5
 8006ef8:	f000 fe98 	bl	8007c2c <_fflush_r>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	d1ed      	bne.n	8006edc <__swbuf_r+0x2a>
 8006f00:	68a3      	ldr	r3, [r4, #8]
 8006f02:	3b01      	subs	r3, #1
 8006f04:	60a3      	str	r3, [r4, #8]
 8006f06:	6823      	ldr	r3, [r4, #0]
 8006f08:	1c5a      	adds	r2, r3, #1
 8006f0a:	6022      	str	r2, [r4, #0]
 8006f0c:	701e      	strb	r6, [r3, #0]
 8006f0e:	6962      	ldr	r2, [r4, #20]
 8006f10:	1c43      	adds	r3, r0, #1
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d004      	beq.n	8006f20 <__swbuf_r+0x6e>
 8006f16:	89a3      	ldrh	r3, [r4, #12]
 8006f18:	07db      	lsls	r3, r3, #31
 8006f1a:	d5e1      	bpl.n	8006ee0 <__swbuf_r+0x2e>
 8006f1c:	2e0a      	cmp	r6, #10
 8006f1e:	d1df      	bne.n	8006ee0 <__swbuf_r+0x2e>
 8006f20:	4621      	mov	r1, r4
 8006f22:	4628      	mov	r0, r5
 8006f24:	f000 fe82 	bl	8007c2c <_fflush_r>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	d0d9      	beq.n	8006ee0 <__swbuf_r+0x2e>
 8006f2c:	e7d6      	b.n	8006edc <__swbuf_r+0x2a>
	...

08006f30 <__swsetup_r>:
 8006f30:	b538      	push	{r3, r4, r5, lr}
 8006f32:	4b29      	ldr	r3, [pc, #164]	@ (8006fd8 <__swsetup_r+0xa8>)
 8006f34:	4605      	mov	r5, r0
 8006f36:	6818      	ldr	r0, [r3, #0]
 8006f38:	460c      	mov	r4, r1
 8006f3a:	b118      	cbz	r0, 8006f44 <__swsetup_r+0x14>
 8006f3c:	6a03      	ldr	r3, [r0, #32]
 8006f3e:	b90b      	cbnz	r3, 8006f44 <__swsetup_r+0x14>
 8006f40:	f7ff fdf2 	bl	8006b28 <__sinit>
 8006f44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f48:	0719      	lsls	r1, r3, #28
 8006f4a:	d422      	bmi.n	8006f92 <__swsetup_r+0x62>
 8006f4c:	06da      	lsls	r2, r3, #27
 8006f4e:	d407      	bmi.n	8006f60 <__swsetup_r+0x30>
 8006f50:	2209      	movs	r2, #9
 8006f52:	602a      	str	r2, [r5, #0]
 8006f54:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f58:	81a3      	strh	r3, [r4, #12]
 8006f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f5e:	e033      	b.n	8006fc8 <__swsetup_r+0x98>
 8006f60:	0758      	lsls	r0, r3, #29
 8006f62:	d512      	bpl.n	8006f8a <__swsetup_r+0x5a>
 8006f64:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f66:	b141      	cbz	r1, 8006f7a <__swsetup_r+0x4a>
 8006f68:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f6c:	4299      	cmp	r1, r3
 8006f6e:	d002      	beq.n	8006f76 <__swsetup_r+0x46>
 8006f70:	4628      	mov	r0, r5
 8006f72:	f000 f8af 	bl	80070d4 <_free_r>
 8006f76:	2300      	movs	r3, #0
 8006f78:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f7a:	89a3      	ldrh	r3, [r4, #12]
 8006f7c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006f80:	81a3      	strh	r3, [r4, #12]
 8006f82:	2300      	movs	r3, #0
 8006f84:	6063      	str	r3, [r4, #4]
 8006f86:	6923      	ldr	r3, [r4, #16]
 8006f88:	6023      	str	r3, [r4, #0]
 8006f8a:	89a3      	ldrh	r3, [r4, #12]
 8006f8c:	f043 0308 	orr.w	r3, r3, #8
 8006f90:	81a3      	strh	r3, [r4, #12]
 8006f92:	6923      	ldr	r3, [r4, #16]
 8006f94:	b94b      	cbnz	r3, 8006faa <__swsetup_r+0x7a>
 8006f96:	89a3      	ldrh	r3, [r4, #12]
 8006f98:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006f9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006fa0:	d003      	beq.n	8006faa <__swsetup_r+0x7a>
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	f000 fe8f 	bl	8007cc8 <__smakebuf_r>
 8006faa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fae:	f013 0201 	ands.w	r2, r3, #1
 8006fb2:	d00a      	beq.n	8006fca <__swsetup_r+0x9a>
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	60a2      	str	r2, [r4, #8]
 8006fb8:	6962      	ldr	r2, [r4, #20]
 8006fba:	4252      	negs	r2, r2
 8006fbc:	61a2      	str	r2, [r4, #24]
 8006fbe:	6922      	ldr	r2, [r4, #16]
 8006fc0:	b942      	cbnz	r2, 8006fd4 <__swsetup_r+0xa4>
 8006fc2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006fc6:	d1c5      	bne.n	8006f54 <__swsetup_r+0x24>
 8006fc8:	bd38      	pop	{r3, r4, r5, pc}
 8006fca:	0799      	lsls	r1, r3, #30
 8006fcc:	bf58      	it	pl
 8006fce:	6962      	ldrpl	r2, [r4, #20]
 8006fd0:	60a2      	str	r2, [r4, #8]
 8006fd2:	e7f4      	b.n	8006fbe <__swsetup_r+0x8e>
 8006fd4:	2000      	movs	r0, #0
 8006fd6:	e7f7      	b.n	8006fc8 <__swsetup_r+0x98>
 8006fd8:	20000068 	.word	0x20000068

08006fdc <memset>:
 8006fdc:	4402      	add	r2, r0
 8006fde:	4603      	mov	r3, r0
 8006fe0:	4293      	cmp	r3, r2
 8006fe2:	d100      	bne.n	8006fe6 <memset+0xa>
 8006fe4:	4770      	bx	lr
 8006fe6:	f803 1b01 	strb.w	r1, [r3], #1
 8006fea:	e7f9      	b.n	8006fe0 <memset+0x4>

08006fec <_close_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4d06      	ldr	r5, [pc, #24]	@ (8007008 <_close_r+0x1c>)
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	4604      	mov	r4, r0
 8006ff4:	4608      	mov	r0, r1
 8006ff6:	602b      	str	r3, [r5, #0]
 8006ff8:	f7fa f9f7 	bl	80013ea <_close>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_close_r+0x1a>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_close_r+0x1a>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	2000044c 	.word	0x2000044c

0800700c <_lseek_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4d07      	ldr	r5, [pc, #28]	@ (800702c <_lseek_r+0x20>)
 8007010:	4604      	mov	r4, r0
 8007012:	4608      	mov	r0, r1
 8007014:	4611      	mov	r1, r2
 8007016:	2200      	movs	r2, #0
 8007018:	602a      	str	r2, [r5, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	f7fa fa0c 	bl	8001438 <_lseek>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_lseek_r+0x1e>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_lseek_r+0x1e>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	2000044c 	.word	0x2000044c

08007030 <_read_r>:
 8007030:	b538      	push	{r3, r4, r5, lr}
 8007032:	4d07      	ldr	r5, [pc, #28]	@ (8007050 <_read_r+0x20>)
 8007034:	4604      	mov	r4, r0
 8007036:	4608      	mov	r0, r1
 8007038:	4611      	mov	r1, r2
 800703a:	2200      	movs	r2, #0
 800703c:	602a      	str	r2, [r5, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	f7fa f99a 	bl	8001378 <_read>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_read_r+0x1e>
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	b103      	cbz	r3, 800704e <_read_r+0x1e>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	2000044c 	.word	0x2000044c

08007054 <_write_r>:
 8007054:	b538      	push	{r3, r4, r5, lr}
 8007056:	4d07      	ldr	r5, [pc, #28]	@ (8007074 <_write_r+0x20>)
 8007058:	4604      	mov	r4, r0
 800705a:	4608      	mov	r0, r1
 800705c:	4611      	mov	r1, r2
 800705e:	2200      	movs	r2, #0
 8007060:	602a      	str	r2, [r5, #0]
 8007062:	461a      	mov	r2, r3
 8007064:	f7fa f9a5 	bl	80013b2 <_write>
 8007068:	1c43      	adds	r3, r0, #1
 800706a:	d102      	bne.n	8007072 <_write_r+0x1e>
 800706c:	682b      	ldr	r3, [r5, #0]
 800706e:	b103      	cbz	r3, 8007072 <_write_r+0x1e>
 8007070:	6023      	str	r3, [r4, #0]
 8007072:	bd38      	pop	{r3, r4, r5, pc}
 8007074:	2000044c 	.word	0x2000044c

08007078 <__errno>:
 8007078:	4b01      	ldr	r3, [pc, #4]	@ (8007080 <__errno+0x8>)
 800707a:	6818      	ldr	r0, [r3, #0]
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	20000068 	.word	0x20000068

08007084 <__libc_init_array>:
 8007084:	b570      	push	{r4, r5, r6, lr}
 8007086:	4d0d      	ldr	r5, [pc, #52]	@ (80070bc <__libc_init_array+0x38>)
 8007088:	4c0d      	ldr	r4, [pc, #52]	@ (80070c0 <__libc_init_array+0x3c>)
 800708a:	1b64      	subs	r4, r4, r5
 800708c:	10a4      	asrs	r4, r4, #2
 800708e:	2600      	movs	r6, #0
 8007090:	42a6      	cmp	r6, r4
 8007092:	d109      	bne.n	80070a8 <__libc_init_array+0x24>
 8007094:	4d0b      	ldr	r5, [pc, #44]	@ (80070c4 <__libc_init_array+0x40>)
 8007096:	4c0c      	ldr	r4, [pc, #48]	@ (80070c8 <__libc_init_array+0x44>)
 8007098:	f000 fee2 	bl	8007e60 <_init>
 800709c:	1b64      	subs	r4, r4, r5
 800709e:	10a4      	asrs	r4, r4, #2
 80070a0:	2600      	movs	r6, #0
 80070a2:	42a6      	cmp	r6, r4
 80070a4:	d105      	bne.n	80070b2 <__libc_init_array+0x2e>
 80070a6:	bd70      	pop	{r4, r5, r6, pc}
 80070a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80070ac:	4798      	blx	r3
 80070ae:	3601      	adds	r6, #1
 80070b0:	e7ee      	b.n	8007090 <__libc_init_array+0xc>
 80070b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80070b6:	4798      	blx	r3
 80070b8:	3601      	adds	r6, #1
 80070ba:	e7f2      	b.n	80070a2 <__libc_init_array+0x1e>
 80070bc:	0800835c 	.word	0x0800835c
 80070c0:	0800835c 	.word	0x0800835c
 80070c4:	0800835c 	.word	0x0800835c
 80070c8:	08008360 	.word	0x08008360

080070cc <__retarget_lock_init_recursive>:
 80070cc:	4770      	bx	lr

080070ce <__retarget_lock_acquire_recursive>:
 80070ce:	4770      	bx	lr

080070d0 <__retarget_lock_release_recursive>:
 80070d0:	4770      	bx	lr
	...

080070d4 <_free_r>:
 80070d4:	b538      	push	{r3, r4, r5, lr}
 80070d6:	4605      	mov	r5, r0
 80070d8:	2900      	cmp	r1, #0
 80070da:	d041      	beq.n	8007160 <_free_r+0x8c>
 80070dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070e0:	1f0c      	subs	r4, r1, #4
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	bfb8      	it	lt
 80070e6:	18e4      	addlt	r4, r4, r3
 80070e8:	f000 f8e8 	bl	80072bc <__malloc_lock>
 80070ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007164 <_free_r+0x90>)
 80070ee:	6813      	ldr	r3, [r2, #0]
 80070f0:	b933      	cbnz	r3, 8007100 <_free_r+0x2c>
 80070f2:	6063      	str	r3, [r4, #4]
 80070f4:	6014      	str	r4, [r2, #0]
 80070f6:	4628      	mov	r0, r5
 80070f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80070fc:	f000 b8e4 	b.w	80072c8 <__malloc_unlock>
 8007100:	42a3      	cmp	r3, r4
 8007102:	d908      	bls.n	8007116 <_free_r+0x42>
 8007104:	6820      	ldr	r0, [r4, #0]
 8007106:	1821      	adds	r1, r4, r0
 8007108:	428b      	cmp	r3, r1
 800710a:	bf01      	itttt	eq
 800710c:	6819      	ldreq	r1, [r3, #0]
 800710e:	685b      	ldreq	r3, [r3, #4]
 8007110:	1809      	addeq	r1, r1, r0
 8007112:	6021      	streq	r1, [r4, #0]
 8007114:	e7ed      	b.n	80070f2 <_free_r+0x1e>
 8007116:	461a      	mov	r2, r3
 8007118:	685b      	ldr	r3, [r3, #4]
 800711a:	b10b      	cbz	r3, 8007120 <_free_r+0x4c>
 800711c:	42a3      	cmp	r3, r4
 800711e:	d9fa      	bls.n	8007116 <_free_r+0x42>
 8007120:	6811      	ldr	r1, [r2, #0]
 8007122:	1850      	adds	r0, r2, r1
 8007124:	42a0      	cmp	r0, r4
 8007126:	d10b      	bne.n	8007140 <_free_r+0x6c>
 8007128:	6820      	ldr	r0, [r4, #0]
 800712a:	4401      	add	r1, r0
 800712c:	1850      	adds	r0, r2, r1
 800712e:	4283      	cmp	r3, r0
 8007130:	6011      	str	r1, [r2, #0]
 8007132:	d1e0      	bne.n	80070f6 <_free_r+0x22>
 8007134:	6818      	ldr	r0, [r3, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	6053      	str	r3, [r2, #4]
 800713a:	4408      	add	r0, r1
 800713c:	6010      	str	r0, [r2, #0]
 800713e:	e7da      	b.n	80070f6 <_free_r+0x22>
 8007140:	d902      	bls.n	8007148 <_free_r+0x74>
 8007142:	230c      	movs	r3, #12
 8007144:	602b      	str	r3, [r5, #0]
 8007146:	e7d6      	b.n	80070f6 <_free_r+0x22>
 8007148:	6820      	ldr	r0, [r4, #0]
 800714a:	1821      	adds	r1, r4, r0
 800714c:	428b      	cmp	r3, r1
 800714e:	bf04      	itt	eq
 8007150:	6819      	ldreq	r1, [r3, #0]
 8007152:	685b      	ldreq	r3, [r3, #4]
 8007154:	6063      	str	r3, [r4, #4]
 8007156:	bf04      	itt	eq
 8007158:	1809      	addeq	r1, r1, r0
 800715a:	6021      	streq	r1, [r4, #0]
 800715c:	6054      	str	r4, [r2, #4]
 800715e:	e7ca      	b.n	80070f6 <_free_r+0x22>
 8007160:	bd38      	pop	{r3, r4, r5, pc}
 8007162:	bf00      	nop
 8007164:	20000458 	.word	0x20000458

08007168 <malloc>:
 8007168:	4b02      	ldr	r3, [pc, #8]	@ (8007174 <malloc+0xc>)
 800716a:	4601      	mov	r1, r0
 800716c:	6818      	ldr	r0, [r3, #0]
 800716e:	f000 b825 	b.w	80071bc <_malloc_r>
 8007172:	bf00      	nop
 8007174:	20000068 	.word	0x20000068

08007178 <sbrk_aligned>:
 8007178:	b570      	push	{r4, r5, r6, lr}
 800717a:	4e0f      	ldr	r6, [pc, #60]	@ (80071b8 <sbrk_aligned+0x40>)
 800717c:	460c      	mov	r4, r1
 800717e:	6831      	ldr	r1, [r6, #0]
 8007180:	4605      	mov	r5, r0
 8007182:	b911      	cbnz	r1, 800718a <sbrk_aligned+0x12>
 8007184:	f000 fe18 	bl	8007db8 <_sbrk_r>
 8007188:	6030      	str	r0, [r6, #0]
 800718a:	4621      	mov	r1, r4
 800718c:	4628      	mov	r0, r5
 800718e:	f000 fe13 	bl	8007db8 <_sbrk_r>
 8007192:	1c43      	adds	r3, r0, #1
 8007194:	d103      	bne.n	800719e <sbrk_aligned+0x26>
 8007196:	f04f 34ff 	mov.w	r4, #4294967295
 800719a:	4620      	mov	r0, r4
 800719c:	bd70      	pop	{r4, r5, r6, pc}
 800719e:	1cc4      	adds	r4, r0, #3
 80071a0:	f024 0403 	bic.w	r4, r4, #3
 80071a4:	42a0      	cmp	r0, r4
 80071a6:	d0f8      	beq.n	800719a <sbrk_aligned+0x22>
 80071a8:	1a21      	subs	r1, r4, r0
 80071aa:	4628      	mov	r0, r5
 80071ac:	f000 fe04 	bl	8007db8 <_sbrk_r>
 80071b0:	3001      	adds	r0, #1
 80071b2:	d1f2      	bne.n	800719a <sbrk_aligned+0x22>
 80071b4:	e7ef      	b.n	8007196 <sbrk_aligned+0x1e>
 80071b6:	bf00      	nop
 80071b8:	20000454 	.word	0x20000454

080071bc <_malloc_r>:
 80071bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071c0:	1ccd      	adds	r5, r1, #3
 80071c2:	f025 0503 	bic.w	r5, r5, #3
 80071c6:	3508      	adds	r5, #8
 80071c8:	2d0c      	cmp	r5, #12
 80071ca:	bf38      	it	cc
 80071cc:	250c      	movcc	r5, #12
 80071ce:	2d00      	cmp	r5, #0
 80071d0:	4606      	mov	r6, r0
 80071d2:	db01      	blt.n	80071d8 <_malloc_r+0x1c>
 80071d4:	42a9      	cmp	r1, r5
 80071d6:	d904      	bls.n	80071e2 <_malloc_r+0x26>
 80071d8:	230c      	movs	r3, #12
 80071da:	6033      	str	r3, [r6, #0]
 80071dc:	2000      	movs	r0, #0
 80071de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071e2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80072b8 <_malloc_r+0xfc>
 80071e6:	f000 f869 	bl	80072bc <__malloc_lock>
 80071ea:	f8d8 3000 	ldr.w	r3, [r8]
 80071ee:	461c      	mov	r4, r3
 80071f0:	bb44      	cbnz	r4, 8007244 <_malloc_r+0x88>
 80071f2:	4629      	mov	r1, r5
 80071f4:	4630      	mov	r0, r6
 80071f6:	f7ff ffbf 	bl	8007178 <sbrk_aligned>
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	4604      	mov	r4, r0
 80071fe:	d158      	bne.n	80072b2 <_malloc_r+0xf6>
 8007200:	f8d8 4000 	ldr.w	r4, [r8]
 8007204:	4627      	mov	r7, r4
 8007206:	2f00      	cmp	r7, #0
 8007208:	d143      	bne.n	8007292 <_malloc_r+0xd6>
 800720a:	2c00      	cmp	r4, #0
 800720c:	d04b      	beq.n	80072a6 <_malloc_r+0xea>
 800720e:	6823      	ldr	r3, [r4, #0]
 8007210:	4639      	mov	r1, r7
 8007212:	4630      	mov	r0, r6
 8007214:	eb04 0903 	add.w	r9, r4, r3
 8007218:	f000 fdce 	bl	8007db8 <_sbrk_r>
 800721c:	4581      	cmp	r9, r0
 800721e:	d142      	bne.n	80072a6 <_malloc_r+0xea>
 8007220:	6821      	ldr	r1, [r4, #0]
 8007222:	1a6d      	subs	r5, r5, r1
 8007224:	4629      	mov	r1, r5
 8007226:	4630      	mov	r0, r6
 8007228:	f7ff ffa6 	bl	8007178 <sbrk_aligned>
 800722c:	3001      	adds	r0, #1
 800722e:	d03a      	beq.n	80072a6 <_malloc_r+0xea>
 8007230:	6823      	ldr	r3, [r4, #0]
 8007232:	442b      	add	r3, r5
 8007234:	6023      	str	r3, [r4, #0]
 8007236:	f8d8 3000 	ldr.w	r3, [r8]
 800723a:	685a      	ldr	r2, [r3, #4]
 800723c:	bb62      	cbnz	r2, 8007298 <_malloc_r+0xdc>
 800723e:	f8c8 7000 	str.w	r7, [r8]
 8007242:	e00f      	b.n	8007264 <_malloc_r+0xa8>
 8007244:	6822      	ldr	r2, [r4, #0]
 8007246:	1b52      	subs	r2, r2, r5
 8007248:	d420      	bmi.n	800728c <_malloc_r+0xd0>
 800724a:	2a0b      	cmp	r2, #11
 800724c:	d917      	bls.n	800727e <_malloc_r+0xc2>
 800724e:	1961      	adds	r1, r4, r5
 8007250:	42a3      	cmp	r3, r4
 8007252:	6025      	str	r5, [r4, #0]
 8007254:	bf18      	it	ne
 8007256:	6059      	strne	r1, [r3, #4]
 8007258:	6863      	ldr	r3, [r4, #4]
 800725a:	bf08      	it	eq
 800725c:	f8c8 1000 	streq.w	r1, [r8]
 8007260:	5162      	str	r2, [r4, r5]
 8007262:	604b      	str	r3, [r1, #4]
 8007264:	4630      	mov	r0, r6
 8007266:	f000 f82f 	bl	80072c8 <__malloc_unlock>
 800726a:	f104 000b 	add.w	r0, r4, #11
 800726e:	1d23      	adds	r3, r4, #4
 8007270:	f020 0007 	bic.w	r0, r0, #7
 8007274:	1ac2      	subs	r2, r0, r3
 8007276:	bf1c      	itt	ne
 8007278:	1a1b      	subne	r3, r3, r0
 800727a:	50a3      	strne	r3, [r4, r2]
 800727c:	e7af      	b.n	80071de <_malloc_r+0x22>
 800727e:	6862      	ldr	r2, [r4, #4]
 8007280:	42a3      	cmp	r3, r4
 8007282:	bf0c      	ite	eq
 8007284:	f8c8 2000 	streq.w	r2, [r8]
 8007288:	605a      	strne	r2, [r3, #4]
 800728a:	e7eb      	b.n	8007264 <_malloc_r+0xa8>
 800728c:	4623      	mov	r3, r4
 800728e:	6864      	ldr	r4, [r4, #4]
 8007290:	e7ae      	b.n	80071f0 <_malloc_r+0x34>
 8007292:	463c      	mov	r4, r7
 8007294:	687f      	ldr	r7, [r7, #4]
 8007296:	e7b6      	b.n	8007206 <_malloc_r+0x4a>
 8007298:	461a      	mov	r2, r3
 800729a:	685b      	ldr	r3, [r3, #4]
 800729c:	42a3      	cmp	r3, r4
 800729e:	d1fb      	bne.n	8007298 <_malloc_r+0xdc>
 80072a0:	2300      	movs	r3, #0
 80072a2:	6053      	str	r3, [r2, #4]
 80072a4:	e7de      	b.n	8007264 <_malloc_r+0xa8>
 80072a6:	230c      	movs	r3, #12
 80072a8:	6033      	str	r3, [r6, #0]
 80072aa:	4630      	mov	r0, r6
 80072ac:	f000 f80c 	bl	80072c8 <__malloc_unlock>
 80072b0:	e794      	b.n	80071dc <_malloc_r+0x20>
 80072b2:	6005      	str	r5, [r0, #0]
 80072b4:	e7d6      	b.n	8007264 <_malloc_r+0xa8>
 80072b6:	bf00      	nop
 80072b8:	20000458 	.word	0x20000458

080072bc <__malloc_lock>:
 80072bc:	4801      	ldr	r0, [pc, #4]	@ (80072c4 <__malloc_lock+0x8>)
 80072be:	f7ff bf06 	b.w	80070ce <__retarget_lock_acquire_recursive>
 80072c2:	bf00      	nop
 80072c4:	20000450 	.word	0x20000450

080072c8 <__malloc_unlock>:
 80072c8:	4801      	ldr	r0, [pc, #4]	@ (80072d0 <__malloc_unlock+0x8>)
 80072ca:	f7ff bf01 	b.w	80070d0 <__retarget_lock_release_recursive>
 80072ce:	bf00      	nop
 80072d0:	20000450 	.word	0x20000450

080072d4 <__ssputs_r>:
 80072d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072d8:	688e      	ldr	r6, [r1, #8]
 80072da:	461f      	mov	r7, r3
 80072dc:	42be      	cmp	r6, r7
 80072de:	680b      	ldr	r3, [r1, #0]
 80072e0:	4682      	mov	sl, r0
 80072e2:	460c      	mov	r4, r1
 80072e4:	4690      	mov	r8, r2
 80072e6:	d82d      	bhi.n	8007344 <__ssputs_r+0x70>
 80072e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072ec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072f0:	d026      	beq.n	8007340 <__ssputs_r+0x6c>
 80072f2:	6965      	ldr	r5, [r4, #20]
 80072f4:	6909      	ldr	r1, [r1, #16]
 80072f6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072fa:	eba3 0901 	sub.w	r9, r3, r1
 80072fe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007302:	1c7b      	adds	r3, r7, #1
 8007304:	444b      	add	r3, r9
 8007306:	106d      	asrs	r5, r5, #1
 8007308:	429d      	cmp	r5, r3
 800730a:	bf38      	it	cc
 800730c:	461d      	movcc	r5, r3
 800730e:	0553      	lsls	r3, r2, #21
 8007310:	d527      	bpl.n	8007362 <__ssputs_r+0x8e>
 8007312:	4629      	mov	r1, r5
 8007314:	f7ff ff52 	bl	80071bc <_malloc_r>
 8007318:	4606      	mov	r6, r0
 800731a:	b360      	cbz	r0, 8007376 <__ssputs_r+0xa2>
 800731c:	6921      	ldr	r1, [r4, #16]
 800731e:	464a      	mov	r2, r9
 8007320:	f000 fd5a 	bl	8007dd8 <memcpy>
 8007324:	89a3      	ldrh	r3, [r4, #12]
 8007326:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800732a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800732e:	81a3      	strh	r3, [r4, #12]
 8007330:	6126      	str	r6, [r4, #16]
 8007332:	6165      	str	r5, [r4, #20]
 8007334:	444e      	add	r6, r9
 8007336:	eba5 0509 	sub.w	r5, r5, r9
 800733a:	6026      	str	r6, [r4, #0]
 800733c:	60a5      	str	r5, [r4, #8]
 800733e:	463e      	mov	r6, r7
 8007340:	42be      	cmp	r6, r7
 8007342:	d900      	bls.n	8007346 <__ssputs_r+0x72>
 8007344:	463e      	mov	r6, r7
 8007346:	6820      	ldr	r0, [r4, #0]
 8007348:	4632      	mov	r2, r6
 800734a:	4641      	mov	r1, r8
 800734c:	f000 fcf8 	bl	8007d40 <memmove>
 8007350:	68a3      	ldr	r3, [r4, #8]
 8007352:	1b9b      	subs	r3, r3, r6
 8007354:	60a3      	str	r3, [r4, #8]
 8007356:	6823      	ldr	r3, [r4, #0]
 8007358:	4433      	add	r3, r6
 800735a:	6023      	str	r3, [r4, #0]
 800735c:	2000      	movs	r0, #0
 800735e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007362:	462a      	mov	r2, r5
 8007364:	f000 fd46 	bl	8007df4 <_realloc_r>
 8007368:	4606      	mov	r6, r0
 800736a:	2800      	cmp	r0, #0
 800736c:	d1e0      	bne.n	8007330 <__ssputs_r+0x5c>
 800736e:	6921      	ldr	r1, [r4, #16]
 8007370:	4650      	mov	r0, sl
 8007372:	f7ff feaf 	bl	80070d4 <_free_r>
 8007376:	230c      	movs	r3, #12
 8007378:	f8ca 3000 	str.w	r3, [sl]
 800737c:	89a3      	ldrh	r3, [r4, #12]
 800737e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007382:	81a3      	strh	r3, [r4, #12]
 8007384:	f04f 30ff 	mov.w	r0, #4294967295
 8007388:	e7e9      	b.n	800735e <__ssputs_r+0x8a>
	...

0800738c <_svfiprintf_r>:
 800738c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007390:	4698      	mov	r8, r3
 8007392:	898b      	ldrh	r3, [r1, #12]
 8007394:	061b      	lsls	r3, r3, #24
 8007396:	b09d      	sub	sp, #116	@ 0x74
 8007398:	4607      	mov	r7, r0
 800739a:	460d      	mov	r5, r1
 800739c:	4614      	mov	r4, r2
 800739e:	d510      	bpl.n	80073c2 <_svfiprintf_r+0x36>
 80073a0:	690b      	ldr	r3, [r1, #16]
 80073a2:	b973      	cbnz	r3, 80073c2 <_svfiprintf_r+0x36>
 80073a4:	2140      	movs	r1, #64	@ 0x40
 80073a6:	f7ff ff09 	bl	80071bc <_malloc_r>
 80073aa:	6028      	str	r0, [r5, #0]
 80073ac:	6128      	str	r0, [r5, #16]
 80073ae:	b930      	cbnz	r0, 80073be <_svfiprintf_r+0x32>
 80073b0:	230c      	movs	r3, #12
 80073b2:	603b      	str	r3, [r7, #0]
 80073b4:	f04f 30ff 	mov.w	r0, #4294967295
 80073b8:	b01d      	add	sp, #116	@ 0x74
 80073ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073be:	2340      	movs	r3, #64	@ 0x40
 80073c0:	616b      	str	r3, [r5, #20]
 80073c2:	2300      	movs	r3, #0
 80073c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80073c6:	2320      	movs	r3, #32
 80073c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073cc:	f8cd 800c 	str.w	r8, [sp, #12]
 80073d0:	2330      	movs	r3, #48	@ 0x30
 80073d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007570 <_svfiprintf_r+0x1e4>
 80073d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073da:	f04f 0901 	mov.w	r9, #1
 80073de:	4623      	mov	r3, r4
 80073e0:	469a      	mov	sl, r3
 80073e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073e6:	b10a      	cbz	r2, 80073ec <_svfiprintf_r+0x60>
 80073e8:	2a25      	cmp	r2, #37	@ 0x25
 80073ea:	d1f9      	bne.n	80073e0 <_svfiprintf_r+0x54>
 80073ec:	ebba 0b04 	subs.w	fp, sl, r4
 80073f0:	d00b      	beq.n	800740a <_svfiprintf_r+0x7e>
 80073f2:	465b      	mov	r3, fp
 80073f4:	4622      	mov	r2, r4
 80073f6:	4629      	mov	r1, r5
 80073f8:	4638      	mov	r0, r7
 80073fa:	f7ff ff6b 	bl	80072d4 <__ssputs_r>
 80073fe:	3001      	adds	r0, #1
 8007400:	f000 80a7 	beq.w	8007552 <_svfiprintf_r+0x1c6>
 8007404:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007406:	445a      	add	r2, fp
 8007408:	9209      	str	r2, [sp, #36]	@ 0x24
 800740a:	f89a 3000 	ldrb.w	r3, [sl]
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 809f 	beq.w	8007552 <_svfiprintf_r+0x1c6>
 8007414:	2300      	movs	r3, #0
 8007416:	f04f 32ff 	mov.w	r2, #4294967295
 800741a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800741e:	f10a 0a01 	add.w	sl, sl, #1
 8007422:	9304      	str	r3, [sp, #16]
 8007424:	9307      	str	r3, [sp, #28]
 8007426:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800742a:	931a      	str	r3, [sp, #104]	@ 0x68
 800742c:	4654      	mov	r4, sl
 800742e:	2205      	movs	r2, #5
 8007430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007434:	484e      	ldr	r0, [pc, #312]	@ (8007570 <_svfiprintf_r+0x1e4>)
 8007436:	f7f8 fef3 	bl	8000220 <memchr>
 800743a:	9a04      	ldr	r2, [sp, #16]
 800743c:	b9d8      	cbnz	r0, 8007476 <_svfiprintf_r+0xea>
 800743e:	06d0      	lsls	r0, r2, #27
 8007440:	bf44      	itt	mi
 8007442:	2320      	movmi	r3, #32
 8007444:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007448:	0711      	lsls	r1, r2, #28
 800744a:	bf44      	itt	mi
 800744c:	232b      	movmi	r3, #43	@ 0x2b
 800744e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007452:	f89a 3000 	ldrb.w	r3, [sl]
 8007456:	2b2a      	cmp	r3, #42	@ 0x2a
 8007458:	d015      	beq.n	8007486 <_svfiprintf_r+0xfa>
 800745a:	9a07      	ldr	r2, [sp, #28]
 800745c:	4654      	mov	r4, sl
 800745e:	2000      	movs	r0, #0
 8007460:	f04f 0c0a 	mov.w	ip, #10
 8007464:	4621      	mov	r1, r4
 8007466:	f811 3b01 	ldrb.w	r3, [r1], #1
 800746a:	3b30      	subs	r3, #48	@ 0x30
 800746c:	2b09      	cmp	r3, #9
 800746e:	d94b      	bls.n	8007508 <_svfiprintf_r+0x17c>
 8007470:	b1b0      	cbz	r0, 80074a0 <_svfiprintf_r+0x114>
 8007472:	9207      	str	r2, [sp, #28]
 8007474:	e014      	b.n	80074a0 <_svfiprintf_r+0x114>
 8007476:	eba0 0308 	sub.w	r3, r0, r8
 800747a:	fa09 f303 	lsl.w	r3, r9, r3
 800747e:	4313      	orrs	r3, r2
 8007480:	9304      	str	r3, [sp, #16]
 8007482:	46a2      	mov	sl, r4
 8007484:	e7d2      	b.n	800742c <_svfiprintf_r+0xa0>
 8007486:	9b03      	ldr	r3, [sp, #12]
 8007488:	1d19      	adds	r1, r3, #4
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	9103      	str	r1, [sp, #12]
 800748e:	2b00      	cmp	r3, #0
 8007490:	bfbb      	ittet	lt
 8007492:	425b      	neglt	r3, r3
 8007494:	f042 0202 	orrlt.w	r2, r2, #2
 8007498:	9307      	strge	r3, [sp, #28]
 800749a:	9307      	strlt	r3, [sp, #28]
 800749c:	bfb8      	it	lt
 800749e:	9204      	strlt	r2, [sp, #16]
 80074a0:	7823      	ldrb	r3, [r4, #0]
 80074a2:	2b2e      	cmp	r3, #46	@ 0x2e
 80074a4:	d10a      	bne.n	80074bc <_svfiprintf_r+0x130>
 80074a6:	7863      	ldrb	r3, [r4, #1]
 80074a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80074aa:	d132      	bne.n	8007512 <_svfiprintf_r+0x186>
 80074ac:	9b03      	ldr	r3, [sp, #12]
 80074ae:	1d1a      	adds	r2, r3, #4
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	9203      	str	r2, [sp, #12]
 80074b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80074b8:	3402      	adds	r4, #2
 80074ba:	9305      	str	r3, [sp, #20]
 80074bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007580 <_svfiprintf_r+0x1f4>
 80074c0:	7821      	ldrb	r1, [r4, #0]
 80074c2:	2203      	movs	r2, #3
 80074c4:	4650      	mov	r0, sl
 80074c6:	f7f8 feab 	bl	8000220 <memchr>
 80074ca:	b138      	cbz	r0, 80074dc <_svfiprintf_r+0x150>
 80074cc:	9b04      	ldr	r3, [sp, #16]
 80074ce:	eba0 000a 	sub.w	r0, r0, sl
 80074d2:	2240      	movs	r2, #64	@ 0x40
 80074d4:	4082      	lsls	r2, r0
 80074d6:	4313      	orrs	r3, r2
 80074d8:	3401      	adds	r4, #1
 80074da:	9304      	str	r3, [sp, #16]
 80074dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074e0:	4824      	ldr	r0, [pc, #144]	@ (8007574 <_svfiprintf_r+0x1e8>)
 80074e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074e6:	2206      	movs	r2, #6
 80074e8:	f7f8 fe9a 	bl	8000220 <memchr>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	d036      	beq.n	800755e <_svfiprintf_r+0x1d2>
 80074f0:	4b21      	ldr	r3, [pc, #132]	@ (8007578 <_svfiprintf_r+0x1ec>)
 80074f2:	bb1b      	cbnz	r3, 800753c <_svfiprintf_r+0x1b0>
 80074f4:	9b03      	ldr	r3, [sp, #12]
 80074f6:	3307      	adds	r3, #7
 80074f8:	f023 0307 	bic.w	r3, r3, #7
 80074fc:	3308      	adds	r3, #8
 80074fe:	9303      	str	r3, [sp, #12]
 8007500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007502:	4433      	add	r3, r6
 8007504:	9309      	str	r3, [sp, #36]	@ 0x24
 8007506:	e76a      	b.n	80073de <_svfiprintf_r+0x52>
 8007508:	fb0c 3202 	mla	r2, ip, r2, r3
 800750c:	460c      	mov	r4, r1
 800750e:	2001      	movs	r0, #1
 8007510:	e7a8      	b.n	8007464 <_svfiprintf_r+0xd8>
 8007512:	2300      	movs	r3, #0
 8007514:	3401      	adds	r4, #1
 8007516:	9305      	str	r3, [sp, #20]
 8007518:	4619      	mov	r1, r3
 800751a:	f04f 0c0a 	mov.w	ip, #10
 800751e:	4620      	mov	r0, r4
 8007520:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007524:	3a30      	subs	r2, #48	@ 0x30
 8007526:	2a09      	cmp	r2, #9
 8007528:	d903      	bls.n	8007532 <_svfiprintf_r+0x1a6>
 800752a:	2b00      	cmp	r3, #0
 800752c:	d0c6      	beq.n	80074bc <_svfiprintf_r+0x130>
 800752e:	9105      	str	r1, [sp, #20]
 8007530:	e7c4      	b.n	80074bc <_svfiprintf_r+0x130>
 8007532:	fb0c 2101 	mla	r1, ip, r1, r2
 8007536:	4604      	mov	r4, r0
 8007538:	2301      	movs	r3, #1
 800753a:	e7f0      	b.n	800751e <_svfiprintf_r+0x192>
 800753c:	ab03      	add	r3, sp, #12
 800753e:	9300      	str	r3, [sp, #0]
 8007540:	462a      	mov	r2, r5
 8007542:	4b0e      	ldr	r3, [pc, #56]	@ (800757c <_svfiprintf_r+0x1f0>)
 8007544:	a904      	add	r1, sp, #16
 8007546:	4638      	mov	r0, r7
 8007548:	f3af 8000 	nop.w
 800754c:	1c42      	adds	r2, r0, #1
 800754e:	4606      	mov	r6, r0
 8007550:	d1d6      	bne.n	8007500 <_svfiprintf_r+0x174>
 8007552:	89ab      	ldrh	r3, [r5, #12]
 8007554:	065b      	lsls	r3, r3, #25
 8007556:	f53f af2d 	bmi.w	80073b4 <_svfiprintf_r+0x28>
 800755a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800755c:	e72c      	b.n	80073b8 <_svfiprintf_r+0x2c>
 800755e:	ab03      	add	r3, sp, #12
 8007560:	9300      	str	r3, [sp, #0]
 8007562:	462a      	mov	r2, r5
 8007564:	4b05      	ldr	r3, [pc, #20]	@ (800757c <_svfiprintf_r+0x1f0>)
 8007566:	a904      	add	r1, sp, #16
 8007568:	4638      	mov	r0, r7
 800756a:	f000 f9bb 	bl	80078e4 <_printf_i>
 800756e:	e7ed      	b.n	800754c <_svfiprintf_r+0x1c0>
 8007570:	08008320 	.word	0x08008320
 8007574:	0800832a 	.word	0x0800832a
 8007578:	00000000 	.word	0x00000000
 800757c:	080072d5 	.word	0x080072d5
 8007580:	08008326 	.word	0x08008326

08007584 <__sfputc_r>:
 8007584:	6893      	ldr	r3, [r2, #8]
 8007586:	3b01      	subs	r3, #1
 8007588:	2b00      	cmp	r3, #0
 800758a:	b410      	push	{r4}
 800758c:	6093      	str	r3, [r2, #8]
 800758e:	da08      	bge.n	80075a2 <__sfputc_r+0x1e>
 8007590:	6994      	ldr	r4, [r2, #24]
 8007592:	42a3      	cmp	r3, r4
 8007594:	db01      	blt.n	800759a <__sfputc_r+0x16>
 8007596:	290a      	cmp	r1, #10
 8007598:	d103      	bne.n	80075a2 <__sfputc_r+0x1e>
 800759a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800759e:	f7ff bc88 	b.w	8006eb2 <__swbuf_r>
 80075a2:	6813      	ldr	r3, [r2, #0]
 80075a4:	1c58      	adds	r0, r3, #1
 80075a6:	6010      	str	r0, [r2, #0]
 80075a8:	7019      	strb	r1, [r3, #0]
 80075aa:	4608      	mov	r0, r1
 80075ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075b0:	4770      	bx	lr

080075b2 <__sfputs_r>:
 80075b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075b4:	4606      	mov	r6, r0
 80075b6:	460f      	mov	r7, r1
 80075b8:	4614      	mov	r4, r2
 80075ba:	18d5      	adds	r5, r2, r3
 80075bc:	42ac      	cmp	r4, r5
 80075be:	d101      	bne.n	80075c4 <__sfputs_r+0x12>
 80075c0:	2000      	movs	r0, #0
 80075c2:	e007      	b.n	80075d4 <__sfputs_r+0x22>
 80075c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075c8:	463a      	mov	r2, r7
 80075ca:	4630      	mov	r0, r6
 80075cc:	f7ff ffda 	bl	8007584 <__sfputc_r>
 80075d0:	1c43      	adds	r3, r0, #1
 80075d2:	d1f3      	bne.n	80075bc <__sfputs_r+0xa>
 80075d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075d8 <_vfiprintf_r>:
 80075d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075dc:	460d      	mov	r5, r1
 80075de:	b09d      	sub	sp, #116	@ 0x74
 80075e0:	4614      	mov	r4, r2
 80075e2:	4698      	mov	r8, r3
 80075e4:	4606      	mov	r6, r0
 80075e6:	b118      	cbz	r0, 80075f0 <_vfiprintf_r+0x18>
 80075e8:	6a03      	ldr	r3, [r0, #32]
 80075ea:	b90b      	cbnz	r3, 80075f0 <_vfiprintf_r+0x18>
 80075ec:	f7ff fa9c 	bl	8006b28 <__sinit>
 80075f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075f2:	07d9      	lsls	r1, r3, #31
 80075f4:	d405      	bmi.n	8007602 <_vfiprintf_r+0x2a>
 80075f6:	89ab      	ldrh	r3, [r5, #12]
 80075f8:	059a      	lsls	r2, r3, #22
 80075fa:	d402      	bmi.n	8007602 <_vfiprintf_r+0x2a>
 80075fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075fe:	f7ff fd66 	bl	80070ce <__retarget_lock_acquire_recursive>
 8007602:	89ab      	ldrh	r3, [r5, #12]
 8007604:	071b      	lsls	r3, r3, #28
 8007606:	d501      	bpl.n	800760c <_vfiprintf_r+0x34>
 8007608:	692b      	ldr	r3, [r5, #16]
 800760a:	b99b      	cbnz	r3, 8007634 <_vfiprintf_r+0x5c>
 800760c:	4629      	mov	r1, r5
 800760e:	4630      	mov	r0, r6
 8007610:	f7ff fc8e 	bl	8006f30 <__swsetup_r>
 8007614:	b170      	cbz	r0, 8007634 <_vfiprintf_r+0x5c>
 8007616:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007618:	07dc      	lsls	r4, r3, #31
 800761a:	d504      	bpl.n	8007626 <_vfiprintf_r+0x4e>
 800761c:	f04f 30ff 	mov.w	r0, #4294967295
 8007620:	b01d      	add	sp, #116	@ 0x74
 8007622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007626:	89ab      	ldrh	r3, [r5, #12]
 8007628:	0598      	lsls	r0, r3, #22
 800762a:	d4f7      	bmi.n	800761c <_vfiprintf_r+0x44>
 800762c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800762e:	f7ff fd4f 	bl	80070d0 <__retarget_lock_release_recursive>
 8007632:	e7f3      	b.n	800761c <_vfiprintf_r+0x44>
 8007634:	2300      	movs	r3, #0
 8007636:	9309      	str	r3, [sp, #36]	@ 0x24
 8007638:	2320      	movs	r3, #32
 800763a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800763e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007642:	2330      	movs	r3, #48	@ 0x30
 8007644:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80077f4 <_vfiprintf_r+0x21c>
 8007648:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800764c:	f04f 0901 	mov.w	r9, #1
 8007650:	4623      	mov	r3, r4
 8007652:	469a      	mov	sl, r3
 8007654:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007658:	b10a      	cbz	r2, 800765e <_vfiprintf_r+0x86>
 800765a:	2a25      	cmp	r2, #37	@ 0x25
 800765c:	d1f9      	bne.n	8007652 <_vfiprintf_r+0x7a>
 800765e:	ebba 0b04 	subs.w	fp, sl, r4
 8007662:	d00b      	beq.n	800767c <_vfiprintf_r+0xa4>
 8007664:	465b      	mov	r3, fp
 8007666:	4622      	mov	r2, r4
 8007668:	4629      	mov	r1, r5
 800766a:	4630      	mov	r0, r6
 800766c:	f7ff ffa1 	bl	80075b2 <__sfputs_r>
 8007670:	3001      	adds	r0, #1
 8007672:	f000 80a7 	beq.w	80077c4 <_vfiprintf_r+0x1ec>
 8007676:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007678:	445a      	add	r2, fp
 800767a:	9209      	str	r2, [sp, #36]	@ 0x24
 800767c:	f89a 3000 	ldrb.w	r3, [sl]
 8007680:	2b00      	cmp	r3, #0
 8007682:	f000 809f 	beq.w	80077c4 <_vfiprintf_r+0x1ec>
 8007686:	2300      	movs	r3, #0
 8007688:	f04f 32ff 	mov.w	r2, #4294967295
 800768c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007690:	f10a 0a01 	add.w	sl, sl, #1
 8007694:	9304      	str	r3, [sp, #16]
 8007696:	9307      	str	r3, [sp, #28]
 8007698:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800769c:	931a      	str	r3, [sp, #104]	@ 0x68
 800769e:	4654      	mov	r4, sl
 80076a0:	2205      	movs	r2, #5
 80076a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076a6:	4853      	ldr	r0, [pc, #332]	@ (80077f4 <_vfiprintf_r+0x21c>)
 80076a8:	f7f8 fdba 	bl	8000220 <memchr>
 80076ac:	9a04      	ldr	r2, [sp, #16]
 80076ae:	b9d8      	cbnz	r0, 80076e8 <_vfiprintf_r+0x110>
 80076b0:	06d1      	lsls	r1, r2, #27
 80076b2:	bf44      	itt	mi
 80076b4:	2320      	movmi	r3, #32
 80076b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076ba:	0713      	lsls	r3, r2, #28
 80076bc:	bf44      	itt	mi
 80076be:	232b      	movmi	r3, #43	@ 0x2b
 80076c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80076c4:	f89a 3000 	ldrb.w	r3, [sl]
 80076c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80076ca:	d015      	beq.n	80076f8 <_vfiprintf_r+0x120>
 80076cc:	9a07      	ldr	r2, [sp, #28]
 80076ce:	4654      	mov	r4, sl
 80076d0:	2000      	movs	r0, #0
 80076d2:	f04f 0c0a 	mov.w	ip, #10
 80076d6:	4621      	mov	r1, r4
 80076d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076dc:	3b30      	subs	r3, #48	@ 0x30
 80076de:	2b09      	cmp	r3, #9
 80076e0:	d94b      	bls.n	800777a <_vfiprintf_r+0x1a2>
 80076e2:	b1b0      	cbz	r0, 8007712 <_vfiprintf_r+0x13a>
 80076e4:	9207      	str	r2, [sp, #28]
 80076e6:	e014      	b.n	8007712 <_vfiprintf_r+0x13a>
 80076e8:	eba0 0308 	sub.w	r3, r0, r8
 80076ec:	fa09 f303 	lsl.w	r3, r9, r3
 80076f0:	4313      	orrs	r3, r2
 80076f2:	9304      	str	r3, [sp, #16]
 80076f4:	46a2      	mov	sl, r4
 80076f6:	e7d2      	b.n	800769e <_vfiprintf_r+0xc6>
 80076f8:	9b03      	ldr	r3, [sp, #12]
 80076fa:	1d19      	adds	r1, r3, #4
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	9103      	str	r1, [sp, #12]
 8007700:	2b00      	cmp	r3, #0
 8007702:	bfbb      	ittet	lt
 8007704:	425b      	neglt	r3, r3
 8007706:	f042 0202 	orrlt.w	r2, r2, #2
 800770a:	9307      	strge	r3, [sp, #28]
 800770c:	9307      	strlt	r3, [sp, #28]
 800770e:	bfb8      	it	lt
 8007710:	9204      	strlt	r2, [sp, #16]
 8007712:	7823      	ldrb	r3, [r4, #0]
 8007714:	2b2e      	cmp	r3, #46	@ 0x2e
 8007716:	d10a      	bne.n	800772e <_vfiprintf_r+0x156>
 8007718:	7863      	ldrb	r3, [r4, #1]
 800771a:	2b2a      	cmp	r3, #42	@ 0x2a
 800771c:	d132      	bne.n	8007784 <_vfiprintf_r+0x1ac>
 800771e:	9b03      	ldr	r3, [sp, #12]
 8007720:	1d1a      	adds	r2, r3, #4
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	9203      	str	r2, [sp, #12]
 8007726:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800772a:	3402      	adds	r4, #2
 800772c:	9305      	str	r3, [sp, #20]
 800772e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007804 <_vfiprintf_r+0x22c>
 8007732:	7821      	ldrb	r1, [r4, #0]
 8007734:	2203      	movs	r2, #3
 8007736:	4650      	mov	r0, sl
 8007738:	f7f8 fd72 	bl	8000220 <memchr>
 800773c:	b138      	cbz	r0, 800774e <_vfiprintf_r+0x176>
 800773e:	9b04      	ldr	r3, [sp, #16]
 8007740:	eba0 000a 	sub.w	r0, r0, sl
 8007744:	2240      	movs	r2, #64	@ 0x40
 8007746:	4082      	lsls	r2, r0
 8007748:	4313      	orrs	r3, r2
 800774a:	3401      	adds	r4, #1
 800774c:	9304      	str	r3, [sp, #16]
 800774e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007752:	4829      	ldr	r0, [pc, #164]	@ (80077f8 <_vfiprintf_r+0x220>)
 8007754:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007758:	2206      	movs	r2, #6
 800775a:	f7f8 fd61 	bl	8000220 <memchr>
 800775e:	2800      	cmp	r0, #0
 8007760:	d03f      	beq.n	80077e2 <_vfiprintf_r+0x20a>
 8007762:	4b26      	ldr	r3, [pc, #152]	@ (80077fc <_vfiprintf_r+0x224>)
 8007764:	bb1b      	cbnz	r3, 80077ae <_vfiprintf_r+0x1d6>
 8007766:	9b03      	ldr	r3, [sp, #12]
 8007768:	3307      	adds	r3, #7
 800776a:	f023 0307 	bic.w	r3, r3, #7
 800776e:	3308      	adds	r3, #8
 8007770:	9303      	str	r3, [sp, #12]
 8007772:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007774:	443b      	add	r3, r7
 8007776:	9309      	str	r3, [sp, #36]	@ 0x24
 8007778:	e76a      	b.n	8007650 <_vfiprintf_r+0x78>
 800777a:	fb0c 3202 	mla	r2, ip, r2, r3
 800777e:	460c      	mov	r4, r1
 8007780:	2001      	movs	r0, #1
 8007782:	e7a8      	b.n	80076d6 <_vfiprintf_r+0xfe>
 8007784:	2300      	movs	r3, #0
 8007786:	3401      	adds	r4, #1
 8007788:	9305      	str	r3, [sp, #20]
 800778a:	4619      	mov	r1, r3
 800778c:	f04f 0c0a 	mov.w	ip, #10
 8007790:	4620      	mov	r0, r4
 8007792:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007796:	3a30      	subs	r2, #48	@ 0x30
 8007798:	2a09      	cmp	r2, #9
 800779a:	d903      	bls.n	80077a4 <_vfiprintf_r+0x1cc>
 800779c:	2b00      	cmp	r3, #0
 800779e:	d0c6      	beq.n	800772e <_vfiprintf_r+0x156>
 80077a0:	9105      	str	r1, [sp, #20]
 80077a2:	e7c4      	b.n	800772e <_vfiprintf_r+0x156>
 80077a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80077a8:	4604      	mov	r4, r0
 80077aa:	2301      	movs	r3, #1
 80077ac:	e7f0      	b.n	8007790 <_vfiprintf_r+0x1b8>
 80077ae:	ab03      	add	r3, sp, #12
 80077b0:	9300      	str	r3, [sp, #0]
 80077b2:	462a      	mov	r2, r5
 80077b4:	4b12      	ldr	r3, [pc, #72]	@ (8007800 <_vfiprintf_r+0x228>)
 80077b6:	a904      	add	r1, sp, #16
 80077b8:	4630      	mov	r0, r6
 80077ba:	f3af 8000 	nop.w
 80077be:	4607      	mov	r7, r0
 80077c0:	1c78      	adds	r0, r7, #1
 80077c2:	d1d6      	bne.n	8007772 <_vfiprintf_r+0x19a>
 80077c4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077c6:	07d9      	lsls	r1, r3, #31
 80077c8:	d405      	bmi.n	80077d6 <_vfiprintf_r+0x1fe>
 80077ca:	89ab      	ldrh	r3, [r5, #12]
 80077cc:	059a      	lsls	r2, r3, #22
 80077ce:	d402      	bmi.n	80077d6 <_vfiprintf_r+0x1fe>
 80077d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077d2:	f7ff fc7d 	bl	80070d0 <__retarget_lock_release_recursive>
 80077d6:	89ab      	ldrh	r3, [r5, #12]
 80077d8:	065b      	lsls	r3, r3, #25
 80077da:	f53f af1f 	bmi.w	800761c <_vfiprintf_r+0x44>
 80077de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077e0:	e71e      	b.n	8007620 <_vfiprintf_r+0x48>
 80077e2:	ab03      	add	r3, sp, #12
 80077e4:	9300      	str	r3, [sp, #0]
 80077e6:	462a      	mov	r2, r5
 80077e8:	4b05      	ldr	r3, [pc, #20]	@ (8007800 <_vfiprintf_r+0x228>)
 80077ea:	a904      	add	r1, sp, #16
 80077ec:	4630      	mov	r0, r6
 80077ee:	f000 f879 	bl	80078e4 <_printf_i>
 80077f2:	e7e4      	b.n	80077be <_vfiprintf_r+0x1e6>
 80077f4:	08008320 	.word	0x08008320
 80077f8:	0800832a 	.word	0x0800832a
 80077fc:	00000000 	.word	0x00000000
 8007800:	080075b3 	.word	0x080075b3
 8007804:	08008326 	.word	0x08008326

08007808 <_printf_common>:
 8007808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800780c:	4616      	mov	r6, r2
 800780e:	4698      	mov	r8, r3
 8007810:	688a      	ldr	r2, [r1, #8]
 8007812:	690b      	ldr	r3, [r1, #16]
 8007814:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007818:	4293      	cmp	r3, r2
 800781a:	bfb8      	it	lt
 800781c:	4613      	movlt	r3, r2
 800781e:	6033      	str	r3, [r6, #0]
 8007820:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007824:	4607      	mov	r7, r0
 8007826:	460c      	mov	r4, r1
 8007828:	b10a      	cbz	r2, 800782e <_printf_common+0x26>
 800782a:	3301      	adds	r3, #1
 800782c:	6033      	str	r3, [r6, #0]
 800782e:	6823      	ldr	r3, [r4, #0]
 8007830:	0699      	lsls	r1, r3, #26
 8007832:	bf42      	ittt	mi
 8007834:	6833      	ldrmi	r3, [r6, #0]
 8007836:	3302      	addmi	r3, #2
 8007838:	6033      	strmi	r3, [r6, #0]
 800783a:	6825      	ldr	r5, [r4, #0]
 800783c:	f015 0506 	ands.w	r5, r5, #6
 8007840:	d106      	bne.n	8007850 <_printf_common+0x48>
 8007842:	f104 0a19 	add.w	sl, r4, #25
 8007846:	68e3      	ldr	r3, [r4, #12]
 8007848:	6832      	ldr	r2, [r6, #0]
 800784a:	1a9b      	subs	r3, r3, r2
 800784c:	42ab      	cmp	r3, r5
 800784e:	dc26      	bgt.n	800789e <_printf_common+0x96>
 8007850:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007854:	6822      	ldr	r2, [r4, #0]
 8007856:	3b00      	subs	r3, #0
 8007858:	bf18      	it	ne
 800785a:	2301      	movne	r3, #1
 800785c:	0692      	lsls	r2, r2, #26
 800785e:	d42b      	bmi.n	80078b8 <_printf_common+0xb0>
 8007860:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007864:	4641      	mov	r1, r8
 8007866:	4638      	mov	r0, r7
 8007868:	47c8      	blx	r9
 800786a:	3001      	adds	r0, #1
 800786c:	d01e      	beq.n	80078ac <_printf_common+0xa4>
 800786e:	6823      	ldr	r3, [r4, #0]
 8007870:	6922      	ldr	r2, [r4, #16]
 8007872:	f003 0306 	and.w	r3, r3, #6
 8007876:	2b04      	cmp	r3, #4
 8007878:	bf02      	ittt	eq
 800787a:	68e5      	ldreq	r5, [r4, #12]
 800787c:	6833      	ldreq	r3, [r6, #0]
 800787e:	1aed      	subeq	r5, r5, r3
 8007880:	68a3      	ldr	r3, [r4, #8]
 8007882:	bf0c      	ite	eq
 8007884:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007888:	2500      	movne	r5, #0
 800788a:	4293      	cmp	r3, r2
 800788c:	bfc4      	itt	gt
 800788e:	1a9b      	subgt	r3, r3, r2
 8007890:	18ed      	addgt	r5, r5, r3
 8007892:	2600      	movs	r6, #0
 8007894:	341a      	adds	r4, #26
 8007896:	42b5      	cmp	r5, r6
 8007898:	d11a      	bne.n	80078d0 <_printf_common+0xc8>
 800789a:	2000      	movs	r0, #0
 800789c:	e008      	b.n	80078b0 <_printf_common+0xa8>
 800789e:	2301      	movs	r3, #1
 80078a0:	4652      	mov	r2, sl
 80078a2:	4641      	mov	r1, r8
 80078a4:	4638      	mov	r0, r7
 80078a6:	47c8      	blx	r9
 80078a8:	3001      	adds	r0, #1
 80078aa:	d103      	bne.n	80078b4 <_printf_common+0xac>
 80078ac:	f04f 30ff 	mov.w	r0, #4294967295
 80078b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078b4:	3501      	adds	r5, #1
 80078b6:	e7c6      	b.n	8007846 <_printf_common+0x3e>
 80078b8:	18e1      	adds	r1, r4, r3
 80078ba:	1c5a      	adds	r2, r3, #1
 80078bc:	2030      	movs	r0, #48	@ 0x30
 80078be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80078c2:	4422      	add	r2, r4
 80078c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80078c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80078cc:	3302      	adds	r3, #2
 80078ce:	e7c7      	b.n	8007860 <_printf_common+0x58>
 80078d0:	2301      	movs	r3, #1
 80078d2:	4622      	mov	r2, r4
 80078d4:	4641      	mov	r1, r8
 80078d6:	4638      	mov	r0, r7
 80078d8:	47c8      	blx	r9
 80078da:	3001      	adds	r0, #1
 80078dc:	d0e6      	beq.n	80078ac <_printf_common+0xa4>
 80078de:	3601      	adds	r6, #1
 80078e0:	e7d9      	b.n	8007896 <_printf_common+0x8e>
	...

080078e4 <_printf_i>:
 80078e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80078e8:	7e0f      	ldrb	r7, [r1, #24]
 80078ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80078ec:	2f78      	cmp	r7, #120	@ 0x78
 80078ee:	4691      	mov	r9, r2
 80078f0:	4680      	mov	r8, r0
 80078f2:	460c      	mov	r4, r1
 80078f4:	469a      	mov	sl, r3
 80078f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80078fa:	d807      	bhi.n	800790c <_printf_i+0x28>
 80078fc:	2f62      	cmp	r7, #98	@ 0x62
 80078fe:	d80a      	bhi.n	8007916 <_printf_i+0x32>
 8007900:	2f00      	cmp	r7, #0
 8007902:	f000 80d2 	beq.w	8007aaa <_printf_i+0x1c6>
 8007906:	2f58      	cmp	r7, #88	@ 0x58
 8007908:	f000 80b9 	beq.w	8007a7e <_printf_i+0x19a>
 800790c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007910:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007914:	e03a      	b.n	800798c <_printf_i+0xa8>
 8007916:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800791a:	2b15      	cmp	r3, #21
 800791c:	d8f6      	bhi.n	800790c <_printf_i+0x28>
 800791e:	a101      	add	r1, pc, #4	@ (adr r1, 8007924 <_printf_i+0x40>)
 8007920:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007924:	0800797d 	.word	0x0800797d
 8007928:	08007991 	.word	0x08007991
 800792c:	0800790d 	.word	0x0800790d
 8007930:	0800790d 	.word	0x0800790d
 8007934:	0800790d 	.word	0x0800790d
 8007938:	0800790d 	.word	0x0800790d
 800793c:	08007991 	.word	0x08007991
 8007940:	0800790d 	.word	0x0800790d
 8007944:	0800790d 	.word	0x0800790d
 8007948:	0800790d 	.word	0x0800790d
 800794c:	0800790d 	.word	0x0800790d
 8007950:	08007a91 	.word	0x08007a91
 8007954:	080079bb 	.word	0x080079bb
 8007958:	08007a4b 	.word	0x08007a4b
 800795c:	0800790d 	.word	0x0800790d
 8007960:	0800790d 	.word	0x0800790d
 8007964:	08007ab3 	.word	0x08007ab3
 8007968:	0800790d 	.word	0x0800790d
 800796c:	080079bb 	.word	0x080079bb
 8007970:	0800790d 	.word	0x0800790d
 8007974:	0800790d 	.word	0x0800790d
 8007978:	08007a53 	.word	0x08007a53
 800797c:	6833      	ldr	r3, [r6, #0]
 800797e:	1d1a      	adds	r2, r3, #4
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	6032      	str	r2, [r6, #0]
 8007984:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007988:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800798c:	2301      	movs	r3, #1
 800798e:	e09d      	b.n	8007acc <_printf_i+0x1e8>
 8007990:	6833      	ldr	r3, [r6, #0]
 8007992:	6820      	ldr	r0, [r4, #0]
 8007994:	1d19      	adds	r1, r3, #4
 8007996:	6031      	str	r1, [r6, #0]
 8007998:	0606      	lsls	r6, r0, #24
 800799a:	d501      	bpl.n	80079a0 <_printf_i+0xbc>
 800799c:	681d      	ldr	r5, [r3, #0]
 800799e:	e003      	b.n	80079a8 <_printf_i+0xc4>
 80079a0:	0645      	lsls	r5, r0, #25
 80079a2:	d5fb      	bpl.n	800799c <_printf_i+0xb8>
 80079a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80079a8:	2d00      	cmp	r5, #0
 80079aa:	da03      	bge.n	80079b4 <_printf_i+0xd0>
 80079ac:	232d      	movs	r3, #45	@ 0x2d
 80079ae:	426d      	negs	r5, r5
 80079b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079b4:	4859      	ldr	r0, [pc, #356]	@ (8007b1c <_printf_i+0x238>)
 80079b6:	230a      	movs	r3, #10
 80079b8:	e011      	b.n	80079de <_printf_i+0xfa>
 80079ba:	6821      	ldr	r1, [r4, #0]
 80079bc:	6833      	ldr	r3, [r6, #0]
 80079be:	0608      	lsls	r0, r1, #24
 80079c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80079c4:	d402      	bmi.n	80079cc <_printf_i+0xe8>
 80079c6:	0649      	lsls	r1, r1, #25
 80079c8:	bf48      	it	mi
 80079ca:	b2ad      	uxthmi	r5, r5
 80079cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80079ce:	4853      	ldr	r0, [pc, #332]	@ (8007b1c <_printf_i+0x238>)
 80079d0:	6033      	str	r3, [r6, #0]
 80079d2:	bf14      	ite	ne
 80079d4:	230a      	movne	r3, #10
 80079d6:	2308      	moveq	r3, #8
 80079d8:	2100      	movs	r1, #0
 80079da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80079de:	6866      	ldr	r6, [r4, #4]
 80079e0:	60a6      	str	r6, [r4, #8]
 80079e2:	2e00      	cmp	r6, #0
 80079e4:	bfa2      	ittt	ge
 80079e6:	6821      	ldrge	r1, [r4, #0]
 80079e8:	f021 0104 	bicge.w	r1, r1, #4
 80079ec:	6021      	strge	r1, [r4, #0]
 80079ee:	b90d      	cbnz	r5, 80079f4 <_printf_i+0x110>
 80079f0:	2e00      	cmp	r6, #0
 80079f2:	d04b      	beq.n	8007a8c <_printf_i+0x1a8>
 80079f4:	4616      	mov	r6, r2
 80079f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80079fa:	fb03 5711 	mls	r7, r3, r1, r5
 80079fe:	5dc7      	ldrb	r7, [r0, r7]
 8007a00:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007a04:	462f      	mov	r7, r5
 8007a06:	42bb      	cmp	r3, r7
 8007a08:	460d      	mov	r5, r1
 8007a0a:	d9f4      	bls.n	80079f6 <_printf_i+0x112>
 8007a0c:	2b08      	cmp	r3, #8
 8007a0e:	d10b      	bne.n	8007a28 <_printf_i+0x144>
 8007a10:	6823      	ldr	r3, [r4, #0]
 8007a12:	07df      	lsls	r7, r3, #31
 8007a14:	d508      	bpl.n	8007a28 <_printf_i+0x144>
 8007a16:	6923      	ldr	r3, [r4, #16]
 8007a18:	6861      	ldr	r1, [r4, #4]
 8007a1a:	4299      	cmp	r1, r3
 8007a1c:	bfde      	ittt	le
 8007a1e:	2330      	movle	r3, #48	@ 0x30
 8007a20:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007a24:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007a28:	1b92      	subs	r2, r2, r6
 8007a2a:	6122      	str	r2, [r4, #16]
 8007a2c:	f8cd a000 	str.w	sl, [sp]
 8007a30:	464b      	mov	r3, r9
 8007a32:	aa03      	add	r2, sp, #12
 8007a34:	4621      	mov	r1, r4
 8007a36:	4640      	mov	r0, r8
 8007a38:	f7ff fee6 	bl	8007808 <_printf_common>
 8007a3c:	3001      	adds	r0, #1
 8007a3e:	d14a      	bne.n	8007ad6 <_printf_i+0x1f2>
 8007a40:	f04f 30ff 	mov.w	r0, #4294967295
 8007a44:	b004      	add	sp, #16
 8007a46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a4a:	6823      	ldr	r3, [r4, #0]
 8007a4c:	f043 0320 	orr.w	r3, r3, #32
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	4833      	ldr	r0, [pc, #204]	@ (8007b20 <_printf_i+0x23c>)
 8007a54:	2778      	movs	r7, #120	@ 0x78
 8007a56:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007a5a:	6823      	ldr	r3, [r4, #0]
 8007a5c:	6831      	ldr	r1, [r6, #0]
 8007a5e:	061f      	lsls	r7, r3, #24
 8007a60:	f851 5b04 	ldr.w	r5, [r1], #4
 8007a64:	d402      	bmi.n	8007a6c <_printf_i+0x188>
 8007a66:	065f      	lsls	r7, r3, #25
 8007a68:	bf48      	it	mi
 8007a6a:	b2ad      	uxthmi	r5, r5
 8007a6c:	6031      	str	r1, [r6, #0]
 8007a6e:	07d9      	lsls	r1, r3, #31
 8007a70:	bf44      	itt	mi
 8007a72:	f043 0320 	orrmi.w	r3, r3, #32
 8007a76:	6023      	strmi	r3, [r4, #0]
 8007a78:	b11d      	cbz	r5, 8007a82 <_printf_i+0x19e>
 8007a7a:	2310      	movs	r3, #16
 8007a7c:	e7ac      	b.n	80079d8 <_printf_i+0xf4>
 8007a7e:	4827      	ldr	r0, [pc, #156]	@ (8007b1c <_printf_i+0x238>)
 8007a80:	e7e9      	b.n	8007a56 <_printf_i+0x172>
 8007a82:	6823      	ldr	r3, [r4, #0]
 8007a84:	f023 0320 	bic.w	r3, r3, #32
 8007a88:	6023      	str	r3, [r4, #0]
 8007a8a:	e7f6      	b.n	8007a7a <_printf_i+0x196>
 8007a8c:	4616      	mov	r6, r2
 8007a8e:	e7bd      	b.n	8007a0c <_printf_i+0x128>
 8007a90:	6833      	ldr	r3, [r6, #0]
 8007a92:	6825      	ldr	r5, [r4, #0]
 8007a94:	6961      	ldr	r1, [r4, #20]
 8007a96:	1d18      	adds	r0, r3, #4
 8007a98:	6030      	str	r0, [r6, #0]
 8007a9a:	062e      	lsls	r6, r5, #24
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	d501      	bpl.n	8007aa4 <_printf_i+0x1c0>
 8007aa0:	6019      	str	r1, [r3, #0]
 8007aa2:	e002      	b.n	8007aaa <_printf_i+0x1c6>
 8007aa4:	0668      	lsls	r0, r5, #25
 8007aa6:	d5fb      	bpl.n	8007aa0 <_printf_i+0x1bc>
 8007aa8:	8019      	strh	r1, [r3, #0]
 8007aaa:	2300      	movs	r3, #0
 8007aac:	6123      	str	r3, [r4, #16]
 8007aae:	4616      	mov	r6, r2
 8007ab0:	e7bc      	b.n	8007a2c <_printf_i+0x148>
 8007ab2:	6833      	ldr	r3, [r6, #0]
 8007ab4:	1d1a      	adds	r2, r3, #4
 8007ab6:	6032      	str	r2, [r6, #0]
 8007ab8:	681e      	ldr	r6, [r3, #0]
 8007aba:	6862      	ldr	r2, [r4, #4]
 8007abc:	2100      	movs	r1, #0
 8007abe:	4630      	mov	r0, r6
 8007ac0:	f7f8 fbae 	bl	8000220 <memchr>
 8007ac4:	b108      	cbz	r0, 8007aca <_printf_i+0x1e6>
 8007ac6:	1b80      	subs	r0, r0, r6
 8007ac8:	6060      	str	r0, [r4, #4]
 8007aca:	6863      	ldr	r3, [r4, #4]
 8007acc:	6123      	str	r3, [r4, #16]
 8007ace:	2300      	movs	r3, #0
 8007ad0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ad4:	e7aa      	b.n	8007a2c <_printf_i+0x148>
 8007ad6:	6923      	ldr	r3, [r4, #16]
 8007ad8:	4632      	mov	r2, r6
 8007ada:	4649      	mov	r1, r9
 8007adc:	4640      	mov	r0, r8
 8007ade:	47d0      	blx	sl
 8007ae0:	3001      	adds	r0, #1
 8007ae2:	d0ad      	beq.n	8007a40 <_printf_i+0x15c>
 8007ae4:	6823      	ldr	r3, [r4, #0]
 8007ae6:	079b      	lsls	r3, r3, #30
 8007ae8:	d413      	bmi.n	8007b12 <_printf_i+0x22e>
 8007aea:	68e0      	ldr	r0, [r4, #12]
 8007aec:	9b03      	ldr	r3, [sp, #12]
 8007aee:	4298      	cmp	r0, r3
 8007af0:	bfb8      	it	lt
 8007af2:	4618      	movlt	r0, r3
 8007af4:	e7a6      	b.n	8007a44 <_printf_i+0x160>
 8007af6:	2301      	movs	r3, #1
 8007af8:	4632      	mov	r2, r6
 8007afa:	4649      	mov	r1, r9
 8007afc:	4640      	mov	r0, r8
 8007afe:	47d0      	blx	sl
 8007b00:	3001      	adds	r0, #1
 8007b02:	d09d      	beq.n	8007a40 <_printf_i+0x15c>
 8007b04:	3501      	adds	r5, #1
 8007b06:	68e3      	ldr	r3, [r4, #12]
 8007b08:	9903      	ldr	r1, [sp, #12]
 8007b0a:	1a5b      	subs	r3, r3, r1
 8007b0c:	42ab      	cmp	r3, r5
 8007b0e:	dcf2      	bgt.n	8007af6 <_printf_i+0x212>
 8007b10:	e7eb      	b.n	8007aea <_printf_i+0x206>
 8007b12:	2500      	movs	r5, #0
 8007b14:	f104 0619 	add.w	r6, r4, #25
 8007b18:	e7f5      	b.n	8007b06 <_printf_i+0x222>
 8007b1a:	bf00      	nop
 8007b1c:	08008331 	.word	0x08008331
 8007b20:	08008342 	.word	0x08008342

08007b24 <__sflush_r>:
 8007b24:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b2c:	0716      	lsls	r6, r2, #28
 8007b2e:	4605      	mov	r5, r0
 8007b30:	460c      	mov	r4, r1
 8007b32:	d454      	bmi.n	8007bde <__sflush_r+0xba>
 8007b34:	684b      	ldr	r3, [r1, #4]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	dc02      	bgt.n	8007b40 <__sflush_r+0x1c>
 8007b3a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	dd48      	ble.n	8007bd2 <__sflush_r+0xae>
 8007b40:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b42:	2e00      	cmp	r6, #0
 8007b44:	d045      	beq.n	8007bd2 <__sflush_r+0xae>
 8007b46:	2300      	movs	r3, #0
 8007b48:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007b4c:	682f      	ldr	r7, [r5, #0]
 8007b4e:	6a21      	ldr	r1, [r4, #32]
 8007b50:	602b      	str	r3, [r5, #0]
 8007b52:	d030      	beq.n	8007bb6 <__sflush_r+0x92>
 8007b54:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007b56:	89a3      	ldrh	r3, [r4, #12]
 8007b58:	0759      	lsls	r1, r3, #29
 8007b5a:	d505      	bpl.n	8007b68 <__sflush_r+0x44>
 8007b5c:	6863      	ldr	r3, [r4, #4]
 8007b5e:	1ad2      	subs	r2, r2, r3
 8007b60:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007b62:	b10b      	cbz	r3, 8007b68 <__sflush_r+0x44>
 8007b64:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007b66:	1ad2      	subs	r2, r2, r3
 8007b68:	2300      	movs	r3, #0
 8007b6a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007b6c:	6a21      	ldr	r1, [r4, #32]
 8007b6e:	4628      	mov	r0, r5
 8007b70:	47b0      	blx	r6
 8007b72:	1c43      	adds	r3, r0, #1
 8007b74:	89a3      	ldrh	r3, [r4, #12]
 8007b76:	d106      	bne.n	8007b86 <__sflush_r+0x62>
 8007b78:	6829      	ldr	r1, [r5, #0]
 8007b7a:	291d      	cmp	r1, #29
 8007b7c:	d82b      	bhi.n	8007bd6 <__sflush_r+0xb2>
 8007b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8007c28 <__sflush_r+0x104>)
 8007b80:	410a      	asrs	r2, r1
 8007b82:	07d6      	lsls	r6, r2, #31
 8007b84:	d427      	bmi.n	8007bd6 <__sflush_r+0xb2>
 8007b86:	2200      	movs	r2, #0
 8007b88:	6062      	str	r2, [r4, #4]
 8007b8a:	04d9      	lsls	r1, r3, #19
 8007b8c:	6922      	ldr	r2, [r4, #16]
 8007b8e:	6022      	str	r2, [r4, #0]
 8007b90:	d504      	bpl.n	8007b9c <__sflush_r+0x78>
 8007b92:	1c42      	adds	r2, r0, #1
 8007b94:	d101      	bne.n	8007b9a <__sflush_r+0x76>
 8007b96:	682b      	ldr	r3, [r5, #0]
 8007b98:	b903      	cbnz	r3, 8007b9c <__sflush_r+0x78>
 8007b9a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007b9c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007b9e:	602f      	str	r7, [r5, #0]
 8007ba0:	b1b9      	cbz	r1, 8007bd2 <__sflush_r+0xae>
 8007ba2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ba6:	4299      	cmp	r1, r3
 8007ba8:	d002      	beq.n	8007bb0 <__sflush_r+0x8c>
 8007baa:	4628      	mov	r0, r5
 8007bac:	f7ff fa92 	bl	80070d4 <_free_r>
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	6363      	str	r3, [r4, #52]	@ 0x34
 8007bb4:	e00d      	b.n	8007bd2 <__sflush_r+0xae>
 8007bb6:	2301      	movs	r3, #1
 8007bb8:	4628      	mov	r0, r5
 8007bba:	47b0      	blx	r6
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	1c50      	adds	r0, r2, #1
 8007bc0:	d1c9      	bne.n	8007b56 <__sflush_r+0x32>
 8007bc2:	682b      	ldr	r3, [r5, #0]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d0c6      	beq.n	8007b56 <__sflush_r+0x32>
 8007bc8:	2b1d      	cmp	r3, #29
 8007bca:	d001      	beq.n	8007bd0 <__sflush_r+0xac>
 8007bcc:	2b16      	cmp	r3, #22
 8007bce:	d11e      	bne.n	8007c0e <__sflush_r+0xea>
 8007bd0:	602f      	str	r7, [r5, #0]
 8007bd2:	2000      	movs	r0, #0
 8007bd4:	e022      	b.n	8007c1c <__sflush_r+0xf8>
 8007bd6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007bda:	b21b      	sxth	r3, r3
 8007bdc:	e01b      	b.n	8007c16 <__sflush_r+0xf2>
 8007bde:	690f      	ldr	r7, [r1, #16]
 8007be0:	2f00      	cmp	r7, #0
 8007be2:	d0f6      	beq.n	8007bd2 <__sflush_r+0xae>
 8007be4:	0793      	lsls	r3, r2, #30
 8007be6:	680e      	ldr	r6, [r1, #0]
 8007be8:	bf08      	it	eq
 8007bea:	694b      	ldreq	r3, [r1, #20]
 8007bec:	600f      	str	r7, [r1, #0]
 8007bee:	bf18      	it	ne
 8007bf0:	2300      	movne	r3, #0
 8007bf2:	eba6 0807 	sub.w	r8, r6, r7
 8007bf6:	608b      	str	r3, [r1, #8]
 8007bf8:	f1b8 0f00 	cmp.w	r8, #0
 8007bfc:	dde9      	ble.n	8007bd2 <__sflush_r+0xae>
 8007bfe:	6a21      	ldr	r1, [r4, #32]
 8007c00:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007c02:	4643      	mov	r3, r8
 8007c04:	463a      	mov	r2, r7
 8007c06:	4628      	mov	r0, r5
 8007c08:	47b0      	blx	r6
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	dc08      	bgt.n	8007c20 <__sflush_r+0xfc>
 8007c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c16:	81a3      	strh	r3, [r4, #12]
 8007c18:	f04f 30ff 	mov.w	r0, #4294967295
 8007c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c20:	4407      	add	r7, r0
 8007c22:	eba8 0800 	sub.w	r8, r8, r0
 8007c26:	e7e7      	b.n	8007bf8 <__sflush_r+0xd4>
 8007c28:	dfbffffe 	.word	0xdfbffffe

08007c2c <_fflush_r>:
 8007c2c:	b538      	push	{r3, r4, r5, lr}
 8007c2e:	690b      	ldr	r3, [r1, #16]
 8007c30:	4605      	mov	r5, r0
 8007c32:	460c      	mov	r4, r1
 8007c34:	b913      	cbnz	r3, 8007c3c <_fflush_r+0x10>
 8007c36:	2500      	movs	r5, #0
 8007c38:	4628      	mov	r0, r5
 8007c3a:	bd38      	pop	{r3, r4, r5, pc}
 8007c3c:	b118      	cbz	r0, 8007c46 <_fflush_r+0x1a>
 8007c3e:	6a03      	ldr	r3, [r0, #32]
 8007c40:	b90b      	cbnz	r3, 8007c46 <_fflush_r+0x1a>
 8007c42:	f7fe ff71 	bl	8006b28 <__sinit>
 8007c46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d0f3      	beq.n	8007c36 <_fflush_r+0xa>
 8007c4e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007c50:	07d0      	lsls	r0, r2, #31
 8007c52:	d404      	bmi.n	8007c5e <_fflush_r+0x32>
 8007c54:	0599      	lsls	r1, r3, #22
 8007c56:	d402      	bmi.n	8007c5e <_fflush_r+0x32>
 8007c58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c5a:	f7ff fa38 	bl	80070ce <__retarget_lock_acquire_recursive>
 8007c5e:	4628      	mov	r0, r5
 8007c60:	4621      	mov	r1, r4
 8007c62:	f7ff ff5f 	bl	8007b24 <__sflush_r>
 8007c66:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c68:	07da      	lsls	r2, r3, #31
 8007c6a:	4605      	mov	r5, r0
 8007c6c:	d4e4      	bmi.n	8007c38 <_fflush_r+0xc>
 8007c6e:	89a3      	ldrh	r3, [r4, #12]
 8007c70:	059b      	lsls	r3, r3, #22
 8007c72:	d4e1      	bmi.n	8007c38 <_fflush_r+0xc>
 8007c74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c76:	f7ff fa2b 	bl	80070d0 <__retarget_lock_release_recursive>
 8007c7a:	e7dd      	b.n	8007c38 <_fflush_r+0xc>

08007c7c <__swhatbuf_r>:
 8007c7c:	b570      	push	{r4, r5, r6, lr}
 8007c7e:	460c      	mov	r4, r1
 8007c80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c84:	2900      	cmp	r1, #0
 8007c86:	b096      	sub	sp, #88	@ 0x58
 8007c88:	4615      	mov	r5, r2
 8007c8a:	461e      	mov	r6, r3
 8007c8c:	da0d      	bge.n	8007caa <__swhatbuf_r+0x2e>
 8007c8e:	89a3      	ldrh	r3, [r4, #12]
 8007c90:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007c94:	f04f 0100 	mov.w	r1, #0
 8007c98:	bf14      	ite	ne
 8007c9a:	2340      	movne	r3, #64	@ 0x40
 8007c9c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ca0:	2000      	movs	r0, #0
 8007ca2:	6031      	str	r1, [r6, #0]
 8007ca4:	602b      	str	r3, [r5, #0]
 8007ca6:	b016      	add	sp, #88	@ 0x58
 8007ca8:	bd70      	pop	{r4, r5, r6, pc}
 8007caa:	466a      	mov	r2, sp
 8007cac:	f000 f862 	bl	8007d74 <_fstat_r>
 8007cb0:	2800      	cmp	r0, #0
 8007cb2:	dbec      	blt.n	8007c8e <__swhatbuf_r+0x12>
 8007cb4:	9901      	ldr	r1, [sp, #4]
 8007cb6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007cba:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007cbe:	4259      	negs	r1, r3
 8007cc0:	4159      	adcs	r1, r3
 8007cc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cc6:	e7eb      	b.n	8007ca0 <__swhatbuf_r+0x24>

08007cc8 <__smakebuf_r>:
 8007cc8:	898b      	ldrh	r3, [r1, #12]
 8007cca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ccc:	079d      	lsls	r5, r3, #30
 8007cce:	4606      	mov	r6, r0
 8007cd0:	460c      	mov	r4, r1
 8007cd2:	d507      	bpl.n	8007ce4 <__smakebuf_r+0x1c>
 8007cd4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007cd8:	6023      	str	r3, [r4, #0]
 8007cda:	6123      	str	r3, [r4, #16]
 8007cdc:	2301      	movs	r3, #1
 8007cde:	6163      	str	r3, [r4, #20]
 8007ce0:	b003      	add	sp, #12
 8007ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ce4:	ab01      	add	r3, sp, #4
 8007ce6:	466a      	mov	r2, sp
 8007ce8:	f7ff ffc8 	bl	8007c7c <__swhatbuf_r>
 8007cec:	9f00      	ldr	r7, [sp, #0]
 8007cee:	4605      	mov	r5, r0
 8007cf0:	4639      	mov	r1, r7
 8007cf2:	4630      	mov	r0, r6
 8007cf4:	f7ff fa62 	bl	80071bc <_malloc_r>
 8007cf8:	b948      	cbnz	r0, 8007d0e <__smakebuf_r+0x46>
 8007cfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007cfe:	059a      	lsls	r2, r3, #22
 8007d00:	d4ee      	bmi.n	8007ce0 <__smakebuf_r+0x18>
 8007d02:	f023 0303 	bic.w	r3, r3, #3
 8007d06:	f043 0302 	orr.w	r3, r3, #2
 8007d0a:	81a3      	strh	r3, [r4, #12]
 8007d0c:	e7e2      	b.n	8007cd4 <__smakebuf_r+0xc>
 8007d0e:	89a3      	ldrh	r3, [r4, #12]
 8007d10:	6020      	str	r0, [r4, #0]
 8007d12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007d16:	81a3      	strh	r3, [r4, #12]
 8007d18:	9b01      	ldr	r3, [sp, #4]
 8007d1a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007d1e:	b15b      	cbz	r3, 8007d38 <__smakebuf_r+0x70>
 8007d20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d24:	4630      	mov	r0, r6
 8007d26:	f000 f837 	bl	8007d98 <_isatty_r>
 8007d2a:	b128      	cbz	r0, 8007d38 <__smakebuf_r+0x70>
 8007d2c:	89a3      	ldrh	r3, [r4, #12]
 8007d2e:	f023 0303 	bic.w	r3, r3, #3
 8007d32:	f043 0301 	orr.w	r3, r3, #1
 8007d36:	81a3      	strh	r3, [r4, #12]
 8007d38:	89a3      	ldrh	r3, [r4, #12]
 8007d3a:	431d      	orrs	r5, r3
 8007d3c:	81a5      	strh	r5, [r4, #12]
 8007d3e:	e7cf      	b.n	8007ce0 <__smakebuf_r+0x18>

08007d40 <memmove>:
 8007d40:	4288      	cmp	r0, r1
 8007d42:	b510      	push	{r4, lr}
 8007d44:	eb01 0402 	add.w	r4, r1, r2
 8007d48:	d902      	bls.n	8007d50 <memmove+0x10>
 8007d4a:	4284      	cmp	r4, r0
 8007d4c:	4623      	mov	r3, r4
 8007d4e:	d807      	bhi.n	8007d60 <memmove+0x20>
 8007d50:	1e43      	subs	r3, r0, #1
 8007d52:	42a1      	cmp	r1, r4
 8007d54:	d008      	beq.n	8007d68 <memmove+0x28>
 8007d56:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d5a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d5e:	e7f8      	b.n	8007d52 <memmove+0x12>
 8007d60:	4402      	add	r2, r0
 8007d62:	4601      	mov	r1, r0
 8007d64:	428a      	cmp	r2, r1
 8007d66:	d100      	bne.n	8007d6a <memmove+0x2a>
 8007d68:	bd10      	pop	{r4, pc}
 8007d6a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d6e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d72:	e7f7      	b.n	8007d64 <memmove+0x24>

08007d74 <_fstat_r>:
 8007d74:	b538      	push	{r3, r4, r5, lr}
 8007d76:	4d07      	ldr	r5, [pc, #28]	@ (8007d94 <_fstat_r+0x20>)
 8007d78:	2300      	movs	r3, #0
 8007d7a:	4604      	mov	r4, r0
 8007d7c:	4608      	mov	r0, r1
 8007d7e:	4611      	mov	r1, r2
 8007d80:	602b      	str	r3, [r5, #0]
 8007d82:	f7f9 fb3e 	bl	8001402 <_fstat>
 8007d86:	1c43      	adds	r3, r0, #1
 8007d88:	d102      	bne.n	8007d90 <_fstat_r+0x1c>
 8007d8a:	682b      	ldr	r3, [r5, #0]
 8007d8c:	b103      	cbz	r3, 8007d90 <_fstat_r+0x1c>
 8007d8e:	6023      	str	r3, [r4, #0]
 8007d90:	bd38      	pop	{r3, r4, r5, pc}
 8007d92:	bf00      	nop
 8007d94:	2000044c 	.word	0x2000044c

08007d98 <_isatty_r>:
 8007d98:	b538      	push	{r3, r4, r5, lr}
 8007d9a:	4d06      	ldr	r5, [pc, #24]	@ (8007db4 <_isatty_r+0x1c>)
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	4604      	mov	r4, r0
 8007da0:	4608      	mov	r0, r1
 8007da2:	602b      	str	r3, [r5, #0]
 8007da4:	f7f9 fb3d 	bl	8001422 <_isatty>
 8007da8:	1c43      	adds	r3, r0, #1
 8007daa:	d102      	bne.n	8007db2 <_isatty_r+0x1a>
 8007dac:	682b      	ldr	r3, [r5, #0]
 8007dae:	b103      	cbz	r3, 8007db2 <_isatty_r+0x1a>
 8007db0:	6023      	str	r3, [r4, #0]
 8007db2:	bd38      	pop	{r3, r4, r5, pc}
 8007db4:	2000044c 	.word	0x2000044c

08007db8 <_sbrk_r>:
 8007db8:	b538      	push	{r3, r4, r5, lr}
 8007dba:	4d06      	ldr	r5, [pc, #24]	@ (8007dd4 <_sbrk_r+0x1c>)
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	4604      	mov	r4, r0
 8007dc0:	4608      	mov	r0, r1
 8007dc2:	602b      	str	r3, [r5, #0]
 8007dc4:	f7f9 fb46 	bl	8001454 <_sbrk>
 8007dc8:	1c43      	adds	r3, r0, #1
 8007dca:	d102      	bne.n	8007dd2 <_sbrk_r+0x1a>
 8007dcc:	682b      	ldr	r3, [r5, #0]
 8007dce:	b103      	cbz	r3, 8007dd2 <_sbrk_r+0x1a>
 8007dd0:	6023      	str	r3, [r4, #0]
 8007dd2:	bd38      	pop	{r3, r4, r5, pc}
 8007dd4:	2000044c 	.word	0x2000044c

08007dd8 <memcpy>:
 8007dd8:	440a      	add	r2, r1
 8007dda:	4291      	cmp	r1, r2
 8007ddc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007de0:	d100      	bne.n	8007de4 <memcpy+0xc>
 8007de2:	4770      	bx	lr
 8007de4:	b510      	push	{r4, lr}
 8007de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007dea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007dee:	4291      	cmp	r1, r2
 8007df0:	d1f9      	bne.n	8007de6 <memcpy+0xe>
 8007df2:	bd10      	pop	{r4, pc}

08007df4 <_realloc_r>:
 8007df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007df8:	4680      	mov	r8, r0
 8007dfa:	4615      	mov	r5, r2
 8007dfc:	460c      	mov	r4, r1
 8007dfe:	b921      	cbnz	r1, 8007e0a <_realloc_r+0x16>
 8007e00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e04:	4611      	mov	r1, r2
 8007e06:	f7ff b9d9 	b.w	80071bc <_malloc_r>
 8007e0a:	b92a      	cbnz	r2, 8007e18 <_realloc_r+0x24>
 8007e0c:	f7ff f962 	bl	80070d4 <_free_r>
 8007e10:	2400      	movs	r4, #0
 8007e12:	4620      	mov	r0, r4
 8007e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e18:	f000 f81a 	bl	8007e50 <_malloc_usable_size_r>
 8007e1c:	4285      	cmp	r5, r0
 8007e1e:	4606      	mov	r6, r0
 8007e20:	d802      	bhi.n	8007e28 <_realloc_r+0x34>
 8007e22:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007e26:	d8f4      	bhi.n	8007e12 <_realloc_r+0x1e>
 8007e28:	4629      	mov	r1, r5
 8007e2a:	4640      	mov	r0, r8
 8007e2c:	f7ff f9c6 	bl	80071bc <_malloc_r>
 8007e30:	4607      	mov	r7, r0
 8007e32:	2800      	cmp	r0, #0
 8007e34:	d0ec      	beq.n	8007e10 <_realloc_r+0x1c>
 8007e36:	42b5      	cmp	r5, r6
 8007e38:	462a      	mov	r2, r5
 8007e3a:	4621      	mov	r1, r4
 8007e3c:	bf28      	it	cs
 8007e3e:	4632      	movcs	r2, r6
 8007e40:	f7ff ffca 	bl	8007dd8 <memcpy>
 8007e44:	4621      	mov	r1, r4
 8007e46:	4640      	mov	r0, r8
 8007e48:	f7ff f944 	bl	80070d4 <_free_r>
 8007e4c:	463c      	mov	r4, r7
 8007e4e:	e7e0      	b.n	8007e12 <_realloc_r+0x1e>

08007e50 <_malloc_usable_size_r>:
 8007e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e54:	1f18      	subs	r0, r3, #4
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	bfbc      	itt	lt
 8007e5a:	580b      	ldrlt	r3, [r1, r0]
 8007e5c:	18c0      	addlt	r0, r0, r3
 8007e5e:	4770      	bx	lr

08007e60 <_init>:
 8007e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e62:	bf00      	nop
 8007e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e66:	bc08      	pop	{r3}
 8007e68:	469e      	mov	lr, r3
 8007e6a:	4770      	bx	lr

08007e6c <_fini>:
 8007e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e6e:	bf00      	nop
 8007e70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e72:	bc08      	pop	{r3}
 8007e74:	469e      	mov	lr, r3
 8007e76:	4770      	bx	lr
