<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Nano103 BSP: TIMER_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="M0Banner_v2.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Nano103 BSP
   &#160;<span id="projectnumber">V3.01.002</span>
   </div>
   <div id="projectbrief">The Board Support Package for Nano103 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">TIMER_T Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_nano103_8h_source.html">Nano103.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a864eb3cd83034391eb171fb7ff8ee414"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a864eb3cd83034391eb171fb7ff8ee414">CTL</a></td></tr>
<tr class="separator:a864eb3cd83034391eb171fb7ff8ee414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45dc76548149714d9e51b8d65f18619"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#ac45dc76548149714d9e51b8d65f18619">PRECNT</a></td></tr>
<tr class="separator:ac45dc76548149714d9e51b8d65f18619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da7c1248264148917d20a6c088a798b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a7da7c1248264148917d20a6c088a798b">CMP</a></td></tr>
<tr class="separator:a7da7c1248264148917d20a6c088a798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2ad9e60b4e68e09414d4e0567da065"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#adc2ad9e60b4e68e09414d4e0567da065">INTEN</a></td></tr>
<tr class="separator:adc2ad9e60b4e68e09414d4e0567da065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28f4013b18574183c6e2f05351bdf93f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a28f4013b18574183c6e2f05351bdf93f">INTSTS</a></td></tr>
<tr class="separator:a28f4013b18574183c6e2f05351bdf93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02ba8611ea15b2d559ef0efb5837297f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a02ba8611ea15b2d559ef0efb5837297f">CNT</a></td></tr>
<tr class="separator:a02ba8611ea15b2d559ef0efb5837297f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d73d586c19f48b249c87babd4ae4cf"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#a81d73d586c19f48b249c87babd4ae4cf">CAP</a></td></tr>
<tr class="separator:a81d73d586c19f48b249c87babd4ae4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b876e05d9c9cd6163347373b497a04"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m_e_r___t.html#ab6b876e05d9c9cd6163347373b497a04">ECTL</a></td></tr>
<tr class="separator:ab6b876e05d9c9cd6163347373b497a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup TMR Timer Controller(TMR)
Memory Mapped Structure for TMR Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l13684">13684</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a81d73d586c19f48b249c87babd4ae4cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81d73d586c19f48b249c87babd4ae4cf">&#9670;&nbsp;</a></span>CAP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CAP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0018] Timer Capture Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAP
</font><br><p> <font size="2">
Offset: 0x18  Timer Capture Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:0]</td><td>CAPDAT</td><td><div style="word-wrap: break-word;"><b>Timer Capture Data Register
</b><br>
When CAPEN (TIMERx_CTL[16]) bit is set, CAPFUNCS (TIMERx_CTL[17]) bit is 0, CAPCNTMD (TIMERx_CTL[20]) bit is 0, and the transition on Tx_EXT pin matched the CAPEDGE (TIMERx_CTL[19:18]) setting, CAPIF (TIMERx_INTSTS[1]) will set to 1 and the current timer counter value CNT (TIMERx_CNT[23:0]) will be auto-loaded into this CAPDAT field.
<br>
When CAPEN (TIMERx_CTL[16]) bit is set, CAPFUNCS (TIMERx_CTL[17]) bit is 0, CAPCNTMD (TIMERx_CTL[20]) bit is 1, and the transition on Tx_EXT pin matched the 2nd transition of CAPEDGE (TIMERx_CTL[19:18]) setting, CAPIF (TIMERx_INTSTS[1]) will set to 1 and the current timer counter value CNT (TIMERx_CNT[23:0]) will be auto-loaded into this CAPDAT field.
<br>
Note: When edge transition defined by CAPEDGE (TIMERx_CTL[19:18]) is detected on Tx_EXT (x = 0 ~ 3) before CPU clears the CAPIF (TIMERxISR[1]) status, the timer keeps this value unchanged and CAPDATOF (TIMERx_INTSTS[5]) is set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14233">14233</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a7da7c1248264148917d20a6c088a798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da7c1248264148917d20a6c088a798b">&#9670;&nbsp;</a></span>CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CMP</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0008] Timer Compare Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CMP
</font><br><p> <font size="2">
Offset: 0x08  Timer Compare Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:0]</td><td>CMPDAT</td><td><div style="word-wrap: break-word;"><b>Timer Compared Value
</b><br>
CMPDAT is a 24-bit compared value register
<br>
When the internal 24-bit up counter value is equal to CMPDAT value, the CNTIF (TIMERx_INTSTS[0] Timer Interrupt Flag) will be set to 1.
<br>
Time-out period = (Period of timer clock input) * (8-bit PSC + 1) * (24-bit CMPDAT).
<br>
Note1: Never write 0x0 or 0x1 in CMPDAT, or the core will run into unknown state.
<br>
Note2: When the timer is operating in Continuous Counting mode (OPMODE (TIMERx_CTL[5:4] is 11), the 24-bit up counter will keep counting continuously even if user writes a new value into CMPDAT field.
<br>
Note3: When the timer is not operating in Continuous Counting mode (OPMODE (TIMERx_CTL[5:4] is not 11), the 24-bit up counter will restart counting from 0 and use the newest CMPDAT value as the timer compared value when user writes a new value into the CMPDAT field
<br>
In addition, the prescale counter will be reloaded.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14229">14229</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a02ba8611ea15b2d559ef0efb5837297f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02ba8611ea15b2d559ef0efb5837297f">&#9670;&nbsp;</a></span>CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0014] Timer Counter Data Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CNT
</font><br><p> <font size="2">
Offset: 0x14  Timer Counter Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:0]</td><td>CNT</td><td><div style="word-wrap: break-word;"><b>Timer Counter Data (Read)
</b><br>
This field can reflect the internal 24-bit timer counter value or external event input counter value from Tx (x=0~3) pin.
<br>
Counter Reset (Write)
<br>
User can write any value to TIEMRx_CNT to reset internal 24-bit timer up-counter and 8-bit pre-scale counter
<br>
This reset operation wouldn't affect any other timer control registers and circuit
<br>
After reset completed, the 24-bit timer up-counter and 8-bit pre-scale counter restart the counting based on the TIMERx_CTL register setting.
<br>
</div></td></tr><tr><td>
[31]</td><td>RSTACT</td><td><div style="word-wrap: break-word;"><b>Reset Active
</b><br>
This bit indicates if the counter reset operation active.
<br>
When user write this register, timer starts to reset its internal 24-bit timer up-counter and 8-bit pre-scale counter to 0
<br>
At the same time, timer set this flag to 1 to indicate the counter reset operation is in progress
<br>
Once the counter reset operation done, timer clear this bit to 0 automatically.
<br>
0 = Reset operation is done.
<br>
1 = Reset operation triggered by writing TIMERx_CNT is in progress.
<br>
Note: This bit is read only. Write operation wouldn't take any effect.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14232">14232</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a864eb3cd83034391eb171fb7ff8ee414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864eb3cd83034391eb171fb7ff8ee414">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0000] Timer Control and Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x00  Timer Control and Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTEN</td><td><div style="word-wrap: break-word;"><b>Timer Counting Enable Bit
</b><br>
0 = Stops/Suspends counting.
<br>
1 = Starts counting.
<br>
Note1: In stop status, set CNTEN to 1 enables 24-bit counter keeps up counting from the last stop counting value.
<br>
Note2: This bit is auto-cleared by hardware in one-shot mode (OPMODE (TIMERx_CTL[5:4]) = 00) when the timer interrupt flag TIF (TIMERx_INTSTS[0]) is generated.
<br>
Note3: Writing this bit 1 will not take any effect if RSTCNT (TIMERx_CTL[1]) is also set to 1 at the same time.
<br>
</div></td></tr><tr><td>
[1]</td><td>RSTCNT</td><td><div style="word-wrap: break-word;"><b>Timer Counter Reset Bit
</b><br>
Setting this bit will reset the internal 8-bit prescale counter, 24-bit up counter value CNT (TIMERx_CNT[23:0]) and also force CNTEN (TIMERx_CTL[0]) to 0.
<br>
0 = No effect.
<br>
1 = Reset internal 8-bit prescale counter, 24-bit up counter value and CNTEN bit.
<br>
Note: This bit will be auto cleared and takes at least 3 TIMERx_CLK clock cycles.
<br>
</div></td></tr><tr><td>
[2]</td><td>WKEN</td><td><div style="word-wrap: break-word;"><b>Wake-up Function Enable Bit
</b><br>
If this bit is set to 1, while CNTIF (TIMERx_INTSTS[0]) or CAPIF (TIMERx_INTSTS[1]) is 1, the timer interrupt signal will generate a wake-up trigger event to CPU.
<br>
0 = Wake-up function Disabled if timer interrupt signal generated.
<br>
1 = Wake-up function Enabled if timer interrupt signal generated.
<br>
</div></td></tr><tr><td>
[3]</td><td>ICEDEBUG</td><td><div style="word-wrap: break-word;"><b>ICE Debug Mode Acknowledge Disable Bit
</b><br>
0 = ICE debug mode acknowledgement affects TIMER counting.
<br>
Timer counter will be held while CPU is held by ICE.
<br>
1 = ICE debug mode acknowledgement Disabled.
<br>
Timer counter will keep going no matter CPU is held by ICE or not.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>OPMODE</td><td><div style="word-wrap: break-word;"><b>Timer Counting Mode Selection
</b><br>
00 = The Timer controller is operated in One-shot mode.
<br>
01 = The Timer controller is operated in Periodic mode.
<br>
10 = The Timer controller is operated in Toggle-output mode.
<br>
11 = The Timer controller is operated in Continuous Counting mode.
<br>
</div></td></tr><tr><td>
[7]</td><td>ACTSTS</td><td><div style="word-wrap: break-word;"><b>Timer Active Status Bit (Read Only)
</b><br>
This bit indicates the 24-bit up counter status.
<br>
0 = 24-bit up counter is not active.
<br>
1 = 24-bit up counter is active.
<br>
</div></td></tr><tr><td>
[8]</td><td>TRGADC</td><td><div style="word-wrap: break-word;"><b>Trigger ADC Enable Bit
</b><br>
If this bit is set to 1, timer time-out interrupt or capture interrupt can trigger ADC.
<br>
0 = Timer interrupt trigger ADC Disabled.
<br>
1 = Timer interrupt trigger ADC Enabled.
<br>
Note: If TRGSSEL (TIMERx_CTL[11]) is set to 0, the time-out interrupt signal will trigger ADC.
<br>
If TRGSSEL (TIMERx_CTL[11]) is set to 1, the capture interrupt signal will trigger ADC.
<br>
</div></td></tr><tr><td>
[10]</td><td>TRGPDMA</td><td><div style="word-wrap: break-word;"><b>Timer Trigger PDMA Enable Bit
</b><br>
If this bit is set to 1, timer time-out interrupt or capture interrupt can trigger PDMA.
<br>
0 = Timer interrupt trigger PWM Disabled.
<br>
1 = Timer interrupt trigger PWM Enabled.
<br>
Note: If TRGSSEL (TIMERx_CTL[11]) is set to 0, the time-out interrupt signal will trigger PWM.
<br>
If TRGSSEL (TIMERx_CTL[11]) is set to 1, the capture interrupt signal will trigger PWM.
<br>
</div></td></tr><tr><td>
[11]</td><td>TRGSSEL</td><td><div style="word-wrap: break-word;"><b>Trigger Source Selection
</b><br>
If this bit is set to 1, capture interrupt can trigger ADC, PDMA and PWM
<br>
Otherwise, time-out interrupt can trigger ADC, PDMA and PWM.
<br>
0 = Time-out interrupt is used to trigger ADC, PDMA and PWM.
<br>
1 = Capture interrupt is used to trigger ADC, PDMA and PWM.
<br>
</div></td></tr><tr><td>
[12]</td><td>EXTCNTEN</td><td><div style="word-wrap: break-word;"><b>Event Counter Mode Enable Bit
</b><br>
This bit is for external counting pin function enabled.
<br>
0 = Event counter mode Disabled.
<br>
1 = Event counter mode Enabled.
<br>
Note: When timer is used as an event counter, this bit should be set to 1 and HCLK as timer clock source.
<br>
</div></td></tr><tr><td>
[13]</td><td>CNTPHASE</td><td><div style="word-wrap: break-word;"><b>Timer External Count Phase
</b><br>
This bit indicates the detection phase of external counting pin Tx (x= 0~3).
<br>
0 = A Falling edge of external counting pin will be counted.
<br>
1 = A Rising edge of external counting pin will be counted.
<br>
</div></td></tr><tr><td>
[14]</td><td>CNTDBEN</td><td><div style="word-wrap: break-word;"><b>Timer Counter Pin De-bounce Enable Bit
</b><br>
0 = Tx (x= 0~3) pin de-bounce Disabled.
<br>
1 = Tx (x= 0~3) pin de-bounce Enabled.
<br>
Note: If this bit is set to 1, the edge detection of Tx pin is detected with de-bounce circuit.
<br>
</div></td></tr><tr><td>
[16]</td><td>CAPEN</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Pin Enable Bit
</b><br>
This bit enables the Tx_EXT pin.
<br>
0 = Tx_EXT (x= 0~3) pin Disabled.
<br>
1 = Tx_EXT (x= 0~3) pin Enabled.
<br>
Note1: For TIMERx_CTL, if INTRTGEN (TIMERx_CTL[24]) is set to 1, the CAPEN will be forced to low and the TC pin transition is ignored (where x = 0 or 2).
<br>
Note2: For TIMERx+1_CTL, if INTRTGEN (TIMERx_CTL[24]) is set to 1, the CAPEN will be forced to high (where x = 0 or 2).
<br>
</div></td></tr><tr><td>
[17]</td><td>CAPFUNCS</td><td><div style="word-wrap: break-word;"><b>Capture Function Selection
</b><br>
0 = External Capture Mode Enabled.
<br>
1 = External Reset Mode Enabled.
<br>
Note1: When CAPFUNCS is 0, transition on Tx_EXT (x= 0~3) pin is using to save the 24-bit timer counter value.
<br>
Note2: When CAPFUNCS is 1, transition on Tx_EXT (x= 0~3) pin is using to reset the 24-bit timer counter value.
<br>
Note3: For TIMERx+1_CTL (x = 0 or 2), if INTRTGEN (TIMERx_CTL[24]) is set to 1, the CAPFUNCS will be forced to low.
<br>
</div></td></tr><tr><td>
[19:18]</td><td>CAPEDGE</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Pin Edge Detection
</b><br>
For timer counter reset function and free-counting mode of timer capture function, the configurations are:
<br>
00 = A Falling edge on Tx_EXT (x= 0~3) pin will be detected.
<br>
01 = A Rising edge on Tx_EXT (x= 0~3) pin will be detected.
<br>
10 = Either Rising or Falling edge on Tx_EXT (x= 0~3) pin will be detected.
<br>
11 = Either Rising or Falling edge on Tx_EXT (x= 0~3) pin will be detected.
<br>
For trigger-counting mode of timer capture function, the configurations are:
<br>
00 = 1st falling edge on TC pin triggers 24-bit timer to start counting, while 2nd falling edge triggers 24-bit timer to stop counting.
<br>
01 = 1st rising edge on TC pin triggers 24-bit timer to start counting, while 2nd rising edge triggers 24-bit timer to stop counting.
<br>
10 = Falling edge on TC pin triggers 24-bit timer to start counting, while rising edge triggers 24-bit timer to stop counting.
<br>
11 = Rising edge on TC pin triggers 24-bit timer to start counting, while falling edge triggers 24-bit timer to stop counting.
<br>
Note: For TIMERx+1_CTL, if INTRTGEN (TIMERx_CTL[24]) is set to 1, the CAPEDGE will be forced to 11 (where x = 0 or 2).
<br>
</div></td></tr><tr><td>
[20]</td><td>CAPCNTMD</td><td><div style="word-wrap: break-word;"><b>Timer Capture Counting Mode Selection
</b><br>
This bit indicates the behavior of 24-bit up-counting timer while CAPEN (TIMERx_CTL[16]) is set to high.
<br>
If this bit is 0, the free-counting mode, the behavior of 24-bit up-counting timer is defined by OPMODE (TIMERx_CTL[5:4]) field
<br>
When CAPEN (TIMERx_CTL[16]) is set, CAPFUNCS (TIMERx_CTL[17]) is 0, and the transition of TC pin matches the CAPEDGE (TIMERx_CTL[19:18]) setting, the value of 24-bit up-counting timer will be saved into register TIMERx_CAP.
<br>
If this bit is 1, Trigger-counting mode, 24-bit up-counting timer will be not counting and keep its value at 0
<br>
When CAPEN (TIMERx_CTL[16]) is set, CAPFUNCS (TIMERx_CTL[17]) is 0, and once the transition of external pin matches the 1st transition of CAPEDGE (TIMERx_CTL[19:18]) setting, the 24-bit up-counting timer will start counting
<br>
And then if the transition of external pin matches the 2nd transition of CAPEDGE (TIMERx_CTL[19:18]) setting, the 24-bit up-counting timer will stop counting
<br>
And its value will be saved into register TIMERx_CAP.
<br>
0 = Capture with free-counting timer mode.
<br>
1 = Capture with trigger-counting timer mode.
<br>
Note: For TIMERx+1_CTL, if INTRTGEN (TIMERx_CTL[24]) is set, the CAPCNTMD will be forced to high, the capture with Trigger-counting Timer mode (where x = 0 or 2).
<br>
</div></td></tr><tr><td>
[22]</td><td>CAPDBEN</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Pin De-bounce Enable Bit
</b><br>
0 = Tx_EXT (x= 0~3) pin de-bounce Disabled.
<br>
1 = Tx_EXT (x= 0~3) pin de-bounce Enabled.
<br>
Note1: If this bit is enabled, the edge detection of Tx_EXT pin is detected with de-bounce circuit.
<br>
Note2: For Timer 1 and 3, when INTRTGEN (TIMERx_CTL[24]) is high, the capture signal is from internal of chip and the de-bounce circuit would not take effect no matter this bit is high or low.
<br>
</div></td></tr><tr><td>
[23]</td><td>CMPCTL</td><td><div style="word-wrap: break-word;"><b>Timer Compared Mode Selection
</b><br>
0 = The behavior selection in one-shot, periodic or Toggle-output mode Disabled.
<br>
When user updates CMPDAT (TIMERx_CMP) while timer is running in One-shot, Periodic or Toggle-output mode, CNT (TIMERx_CNT) will be reset to default value.
<br>
1 = The behavior selection in one-shot, periodic or Toggle-output mode Enabled.
<br>
When user updates CMPDAT (TIMERx_CMP) while timer is running in One-shot, Periodic or Toggle-output mode, the limitations as bellows list,
<br>
If updated CMPDAT (TIMERx_CMP) value > CNT (TIMERx_CNT), CMPDAT (TIMERx_CMP) will be updated and CNT (TIMERx_CNT) keep running continually.
<br>
If updated CMPDAT (TIMERx_CMP) value = CNT (TIMERx_CNT), timer time-out interrupt will be asserted immediately.
<br>
If updated CMPDAT (TIMERx_CMP) value < CNT (TIMERx_CNT), CNT (TIMERx_CNT) will be reset to default value
<br>
At the same time, prescale counter reloaded.
<br>
</div></td></tr><tr><td>
[24]</td><td>INTRTGEN</td><td><div style="word-wrap: break-word;"><b>Inter-timer Trigger Function Enable Bit
</b><br>
If INTRTGEN is set to 1 TIMERx (x = 0 or 2), TIMERx and Timerx=1 are operating at inter-timer trigger mode.
<br>
When Inter-timer Trigger function is enabled, TIMERx is operating at event counting mode to count the input event from Tx pin and TIMERx+1 is operating at external capture trigger-counting mode.
<br>
0 = Inter-timer trigger function Disabled.
<br>
1 = Inter-timer trigger function Enabled.
<br>
Note: In TIMERx+1_CTL, this bit is always 0.
<br>
</div></td></tr><tr><td>
[25]</td><td>INTRTGMD</td><td><div style="word-wrap: break-word;"><b>Inter-timer Trigger Mode Selection
</b><br>
This bit controls the TIMERx (x = 0 or 2) operating behavior when INTRTGEN (TIMERx_CTL[24]) is set to 1.
<br>
If INTRTGMD is set to 0 and INTRTGEN (TIMERx_CTL[24]) is set to 1, the TIMERx is operating at event counting mode to count the all input events from Tx pin.
<br>
If INTRTGMD and INTRTGEN (TIMERx_CTL[24]) are both set to 1, TIMERx is operating at event counting mode and the number of first incoming events (defined by EVNTDPCNT (TIMERx_ECTL[31:24])) are ignored.
<br>
0 = TIMERx count the all input events from Tx pin.
<br>
1 = TIMERx ignored the number of first incoming events based on EVNTDPCNT (TIMERx_ECTL[31:24]).
<br>
Note: In TIMERx+1_CTL, this bit is always 0.
<br>
</div></td></tr><tr><td>
[28]</td><td>TRGPWM</td><td><div style="word-wrap: break-word;"><b>Trigger PWM Enable Bit
</b><br>
If this bit is set to 1, timer time-out interrupt or capture interrupt can trigger PWM.
<br>
0 = Timer interrupt trigger PWM Disabled.
<br>
1 = Timer interrupt trigger PWM Enabled.
<br>
Note: If TRGSSEL (TIMERx_CTL[11]) = 0, time-out interrupt signal will trigger PWM.
<br>
If TRGSSEL (TIMERx_CTL[11]) = 1, capture interrupt signal will trigger PWM.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14227">14227</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ab6b876e05d9c9cd6163347373b497a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b876e05d9c9cd6163347373b497a04">&#9670;&nbsp;</a></span>ECTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::ECTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0020] Timer Extended Control Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ECTL
</font><br><p> <font size="2">
Offset: 0x20  Timer Extended Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:24]</td><td>EVNTDPCNT</td><td><div style="word-wrap: break-word;"><b>Event Drop Count
</b><br>
This field indicates timer how many events dropped after inter-timer trigger function enable.
<br>
For example, if user configured EVNTDPCNT to 7, timer would drop 7 first incoming events and starts the inter-timer trigger operation when it get 8th event.
<br>
Note: ECNTDPCNT only takes effect when INTRTGEN (TIMERx_CTL[24]) INTRTGMD (TIMERx_CTL[25]) are both set to 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14237">14237</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="adc2ad9e60b4e68e09414d4e0567da065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2ad9e60b4e68e09414d4e0567da065">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x000c] Timer Interrupt Enable Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x0C  Timer Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTIEN</td><td><div style="word-wrap: break-word;"><b>Timer Interrupt Enable Bit
</b><br>
0 = Timer Interrupt Disabled.
<br>
1 = Timer Interrupt Enabled.
<br>
Note: If this bit is enabled, when the timer interrupt flag CNTIF (TIMERx_INTSTS[0]) is set to 1, the timer interrupt signal is generated and informed to CPU.
<br>
</div></td></tr><tr><td>
[1]</td><td>CAPIEN</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Interrupt Enable Bit
</b><br>
0 = Tx_EXT (x= 0~3) pin detection Interrupt Disabled.
<br>
1 = Tx_EXT (x= 0~3) pin detection Interrupt Enabled.
<br>
Note: CAPIEN is used to enable timer external interrupt
<br>
If CAPIEN is enabled, the timer will rise an interrupt when CAPIF (TIMERx_INTSTS[1]) is 1.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14230">14230</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="a28f4013b18574183c6e2f05351bdf93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28f4013b18574183c6e2f05351bdf93f">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0010] Timer Interrupt Status Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x10  Timer Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CNTIF</td><td><div style="word-wrap: break-word;"><b>Timer Interrupt Status
</b><br>
This bit indicates the interrupt flag status of Timer while 24-bit timer up counter CNT (TIMERx_CNT[23:0]) value reaches to CMPDAT (TIMERx_CMP[23:0]) value.
<br>
0 = No effect.
<br>
1 = CNT (TIMERx_CNT[23:0]) value matches the CMPDAT (TIMERx_CMP[23:0]) value.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[1]</td><td>CAPIF</td><td><div style="word-wrap: break-word;"><b>Timer External Capture Interrupt Flag
</b><br>
This bit indicates the timer external capture interrupt flag status.
<br>
0 = Tx_EXT (x= 0~3) pin interrupt did not occur.
<br>
1 = Tx_EXT (x= 0~3) pin interrupt occurred.
<br>
Note1: This bit is cleared by writing 1 to it.
<br>
Note2: When CAPEN (TIMERx_CTL[16]) bit is set, CAPFUNCS (TIMERx_CTL[17]) bit is 0, and a transition on Tx_EXT (x= 0~3) pin matched the CAPEDGE (TIMERx_CTL[19:18]) setting, this bit will set to 1 by hardware.
<br>
Note3: If a new incoming capture event detected before CPU clearing the CAPIF status, the Timer will keep register TIMERx_CAP unchanged and drop the new capture value.
<br>
</div></td></tr><tr><td>
[4]</td><td>TWKF</td><td><div style="word-wrap: break-word;"><b>Timer Wake-up Flag
</b><br>
This bit indicates the interrupt wake-up flag status of timer.
<br>
0 = Timer does not cause CPU wake-up.
<br>
1 = CPU wake-up from Idle or Power-down mode if timer time-out interrupt signal generated.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[5]</td><td>CAPDATOF</td><td><div style="word-wrap: break-word;"><b>Capture Data Overflow Flag
</b><br>
This status is to indicate there is a new incoming capture event detected before CPU clearing the CAPIF (TIMERx_INTSTS[1]) status.
<br>
If the above condition occurred, the Timer will keep register TIMERx_CAP unchanged and drop the new capture value.
<br>
0 = New incoming capture event didnu2019t detect before CPU clearing CAPIF (TIMERx_INTSTS[1]) status.
<br>
1 = New incoming capture event detected before CPU clearing CAPIF (TIMERx_INTSTS[1]) status.
<br>
Note: This bit is cleared by writing 1 to it.
<br>
</div></td></tr><tr><td>
[6]</td><td>CAPFEDF</td><td><div style="word-wrap: break-word;"><b>Capture Falling Edge Detected Flag
</b><br>
This flag indicates the edge detected on Tx_EXT pin is rising edge or falling edge.
<br>
0 = Rising edge detected on Tx_EXT pin.
<br>
1 = Falling edge detected on Tx_EXT pin.
<br>
Note1: The timer updates this flag when it updates the Timer Capture Data (TMR_CAP[23:0]) value.
<br>
Note2: When a new incoming capture event detected before CPU clearing the CAPIF (TIMERx_INTSTS[1]) status, Timer will keep this bit unchanged.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14231">14231</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<a id="ac45dc76548149714d9e51b8d65f18619"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac45dc76548149714d9e51b8d65f18619">&#9670;&nbsp;</a></span>PRECNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TIMER_T::PRECNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[0x0004] Timer Pre-Scale Counter Register</p>
<p> 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PRECNT
</font><br><p> <font size="2">
Offset: 0x04  Timer Pre-Scale Counter Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>PSC</td><td><div style="word-wrap: break-word;"><b>Prescale Counter
</b><br>
Timer input clock or event source is divided by (PSC+1) before it is fed to the timer up counter
<br>
If this field is 0 (PSC = 0), then there is no scaling.
<br>
Note: If the PSC value is changed, CNT (TIMERx_CNT) is reset to 0 and prescale counter is reloaded.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="_nano103_8h_source.html#l14228">14228</a> of file <a class="el" href="_nano103_8h_source.html">Nano103.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/yachen/workzone/bsp/nano103bsp/Library/Device/Nuvoton/Nano103/Include/<a class="el" href="_nano103_8h_source.html">Nano103.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 6 2020 19:35:34 for Nano103 BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
