
tanwaR4S.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001364  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  08001470  08001470  00011470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800149c  0800149c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800149c  0800149c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800149c  0800149c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800149c  0800149c  0001149c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080014a0  080014a0  000114a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080014a4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003ac  20000070  08001514  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000041c  08001514  0002041c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c17a  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022fe  00000000  00000000  0002c213  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0000648f  00000000  00000000  0002e511  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000800  00000000  00000000  000349a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000b58  00000000  00000000  000351a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00001e8d  00000000  00000000  00035cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000cc2a  00000000  00000000  00037b85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084297  00000000  00000000  000447af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000c8a46  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001484  00000000  00000000  000c8a9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001458 	.word	0x08001458

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001458 	.word	0x08001458

0800014c <igniter_init>:
#include "Igniter.h"

//make struct 'Igniter', fill it, return pointer to it    (names of args start with '_' sign)
Igniter* igniter_init(GPIO_TypeDef* _GPIO_PORT_IGNITER, uint16_t _PIN_IGNITER, GPIO_TypeDef* _GPIO_PORT_TEST_CON, uint16_t _PIN_TEST_CON){
 800014c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000150:	4680      	mov	r8, r0
 8000152:	460f      	mov	r7, r1
 8000154:	4616      	mov	r6, r2
 8000156:	461d      	mov	r5, r3

	Igniter* I = malloc(sizeof(Igniter));	 //allocate space for struct
 8000158:	2010      	movs	r0, #16
 800015a:	f001 f8ef 	bl	800133c <malloc>
	//fill whole struct
	I->GPIO_PORT_IGNITER = _GPIO_PORT_IGNITER;
 800015e:	f8c0 8000 	str.w	r8, [r0]
	I->PIN_IGNITER = _PIN_IGNITER;
 8000162:	8087      	strh	r7, [r0, #4]
	I->GPIO_PORT_TEST_CON = _GPIO_PORT_TEST_CON;
 8000164:	6086      	str	r6, [r0, #8]
	I->PIN_TEST_CON = _PIN_TEST_CON;
 8000166:	8185      	strh	r5, [r0, #12]
	return I;
}
 8000168:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800016c <igniter_is_connected>:

bool igniter_is_connected(Igniter* Igniter){
 800016c:	b508      	push	{r3, lr}
	if(HAL_GPIO_ReadPin(Igniter->GPIO_PORT_TEST_CON, Igniter->PIN_TEST_CON) == 1)
 800016e:	8981      	ldrh	r1, [r0, #12]
 8000170:	6880      	ldr	r0, [r0, #8]
 8000172:	f000 fbdd 	bl	8000930 <HAL_GPIO_ReadPin>
		return 1;
	else
		return 0;
}
 8000176:	2801      	cmp	r0, #1
 8000178:	bf14      	ite	ne
 800017a:	2000      	movne	r0, #0
 800017c:	2001      	moveq	r0, #1
 800017e:	bd08      	pop	{r3, pc}

08000180 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000180:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000184:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000186:	2400      	movs	r4, #0
 8000188:	9404      	str	r4, [sp, #16]
 800018a:	9405      	str	r4, [sp, #20]
 800018c:	9406      	str	r4, [sp, #24]
 800018e:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000190:	4b2a      	ldr	r3, [pc, #168]	; (800023c <MX_GPIO_Init+0xbc>)
 8000192:	699a      	ldr	r2, [r3, #24]
 8000194:	f042 0210 	orr.w	r2, r2, #16
 8000198:	619a      	str	r2, [r3, #24]
 800019a:	699a      	ldr	r2, [r3, #24]
 800019c:	f002 0210 	and.w	r2, r2, #16
 80001a0:	9200      	str	r2, [sp, #0]
 80001a2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80001a4:	699a      	ldr	r2, [r3, #24]
 80001a6:	f042 0220 	orr.w	r2, r2, #32
 80001aa:	619a      	str	r2, [r3, #24]
 80001ac:	699a      	ldr	r2, [r3, #24]
 80001ae:	f002 0220 	and.w	r2, r2, #32
 80001b2:	9201      	str	r2, [sp, #4]
 80001b4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001b6:	699a      	ldr	r2, [r3, #24]
 80001b8:	f042 0204 	orr.w	r2, r2, #4
 80001bc:	619a      	str	r2, [r3, #24]
 80001be:	699a      	ldr	r2, [r3, #24]
 80001c0:	f002 0204 	and.w	r2, r2, #4
 80001c4:	9202      	str	r2, [sp, #8]
 80001c6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001c8:	699a      	ldr	r2, [r3, #24]
 80001ca:	f042 0208 	orr.w	r2, r2, #8
 80001ce:	619a      	str	r2, [r3, #24]
 80001d0:	699b      	ldr	r3, [r3, #24]
 80001d2:	f003 0308 	and.w	r3, r3, #8
 80001d6:	9303      	str	r3, [sp, #12]
 80001d8:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUILD_IN_LED_GPIO_Port, BUILD_IN_LED_Pin, GPIO_PIN_RESET);
 80001da:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000248 <MX_GPIO_Init+0xc8>
 80001de:	4622      	mov	r2, r4
 80001e0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80001e4:	4648      	mov	r0, r9
 80001e6:	f000 fba9 	bl	800093c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IGN_FIRE_GPIO_Port, IGN_FIRE_Pin, GPIO_PIN_RESET);
 80001ea:	4d15      	ldr	r5, [pc, #84]	; (8000240 <MX_GPIO_Init+0xc0>)
 80001ec:	4622      	mov	r2, r4
 80001ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80001f2:	4628      	mov	r0, r5
 80001f4:	f000 fba2 	bl	800093c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUILD_IN_LED_Pin;
 80001f8:	f44f 5800 	mov.w	r8, #8192	; 0x2000
 80001fc:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000200:	2701      	movs	r7, #1
 8000202:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000204:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000206:	2602      	movs	r6, #2
 8000208:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(BUILD_IN_LED_GPIO_Port, &GPIO_InitStruct);
 800020a:	a904      	add	r1, sp, #16
 800020c:	4648      	mov	r0, r9
 800020e:	f000 fa7f 	bl	8000710 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IGN_TEST_CON_Pin;
 8000212:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000216:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000218:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(IGN_TEST_CON_GPIO_Port, &GPIO_InitStruct);
 800021a:	a904      	add	r1, sp, #16
 800021c:	4809      	ldr	r0, [pc, #36]	; (8000244 <MX_GPIO_Init+0xc4>)
 800021e:	f000 fa77 	bl	8000710 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IGN_FIRE_Pin;
 8000222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000226:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000228:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800022a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800022c:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(IGN_FIRE_GPIO_Port, &GPIO_InitStruct);
 800022e:	a904      	add	r1, sp, #16
 8000230:	4628      	mov	r0, r5
 8000232:	f000 fa6d 	bl	8000710 <HAL_GPIO_Init>

}
 8000236:	b009      	add	sp, #36	; 0x24
 8000238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800023c:	40021000 	.word	0x40021000
 8000240:	40010800 	.word	0x40010800
 8000244:	40010c00 	.word	0x40010c00
 8000248:	40011000 	.word	0x40011000

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b500      	push	{lr}
 800024e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000250:	2300      	movs	r3, #0
 8000252:	930d      	str	r3, [sp, #52]	; 0x34
 8000254:	930f      	str	r3, [sp, #60]	; 0x3c
 8000256:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000258:	9305      	str	r3, [sp, #20]
 800025a:	9306      	str	r3, [sp, #24]
 800025c:	9307      	str	r3, [sp, #28]
 800025e:	9308      	str	r3, [sp, #32]
 8000260:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000262:	9301      	str	r3, [sp, #4]
 8000264:	9302      	str	r3, [sp, #8]
 8000266:	9303      	str	r3, [sp, #12]
 8000268:	9304      	str	r3, [sp, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800026a:	2101      	movs	r1, #1
 800026c:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800026e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000272:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000274:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000276:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000278:	2302      	movs	r3, #2
 800027a:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800027c:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800027e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000282:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000284:	a80a      	add	r0, sp, #40	; 0x28
 8000286:	f000 fbe9 	bl	8000a5c <HAL_RCC_OscConfig>
 800028a:	b9d0      	cbnz	r0, 80002c2 <SystemClock_Config+0x76>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800028c:	230f      	movs	r3, #15
 800028e:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000290:	2302      	movs	r3, #2
 8000292:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000294:	2300      	movs	r3, #0
 8000296:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000298:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800029c:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800029e:	9309      	str	r3, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80002a0:	2101      	movs	r1, #1
 80002a2:	a805      	add	r0, sp, #20
 80002a4:	f000 fe26 	bl	8000ef4 <HAL_RCC_ClockConfig>
 80002a8:	b968      	cbnz	r0, 80002c6 <SystemClock_Config+0x7a>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80002aa:	2310      	movs	r3, #16
 80002ac:	9301      	str	r3, [sp, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80002ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80002b2:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002b4:	a801      	add	r0, sp, #4
 80002b6:	f000 fef5 	bl	80010a4 <HAL_RCCEx_PeriphCLKConfig>
 80002ba:	b930      	cbnz	r0, 80002ca <SystemClock_Config+0x7e>
  {
    Error_Handler();
  }
}
 80002bc:	b015      	add	sp, #84	; 0x54
 80002be:	f85d fb04 	ldr.w	pc, [sp], #4
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80002c2:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80002c4:	e7fe      	b.n	80002c4 <SystemClock_Config+0x78>
 80002c6:	b672      	cpsid	i
 80002c8:	e7fe      	b.n	80002c8 <SystemClock_Config+0x7c>
 80002ca:	b672      	cpsid	i
 80002cc:	e7fe      	b.n	80002cc <SystemClock_Config+0x80>
	...

080002d0 <main>:
{
 80002d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  HAL_Init();
 80002d2:	f000 f98b 	bl	80005ec <HAL_Init>
  SystemClock_Config();
 80002d6:	f7ff ffb9 	bl	800024c <SystemClock_Config>
  MX_GPIO_Init();
 80002da:	f7ff ff51 	bl	8000180 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80002de:	f000 f86b 	bl	80003b8 <MX_USART2_UART_Init>
  MX_USB_PCD_Init();
 80002e2:	f000 f909 	bl	80004f8 <MX_USB_PCD_Init>
  MX_USART3_UART_Init();
 80002e6:	f000 f881 	bl	80003ec <MX_USART3_UART_Init>
  HAL_Delay(1000);
 80002ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80002ee:	f000 f9a1 	bl	8000634 <HAL_Delay>
  memset(buff ,0,sizeof(buff));
 80002f2:	2300      	movs	r3, #0
 80002f4:	601b      	str	r3, [r3, #0]
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE);
 80002f6:	4b12      	ldr	r3, [pc, #72]	; (8000340 <main+0x70>)
 80002f8:	681a      	ldr	r2, [r3, #0]
 80002fa:	68d3      	ldr	r3, [r2, #12]
 80002fc:	f043 0320 	orr.w	r3, r3, #32
 8000300:	60d3      	str	r3, [r2, #12]
  Igniter* Ignit = igniter_init(IGN_FIRE_GPIO_Port, IGN_FIRE_Pin, IGN_TEST_CON_GPIO_Port, IGN_TEST_CON_Pin);
 8000302:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000306:	4a0f      	ldr	r2, [pc, #60]	; (8000344 <main+0x74>)
 8000308:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800030c:	480e      	ldr	r0, [pc, #56]	; (8000348 <main+0x78>)
 800030e:	f7ff ff1d 	bl	800014c <igniter_init>
 8000312:	4604      	mov	r4, r0
	  switch(state){
 8000314:	4d0d      	ldr	r5, [pc, #52]	; (800034c <main+0x7c>)
				  HAL_GPIO_TogglePin(BUILD_IN_LED_GPIO_Port, BUILD_IN_LED_Pin);
 8000316:	4f0e      	ldr	r7, [pc, #56]	; (8000350 <main+0x80>)
 8000318:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 800031c:	e003      	b.n	8000326 <main+0x56>
			  HAL_Delay(1000);
 800031e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000322:	f000 f987 	bl	8000634 <HAL_Delay>
	  switch(state){
 8000326:	782b      	ldrb	r3, [r5, #0]
 8000328:	2b00      	cmp	r3, #0
 800032a:	d1fd      	bne.n	8000328 <main+0x58>
			  if(igniter_is_connected(Ignit)){
 800032c:	4620      	mov	r0, r4
 800032e:	f7ff ff1d 	bl	800016c <igniter_is_connected>
 8000332:	2800      	cmp	r0, #0
 8000334:	d0f3      	beq.n	800031e <main+0x4e>
				  HAL_GPIO_TogglePin(BUILD_IN_LED_GPIO_Port, BUILD_IN_LED_Pin);
 8000336:	4631      	mov	r1, r6
 8000338:	4638      	mov	r0, r7
 800033a:	f000 fb05 	bl	8000948 <HAL_GPIO_TogglePin>
 800033e:	e7ee      	b.n	800031e <main+0x4e>
 8000340:	200000dc 	.word	0x200000dc
 8000344:	40010c00 	.word	0x40010c00
 8000348:	40010800 	.word	0x40010800
 800034c:	2000008c 	.word	0x2000008c
 8000350:	40011000 	.word	0x40011000

08000354 <Error_Handler>:
 8000354:	b672      	cpsid	i
  while (1)
 8000356:	e7fe      	b.n	8000356 <Error_Handler+0x2>

08000358 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000358:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800035a:	4b0e      	ldr	r3, [pc, #56]	; (8000394 <HAL_MspInit+0x3c>)
 800035c:	699a      	ldr	r2, [r3, #24]
 800035e:	f042 0201 	orr.w	r2, r2, #1
 8000362:	619a      	str	r2, [r3, #24]
 8000364:	699a      	ldr	r2, [r3, #24]
 8000366:	f002 0201 	and.w	r2, r2, #1
 800036a:	9200      	str	r2, [sp, #0]
 800036c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800036e:	69da      	ldr	r2, [r3, #28]
 8000370:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000374:	61da      	str	r2, [r3, #28]
 8000376:	69db      	ldr	r3, [r3, #28]
 8000378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800037c:	9301      	str	r3, [sp, #4]
 800037e:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000380:	4a05      	ldr	r2, [pc, #20]	; (8000398 <HAL_MspInit+0x40>)
 8000382:	6853      	ldr	r3, [r2, #4]
 8000384:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000388:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800038c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800038e:	b002      	add	sp, #8
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop
 8000394:	40021000 	.word	0x40021000
 8000398:	40010000 	.word	0x40010000

0800039c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800039c:	e7fe      	b.n	800039c <NMI_Handler>

0800039e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800039e:	e7fe      	b.n	800039e <HardFault_Handler>

080003a0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003a0:	e7fe      	b.n	80003a0 <MemManage_Handler>

080003a2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003a2:	e7fe      	b.n	80003a2 <BusFault_Handler>

080003a4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003a4:	e7fe      	b.n	80003a4 <UsageFault_Handler>

080003a6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003a6:	4770      	bx	lr

080003a8 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003a8:	4770      	bx	lr

080003aa <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003aa:	4770      	bx	lr

080003ac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003ae:	f000 f92f 	bl	8000610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003b2:	bd08      	pop	{r3, pc}

080003b4 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003b4:	4770      	bx	lr
	...

080003b8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80003b8:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80003ba:	480a      	ldr	r0, [pc, #40]	; (80003e4 <MX_USART2_UART_Init+0x2c>)
 80003bc:	4b0a      	ldr	r3, [pc, #40]	; (80003e8 <MX_USART2_UART_Init+0x30>)
 80003be:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 80003c0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80003c4:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80003c6:	2300      	movs	r3, #0
 80003c8:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80003ca:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80003cc:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80003ce:	220c      	movs	r2, #12
 80003d0:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003d2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80003d4:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80003d6:	f000 ff35 	bl	8001244 <HAL_UART_Init>
 80003da:	b900      	cbnz	r0, 80003de <MX_USART2_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80003dc:	bd08      	pop	{r3, pc}
    Error_Handler();
 80003de:	f7ff ffb9 	bl	8000354 <Error_Handler>
}
 80003e2:	e7fb      	b.n	80003dc <MX_USART2_UART_Init+0x24>
 80003e4:	200000dc 	.word	0x200000dc
 80003e8:	40004400 	.word	0x40004400

080003ec <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80003ec:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80003ee:	480a      	ldr	r0, [pc, #40]	; (8000418 <MX_USART3_UART_Init+0x2c>)
 80003f0:	4b0a      	ldr	r3, [pc, #40]	; (800041c <MX_USART3_UART_Init+0x30>)
 80003f2:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 115200;
 80003f4:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 80003f8:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80003fa:	2300      	movs	r3, #0
 80003fc:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80003fe:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000400:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000402:	220c      	movs	r2, #12
 8000404:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000406:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000408:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800040a:	f000 ff1b 	bl	8001244 <HAL_UART_Init>
 800040e:	b900      	cbnz	r0, 8000412 <MX_USART3_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000410:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000412:	f7ff ff9f 	bl	8000354 <Error_Handler>
}
 8000416:	e7fb      	b.n	8000410 <MX_USART3_UART_Init+0x24>
 8000418:	2000009c 	.word	0x2000009c
 800041c:	40004800 	.word	0x40004800

08000420 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000420:	b510      	push	{r4, lr}
 8000422:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000424:	2300      	movs	r3, #0
 8000426:	9304      	str	r3, [sp, #16]
 8000428:	9305      	str	r3, [sp, #20]
 800042a:	9306      	str	r3, [sp, #24]
 800042c:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 800042e:	6803      	ldr	r3, [r0, #0]
 8000430:	4a2c      	ldr	r2, [pc, #176]	; (80004e4 <HAL_UART_MspInit+0xc4>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d004      	beq.n	8000440 <HAL_UART_MspInit+0x20>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 8000436:	4a2c      	ldr	r2, [pc, #176]	; (80004e8 <HAL_UART_MspInit+0xc8>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d029      	beq.n	8000490 <HAL_UART_MspInit+0x70>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800043c:	b008      	add	sp, #32
 800043e:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 8000440:	4b2a      	ldr	r3, [pc, #168]	; (80004ec <HAL_UART_MspInit+0xcc>)
 8000442:	69da      	ldr	r2, [r3, #28]
 8000444:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000448:	61da      	str	r2, [r3, #28]
 800044a:	69da      	ldr	r2, [r3, #28]
 800044c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000450:	9200      	str	r2, [sp, #0]
 8000452:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000454:	699a      	ldr	r2, [r3, #24]
 8000456:	f042 0204 	orr.w	r2, r2, #4
 800045a:	619a      	str	r2, [r3, #24]
 800045c:	699b      	ldr	r3, [r3, #24]
 800045e:	f003 0304 	and.w	r3, r3, #4
 8000462:	9301      	str	r3, [sp, #4]
 8000464:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000466:	2304      	movs	r3, #4
 8000468:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800046a:	2302      	movs	r3, #2
 800046c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800046e:	2303      	movs	r3, #3
 8000470:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000472:	4c1f      	ldr	r4, [pc, #124]	; (80004f0 <HAL_UART_MspInit+0xd0>)
 8000474:	a904      	add	r1, sp, #16
 8000476:	4620      	mov	r0, r4
 8000478:	f000 f94a 	bl	8000710 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800047c:	2308      	movs	r3, #8
 800047e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000480:	2300      	movs	r3, #0
 8000482:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000484:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000486:	a904      	add	r1, sp, #16
 8000488:	4620      	mov	r0, r4
 800048a:	f000 f941 	bl	8000710 <HAL_GPIO_Init>
 800048e:	e7d5      	b.n	800043c <HAL_UART_MspInit+0x1c>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000490:	4b16      	ldr	r3, [pc, #88]	; (80004ec <HAL_UART_MspInit+0xcc>)
 8000492:	69da      	ldr	r2, [r3, #28]
 8000494:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000498:	61da      	str	r2, [r3, #28]
 800049a:	69da      	ldr	r2, [r3, #28]
 800049c:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 80004a0:	9202      	str	r2, [sp, #8]
 80004a2:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80004a4:	699a      	ldr	r2, [r3, #24]
 80004a6:	f042 0208 	orr.w	r2, r2, #8
 80004aa:	619a      	str	r2, [r3, #24]
 80004ac:	699b      	ldr	r3, [r3, #24]
 80004ae:	f003 0308 	and.w	r3, r3, #8
 80004b2:	9303      	str	r3, [sp, #12]
 80004b4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004ba:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004bc:	2302      	movs	r3, #2
 80004be:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004c0:	2303      	movs	r3, #3
 80004c2:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004c4:	4c0b      	ldr	r4, [pc, #44]	; (80004f4 <HAL_UART_MspInit+0xd4>)
 80004c6:	a904      	add	r1, sp, #16
 80004c8:	4620      	mov	r0, r4
 80004ca:	f000 f921 	bl	8000710 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80004ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80004d2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004d4:	2300      	movs	r3, #0
 80004d6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d8:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80004da:	a904      	add	r1, sp, #16
 80004dc:	4620      	mov	r0, r4
 80004de:	f000 f917 	bl	8000710 <HAL_GPIO_Init>
}
 80004e2:	e7ab      	b.n	800043c <HAL_UART_MspInit+0x1c>
 80004e4:	40004400 	.word	0x40004400
 80004e8:	40004800 	.word	0x40004800
 80004ec:	40021000 	.word	0x40021000
 80004f0:	40010800 	.word	0x40010800
 80004f4:	40010c00 	.word	0x40010c00

080004f8 <MX_USB_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_FS;

/* USB init function */

void MX_USB_PCD_Init(void)
{
 80004f8:	b508      	push	{r3, lr}
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80004fa:	4809      	ldr	r0, [pc, #36]	; (8000520 <MX_USB_PCD_Init+0x28>)
 80004fc:	4b09      	ldr	r3, [pc, #36]	; (8000524 <MX_USB_PCD_Init+0x2c>)
 80004fe:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8000500:	2308      	movs	r3, #8
 8000502:	6043      	str	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8000504:	2302      	movs	r3, #2
 8000506:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8000508:	2300      	movs	r3, #0
 800050a:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800050c:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800050e:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8000510:	f000 fa23 	bl	800095a <HAL_PCD_Init>
 8000514:	b900      	cbnz	r0, 8000518 <MX_USB_PCD_Init+0x20>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 8000516:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000518:	f7ff ff1c 	bl	8000354 <Error_Handler>
}
 800051c:	e7fb      	b.n	8000516 <MX_USB_PCD_Init+0x1e>
 800051e:	bf00      	nop
 8000520:	2000011c 	.word	0x2000011c
 8000524:	40005c00 	.word	0x40005c00

08000528 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{

  if(pcdHandle->Instance==USB)
 8000528:	6802      	ldr	r2, [r0, #0]
 800052a:	4b09      	ldr	r3, [pc, #36]	; (8000550 <HAL_PCD_MspInit+0x28>)
 800052c:	429a      	cmp	r2, r3
 800052e:	d000      	beq.n	8000532 <HAL_PCD_MspInit+0xa>
 8000530:	4770      	bx	lr
{
 8000532:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* USB clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8000534:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 8000538:	69da      	ldr	r2, [r3, #28]
 800053a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800053e:	61da      	str	r2, [r3, #28]
 8000540:	69db      	ldr	r3, [r3, #28]
 8000542:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000546:	9301      	str	r3, [sp, #4]
 8000548:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800054a:	b002      	add	sp, #8
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	40005c00 	.word	0x40005c00

08000554 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000554:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000556:	e003      	b.n	8000560 <LoopCopyDataInit>

08000558 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000558:	4b0b      	ldr	r3, [pc, #44]	; (8000588 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800055a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800055c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800055e:	3104      	adds	r1, #4

08000560 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000560:	480a      	ldr	r0, [pc, #40]	; (800058c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000562:	4b0b      	ldr	r3, [pc, #44]	; (8000590 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000564:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000566:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000568:	d3f6      	bcc.n	8000558 <CopyDataInit>
  ldr r2, =_sbss
 800056a:	4a0a      	ldr	r2, [pc, #40]	; (8000594 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800056c:	e002      	b.n	8000574 <LoopFillZerobss>

0800056e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800056e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000570:	f842 3b04 	str.w	r3, [r2], #4

08000574 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000574:	4b08      	ldr	r3, [pc, #32]	; (8000598 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000576:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000578:	d3f9      	bcc.n	800056e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800057a:	f7ff ff1b 	bl	80003b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800057e:	f000 feb9 	bl	80012f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000582:	f7ff fea5 	bl	80002d0 <main>
  bx lr
 8000586:	4770      	bx	lr
  ldr r3, =_sidata
 8000588:	080014a4 	.word	0x080014a4
  ldr r0, =_sdata
 800058c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000590:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000594:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000598:	2000041c 	.word	0x2000041c

0800059c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800059c:	e7fe      	b.n	800059c <ADC1_2_IRQHandler>
	...

080005a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a0:	b510      	push	{r4, lr}
 80005a2:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005a4:	4b0e      	ldr	r3, [pc, #56]	; (80005e0 <HAL_InitTick+0x40>)
 80005a6:	7818      	ldrb	r0, [r3, #0]
 80005a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ac:	fbb3 f3f0 	udiv	r3, r3, r0
 80005b0:	4a0c      	ldr	r2, [pc, #48]	; (80005e4 <HAL_InitTick+0x44>)
 80005b2:	6810      	ldr	r0, [r2, #0]
 80005b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005b8:	f000 f894 	bl	80006e4 <HAL_SYSTICK_Config>
 80005bc:	b968      	cbnz	r0, 80005da <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005be:	2c0f      	cmp	r4, #15
 80005c0:	d901      	bls.n	80005c6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80005c2:	2001      	movs	r0, #1
 80005c4:	e00a      	b.n	80005dc <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005c6:	2200      	movs	r2, #0
 80005c8:	4621      	mov	r1, r4
 80005ca:	f04f 30ff 	mov.w	r0, #4294967295
 80005ce:	f000 f857 	bl	8000680 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005d2:	4b05      	ldr	r3, [pc, #20]	; (80005e8 <HAL_InitTick+0x48>)
 80005d4:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80005d6:	2000      	movs	r0, #0
 80005d8:	e000      	b.n	80005dc <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80005da:	2001      	movs	r0, #1
}
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	bf00      	nop
 80005e0:	20000004 	.word	0x20000004
 80005e4:	20000000 	.word	0x20000000
 80005e8:	20000008 	.word	0x20000008

080005ec <HAL_Init>:
{
 80005ec:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ee:	4a07      	ldr	r2, [pc, #28]	; (800060c <HAL_Init+0x20>)
 80005f0:	6813      	ldr	r3, [r2, #0]
 80005f2:	f043 0310 	orr.w	r3, r3, #16
 80005f6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f8:	2003      	movs	r0, #3
 80005fa:	f000 f82f 	bl	800065c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005fe:	2000      	movs	r0, #0
 8000600:	f7ff ffce 	bl	80005a0 <HAL_InitTick>
  HAL_MspInit();
 8000604:	f7ff fea8 	bl	8000358 <HAL_MspInit>
}
 8000608:	2000      	movs	r0, #0
 800060a:	bd08      	pop	{r3, pc}
 800060c:	40022000 	.word	0x40022000

08000610 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000610:	4a03      	ldr	r2, [pc, #12]	; (8000620 <HAL_IncTick+0x10>)
 8000612:	6811      	ldr	r1, [r2, #0]
 8000614:	4b03      	ldr	r3, [pc, #12]	; (8000624 <HAL_IncTick+0x14>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	440b      	add	r3, r1
 800061a:	6013      	str	r3, [r2, #0]
}
 800061c:	4770      	bx	lr
 800061e:	bf00      	nop
 8000620:	20000408 	.word	0x20000408
 8000624:	20000004 	.word	0x20000004

08000628 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000628:	4b01      	ldr	r3, [pc, #4]	; (8000630 <HAL_GetTick+0x8>)
 800062a:	6818      	ldr	r0, [r3, #0]
}
 800062c:	4770      	bx	lr
 800062e:	bf00      	nop
 8000630:	20000408 	.word	0x20000408

08000634 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000634:	b538      	push	{r3, r4, r5, lr}
 8000636:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000638:	f7ff fff6 	bl	8000628 <HAL_GetTick>
 800063c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800063e:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000642:	d002      	beq.n	800064a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000644:	4b04      	ldr	r3, [pc, #16]	; (8000658 <HAL_Delay+0x24>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800064a:	f7ff ffed 	bl	8000628 <HAL_GetTick>
 800064e:	1b40      	subs	r0, r0, r5
 8000650:	42a0      	cmp	r0, r4
 8000652:	d3fa      	bcc.n	800064a <HAL_Delay+0x16>
  {
  }
}
 8000654:	bd38      	pop	{r3, r4, r5, pc}
 8000656:	bf00      	nop
 8000658:	20000004 	.word	0x20000004

0800065c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800065c:	4907      	ldr	r1, [pc, #28]	; (800067c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800065e:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000660:	0203      	lsls	r3, r0, #8
 8000662:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000666:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800066a:	0412      	lsls	r2, r2, #16
 800066c:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800066e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000670:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000674:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000678:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800067a:	4770      	bx	lr
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000680:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000682:	4b16      	ldr	r3, [pc, #88]	; (80006dc <HAL_NVIC_SetPriority+0x5c>)
 8000684:	68db      	ldr	r3, [r3, #12]
 8000686:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800068a:	f1c3 0407 	rsb	r4, r3, #7
 800068e:	2c04      	cmp	r4, #4
 8000690:	bf28      	it	cs
 8000692:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000694:	1d1d      	adds	r5, r3, #4
 8000696:	2d06      	cmp	r5, #6
 8000698:	bf8c      	ite	hi
 800069a:	3b03      	subhi	r3, #3
 800069c:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800069e:	f04f 35ff 	mov.w	r5, #4294967295
 80006a2:	fa05 f404 	lsl.w	r4, r5, r4
 80006a6:	ea21 0104 	bic.w	r1, r1, r4
 80006aa:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006ac:	fa05 f303 	lsl.w	r3, r5, r3
 80006b0:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	4311      	orrs	r1, r2
  if ((int32_t)(IRQn) >= 0)
 80006b6:	2800      	cmp	r0, #0
 80006b8:	db09      	blt.n	80006ce <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ba:	0109      	lsls	r1, r1, #4
 80006bc:	b2c9      	uxtb	r1, r1
 80006be:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80006c2:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80006c6:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80006ca:	bc30      	pop	{r4, r5}
 80006cc:	4770      	bx	lr
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ce:	f000 000f 	and.w	r0, r0, #15
 80006d2:	0109      	lsls	r1, r1, #4
 80006d4:	b2c9      	uxtb	r1, r1
 80006d6:	4b02      	ldr	r3, [pc, #8]	; (80006e0 <HAL_NVIC_SetPriority+0x60>)
 80006d8:	5419      	strb	r1, [r3, r0]
 80006da:	e7f6      	b.n	80006ca <HAL_NVIC_SetPriority+0x4a>
 80006dc:	e000ed00 	.word	0xe000ed00
 80006e0:	e000ed14 	.word	0xe000ed14

080006e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e4:	3801      	subs	r0, #1
 80006e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ea:	d20a      	bcs.n	8000702 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <HAL_SYSTICK_Config+0x24>)
 80006ee:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f0:	4a06      	ldr	r2, [pc, #24]	; (800070c <HAL_SYSTICK_Config+0x28>)
 80006f2:	21f0      	movs	r1, #240	; 0xf0
 80006f4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f8:	2000      	movs	r0, #0
 80006fa:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fc:	2207      	movs	r2, #7
 80006fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000700:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000702:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000e010 	.word	0xe000e010
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000714:	b083      	sub	sp, #12
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000716:	680f      	ldr	r7, [r1, #0]
 8000718:	2f00      	cmp	r7, #0
 800071a:	f000 80f8 	beq.w	800090e <HAL_GPIO_Init+0x1fe>
  uint32_t config = 0x00u;
 800071e:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 8000720:	4613      	mov	r3, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000722:	f8df c200 	ldr.w	ip, [pc, #512]	; 8000924 <HAL_GPIO_Init+0x214>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000726:	4d7b      	ldr	r5, [pc, #492]	; (8000914 <HAL_GPIO_Init+0x204>)
      switch (GPIO_Init->Mode)
 8000728:	4e7b      	ldr	r6, [pc, #492]	; (8000918 <HAL_GPIO_Init+0x208>)
 800072a:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8000928 <HAL_GPIO_Init+0x218>
 800072e:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 800092c <HAL_GPIO_Init+0x21c>
 8000732:	e09a      	b.n	800086a <HAL_GPIO_Init+0x15a>
 8000734:	2200      	movs	r2, #0
 8000736:	e01e      	b.n	8000776 <HAL_GPIO_Init+0x66>
 8000738:	42b4      	cmp	r4, r6
 800073a:	d00c      	beq.n	8000756 <HAL_GPIO_Init+0x46>
 800073c:	d904      	bls.n	8000748 <HAL_GPIO_Init+0x38>
 800073e:	4574      	cmp	r4, lr
 8000740:	d009      	beq.n	8000756 <HAL_GPIO_Init+0x46>
 8000742:	4544      	cmp	r4, r8
 8000744:	d007      	beq.n	8000756 <HAL_GPIO_Init+0x46>
 8000746:	e016      	b.n	8000776 <HAL_GPIO_Init+0x66>
 8000748:	4f74      	ldr	r7, [pc, #464]	; (800091c <HAL_GPIO_Init+0x20c>)
 800074a:	42bc      	cmp	r4, r7
 800074c:	d003      	beq.n	8000756 <HAL_GPIO_Init+0x46>
 800074e:	f507 2770 	add.w	r7, r7, #983040	; 0xf0000
 8000752:	42bc      	cmp	r4, r7
 8000754:	d10b      	bne.n	800076e <HAL_GPIO_Init+0x5e>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000756:	688a      	ldr	r2, [r1, #8]
 8000758:	2a00      	cmp	r2, #0
 800075a:	f000 80ca 	beq.w	80008f2 <HAL_GPIO_Init+0x1e2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800075e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000760:	bf0c      	ite	eq
 8000762:	f8c0 9010 	streq.w	r9, [r0, #16]
            GPIOx->BRR = ioposition;
 8000766:	f8c0 9014 	strne.w	r9, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800076a:	2208      	movs	r2, #8
 800076c:	e003      	b.n	8000776 <HAL_GPIO_Init+0x66>
      switch (GPIO_Init->Mode)
 800076e:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8000772:	42bc      	cmp	r4, r7
 8000774:	d0ef      	beq.n	8000756 <HAL_GPIO_Init+0x46>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000776:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800077a:	f200 80bc 	bhi.w	80008f6 <HAL_GPIO_Init+0x1e6>
 800077e:	4607      	mov	r7, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000780:	ea4f 0983 	mov.w	r9, r3, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000784:	683c      	ldr	r4, [r7, #0]
 8000786:	f04f 0b0f 	mov.w	fp, #15
 800078a:	fa0b fb09 	lsl.w	fp, fp, r9
 800078e:	ea24 040b 	bic.w	r4, r4, fp
 8000792:	fa02 f909 	lsl.w	r9, r2, r9
 8000796:	ea44 0409 	orr.w	r4, r4, r9
 800079a:	603c      	str	r4, [r7, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800079c:	684c      	ldr	r4, [r1, #4]
 800079e:	f014 5f80 	tst.w	r4, #268435456	; 0x10000000
 80007a2:	d05d      	beq.n	8000860 <HAL_GPIO_Init+0x150>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80007a4:	f8dc 4018 	ldr.w	r4, [ip, #24]
 80007a8:	f044 0401 	orr.w	r4, r4, #1
 80007ac:	f8cc 4018 	str.w	r4, [ip, #24]
 80007b0:	f8dc 4018 	ldr.w	r4, [ip, #24]
 80007b4:	f004 0401 	and.w	r4, r4, #1
 80007b8:	9401      	str	r4, [sp, #4]
 80007ba:	9c01      	ldr	r4, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80007bc:	f023 0403 	bic.w	r4, r3, #3
 80007c0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 80007c4:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
 80007c8:	f8d4 9008 	ldr.w	r9, [r4, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80007cc:	f003 0703 	and.w	r7, r3, #3
 80007d0:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 80007d4:	270f      	movs	r7, #15
 80007d6:	fa07 f70b 	lsl.w	r7, r7, fp
 80007da:	ea29 0907 	bic.w	r9, r9, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80007de:	4f50      	ldr	r7, [pc, #320]	; (8000920 <HAL_GPIO_Init+0x210>)
 80007e0:	42b8      	cmp	r0, r7
 80007e2:	f000 808e 	beq.w	8000902 <HAL_GPIO_Init+0x1f2>
 80007e6:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80007ea:	42b8      	cmp	r0, r7
 80007ec:	f000 808b 	beq.w	8000906 <HAL_GPIO_Init+0x1f6>
 80007f0:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80007f4:	42b8      	cmp	r0, r7
 80007f6:	f000 8088 	beq.w	800090a <HAL_GPIO_Init+0x1fa>
 80007fa:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80007fe:	42b8      	cmp	r0, r7
 8000800:	bf0c      	ite	eq
 8000802:	2703      	moveq	r7, #3
 8000804:	2704      	movne	r7, #4
 8000806:	fa07 f70b 	lsl.w	r7, r7, fp
 800080a:	ea47 0709 	orr.w	r7, r7, r9
        AFIO->EXTICR[position >> 2u] = temp;
 800080e:	60a7      	str	r7, [r4, #8]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000810:	684c      	ldr	r4, [r1, #4]
 8000812:	f414 3f80 	tst.w	r4, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000816:	682c      	ldr	r4, [r5, #0]
 8000818:	bf14      	ite	ne
 800081a:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800081e:	ea24 040a 	biceq.w	r4, r4, sl
 8000822:	602c      	str	r4, [r5, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000824:	684c      	ldr	r4, [r1, #4]
 8000826:	f414 3f00 	tst.w	r4, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800082a:	686c      	ldr	r4, [r5, #4]
 800082c:	bf14      	ite	ne
 800082e:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000832:	ea24 040a 	biceq.w	r4, r4, sl
 8000836:	606c      	str	r4, [r5, #4]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000838:	684c      	ldr	r4, [r1, #4]
 800083a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800083e:	68ac      	ldr	r4, [r5, #8]
 8000840:	bf14      	ite	ne
 8000842:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000846:	ea24 040a 	biceq.w	r4, r4, sl
 800084a:	60ac      	str	r4, [r5, #8]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800084c:	684c      	ldr	r4, [r1, #4]
 800084e:	f414 1f00 	tst.w	r4, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000852:	68ec      	ldr	r4, [r5, #12]
 8000854:	bf14      	ite	ne
 8000856:	ea44 040a 	orrne.w	r4, r4, sl
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800085a:	ea24 040a 	biceq.w	r4, r4, sl
 800085e:	60ec      	str	r4, [r5, #12]
        }
      }
    }

	position++;
 8000860:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000862:	680f      	ldr	r7, [r1, #0]
 8000864:	fa37 f403 	lsrs.w	r4, r7, r3
 8000868:	d051      	beq.n	800090e <HAL_GPIO_Init+0x1fe>
    ioposition = (0x01uL << position);
 800086a:	f04f 0901 	mov.w	r9, #1
 800086e:	fa09 f903 	lsl.w	r9, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000872:	ea09 0a07 	and.w	sl, r9, r7
    if (iocurrent == ioposition)
 8000876:	ea39 0407 	bics.w	r4, r9, r7
 800087a:	d1f1      	bne.n	8000860 <HAL_GPIO_Init+0x150>
      switch (GPIO_Init->Mode)
 800087c:	684c      	ldr	r4, [r1, #4]
 800087e:	2c12      	cmp	r4, #18
 8000880:	f63f af5a 	bhi.w	8000738 <HAL_GPIO_Init+0x28>
 8000884:	2c12      	cmp	r4, #18
 8000886:	f63f af76 	bhi.w	8000776 <HAL_GPIO_Init+0x66>
 800088a:	a701      	add	r7, pc, #4	; (adr r7, 8000890 <HAL_GPIO_Init+0x180>)
 800088c:	f857 f024 	ldr.w	pc, [r7, r4, lsl #2]
 8000890:	08000757 	.word	0x08000757
 8000894:	080008dd 	.word	0x080008dd
 8000898:	080008e7 	.word	0x080008e7
 800089c:	08000735 	.word	0x08000735
 80008a0:	08000777 	.word	0x08000777
 80008a4:	08000777 	.word	0x08000777
 80008a8:	08000777 	.word	0x08000777
 80008ac:	08000777 	.word	0x08000777
 80008b0:	08000777 	.word	0x08000777
 80008b4:	08000777 	.word	0x08000777
 80008b8:	08000777 	.word	0x08000777
 80008bc:	08000777 	.word	0x08000777
 80008c0:	08000777 	.word	0x08000777
 80008c4:	08000777 	.word	0x08000777
 80008c8:	08000777 	.word	0x08000777
 80008cc:	08000777 	.word	0x08000777
 80008d0:	08000777 	.word	0x08000777
 80008d4:	080008e1 	.word	0x080008e1
 80008d8:	080008ed 	.word	0x080008ed
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80008dc:	68ca      	ldr	r2, [r1, #12]
          break;
 80008de:	e74a      	b.n	8000776 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80008e0:	68ca      	ldr	r2, [r1, #12]
 80008e2:	3204      	adds	r2, #4
          break;
 80008e4:	e747      	b.n	8000776 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80008e6:	68ca      	ldr	r2, [r1, #12]
 80008e8:	3208      	adds	r2, #8
          break;
 80008ea:	e744      	b.n	8000776 <HAL_GPIO_Init+0x66>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80008ec:	68ca      	ldr	r2, [r1, #12]
 80008ee:	320c      	adds	r2, #12
          break;
 80008f0:	e741      	b.n	8000776 <HAL_GPIO_Init+0x66>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80008f2:	2204      	movs	r2, #4
 80008f4:	e73f      	b.n	8000776 <HAL_GPIO_Init+0x66>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008f6:	1d07      	adds	r7, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008f8:	ea4f 0983 	mov.w	r9, r3, lsl #2
 80008fc:	f1a9 0920 	sub.w	r9, r9, #32
 8000900:	e740      	b.n	8000784 <HAL_GPIO_Init+0x74>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000902:	2700      	movs	r7, #0
 8000904:	e77f      	b.n	8000806 <HAL_GPIO_Init+0xf6>
 8000906:	2701      	movs	r7, #1
 8000908:	e77d      	b.n	8000806 <HAL_GPIO_Init+0xf6>
 800090a:	2702      	movs	r7, #2
 800090c:	e77b      	b.n	8000806 <HAL_GPIO_Init+0xf6>
  }
}
 800090e:	b003      	add	sp, #12
 8000910:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000914:	40010400 	.word	0x40010400
 8000918:	10220000 	.word	0x10220000
 800091c:	10120000 	.word	0x10120000
 8000920:	40010800 	.word	0x40010800
 8000924:	40021000 	.word	0x40021000
 8000928:	10310000 	.word	0x10310000
 800092c:	10320000 	.word	0x10320000

08000930 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000930:	6883      	ldr	r3, [r0, #8]
 8000932:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8000934:	bf14      	ite	ne
 8000936:	2001      	movne	r0, #1
 8000938:	2000      	moveq	r0, #0
 800093a:	4770      	bx	lr

0800093c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800093c:	b10a      	cbz	r2, 8000942 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800093e:	6101      	str	r1, [r0, #16]
 8000940:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000942:	0409      	lsls	r1, r1, #16
 8000944:	6101      	str	r1, [r0, #16]
  }
}
 8000946:	4770      	bx	lr

08000948 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000948:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800094a:	ea01 0203 	and.w	r2, r1, r3
 800094e:	ea21 0103 	bic.w	r1, r1, r3
 8000952:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000956:	6101      	str	r1, [r0, #16]
}
 8000958:	4770      	bx	lr

0800095a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800095a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800095c:	b087      	sub	sp, #28
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800095e:	2800      	cmp	r0, #0
 8000960:	d07a      	beq.n	8000a58 <HAL_PCD_Init+0xfe>
 8000962:	4605      	mov	r5, r0

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000964:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 8000968:	b1db      	cbz	r3, 80009a2 <HAL_PCD_Init+0x48>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800096a:	2303      	movs	r3, #3
 800096c:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000970:	6828      	ldr	r0, [r5, #0]
 8000972:	f000 fc9d 	bl	80012b0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000976:	462c      	mov	r4, r5
 8000978:	f854 7b10 	ldr.w	r7, [r4], #16
 800097c:	466e      	mov	r6, sp
 800097e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000980:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000982:	6823      	ldr	r3, [r4, #0]
 8000984:	6033      	str	r3, [r6, #0]
 8000986:	1d2b      	adds	r3, r5, #4
 8000988:	cb0e      	ldmia	r3, {r1, r2, r3}
 800098a:	4638      	mov	r0, r7
 800098c:	f000 fc89 	bl	80012a2 <USB_CoreInit>
 8000990:	4604      	mov	r4, r0
 8000992:	b158      	cbz	r0, 80009ac <HAL_PCD_Init+0x52>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000994:	2302      	movs	r3, #2
 8000996:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    return HAL_ERROR;
 800099a:	2401      	movs	r4, #1
  hpcd->USB_Address = 0U;
  hpcd->State = HAL_PCD_STATE_READY;
  (void)USB_DevDisconnect(hpcd->Instance);

  return HAL_OK;
}
 800099c:	4620      	mov	r0, r4
 800099e:	b007      	add	sp, #28
 80009a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 80009a2:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
    HAL_PCD_MspInit(hpcd);
 80009a6:	f7ff fdbf 	bl	8000528 <HAL_PCD_MspInit>
 80009aa:	e7de      	b.n	800096a <HAL_PCD_Init+0x10>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80009ac:	2100      	movs	r1, #0
 80009ae:	6828      	ldr	r0, [r5, #0]
 80009b0:	f000 fc88 	bl	80012c4 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80009b4:	6868      	ldr	r0, [r5, #4]
 80009b6:	b388      	cbz	r0, 8000a1c <HAL_PCD_Init+0xc2>
 80009b8:	4623      	mov	r3, r4
    hpcd->IN_ep[i].is_in = 1U;
 80009ba:	2601      	movs	r6, #1
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80009bc:	2100      	movs	r1, #0
    hpcd->IN_ep[i].is_in = 1U;
 80009be:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80009c2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80009c6:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 80009ca:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 80009ce:	86d3      	strh	r3, [r2, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80009d0:	f882 102b 	strb.w	r1, [r2, #43]	; 0x2b
    hpcd->IN_ep[i].maxpacket = 0U;
 80009d4:	6391      	str	r1, [r2, #56]	; 0x38
    hpcd->IN_ep[i].xfer_buff = 0U;
 80009d6:	63d1      	str	r1, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].xfer_len = 0U;
 80009d8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80009dc:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80009e0:	6411      	str	r1, [r2, #64]	; 0x40
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80009e2:	3301      	adds	r3, #1
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	4283      	cmp	r3, r0
 80009e8:	d3e9      	bcc.n	80009be <HAL_PCD_Init+0x64>
    hpcd->OUT_ep[i].is_in = 0U;
 80009ea:	2200      	movs	r2, #0
 80009ec:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 80009f0:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 80009f4:	f883 2169 	strb.w	r2, [r3, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 80009f8:	f883 4168 	strb.w	r4, [r3, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80009fc:	f883 216b 	strb.w	r2, [r3, #363]	; 0x16b
    hpcd->OUT_ep[i].maxpacket = 0U;
 8000a00:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8000a04:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
    hpcd->OUT_ep[i].xfer_len = 0U;
 8000a08:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8000a0c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8000a10:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000a14:	3401      	adds	r4, #1
 8000a16:	b2e4      	uxtb	r4, r4
 8000a18:	4284      	cmp	r4, r0
 8000a1a:	d3e7      	bcc.n	80009ec <HAL_PCD_Init+0x92>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8000a1c:	462c      	mov	r4, r5
 8000a1e:	f854 7b10 	ldr.w	r7, [r4], #16
 8000a22:	466e      	mov	r6, sp
 8000a24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000a26:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8000a28:	6823      	ldr	r3, [r4, #0]
 8000a2a:	6033      	str	r3, [r6, #0]
 8000a2c:	1d2b      	adds	r3, r5, #4
 8000a2e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000a30:	4638      	mov	r0, r7
 8000a32:	f000 fc49 	bl	80012c8 <USB_DevInit>
 8000a36:	4604      	mov	r4, r0
 8000a38:	b120      	cbz	r0, 8000a44 <HAL_PCD_Init+0xea>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
    return HAL_ERROR;
 8000a40:	2401      	movs	r4, #1
 8000a42:	e7ab      	b.n	800099c <HAL_PCD_Init+0x42>
  hpcd->USB_Address = 0U;
 8000a44:	2300      	movs	r3, #0
 8000a46:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	f885 32a9 	strb.w	r3, [r5, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8000a50:	6828      	ldr	r0, [r5, #0]
 8000a52:	f000 fc4c 	bl	80012ee <USB_DevDisconnect>
  return HAL_OK;
 8000a56:	e7a1      	b.n	800099c <HAL_PCD_Init+0x42>
    return HAL_ERROR;
 8000a58:	2401      	movs	r4, #1
 8000a5a:	e79f      	b.n	800099c <HAL_PCD_Init+0x42>

08000a5c <HAL_RCC_OscConfig>:
{
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000a5c:	2800      	cmp	r0, #0
 8000a5e:	f000 8201 	beq.w	8000e64 <HAL_RCC_OscConfig+0x408>
{
 8000a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000a66:	b082      	sub	sp, #8
 8000a68:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a6a:	6803      	ldr	r3, [r0, #0]
 8000a6c:	f013 0f01 	tst.w	r3, #1
 8000a70:	d02c      	beq.n	8000acc <HAL_RCC_OscConfig+0x70>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a72:	4baa      	ldr	r3, [pc, #680]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f003 030c 	and.w	r3, r3, #12
 8000a7a:	2b04      	cmp	r3, #4
 8000a7c:	d01d      	beq.n	8000aba <HAL_RCC_OscConfig+0x5e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000a7e:	4ba7      	ldr	r3, [pc, #668]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	f003 030c 	and.w	r3, r3, #12
 8000a86:	2b08      	cmp	r3, #8
 8000a88:	d012      	beq.n	8000ab0 <HAL_RCC_OscConfig+0x54>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a8a:	6863      	ldr	r3, [r4, #4]
 8000a8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000a90:	d041      	beq.n	8000b16 <HAL_RCC_OscConfig+0xba>
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d155      	bne.n	8000b42 <HAL_RCC_OscConfig+0xe6>
 8000a96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a9a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000a9e:	681a      	ldr	r2, [r3, #0]
 8000aa0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	681a      	ldr	r2, [r3, #0]
 8000aa8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	e037      	b.n	8000b20 <HAL_RCC_OscConfig+0xc4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ab0:	4b9a      	ldr	r3, [pc, #616]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000ab8:	d0e7      	beq.n	8000a8a <HAL_RCC_OscConfig+0x2e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000aba:	4b98      	ldr	r3, [pc, #608]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000ac2:	d003      	beq.n	8000acc <HAL_RCC_OscConfig+0x70>
 8000ac4:	6863      	ldr	r3, [r4, #4]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	f000 81ce 	beq.w	8000e68 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000acc:	6823      	ldr	r3, [r4, #0]
 8000ace:	f013 0f02 	tst.w	r3, #2
 8000ad2:	d075      	beq.n	8000bc0 <HAL_RCC_OscConfig+0x164>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000ad4:	4b91      	ldr	r3, [pc, #580]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f013 0f0c 	tst.w	r3, #12
 8000adc:	d05f      	beq.n	8000b9e <HAL_RCC_OscConfig+0x142>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000ade:	4b8f      	ldr	r3, [pc, #572]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f003 030c 	and.w	r3, r3, #12
 8000ae6:	2b08      	cmp	r3, #8
 8000ae8:	d054      	beq.n	8000b94 <HAL_RCC_OscConfig+0x138>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000aea:	6923      	ldr	r3, [r4, #16]
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	f000 8089 	beq.w	8000c04 <HAL_RCC_OscConfig+0x1a8>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000af2:	4b8b      	ldr	r3, [pc, #556]	; (8000d20 <HAL_RCC_OscConfig+0x2c4>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000af8:	f7ff fd96 	bl	8000628 <HAL_GetTick>
 8000afc:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000afe:	4e87      	ldr	r6, [pc, #540]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000b00:	6833      	ldr	r3, [r6, #0]
 8000b02:	f013 0f02 	tst.w	r3, #2
 8000b06:	d174      	bne.n	8000bf2 <HAL_RCC_OscConfig+0x196>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000b08:	f7ff fd8e 	bl	8000628 <HAL_GetTick>
 8000b0c:	1b40      	subs	r0, r0, r5
 8000b0e:	2802      	cmp	r0, #2
 8000b10:	d9f6      	bls.n	8000b00 <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_TIMEOUT;
 8000b12:	2003      	movs	r0, #3
 8000b14:	e1ad      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b16:	4a81      	ldr	r2, [pc, #516]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000b18:	6813      	ldr	r3, [r2, #0]
 8000b1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b1e:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b20:	6863      	ldr	r3, [r4, #4]
 8000b22:	b343      	cbz	r3, 8000b76 <HAL_RCC_OscConfig+0x11a>
        tickstart = HAL_GetTick();
 8000b24:	f7ff fd80 	bl	8000628 <HAL_GetTick>
 8000b28:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b2a:	4e7c      	ldr	r6, [pc, #496]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000b2c:	6833      	ldr	r3, [r6, #0]
 8000b2e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000b32:	d1cb      	bne.n	8000acc <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b34:	f7ff fd78 	bl	8000628 <HAL_GetTick>
 8000b38:	1b40      	subs	r0, r0, r5
 8000b3a:	2864      	cmp	r0, #100	; 0x64
 8000b3c:	d9f6      	bls.n	8000b2c <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
 8000b3e:	2003      	movs	r0, #3
 8000b40:	e197      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b42:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b46:	d009      	beq.n	8000b5c <HAL_RCC_OscConfig+0x100>
 8000b48:	4b74      	ldr	r3, [pc, #464]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000b4a:	681a      	ldr	r2, [r3, #0]
 8000b4c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000b50:	601a      	str	r2, [r3, #0]
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	e7e1      	b.n	8000b20 <HAL_RCC_OscConfig+0xc4>
 8000b5c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b60:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000b6a:	601a      	str	r2, [r3, #0]
 8000b6c:	681a      	ldr	r2, [r3, #0]
 8000b6e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000b72:	601a      	str	r2, [r3, #0]
 8000b74:	e7d4      	b.n	8000b20 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 8000b76:	f7ff fd57 	bl	8000628 <HAL_GetTick>
 8000b7a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000b7c:	4e67      	ldr	r6, [pc, #412]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000b7e:	6833      	ldr	r3, [r6, #0]
 8000b80:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000b84:	d0a2      	beq.n	8000acc <HAL_RCC_OscConfig+0x70>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b86:	f7ff fd4f 	bl	8000628 <HAL_GetTick>
 8000b8a:	1b40      	subs	r0, r0, r5
 8000b8c:	2864      	cmp	r0, #100	; 0x64
 8000b8e:	d9f6      	bls.n	8000b7e <HAL_RCC_OscConfig+0x122>
            return HAL_TIMEOUT;
 8000b90:	2003      	movs	r0, #3
 8000b92:	e16e      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000b94:	4b61      	ldr	r3, [pc, #388]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000b9c:	d1a5      	bne.n	8000aea <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000b9e:	4b5f      	ldr	r3, [pc, #380]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f013 0f02 	tst.w	r3, #2
 8000ba6:	d003      	beq.n	8000bb0 <HAL_RCC_OscConfig+0x154>
 8000ba8:	6923      	ldr	r3, [r4, #16]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	f040 815e 	bne.w	8000e6c <HAL_RCC_OscConfig+0x410>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bb0:	4a5a      	ldr	r2, [pc, #360]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000bb2:	6813      	ldr	r3, [r2, #0]
 8000bb4:	6961      	ldr	r1, [r4, #20]
 8000bb6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000bba:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000bbe:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000bc0:	6823      	ldr	r3, [r4, #0]
 8000bc2:	f013 0f08 	tst.w	r3, #8
 8000bc6:	d03c      	beq.n	8000c42 <HAL_RCC_OscConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000bc8:	69a3      	ldr	r3, [r4, #24]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d04f      	beq.n	8000c6e <HAL_RCC_OscConfig+0x212>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000bce:	4b55      	ldr	r3, [pc, #340]	; (8000d24 <HAL_RCC_OscConfig+0x2c8>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000bd4:	f7ff fd28 	bl	8000628 <HAL_GetTick>
 8000bd8:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000bda:	4e50      	ldr	r6, [pc, #320]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000bdc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8000bde:	f013 0f02 	tst.w	r3, #2
 8000be2:	d121      	bne.n	8000c28 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000be4:	f7ff fd20 	bl	8000628 <HAL_GetTick>
 8000be8:	1b40      	subs	r0, r0, r5
 8000bea:	2802      	cmp	r0, #2
 8000bec:	d9f6      	bls.n	8000bdc <HAL_RCC_OscConfig+0x180>
        {
          return HAL_TIMEOUT;
 8000bee:	2003      	movs	r0, #3
 8000bf0:	e13f      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000bf2:	4a4a      	ldr	r2, [pc, #296]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000bf4:	6813      	ldr	r3, [r2, #0]
 8000bf6:	6961      	ldr	r1, [r4, #20]
 8000bf8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000bfc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c00:	6013      	str	r3, [r2, #0]
 8000c02:	e7dd      	b.n	8000bc0 <HAL_RCC_OscConfig+0x164>
        __HAL_RCC_HSI_DISABLE();
 8000c04:	4b46      	ldr	r3, [pc, #280]	; (8000d20 <HAL_RCC_OscConfig+0x2c4>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000c0a:	f7ff fd0d 	bl	8000628 <HAL_GetTick>
 8000c0e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c10:	4e42      	ldr	r6, [pc, #264]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000c12:	6833      	ldr	r3, [r6, #0]
 8000c14:	f013 0f02 	tst.w	r3, #2
 8000c18:	d0d2      	beq.n	8000bc0 <HAL_RCC_OscConfig+0x164>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c1a:	f7ff fd05 	bl	8000628 <HAL_GetTick>
 8000c1e:	1b40      	subs	r0, r0, r5
 8000c20:	2802      	cmp	r0, #2
 8000c22:	d9f6      	bls.n	8000c12 <HAL_RCC_OscConfig+0x1b6>
            return HAL_TIMEOUT;
 8000c24:	2003      	movs	r0, #3
 8000c26:	e124      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000c28:	4b3f      	ldr	r3, [pc, #252]	; (8000d28 <HAL_RCC_OscConfig+0x2cc>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a3f      	ldr	r2, [pc, #252]	; (8000d2c <HAL_RCC_OscConfig+0x2d0>)
 8000c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8000c32:	0a5b      	lsrs	r3, r3, #9
 8000c34:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8000c36:	bf00      	nop
  }
  while (Delay --);
 8000c38:	9b01      	ldr	r3, [sp, #4]
 8000c3a:	1e5a      	subs	r2, r3, #1
 8000c3c:	9201      	str	r2, [sp, #4]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d1f9      	bne.n	8000c36 <HAL_RCC_OscConfig+0x1da>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000c42:	6823      	ldr	r3, [r4, #0]
 8000c44:	f013 0f04 	tst.w	r3, #4
 8000c48:	f000 809c 	beq.w	8000d84 <HAL_RCC_OscConfig+0x328>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000c4c:	4b33      	ldr	r3, [pc, #204]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000c4e:	69db      	ldr	r3, [r3, #28]
 8000c50:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8000c54:	d11d      	bne.n	8000c92 <HAL_RCC_OscConfig+0x236>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000c56:	4b31      	ldr	r3, [pc, #196]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000c58:	69da      	ldr	r2, [r3, #28]
 8000c5a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000c5e:	61da      	str	r2, [r3, #28]
 8000c60:	69db      	ldr	r3, [r3, #28]
 8000c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c66:	9300      	str	r3, [sp, #0]
 8000c68:	9b00      	ldr	r3, [sp, #0]
      pwrclkchanged = SET;
 8000c6a:	2501      	movs	r5, #1
 8000c6c:	e012      	b.n	8000c94 <HAL_RCC_OscConfig+0x238>
      __HAL_RCC_LSI_DISABLE();
 8000c6e:	4b2d      	ldr	r3, [pc, #180]	; (8000d24 <HAL_RCC_OscConfig+0x2c8>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000c74:	f7ff fcd8 	bl	8000628 <HAL_GetTick>
 8000c78:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000c7a:	4e28      	ldr	r6, [pc, #160]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000c7c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8000c7e:	f013 0f02 	tst.w	r3, #2
 8000c82:	d0de      	beq.n	8000c42 <HAL_RCC_OscConfig+0x1e6>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000c84:	f7ff fcd0 	bl	8000628 <HAL_GetTick>
 8000c88:	1b40      	subs	r0, r0, r5
 8000c8a:	2802      	cmp	r0, #2
 8000c8c:	d9f6      	bls.n	8000c7c <HAL_RCC_OscConfig+0x220>
          return HAL_TIMEOUT;
 8000c8e:	2003      	movs	r0, #3
 8000c90:	e0ef      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
    FlagStatus       pwrclkchanged = RESET;
 8000c92:	2500      	movs	r5, #0
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000c94:	4b26      	ldr	r3, [pc, #152]	; (8000d30 <HAL_RCC_OscConfig+0x2d4>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000c9c:	d011      	beq.n	8000cc2 <HAL_RCC_OscConfig+0x266>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000c9e:	68e3      	ldr	r3, [r4, #12]
 8000ca0:	2b01      	cmp	r3, #1
 8000ca2:	d022      	beq.n	8000cea <HAL_RCC_OscConfig+0x28e>
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d145      	bne.n	8000d34 <HAL_RCC_OscConfig+0x2d8>
 8000ca8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000cac:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8000cb0:	6a1a      	ldr	r2, [r3, #32]
 8000cb2:	f022 0201 	bic.w	r2, r2, #1
 8000cb6:	621a      	str	r2, [r3, #32]
 8000cb8:	6a1a      	ldr	r2, [r3, #32]
 8000cba:	f022 0204 	bic.w	r2, r2, #4
 8000cbe:	621a      	str	r2, [r3, #32]
 8000cc0:	e018      	b.n	8000cf4 <HAL_RCC_OscConfig+0x298>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000cc2:	4a1b      	ldr	r2, [pc, #108]	; (8000d30 <HAL_RCC_OscConfig+0x2d4>)
 8000cc4:	6813      	ldr	r3, [r2, #0]
 8000cc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000cca:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000ccc:	f7ff fcac 	bl	8000628 <HAL_GetTick>
 8000cd0:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000cd2:	4f17      	ldr	r7, [pc, #92]	; (8000d30 <HAL_RCC_OscConfig+0x2d4>)
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	f413 7f80 	tst.w	r3, #256	; 0x100
 8000cda:	d1e0      	bne.n	8000c9e <HAL_RCC_OscConfig+0x242>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000cdc:	f7ff fca4 	bl	8000628 <HAL_GetTick>
 8000ce0:	1b80      	subs	r0, r0, r6
 8000ce2:	2864      	cmp	r0, #100	; 0x64
 8000ce4:	d9f6      	bls.n	8000cd4 <HAL_RCC_OscConfig+0x278>
          return HAL_TIMEOUT;
 8000ce6:	2003      	movs	r0, #3
 8000ce8:	e0c3      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000cea:	4a0c      	ldr	r2, [pc, #48]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
 8000cec:	6a13      	ldr	r3, [r2, #32]
 8000cee:	f043 0301 	orr.w	r3, r3, #1
 8000cf2:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000cf4:	68e3      	ldr	r3, [r4, #12]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d032      	beq.n	8000d60 <HAL_RCC_OscConfig+0x304>
      tickstart = HAL_GetTick();
 8000cfa:	f7ff fc95 	bl	8000628 <HAL_GetTick>
 8000cfe:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d00:	4f06      	ldr	r7, [pc, #24]	; (8000d1c <HAL_RCC_OscConfig+0x2c0>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d02:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000d06:	6a3b      	ldr	r3, [r7, #32]
 8000d08:	f013 0f02 	tst.w	r3, #2
 8000d0c:	d139      	bne.n	8000d82 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d0e:	f7ff fc8b 	bl	8000628 <HAL_GetTick>
 8000d12:	1b80      	subs	r0, r0, r6
 8000d14:	4540      	cmp	r0, r8
 8000d16:	d9f6      	bls.n	8000d06 <HAL_RCC_OscConfig+0x2aa>
          return HAL_TIMEOUT;
 8000d18:	2003      	movs	r0, #3
 8000d1a:	e0aa      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
 8000d1c:	40021000 	.word	0x40021000
 8000d20:	42420000 	.word	0x42420000
 8000d24:	42420480 	.word	0x42420480
 8000d28:	20000000 	.word	0x20000000
 8000d2c:	10624dd3 	.word	0x10624dd3
 8000d30:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d34:	2b05      	cmp	r3, #5
 8000d36:	d009      	beq.n	8000d4c <HAL_RCC_OscConfig+0x2f0>
 8000d38:	4b51      	ldr	r3, [pc, #324]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000d3a:	6a1a      	ldr	r2, [r3, #32]
 8000d3c:	f022 0201 	bic.w	r2, r2, #1
 8000d40:	621a      	str	r2, [r3, #32]
 8000d42:	6a1a      	ldr	r2, [r3, #32]
 8000d44:	f022 0204 	bic.w	r2, r2, #4
 8000d48:	621a      	str	r2, [r3, #32]
 8000d4a:	e7d3      	b.n	8000cf4 <HAL_RCC_OscConfig+0x298>
 8000d4c:	4b4c      	ldr	r3, [pc, #304]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000d4e:	6a1a      	ldr	r2, [r3, #32]
 8000d50:	f042 0204 	orr.w	r2, r2, #4
 8000d54:	621a      	str	r2, [r3, #32]
 8000d56:	6a1a      	ldr	r2, [r3, #32]
 8000d58:	f042 0201 	orr.w	r2, r2, #1
 8000d5c:	621a      	str	r2, [r3, #32]
 8000d5e:	e7c9      	b.n	8000cf4 <HAL_RCC_OscConfig+0x298>
      tickstart = HAL_GetTick();
 8000d60:	f7ff fc62 	bl	8000628 <HAL_GetTick>
 8000d64:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d66:	4f46      	ldr	r7, [pc, #280]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d68:	f241 3888 	movw	r8, #5000	; 0x1388
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000d6c:	6a3b      	ldr	r3, [r7, #32]
 8000d6e:	f013 0f02 	tst.w	r3, #2
 8000d72:	d006      	beq.n	8000d82 <HAL_RCC_OscConfig+0x326>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000d74:	f7ff fc58 	bl	8000628 <HAL_GetTick>
 8000d78:	1b80      	subs	r0, r0, r6
 8000d7a:	4540      	cmp	r0, r8
 8000d7c:	d9f6      	bls.n	8000d6c <HAL_RCC_OscConfig+0x310>
          return HAL_TIMEOUT;
 8000d7e:	2003      	movs	r0, #3
 8000d80:	e077      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
    if (pwrclkchanged == SET)
 8000d82:	b9e5      	cbnz	r5, 8000dbe <HAL_RCC_OscConfig+0x362>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000d84:	69e3      	ldr	r3, [r4, #28]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d072      	beq.n	8000e70 <HAL_RCC_OscConfig+0x414>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d8a:	4a3d      	ldr	r2, [pc, #244]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000d8c:	6852      	ldr	r2, [r2, #4]
 8000d8e:	f002 020c 	and.w	r2, r2, #12
 8000d92:	2a08      	cmp	r2, #8
 8000d94:	d056      	beq.n	8000e44 <HAL_RCC_OscConfig+0x3e8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d017      	beq.n	8000dca <HAL_RCC_OscConfig+0x36e>
        __HAL_RCC_PLL_DISABLE();
 8000d9a:	4b3a      	ldr	r3, [pc, #232]	; (8000e84 <HAL_RCC_OscConfig+0x428>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000da0:	f7ff fc42 	bl	8000628 <HAL_GetTick>
 8000da4:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000da6:	4d36      	ldr	r5, [pc, #216]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000da8:	682b      	ldr	r3, [r5, #0]
 8000daa:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000dae:	d047      	beq.n	8000e40 <HAL_RCC_OscConfig+0x3e4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000db0:	f7ff fc3a 	bl	8000628 <HAL_GetTick>
 8000db4:	1b00      	subs	r0, r0, r4
 8000db6:	2802      	cmp	r0, #2
 8000db8:	d9f6      	bls.n	8000da8 <HAL_RCC_OscConfig+0x34c>
            return HAL_TIMEOUT;
 8000dba:	2003      	movs	r0, #3
 8000dbc:	e059      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000dbe:	4a30      	ldr	r2, [pc, #192]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000dc0:	69d3      	ldr	r3, [r2, #28]
 8000dc2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000dc6:	61d3      	str	r3, [r2, #28]
 8000dc8:	e7dc      	b.n	8000d84 <HAL_RCC_OscConfig+0x328>
        __HAL_RCC_PLL_DISABLE();
 8000dca:	4b2e      	ldr	r3, [pc, #184]	; (8000e84 <HAL_RCC_OscConfig+0x428>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000dd0:	f7ff fc2a 	bl	8000628 <HAL_GetTick>
 8000dd4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000dd6:	4e2a      	ldr	r6, [pc, #168]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000dd8:	6833      	ldr	r3, [r6, #0]
 8000dda:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000dde:	d006      	beq.n	8000dee <HAL_RCC_OscConfig+0x392>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000de0:	f7ff fc22 	bl	8000628 <HAL_GetTick>
 8000de4:	1b40      	subs	r0, r0, r5
 8000de6:	2802      	cmp	r0, #2
 8000de8:	d9f6      	bls.n	8000dd8 <HAL_RCC_OscConfig+0x37c>
            return HAL_TIMEOUT;
 8000dea:	2003      	movs	r0, #3
 8000dec:	e041      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000dee:	6a23      	ldr	r3, [r4, #32]
 8000df0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000df4:	d01a      	beq.n	8000e2c <HAL_RCC_OscConfig+0x3d0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000df6:	4922      	ldr	r1, [pc, #136]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000df8:	684a      	ldr	r2, [r1, #4]
 8000dfa:	6a23      	ldr	r3, [r4, #32]
 8000dfc:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000dfe:	4303      	orrs	r3, r0
 8000e00:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8000e04:	4313      	orrs	r3, r2
 8000e06:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8000e08:	4b1e      	ldr	r3, [pc, #120]	; (8000e84 <HAL_RCC_OscConfig+0x428>)
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e0e:	f7ff fc0b 	bl	8000628 <HAL_GetTick>
 8000e12:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000e14:	4d1a      	ldr	r5, [pc, #104]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000e16:	682b      	ldr	r3, [r5, #0]
 8000e18:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000e1c:	d10e      	bne.n	8000e3c <HAL_RCC_OscConfig+0x3e0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000e1e:	f7ff fc03 	bl	8000628 <HAL_GetTick>
 8000e22:	1b00      	subs	r0, r0, r4
 8000e24:	2802      	cmp	r0, #2
 8000e26:	d9f6      	bls.n	8000e16 <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8000e28:	2003      	movs	r0, #3
 8000e2a:	e022      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000e2c:	4a14      	ldr	r2, [pc, #80]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000e2e:	6853      	ldr	r3, [r2, #4]
 8000e30:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000e34:	68a1      	ldr	r1, [r4, #8]
 8000e36:	430b      	orrs	r3, r1
 8000e38:	6053      	str	r3, [r2, #4]
 8000e3a:	e7dc      	b.n	8000df6 <HAL_RCC_OscConfig+0x39a>
  return HAL_OK;
 8000e3c:	2000      	movs	r0, #0
 8000e3e:	e018      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
 8000e40:	2000      	movs	r0, #0
 8000e42:	e016      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d017      	beq.n	8000e78 <HAL_RCC_OscConfig+0x41c>
        pll_config = RCC->CFGR;
 8000e48:	4b0d      	ldr	r3, [pc, #52]	; (8000e80 <HAL_RCC_OscConfig+0x424>)
 8000e4a:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e4c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8000e50:	6a22      	ldr	r2, [r4, #32]
 8000e52:	4291      	cmp	r1, r2
 8000e54:	d112      	bne.n	8000e7c <HAL_RCC_OscConfig+0x420>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000e56:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000e5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
        return HAL_ERROR;
 8000e5c:	1a18      	subs	r0, r3, r0
 8000e5e:	bf18      	it	ne
 8000e60:	2001      	movne	r0, #1
 8000e62:	e006      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
    return HAL_ERROR;
 8000e64:	2001      	movs	r0, #1
}
 8000e66:	4770      	bx	lr
        return HAL_ERROR;
 8000e68:	2001      	movs	r0, #1
 8000e6a:	e002      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
        return HAL_ERROR;
 8000e6c:	2001      	movs	r0, #1
 8000e6e:	e000      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
  return HAL_OK;
 8000e70:	2000      	movs	r0, #0
}
 8000e72:	b002      	add	sp, #8
 8000e74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_ERROR;
 8000e78:	2001      	movs	r0, #1
 8000e7a:	e7fa      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
          return HAL_ERROR;
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	e7f8      	b.n	8000e72 <HAL_RCC_OscConfig+0x416>
 8000e80:	40021000 	.word	0x40021000
 8000e84:	42420060 	.word	0x42420060

08000e88 <HAL_RCC_GetSysClockFreq>:
{
 8000e88:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e8a:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000e8c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e8e:	f10d 0c18 	add.w	ip, sp, #24
 8000e92:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e96:	f240 2301 	movw	r3, #513	; 0x201
 8000e9a:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8000e9e:	4b12      	ldr	r3, [pc, #72]	; (8000ee8 <HAL_RCC_GetSysClockFreq+0x60>)
 8000ea0:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000ea2:	f003 020c 	and.w	r2, r3, #12
 8000ea6:	2a08      	cmp	r2, #8
 8000ea8:	d002      	beq.n	8000eb0 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8000eaa:	4810      	ldr	r0, [pc, #64]	; (8000eec <HAL_RCC_GetSysClockFreq+0x64>)
}
 8000eac:	b006      	add	sp, #24
 8000eae:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000eb0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8000eb4:	4462      	add	r2, ip
 8000eb6:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000eba:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8000ebe:	d00c      	beq.n	8000eda <HAL_RCC_GetSysClockFreq+0x52>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ec0:	4b09      	ldr	r3, [pc, #36]	; (8000ee8 <HAL_RCC_GetSysClockFreq+0x60>)
 8000ec2:	685b      	ldr	r3, [r3, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ec4:	4809      	ldr	r0, [pc, #36]	; (8000eec <HAL_RCC_GetSysClockFreq+0x64>)
 8000ec6:	fb00 f002 	mul.w	r0, r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000eca:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8000ece:	4463      	add	r3, ip
 8000ed0:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000ed4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ed8:	e7e8      	b.n	8000eac <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000eda:	4805      	ldr	r0, [pc, #20]	; (8000ef0 <HAL_RCC_GetSysClockFreq+0x68>)
 8000edc:	fb00 f002 	mul.w	r0, r0, r2
 8000ee0:	e7e4      	b.n	8000eac <HAL_RCC_GetSysClockFreq+0x24>
 8000ee2:	bf00      	nop
 8000ee4:	08001488 	.word	0x08001488
 8000ee8:	40021000 	.word	0x40021000
 8000eec:	007a1200 	.word	0x007a1200
 8000ef0:	003d0900 	.word	0x003d0900

08000ef4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8000ef4:	2800      	cmp	r0, #0
 8000ef6:	f000 80a2 	beq.w	800103e <HAL_RCC_ClockConfig+0x14a>
{
 8000efa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000efe:	460d      	mov	r5, r1
 8000f00:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000f02:	4b53      	ldr	r3, [pc, #332]	; (8001050 <HAL_RCC_ClockConfig+0x15c>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d20b      	bcs.n	8000f26 <HAL_RCC_ClockConfig+0x32>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000f0e:	4a50      	ldr	r2, [pc, #320]	; (8001050 <HAL_RCC_ClockConfig+0x15c>)
 8000f10:	6813      	ldr	r3, [r2, #0]
 8000f12:	f023 0307 	bic.w	r3, r3, #7
 8000f16:	430b      	orrs	r3, r1
 8000f18:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000f1a:	6813      	ldr	r3, [r2, #0]
 8000f1c:	f003 0307 	and.w	r3, r3, #7
 8000f20:	428b      	cmp	r3, r1
 8000f22:	f040 808e 	bne.w	8001042 <HAL_RCC_ClockConfig+0x14e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000f26:	6823      	ldr	r3, [r4, #0]
 8000f28:	f013 0f02 	tst.w	r3, #2
 8000f2c:	d017      	beq.n	8000f5e <HAL_RCC_ClockConfig+0x6a>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000f2e:	f013 0f04 	tst.w	r3, #4
 8000f32:	d004      	beq.n	8000f3e <HAL_RCC_ClockConfig+0x4a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000f34:	4a47      	ldr	r2, [pc, #284]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8000f36:	6853      	ldr	r3, [r2, #4]
 8000f38:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000f3c:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000f3e:	6823      	ldr	r3, [r4, #0]
 8000f40:	f013 0f08 	tst.w	r3, #8
 8000f44:	d004      	beq.n	8000f50 <HAL_RCC_ClockConfig+0x5c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000f46:	4a43      	ldr	r2, [pc, #268]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8000f48:	6853      	ldr	r3, [r2, #4]
 8000f4a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000f4e:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000f50:	4a40      	ldr	r2, [pc, #256]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8000f52:	6853      	ldr	r3, [r2, #4]
 8000f54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000f58:	68a1      	ldr	r1, [r4, #8]
 8000f5a:	430b      	orrs	r3, r1
 8000f5c:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000f5e:	6823      	ldr	r3, [r4, #0]
 8000f60:	f013 0f01 	tst.w	r3, #1
 8000f64:	d031      	beq.n	8000fca <HAL_RCC_ClockConfig+0xd6>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000f66:	6862      	ldr	r2, [r4, #4]
 8000f68:	2a01      	cmp	r2, #1
 8000f6a:	d020      	beq.n	8000fae <HAL_RCC_ClockConfig+0xba>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000f6c:	2a02      	cmp	r2, #2
 8000f6e:	d025      	beq.n	8000fbc <HAL_RCC_ClockConfig+0xc8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f70:	4b38      	ldr	r3, [pc, #224]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f013 0f02 	tst.w	r3, #2
 8000f78:	d065      	beq.n	8001046 <HAL_RCC_ClockConfig+0x152>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000f7a:	4936      	ldr	r1, [pc, #216]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8000f7c:	684b      	ldr	r3, [r1, #4]
 8000f7e:	f023 0303 	bic.w	r3, r3, #3
 8000f82:	4313      	orrs	r3, r2
 8000f84:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8000f86:	f7ff fb4f 	bl	8000628 <HAL_GetTick>
 8000f8a:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f8c:	4f31      	ldr	r7, [pc, #196]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f8e:	f241 3888 	movw	r8, #5000	; 0x1388
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f003 030c 	and.w	r3, r3, #12
 8000f98:	6862      	ldr	r2, [r4, #4]
 8000f9a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000f9e:	d014      	beq.n	8000fca <HAL_RCC_ClockConfig+0xd6>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fa0:	f7ff fb42 	bl	8000628 <HAL_GetTick>
 8000fa4:	1b80      	subs	r0, r0, r6
 8000fa6:	4540      	cmp	r0, r8
 8000fa8:	d9f3      	bls.n	8000f92 <HAL_RCC_ClockConfig+0x9e>
        return HAL_TIMEOUT;
 8000faa:	2003      	movs	r0, #3
 8000fac:	e045      	b.n	800103a <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fae:	4b29      	ldr	r3, [pc, #164]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000fb6:	d1e0      	bne.n	8000f7a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8000fb8:	2001      	movs	r0, #1
 8000fba:	e03e      	b.n	800103a <HAL_RCC_ClockConfig+0x146>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000fbc:	4b25      	ldr	r3, [pc, #148]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000fc4:	d1d9      	bne.n	8000f7a <HAL_RCC_ClockConfig+0x86>
        return HAL_ERROR;
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	e037      	b.n	800103a <HAL_RCC_ClockConfig+0x146>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000fca:	4b21      	ldr	r3, [pc, #132]	; (8001050 <HAL_RCC_ClockConfig+0x15c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	42ab      	cmp	r3, r5
 8000fd4:	d90a      	bls.n	8000fec <HAL_RCC_ClockConfig+0xf8>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fd6:	4a1e      	ldr	r2, [pc, #120]	; (8001050 <HAL_RCC_ClockConfig+0x15c>)
 8000fd8:	6813      	ldr	r3, [r2, #0]
 8000fda:	f023 0307 	bic.w	r3, r3, #7
 8000fde:	432b      	orrs	r3, r5
 8000fe0:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fe2:	6813      	ldr	r3, [r2, #0]
 8000fe4:	f003 0307 	and.w	r3, r3, #7
 8000fe8:	42ab      	cmp	r3, r5
 8000fea:	d12e      	bne.n	800104a <HAL_RCC_ClockConfig+0x156>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fec:	6823      	ldr	r3, [r4, #0]
 8000fee:	f013 0f04 	tst.w	r3, #4
 8000ff2:	d006      	beq.n	8001002 <HAL_RCC_ClockConfig+0x10e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ff4:	4a17      	ldr	r2, [pc, #92]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8000ff6:	6853      	ldr	r3, [r2, #4]
 8000ff8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000ffc:	68e1      	ldr	r1, [r4, #12]
 8000ffe:	430b      	orrs	r3, r1
 8001000:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001002:	6823      	ldr	r3, [r4, #0]
 8001004:	f013 0f08 	tst.w	r3, #8
 8001008:	d007      	beq.n	800101a <HAL_RCC_ClockConfig+0x126>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800100a:	4a12      	ldr	r2, [pc, #72]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 800100c:	6853      	ldr	r3, [r2, #4]
 800100e:	6921      	ldr	r1, [r4, #16]
 8001010:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001014:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001018:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800101a:	f7ff ff35 	bl	8000e88 <HAL_RCC_GetSysClockFreq>
 800101e:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <HAL_RCC_ClockConfig+0x160>)
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001026:	4a0c      	ldr	r2, [pc, #48]	; (8001058 <HAL_RCC_ClockConfig+0x164>)
 8001028:	5cd3      	ldrb	r3, [r2, r3]
 800102a:	40d8      	lsrs	r0, r3
 800102c:	4b0b      	ldr	r3, [pc, #44]	; (800105c <HAL_RCC_ClockConfig+0x168>)
 800102e:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001030:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <HAL_RCC_ClockConfig+0x16c>)
 8001032:	6818      	ldr	r0, [r3, #0]
 8001034:	f7ff fab4 	bl	80005a0 <HAL_InitTick>
  return HAL_OK;
 8001038:	2000      	movs	r0, #0
}
 800103a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_ERROR;
 800103e:	2001      	movs	r0, #1
}
 8001040:	4770      	bx	lr
    return HAL_ERROR;
 8001042:	2001      	movs	r0, #1
 8001044:	e7f9      	b.n	800103a <HAL_RCC_ClockConfig+0x146>
        return HAL_ERROR;
 8001046:	2001      	movs	r0, #1
 8001048:	e7f7      	b.n	800103a <HAL_RCC_ClockConfig+0x146>
    return HAL_ERROR;
 800104a:	2001      	movs	r0, #1
 800104c:	e7f5      	b.n	800103a <HAL_RCC_ClockConfig+0x146>
 800104e:	bf00      	nop
 8001050:	40022000 	.word	0x40022000
 8001054:	40021000 	.word	0x40021000
 8001058:	08001470 	.word	0x08001470
 800105c:	20000000 	.word	0x20000000
 8001060:	20000008 	.word	0x20000008

08001064 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001064:	4b04      	ldr	r3, [pc, #16]	; (8001078 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800106c:	4a03      	ldr	r2, [pc, #12]	; (800107c <HAL_RCC_GetPCLK1Freq+0x18>)
 800106e:	5cd3      	ldrb	r3, [r2, r3]
 8001070:	4a03      	ldr	r2, [pc, #12]	; (8001080 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001072:	6810      	ldr	r0, [r2, #0]
}
 8001074:	40d8      	lsrs	r0, r3
 8001076:	4770      	bx	lr
 8001078:	40021000 	.word	0x40021000
 800107c:	08001480 	.word	0x08001480
 8001080:	20000000 	.word	0x20000000

08001084 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001084:	4b04      	ldr	r3, [pc, #16]	; (8001098 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800108c:	4a03      	ldr	r2, [pc, #12]	; (800109c <HAL_RCC_GetPCLK2Freq+0x18>)
 800108e:	5cd3      	ldrb	r3, [r2, r3]
 8001090:	4a03      	ldr	r2, [pc, #12]	; (80010a0 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001092:	6810      	ldr	r0, [r2, #0]
}
 8001094:	40d8      	lsrs	r0, r3
 8001096:	4770      	bx	lr
 8001098:	40021000 	.word	0x40021000
 800109c:	08001480 	.word	0x08001480
 80010a0:	20000000 	.word	0x20000000

080010a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80010a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80010ac:	6803      	ldr	r3, [r0, #0]
 80010ae:	f013 0f01 	tst.w	r3, #1
 80010b2:	d034      	beq.n	800111e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010b4:	4b3e      	ldr	r3, [pc, #248]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80010b6:	69db      	ldr	r3, [r3, #28]
 80010b8:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80010bc:	d147      	bne.n	800114e <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010be:	4b3c      	ldr	r3, [pc, #240]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80010c0:	69da      	ldr	r2, [r3, #28]
 80010c2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80010c6:	61da      	str	r2, [r3, #28]
 80010c8:	69db      	ldr	r3, [r3, #28]
 80010ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ce:	9301      	str	r3, [sp, #4]
 80010d0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80010d2:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010d4:	4b37      	ldr	r3, [pc, #220]	; (80011b4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	f413 7f80 	tst.w	r3, #256	; 0x100
 80010dc:	d039      	beq.n	8001152 <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80010de:	4b34      	ldr	r3, [pc, #208]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80010e0:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80010e2:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80010e6:	d011      	beq.n	800110c <HAL_RCCEx_PeriphCLKConfig+0x68>
 80010e8:	6862      	ldr	r2, [r4, #4]
 80010ea:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80010ee:	429a      	cmp	r2, r3
 80010f0:	d00c      	beq.n	800110c <HAL_RCCEx_PeriphCLKConfig+0x68>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80010f2:	4a2f      	ldr	r2, [pc, #188]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 80010f4:	6a13      	ldr	r3, [r2, #32]
 80010f6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80010fa:	492f      	ldr	r1, [pc, #188]	; (80011b8 <HAL_RCCEx_PeriphCLKConfig+0x114>)
 80010fc:	2601      	movs	r6, #1
 80010fe:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001100:	2600      	movs	r6, #0
 8001102:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001104:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001106:	f013 0f01 	tst.w	r3, #1
 800110a:	d136      	bne.n	800117a <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800110c:	4a28      	ldr	r2, [pc, #160]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800110e:	6a13      	ldr	r3, [r2, #32]
 8001110:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001114:	6861      	ldr	r1, [r4, #4]
 8001116:	430b      	orrs	r3, r1
 8001118:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800111a:	2d00      	cmp	r5, #0
 800111c:	d13e      	bne.n	800119c <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800111e:	6823      	ldr	r3, [r4, #0]
 8001120:	f013 0f02 	tst.w	r3, #2
 8001124:	d006      	beq.n	8001134 <HAL_RCCEx_PeriphCLKConfig+0x90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001126:	4a22      	ldr	r2, [pc, #136]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001128:	6853      	ldr	r3, [r2, #4]
 800112a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800112e:	68a1      	ldr	r1, [r4, #8]
 8001130:	430b      	orrs	r3, r1
 8001132:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001134:	6823      	ldr	r3, [r4, #0]
 8001136:	f013 0f10 	tst.w	r3, #16
 800113a:	d034      	beq.n	80011a6 <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800113c:	4a1c      	ldr	r2, [pc, #112]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 800113e:	6853      	ldr	r3, [r2, #4]
 8001140:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001144:	68e1      	ldr	r1, [r4, #12]
 8001146:	430b      	orrs	r3, r1
 8001148:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800114a:	2000      	movs	r0, #0
 800114c:	e02c      	b.n	80011a8 <HAL_RCCEx_PeriphCLKConfig+0x104>
    FlagStatus       pwrclkchanged = RESET;
 800114e:	2500      	movs	r5, #0
 8001150:	e7c0      	b.n	80010d4 <HAL_RCCEx_PeriphCLKConfig+0x30>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001152:	4a18      	ldr	r2, [pc, #96]	; (80011b4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001154:	6813      	ldr	r3, [r2, #0]
 8001156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800115a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800115c:	f7ff fa64 	bl	8000628 <HAL_GetTick>
 8001160:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001162:	4f14      	ldr	r7, [pc, #80]	; (80011b4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	f413 7f80 	tst.w	r3, #256	; 0x100
 800116a:	d1b8      	bne.n	80010de <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800116c:	f7ff fa5c 	bl	8000628 <HAL_GetTick>
 8001170:	1b80      	subs	r0, r0, r6
 8001172:	2864      	cmp	r0, #100	; 0x64
 8001174:	d9f6      	bls.n	8001164 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8001176:	2003      	movs	r0, #3
 8001178:	e016      	b.n	80011a8 <HAL_RCCEx_PeriphCLKConfig+0x104>
        tickstart = HAL_GetTick();
 800117a:	f7ff fa55 	bl	8000628 <HAL_GetTick>
 800117e:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001180:	4f0b      	ldr	r7, [pc, #44]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001182:	f241 3888 	movw	r8, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001186:	6a3b      	ldr	r3, [r7, #32]
 8001188:	f013 0f02 	tst.w	r3, #2
 800118c:	d1be      	bne.n	800110c <HAL_RCCEx_PeriphCLKConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800118e:	f7ff fa4b 	bl	8000628 <HAL_GetTick>
 8001192:	1b80      	subs	r0, r0, r6
 8001194:	4540      	cmp	r0, r8
 8001196:	d9f6      	bls.n	8001186 <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
 8001198:	2003      	movs	r0, #3
 800119a:	e005      	b.n	80011a8 <HAL_RCCEx_PeriphCLKConfig+0x104>
      __HAL_RCC_PWR_CLK_DISABLE();
 800119c:	69d3      	ldr	r3, [r2, #28]
 800119e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80011a2:	61d3      	str	r3, [r2, #28]
 80011a4:	e7bb      	b.n	800111e <HAL_RCCEx_PeriphCLKConfig+0x7a>
  return HAL_OK;
 80011a6:	2000      	movs	r0, #0
}
 80011a8:	b002      	add	sp, #8
 80011aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80011ae:	bf00      	nop
 80011b0:	40021000 	.word	0x40021000
 80011b4:	40007000 	.word	0x40007000
 80011b8:	42420440 	.word	0x42420440

080011bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80011bc:	b510      	push	{r4, lr}
 80011be:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80011c0:	6802      	ldr	r2, [r0, #0]
 80011c2:	6913      	ldr	r3, [r2, #16]
 80011c4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011c8:	68c1      	ldr	r1, [r0, #12]
 80011ca:	430b      	orrs	r3, r1
 80011cc:	6113      	str	r3, [r2, #16]
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
  MODIFY_REG(huart->Instance->CR1,
 80011ce:	6801      	ldr	r1, [r0, #0]
 80011d0:	68ca      	ldr	r2, [r1, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80011d2:	6883      	ldr	r3, [r0, #8]
 80011d4:	6900      	ldr	r0, [r0, #16]
 80011d6:	4303      	orrs	r3, r0
 80011d8:	6960      	ldr	r0, [r4, #20]
 80011da:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1,
 80011dc:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 80011e0:	f022 020c 	bic.w	r2, r2, #12
 80011e4:	4313      	orrs	r3, r2
 80011e6:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80011e8:	6822      	ldr	r2, [r4, #0]
 80011ea:	6953      	ldr	r3, [r2, #20]
 80011ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011f0:	69a1      	ldr	r1, [r4, #24]
 80011f2:	430b      	orrs	r3, r1
 80011f4:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 80011f6:	6822      	ldr	r2, [r4, #0]
 80011f8:	4b10      	ldr	r3, [pc, #64]	; (800123c <UART_SetConfig+0x80>)
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d01a      	beq.n	8001234 <UART_SetConfig+0x78>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80011fe:	f7ff ff31 	bl	8001064 <HAL_RCC_GetPCLK1Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001202:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001206:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800120a:	6863      	ldr	r3, [r4, #4]
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001212:	6824      	ldr	r4, [r4, #0]
 8001214:	480a      	ldr	r0, [pc, #40]	; (8001240 <UART_SetConfig+0x84>)
 8001216:	fba0 2103 	umull	r2, r1, r0, r3
 800121a:	0949      	lsrs	r1, r1, #5
 800121c:	2264      	movs	r2, #100	; 0x64
 800121e:	fb02 3311 	mls	r3, r2, r1, r3
 8001222:	011b      	lsls	r3, r3, #4
 8001224:	3332      	adds	r3, #50	; 0x32
 8001226:	fba0 2303 	umull	r2, r3, r0, r3
 800122a:	0109      	lsls	r1, r1, #4
 800122c:	eb01 1353 	add.w	r3, r1, r3, lsr #5
 8001230:	60a3      	str	r3, [r4, #8]
#endif /* USART_CR1_OVER8 */
}
 8001232:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8001234:	f7ff ff26 	bl	8001084 <HAL_RCC_GetPCLK2Freq>
 8001238:	e7e3      	b.n	8001202 <UART_SetConfig+0x46>
 800123a:	bf00      	nop
 800123c:	40013800 	.word	0x40013800
 8001240:	51eb851f 	.word	0x51eb851f

08001244 <HAL_UART_Init>:
  if (huart == NULL)
 8001244:	b358      	cbz	r0, 800129e <HAL_UART_Init+0x5a>
{
 8001246:	b510      	push	{r4, lr}
 8001248:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800124a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800124e:	b30b      	cbz	r3, 8001294 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8001250:	2324      	movs	r3, #36	; 0x24
 8001252:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8001256:	6822      	ldr	r2, [r4, #0]
 8001258:	68d3      	ldr	r3, [r2, #12]
 800125a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800125e:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8001260:	4620      	mov	r0, r4
 8001262:	f7ff ffab 	bl	80011bc <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001266:	6822      	ldr	r2, [r4, #0]
 8001268:	6913      	ldr	r3, [r2, #16]
 800126a:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800126e:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001270:	6822      	ldr	r2, [r4, #0]
 8001272:	6953      	ldr	r3, [r2, #20]
 8001274:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8001278:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800127a:	6822      	ldr	r2, [r4, #0]
 800127c:	68d3      	ldr	r3, [r2, #12]
 800127e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001282:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001284:	2000      	movs	r0, #0
 8001286:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001288:	2320      	movs	r3, #32
 800128a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800128e:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 8001292:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001294:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001298:	f7ff f8c2 	bl	8000420 <HAL_UART_MspInit>
 800129c:	e7d8      	b.n	8001250 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800129e:	2001      	movs	r0, #1
}
 80012a0:	4770      	bx	lr

080012a2 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80012a2:	b084      	sub	sp, #16
 80012a4:	a801      	add	r0, sp, #4
 80012a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 80012aa:	2000      	movs	r0, #0
 80012ac:	b004      	add	sp, #16
 80012ae:	4770      	bx	lr

080012b0 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80012b0:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80012b4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80012b8:	045b      	lsls	r3, r3, #17
 80012ba:	0c5b      	lsrs	r3, r3, #17
 80012bc:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 80012c0:	2000      	movs	r0, #0
 80012c2:	4770      	bx	lr

080012c4 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80012c4:	2000      	movs	r0, #0
 80012c6:	4770      	bx	lr

080012c8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80012c8:	b084      	sub	sp, #16
 80012ca:	b410      	push	{r4}
 80012cc:	4604      	mov	r4, r0
 80012ce:	a802      	add	r0, sp, #8
 80012d0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80012d4:	2301      	movs	r3, #1
 80012d6:	f8a4 3040 	strh.w	r3, [r4, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80012da:	2000      	movs	r0, #0
 80012dc:	f8a4 0040 	strh.w	r0, [r4, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80012e0:	f8a4 0044 	strh.w	r0, [r4, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80012e4:	f8a4 0050 	strh.w	r0, [r4, #80]	; 0x50

  return HAL_OK;
}
 80012e8:	bc10      	pop	{r4}
 80012ea:	b004      	add	sp, #16
 80012ec:	4770      	bx	lr

080012ee <USB_DevDisconnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 80012ee:	2000      	movs	r0, #0
 80012f0:	4770      	bx	lr
	...

080012f4 <__libc_init_array>:
 80012f4:	b570      	push	{r4, r5, r6, lr}
 80012f6:	2600      	movs	r6, #0
 80012f8:	4d0c      	ldr	r5, [pc, #48]	; (800132c <__libc_init_array+0x38>)
 80012fa:	4c0d      	ldr	r4, [pc, #52]	; (8001330 <__libc_init_array+0x3c>)
 80012fc:	1b64      	subs	r4, r4, r5
 80012fe:	10a4      	asrs	r4, r4, #2
 8001300:	42a6      	cmp	r6, r4
 8001302:	d109      	bne.n	8001318 <__libc_init_array+0x24>
 8001304:	f000 f8a8 	bl	8001458 <_init>
 8001308:	2600      	movs	r6, #0
 800130a:	4d0a      	ldr	r5, [pc, #40]	; (8001334 <__libc_init_array+0x40>)
 800130c:	4c0a      	ldr	r4, [pc, #40]	; (8001338 <__libc_init_array+0x44>)
 800130e:	1b64      	subs	r4, r4, r5
 8001310:	10a4      	asrs	r4, r4, #2
 8001312:	42a6      	cmp	r6, r4
 8001314:	d105      	bne.n	8001322 <__libc_init_array+0x2e>
 8001316:	bd70      	pop	{r4, r5, r6, pc}
 8001318:	f855 3b04 	ldr.w	r3, [r5], #4
 800131c:	4798      	blx	r3
 800131e:	3601      	adds	r6, #1
 8001320:	e7ee      	b.n	8001300 <__libc_init_array+0xc>
 8001322:	f855 3b04 	ldr.w	r3, [r5], #4
 8001326:	4798      	blx	r3
 8001328:	3601      	adds	r6, #1
 800132a:	e7f2      	b.n	8001312 <__libc_init_array+0x1e>
 800132c:	0800149c 	.word	0x0800149c
 8001330:	0800149c 	.word	0x0800149c
 8001334:	0800149c 	.word	0x0800149c
 8001338:	080014a0 	.word	0x080014a0

0800133c <malloc>:
 800133c:	4b02      	ldr	r3, [pc, #8]	; (8001348 <malloc+0xc>)
 800133e:	4601      	mov	r1, r0
 8001340:	6818      	ldr	r0, [r3, #0]
 8001342:	f000 b803 	b.w	800134c <_malloc_r>
 8001346:	bf00      	nop
 8001348:	2000000c 	.word	0x2000000c

0800134c <_malloc_r>:
 800134c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800134e:	1ccd      	adds	r5, r1, #3
 8001350:	f025 0503 	bic.w	r5, r5, #3
 8001354:	3508      	adds	r5, #8
 8001356:	2d0c      	cmp	r5, #12
 8001358:	bf38      	it	cc
 800135a:	250c      	movcc	r5, #12
 800135c:	2d00      	cmp	r5, #0
 800135e:	4606      	mov	r6, r0
 8001360:	db01      	blt.n	8001366 <_malloc_r+0x1a>
 8001362:	42a9      	cmp	r1, r5
 8001364:	d903      	bls.n	800136e <_malloc_r+0x22>
 8001366:	230c      	movs	r3, #12
 8001368:	6033      	str	r3, [r6, #0]
 800136a:	2000      	movs	r0, #0
 800136c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800136e:	f000 f857 	bl	8001420 <__malloc_lock>
 8001372:	4921      	ldr	r1, [pc, #132]	; (80013f8 <_malloc_r+0xac>)
 8001374:	680a      	ldr	r2, [r1, #0]
 8001376:	4614      	mov	r4, r2
 8001378:	b99c      	cbnz	r4, 80013a2 <_malloc_r+0x56>
 800137a:	4f20      	ldr	r7, [pc, #128]	; (80013fc <_malloc_r+0xb0>)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	b923      	cbnz	r3, 800138a <_malloc_r+0x3e>
 8001380:	4621      	mov	r1, r4
 8001382:	4630      	mov	r0, r6
 8001384:	f000 f83c 	bl	8001400 <_sbrk_r>
 8001388:	6038      	str	r0, [r7, #0]
 800138a:	4629      	mov	r1, r5
 800138c:	4630      	mov	r0, r6
 800138e:	f000 f837 	bl	8001400 <_sbrk_r>
 8001392:	1c43      	adds	r3, r0, #1
 8001394:	d123      	bne.n	80013de <_malloc_r+0x92>
 8001396:	230c      	movs	r3, #12
 8001398:	4630      	mov	r0, r6
 800139a:	6033      	str	r3, [r6, #0]
 800139c:	f000 f846 	bl	800142c <__malloc_unlock>
 80013a0:	e7e3      	b.n	800136a <_malloc_r+0x1e>
 80013a2:	6823      	ldr	r3, [r4, #0]
 80013a4:	1b5b      	subs	r3, r3, r5
 80013a6:	d417      	bmi.n	80013d8 <_malloc_r+0x8c>
 80013a8:	2b0b      	cmp	r3, #11
 80013aa:	d903      	bls.n	80013b4 <_malloc_r+0x68>
 80013ac:	6023      	str	r3, [r4, #0]
 80013ae:	441c      	add	r4, r3
 80013b0:	6025      	str	r5, [r4, #0]
 80013b2:	e004      	b.n	80013be <_malloc_r+0x72>
 80013b4:	6863      	ldr	r3, [r4, #4]
 80013b6:	42a2      	cmp	r2, r4
 80013b8:	bf0c      	ite	eq
 80013ba:	600b      	streq	r3, [r1, #0]
 80013bc:	6053      	strne	r3, [r2, #4]
 80013be:	4630      	mov	r0, r6
 80013c0:	f000 f834 	bl	800142c <__malloc_unlock>
 80013c4:	f104 000b 	add.w	r0, r4, #11
 80013c8:	1d23      	adds	r3, r4, #4
 80013ca:	f020 0007 	bic.w	r0, r0, #7
 80013ce:	1ac2      	subs	r2, r0, r3
 80013d0:	d0cc      	beq.n	800136c <_malloc_r+0x20>
 80013d2:	1a1b      	subs	r3, r3, r0
 80013d4:	50a3      	str	r3, [r4, r2]
 80013d6:	e7c9      	b.n	800136c <_malloc_r+0x20>
 80013d8:	4622      	mov	r2, r4
 80013da:	6864      	ldr	r4, [r4, #4]
 80013dc:	e7cc      	b.n	8001378 <_malloc_r+0x2c>
 80013de:	1cc4      	adds	r4, r0, #3
 80013e0:	f024 0403 	bic.w	r4, r4, #3
 80013e4:	42a0      	cmp	r0, r4
 80013e6:	d0e3      	beq.n	80013b0 <_malloc_r+0x64>
 80013e8:	1a21      	subs	r1, r4, r0
 80013ea:	4630      	mov	r0, r6
 80013ec:	f000 f808 	bl	8001400 <_sbrk_r>
 80013f0:	3001      	adds	r0, #1
 80013f2:	d1dd      	bne.n	80013b0 <_malloc_r+0x64>
 80013f4:	e7cf      	b.n	8001396 <_malloc_r+0x4a>
 80013f6:	bf00      	nop
 80013f8:	20000090 	.word	0x20000090
 80013fc:	20000094 	.word	0x20000094

08001400 <_sbrk_r>:
 8001400:	b538      	push	{r3, r4, r5, lr}
 8001402:	2300      	movs	r3, #0
 8001404:	4d05      	ldr	r5, [pc, #20]	; (800141c <_sbrk_r+0x1c>)
 8001406:	4604      	mov	r4, r0
 8001408:	4608      	mov	r0, r1
 800140a:	602b      	str	r3, [r5, #0]
 800140c:	f000 f816 	bl	800143c <_sbrk>
 8001410:	1c43      	adds	r3, r0, #1
 8001412:	d102      	bne.n	800141a <_sbrk_r+0x1a>
 8001414:	682b      	ldr	r3, [r5, #0]
 8001416:	b103      	cbz	r3, 800141a <_sbrk_r+0x1a>
 8001418:	6023      	str	r3, [r4, #0]
 800141a:	bd38      	pop	{r3, r4, r5, pc}
 800141c:	2000040c 	.word	0x2000040c

08001420 <__malloc_lock>:
 8001420:	4801      	ldr	r0, [pc, #4]	; (8001428 <__malloc_lock+0x8>)
 8001422:	f000 b809 	b.w	8001438 <__retarget_lock_acquire_recursive>
 8001426:	bf00      	nop
 8001428:	20000414 	.word	0x20000414

0800142c <__malloc_unlock>:
 800142c:	4801      	ldr	r0, [pc, #4]	; (8001434 <__malloc_unlock+0x8>)
 800142e:	f000 b804 	b.w	800143a <__retarget_lock_release_recursive>
 8001432:	bf00      	nop
 8001434:	20000414 	.word	0x20000414

08001438 <__retarget_lock_acquire_recursive>:
 8001438:	4770      	bx	lr

0800143a <__retarget_lock_release_recursive>:
 800143a:	4770      	bx	lr

0800143c <_sbrk>:
 800143c:	4b04      	ldr	r3, [pc, #16]	; (8001450 <_sbrk+0x14>)
 800143e:	4602      	mov	r2, r0
 8001440:	6819      	ldr	r1, [r3, #0]
 8001442:	b909      	cbnz	r1, 8001448 <_sbrk+0xc>
 8001444:	4903      	ldr	r1, [pc, #12]	; (8001454 <_sbrk+0x18>)
 8001446:	6019      	str	r1, [r3, #0]
 8001448:	6818      	ldr	r0, [r3, #0]
 800144a:	4402      	add	r2, r0
 800144c:	601a      	str	r2, [r3, #0]
 800144e:	4770      	bx	lr
 8001450:	20000098 	.word	0x20000098
 8001454:	20000420 	.word	0x20000420

08001458 <_init>:
 8001458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800145a:	bf00      	nop
 800145c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800145e:	bc08      	pop	{r3}
 8001460:	469e      	mov	lr, r3
 8001462:	4770      	bx	lr

08001464 <_fini>:
 8001464:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001466:	bf00      	nop
 8001468:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800146a:	bc08      	pop	{r3}
 800146c:	469e      	mov	lr, r3
 800146e:	4770      	bx	lr
