# Design of voltage comparator circuit in 90 nm cmos technology
________________________________________________________________
Specifications of the designed circuit:
________________________________________________________________
Minimum input resolution: 2 mV
_______
Maximum input offset voltage: 60 mV
_______
Comparison time: less than two nanoseconds
_______
Common input voltage: 2 mV
_______
Power supply voltage: 1 volt
_________________________________________________________________
Circuit shape:
_________________________________________________________________
![1111](https://user-images.githubusercontent.com/72104345/168648256-a7421393-c654-4601-9573-659d64ff0c01.JPG)
______________
Dimensions size table of transistors:
_____________
![1](https://user-images.githubusercontent.com/72104345/168648833-ecdba62e-b115-4b59-b5ba-f294d254eae5.JPG)
_____________
Output results:
_____________
![ivdd](https://user-images.githubusercontent.com/72104345/168648962-b58b0164-469e-492a-b013-1edf9e01e359.JPG)
____________
![vin](https://user-images.githubusercontent.com/72104345/168648969-8b756b6c-ab05-47a4-89dd-3521b9a21dda.JPG)
____________
![Vout   Vph](https://user-images.githubusercontent.com/72104345/168648975-aa517cde-efdb-45df-a944-e6baacffdc9f.JPG)
____________
![11](https://user-images.githubusercontent.com/72104345/168648982-7c294ae7-c3b7-43d5-9f93-4ac98028b194.JPG)
