// Seed: 853125373
program module_0 (
    input wor id_0,
    input tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wand id_7,
    output tri1 id_8
);
  wire id_10, id_11, id_12, id_13, id_14;
endprogram
module module_1 (
    output wand id_0,
    output tri0 id_1,
    input wor id_2,
    input supply0 id_3,
    input wor id_4,
    input tri1 id_5,
    input uwire id_6,
    input wor id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri id_10,
    input tri0 id_11
    , id_14,
    input wand id_12
);
  always @(posedge id_3 or id_12);
  module_0(
      id_8, id_10, id_6, id_9, id_0, id_9, id_6, id_1, id_1
  );
endmodule : id_15
