// Seed: 3470600776
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  tri1 id_7;
  assign id_4 = -1'b0;
  wire id_8;
  id_9(
      1, 1, -1, 1, 1'b0, id_7
  );
  for (id_10 = id_3; id_10; id_4 = 1'h0 == id_7) assign id_7 = 1;
  wire id_11;
  wire id_12, id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_14, id_15;
  always if (1 * -1) id_2 <= id_14;
  id_16 :
  assert property (@(posedge 1'h0) -1) id_3 = -1;
  wire id_17;
  wire id_18;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_8,
      id_3
  );
  wire id_19;
  wire id_20;
  wire id_21;
  wire id_22, id_23, id_24, id_25, id_26;
  wire id_27;
endmodule
