# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_32_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Document/Quartus\ II\ Project\ Files/homework/ex8 {D:/Document/Quartus II Project Files/homework/ex8/ALU_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:25:22 on Dec 10,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Document/Quartus II Project Files/homework/ex8" D:/Document/Quartus II Project Files/homework/ex8/ALU_32.v 
# -- Compiling module ALU_32
# 
# Top level modules:
# 	ALU_32
# End time: 21:25:22 on Dec 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
ALU_32.do
# invalid command name "ALU_32.do"
ALU_32.do
# invalid command name "ALU_32.do"
do ALU_32.do
# vsim -gui -l msim_transcript work.ALU_32 
# Start time: 21:27:35 on Dec 10,2019
# Loading work.ALU_32
# End time: 21:29:37 on Dec 10,2019, Elapsed time: 0:02:02
# Errors: 0, Warnings: 0
