// Seed: 1858296639
module module_0 (
    input tri id_0,
    input tri id_1,
    output wor id_2,
    output supply1 id_3,
    output tri0 id_4
);
  if (1'b0) assign id_3 = id_1;
  else wire id_6;
  tri1 id_7, id_8;
  always_latch begin
    id_8 = 1;
  end
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    input wor void id_4,
    input uwire id_5,
    input wor id_6,
    input tri id_7,
    output tri id_8,
    input tri1 id_9
);
  assign id_8 = id_9;
  assign id_8.id_0 = id_1;
  module_0(
      id_2, id_6, id_8, id_8, id_8
  );
endmodule
