============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 20 2019  05:59:34 am
  Module:                 booth_radix4_multiplier_32
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Late External Delay Assertion at pin P[47]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (F) P[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     666                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_205_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y         -       B->Y   R     NAND2XL        1  0.5    14    18    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y         -       B->Y   F     NAND2BX1       3  1.5    26    21    1116    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3614/Y         -       A1->Y  R     AOI21X2        3  1.3    20    21    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3595/Y         -       A1->Y  F     OAI21X1        2  0.8    22    21    1158    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3574/Y         -       A1N->Y F     OAI2BB1XL      1  0.5    17    24    1182    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3562/Y         -       S0->Y  F     MXI2XL         1  0.0    13    18    1200    (-,-) 
  P[47]                                         -       -      F     (port)         -    -     -     0    1200    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Late External Delay Assertion at pin P[62]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[62]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     666                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_190_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   R     INVX1          2  1.0    11    14    1128    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3615/Y          -       B->Y   F     NOR2X1         1  0.8    11    11    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3601/Y          -       C->Y   R     NOR3X2         3  1.4    27    20    1158    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3572/Y          -       A1->Y  F     OAI21X1        2  0.8    22    23    1182    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3564/Y          -       S0->Y  F     MXI2XL         1  0.0    14    18    1200    (-,-) 
  P[62]                                          -       -      F     (port)         -    -     -     0    1200    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 3: MET (0 ps) Late External Delay Assertion at pin P[51]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[51]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     666                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_201_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   R     INVX1          2  1.0    11    14    1128    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3622/Y          -       A->Y   F     INVX1          3  1.3    11    12    1140    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3606/Y          -       A1->Y  R     AOI21X1        2  1.1    25    21    1161    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3586/Y          -       A1->Y  F     OAI21X1        1  0.5    19    21    1182    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3571/Y          -       S0->Y  F     MXI2XL         1  0.0    14    18    1200    (-,-) 
  P[51]                                          -       -      F     (port)         -    -     -     0    1200    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 4: MET (0 ps) Late External Delay Assertion at pin P[55]
          Group: I2O
     Startpoint: (R) A[12]
          Clock: (R) VCLK
       Endpoint: (R) P[55]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     666                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_19_1  
  output_delay             133             counter.sdc_line_14_197_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  A[12]                                          -       -      R     (arrival)     20 11.1     0     0     533    (-,-) 
  drc_bufs53810/Y                                -       A->Y   F     CLKINVX6      29 12.2    17    13     546    (-,-) 
  drc_bufs53808/Y                                -       A->Y   R     INVX2         14  6.4    26    20     567    (-,-) 
  g51782__3772/Y                                 -       A0->Y  R     OA22X1         1  0.5     8    42     609    (-,-) 
  g51108__4547/Y                                 -       C0->Y  F     OAI221X1       1  1.0    44    35     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_029_3/CO -       B->CO  F     ADDFX1         1  1.0    14    53     697    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_030_6/CO -       B->CO  F     ADDFX1         1  0.7    12    45     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_031_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     785    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_11/S -       CI->S  R     ADDFX1         1  1.1    13    64     850    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_13/S -       B->S   F     ADDFX1         1  1.0    14    66     916    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_14/S -       B->S   R     ADDFX1         2  1.0    12    68     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3710/Y          -       B->Y   F     NAND2X1        3  1.3    23    20    1004    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3666/Y          -       A0->Y  R     OAI21X1        2  1.0    25    26    1030    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3651/Y          -       A0->Y  F     AOI21X1        2  0.6    20    25    1055    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       A1->Y  R     OAI21X1        2  0.6    21    21    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  F     AOI21XL        1  0.4    20    22    1098    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   R     NAND2X1        3  1.1    14    15    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3605/Y          -       A1->Y  F     AOI21XL        2  0.5    22    21    1134    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3584/Y          -       A1N->Y F     AOI2BB1X1      2  0.6    12    30    1164    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3566/Y          -       A1->Y  R     OAI21X1        1  0.6    20    18    1182    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3560/Y          -       S0->Y  R     MXI2XL         1  0.0    14    17    1199    (-,-) 
  P[55]                                          -       -      R     (port)         -    -     -     0    1199    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 5: MET (0 ps) Late External Delay Assertion at pin P[59]
          Group: I2O
     Startpoint: (R) A[12]
          Clock: (R) VCLK
       Endpoint: (R) P[59]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     666                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_19_1  
  output_delay             133             counter.sdc_line_14_193_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  A[12]                                          -       -      R     (arrival)     20 11.1     0     0     533    (-,-) 
  drc_bufs53810/Y                                -       A->Y   F     CLKINVX6      29 12.2    17    13     546    (-,-) 
  drc_bufs53808/Y                                -       A->Y   R     INVX2         14  6.4    26    20     567    (-,-) 
  g51782__3772/Y                                 -       A0->Y  R     OA22X1         1  0.5     8    42     609    (-,-) 
  g51108__4547/Y                                 -       C0->Y  F     OAI221X1       1  1.0    44    35     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_029_3/CO -       B->CO  F     ADDFX1         1  1.0    14    53     697    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_030_6/CO -       B->CO  F     ADDFX1         1  0.7    12    45     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_031_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     785    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_11/S -       CI->S  R     ADDFX1         1  1.1    13    64     850    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_13/S -       B->S   F     ADDFX1         1  1.0    14    66     916    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_14/S -       B->S   R     ADDFX1         2  1.0    12    68     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3710/Y          -       B->Y   F     NAND2X1        3  1.3    23    20    1004    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3666/Y          -       A0->Y  R     OAI21X1        2  1.0    25    26    1030    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3651/Y          -       A0->Y  F     AOI21X1        2  0.6    20    25    1055    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       A1->Y  R     OAI21X1        2  0.6    21    21    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  F     AOI21XL        1  0.4    20    22    1098    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   R     NAND2X1        3  1.1    14    15    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3603/Y          -       A1->Y  F     AOI21XL        2  0.5    22    21    1134    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3581/Y          -       A1N->Y F     AOI2BB1X1      2  0.6    12    30    1164    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3565/Y          -       A1->Y  R     OAI21X1        1  0.6    20    18    1182    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3559/Y          -       S0->Y  R     MXI2XL         1  0.0    14    17    1199    (-,-) 
  P[59]                                          -       -      R     (port)         -    -     -     0    1199    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Late External Delay Assertion at pin P[63]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (R) P[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     666                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1 
  output_delay             133             counter.sdc_line_14      

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   R     INVX1          2  1.0    11    14    1128    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3615/Y          -       B->Y   F     NOR2X1         1  0.8    11    11    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3601/Y          -       C->Y   R     NOR3X2         3  1.4    27    20    1158    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3572/Y          -       A1->Y  F     OAI21X1        2  0.8    22    23    1182    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3563/Y          -       A1->Y  R     OAI21XL        1  0.0    14    18    1199    (-,-) 
  P[63]                                          -       -      R     (port)         -    -     -     0    1199    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Late External Delay Assertion at pin P[61]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (R) P[61]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     666                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_191_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   R     INVX1          2  1.0    11    14    1128    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3615/Y          -       B->Y   F     NOR2X1         1  0.8    11    11    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3601/Y          -       C->Y   R     NOR3X2         3  1.4    27    20    1158    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3573/Y          -       A1N->Y R     AOI2BB1X1      1  0.6    15    24    1182    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3561/Y          -       S0->Y  R     MXI2XL         1  0.0    13    16    1199    (-,-) 
  P[61]                                          -       -      R     (port)         -    -     -     0    1199    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 8: MET (4 ps) Late External Delay Assertion at pin P[43]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) P[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     663                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_209_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y         -       B->Y   R     NAND2XL        1  0.5    14    18    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y         -       B->Y   F     NAND2BX1       3  1.5    26    21    1116    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3613/Y         -       A1->Y  R     AOI21X1        2  1.1    26    25    1141    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3593/Y         -       A1->Y  F     OAI21X1        1  0.5    19    21    1162    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4161/Y         -       B->Y   R     XNOR2X1        1  0.0     4    34    1196    (-,-) 
  P[43]                                         -       -      R     (port)         -    -     -     0    1196    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 9: MET (4 ps) Late External Delay Assertion at pin P[39]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) P[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     662                  
             Slack:=       4                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_213_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3630/Y         -       A1->Y  R     AOI21XL        3  1.4    40    36    1112    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3620/Y         -       A1N->Y R     AOI2BB1X1      2  1.1    22    30    1142    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3594/Y         -       A1->Y  F     OAI21X1        1  0.5    18    20    1162    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4163/Y         -       B->Y   R     XNOR2X1        1  0.0     4    34    1196    (-,-) 
  P[39]                                         -       -      R     (port)         -    -     -     0    1196    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 10: MET (6 ps) Late External Delay Assertion at pin P[53]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[53]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     661                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_199_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3605/Y          -       A1->Y  R     AOI21XL        2  0.6    24    23    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3604/Y          -       A->Y   R     CLKBUFX2       2  1.1     8    24    1161    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3585/Y          -       A1->Y  F     OAI21X1        1  0.5    18    15    1176    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3570/Y          -       S0->Y  F     MXI2XL         1  0.0    14    18    1194    (-,-) 
  P[53]                                          -       -      F     (port)         -    -     -     0    1194    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 11: MET (6 ps) Late External Delay Assertion at pin P[57]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     660                  
             Slack:=       6                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_195_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3603/Y          -       A1->Y  R     AOI21XL        2  0.6    23    23    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3602/Y          -       A->Y   R     CLKBUFX2       2  1.1     8    24    1161    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3582/Y          -       A1->Y  F     OAI21X1        1  0.5    18    15    1176    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3568/Y          -       S0->Y  F     MXI2XL         1  0.0    14    18    1194    (-,-) 
  P[57]                                          -       -      F     (port)         -    -     -     0    1194    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 12: MET (7 ps) Late External Delay Assertion at pin P[50]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     660                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_202_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   R     INVX1          2  1.0    11    14    1128    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3622/Y          -       A->Y   F     INVX1          3  1.3    11    12    1140    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3606/Y          -       A1->Y  R     AOI21X1        2  1.1    25    21    1161    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4173/Y          -       B->Y   F     XOR2XL         1  0.0     3    32    1193    (-,-) 
  P[50]                                          -       -      F     (port)         -    -     -     0    1193    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 13: MET (7 ps) Late External Delay Assertion at pin P[46]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) P[46]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     660                  
             Slack:=       7                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_206_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y         -       B->Y   R     NAND2XL        1  0.5    14    18    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y         -       B->Y   F     NAND2BX1       3  1.5    26    21    1116    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3614/Y         -       A1->Y  R     AOI21X2        3  1.3    20    21    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3595/Y         -       A1->Y  F     OAI21X1        2  0.8    22    21    1158    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4171/Y         -       B->Y   R     XNOR2X1        1  0.0     4    34    1193    (-,-) 
  P[46]                                         -       -      R     (port)         -    -     -     0    1193    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 14: MET (8 ps) Late External Delay Assertion at pin P[54]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[54]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     658                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_198_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3605/Y          -       A1->Y  R     AOI21XL        2  0.6    24    23    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3584/Y          -       A1N->Y R     AOI2BB1X1      2  0.8    18    25    1162    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3583/Y          -       A->Y   F     INVXL          1  0.5     9    12    1175    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3569/Y          -       S0->Y  F     MXI2XL         1  0.0    13    17    1192    (-,-) 
  P[54]                                          -       -      F     (port)         -    -     -     0    1192    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 15: MET (8 ps) Late External Delay Assertion at pin P[58]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     658                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_194_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3603/Y          -       A1->Y  R     AOI21XL        2  0.6    23    23    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3581/Y          -       A1N->Y R     AOI2BB1X1      2  0.8    18    25    1162    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3580/Y          -       A->Y   F     INVXL          1  0.5     9    12    1174    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3567/Y          -       S0->Y  F     MXI2XL         1  0.0    13    17    1191    (-,-) 
  P[58]                                          -       -      F     (port)         -    -     -     0    1191    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 16: MET (8 ps) Late External Delay Assertion at pin P[56]
          Group: I2O
     Startpoint: (R) A[12]
          Clock: (R) VCLK
       Endpoint: (R) P[56]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     658                  
             Slack:=       8                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_19_1  
  output_delay             133             counter.sdc_line_14_196_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  A[12]                                          -       -      R     (arrival)     20 11.1     0     0     533    (-,-) 
  drc_bufs53810/Y                                -       A->Y   F     CLKINVX6      29 12.2    17    13     546    (-,-) 
  drc_bufs53808/Y                                -       A->Y   R     INVX2         14  6.4    26    20     567    (-,-) 
  g51782__3772/Y                                 -       A0->Y  R     OA22X1         1  0.5     8    42     609    (-,-) 
  g51108__4547/Y                                 -       C0->Y  F     OAI221X1       1  1.0    44    35     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_029_3/CO -       B->CO  F     ADDFX1         1  1.0    14    53     697    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_030_6/CO -       B->CO  F     ADDFX1         1  0.7    12    45     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_031_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     785    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_11/S -       CI->S  R     ADDFX1         1  1.1    13    64     850    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_13/S -       B->S   F     ADDFX1         1  1.0    14    66     916    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_14/S -       B->S   R     ADDFX1         2  1.0    12    68     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3710/Y          -       B->Y   F     NAND2X1        3  1.3    23    20    1004    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3666/Y          -       A0->Y  R     OAI21X1        2  1.0    25    26    1030    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3651/Y          -       A0->Y  F     AOI21X1        2  0.6    20    25    1055    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       A1->Y  R     OAI21X1        2  0.6    21    21    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  F     AOI21XL        1  0.4    20    22    1098    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   R     NAND2X1        3  1.1    14    15    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3603/Y          -       A1->Y  F     AOI21XL        2  0.5    22    21    1134    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3602/Y          -       A->Y   F     CLKBUFX2       2  0.9     7    25    1158    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4184/Y          -       B->Y   R     XNOR2X1        1  0.0     4    33    1191    (-,-) 
  P[56]                                          -       -      R     (port)         -    -     -     0    1191    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 17: MET (9 ps) Late External Delay Assertion at pin P[52]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[52]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     658                  
             Slack:=       9                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_200_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3605/Y          -       A1->Y  R     AOI21XL        2  0.6    24    23    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3604/Y          -       A->Y   R     CLKBUFX2       2  1.1     8    24    1161    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4181/Y          -       B->Y   F     XOR2XL         1  0.0     3    30    1191    (-,-) 
  P[52]                                          -       -      F     (port)         -    -     -     0    1191    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 18: MET (10 ps) Late External Delay Assertion at pin P[60]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (F) P[60]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     656                  
             Slack:=      10                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_192_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   R     INVX1          2  1.0    11    14    1128    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3615/Y          -       B->Y   F     NOR2X1         1  0.8    11    11    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3601/Y          -       C->Y   R     NOR3X2         3  1.4    27    20    1158    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4186/Y          -       B->Y   F     XNOR2X1        1  0.0     4    31    1190    (-,-) 
  P[60]                                          -       -      F     (port)         -    -     -     0    1190    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 19: MET (11 ps) Late External Delay Assertion at pin P[49]
          Group: I2O
     Startpoint: (R) A[12]
          Clock: (R) VCLK
       Endpoint: (R) P[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     656                  
             Slack:=      11                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_19_1  
  output_delay             133             counter.sdc_line_14_203_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  A[12]                                          -       -      R     (arrival)     20 11.1     0     0     533    (-,-) 
  drc_bufs53810/Y                                -       A->Y   F     CLKINVX6      29 12.2    17    13     546    (-,-) 
  drc_bufs53808/Y                                -       A->Y   R     INVX2         14  6.4    26    20     567    (-,-) 
  g51782__3772/Y                                 -       A0->Y  R     OA22X1         1  0.5     8    42     609    (-,-) 
  g51108__4547/Y                                 -       C0->Y  F     OAI221X1       1  1.0    44    35     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_029_3/CO -       B->CO  F     ADDFX1         1  1.0    14    53     697    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_030_6/CO -       B->CO  F     ADDFX1         1  0.7    12    45     742    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_031_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     785    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_11/S -       CI->S  R     ADDFX1         1  1.1    13    64     850    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_13/S -       B->S   F     ADDFX1         1  1.0    14    66     916    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_032_14/S -       B->S   R     ADDFX1         2  1.0    12    68     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3710/Y          -       B->Y   F     NAND2X1        3  1.3    23    20    1004    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3666/Y          -       A0->Y  R     OAI21X1        2  1.0    25    26    1030    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3651/Y          -       A0->Y  F     AOI21X1        2  0.6    20    25    1055    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       A1->Y  R     OAI21X1        2  0.6    21    21    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  F     AOI21XL        1  0.4    20    22    1098    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   R     NAND2X1        3  1.1    14    15    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   F     INVX1          2  0.8     8    11    1124    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3622/Y          -       A->Y   R     INVX1          3  1.6    13    12    1136    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3607/Y          -       A1->Y  F     AOI21X1        1  0.5    18    19    1155    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4174/Y          -       B->Y   R     XNOR2X1        1  0.0     4    34    1189    (-,-) 
  P[49]                                          -       -      R     (port)         -    -     -     0    1189    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 20: MET (12 ps) Late External Delay Assertion at pin P[41]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) P[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     654                  
             Slack:=      12                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_211_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y         -       B->Y   R     NAND2XL        1  0.5    14    18    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y         -       B->Y   F     NAND2BX1       3  1.5    26    21    1116    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3626/Y         -       A->Y   R     INVXL          2  1.1    18    19    1135    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3610/Y         -       A1->Y  F     OAI21X1        1  0.5    18    18    1153    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4160/Y         -       B->Y   R     XNOR2X1        1  0.0     4    34    1187    (-,-) 
  P[41]                                         -       -      R     (port)         -    -     -     0    1187    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 21: MET (14 ps) Late External Delay Assertion at pin P[45]
          Group: I2O
     Startpoint: (R) A[10]
          Clock: (R) VCLK
       Endpoint: (F) P[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     652                  
             Slack:=      14                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_21_1  
  output_delay             133             counter.sdc_line_14_207_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  A[10]                                          -       -     R     (arrival)     16  9.0     0     0     533    (-,-) 
  drc_bufs53784/Y                                -       A->Y  F     CLKINVX4      29 13.0    25    18     551    (-,-) 
  drc_bufs53781/Y                                -       A->Y  R     INVX3         17  7.9    24    20     570    (-,-) 
  g51821__7675/Y                                 -       A0->Y F     OAI22X1        1  0.2    21    28     598    (-,-) 
  g51530__2683/Y                                 -       B0->Y R     AOI21XL        1  0.5    22    22     620    (-,-) 
  g51093__7114/Y                                 -       B0->Y F     OAI2BB1X1      1  0.7    17    21     641    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_0/S  -       CI->S R     ADDFX1         1  1.1    13    66     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_6/S  -       A->S  F     ADDFX1         1  1.0    14    67     773    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_9/CO -       B->CO F     ADDFX1         1  0.7    12    45     818    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_10/S -       CI->S R     ADDFXL         1  0.7    12    56     874    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_11/S -       CI->S F     ADDFXL         1  0.7    12    54     928    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_12/S -       CI->S R     ADDFX1         2  1.0    12    64     992    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3729/Y          -       B->Y  F     NOR2X1         2  0.9    12    12    1004    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3694/Y          -       A->Y  R     NOR2X1         2  0.6    15    17    1020    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3662/Y          -       B->Y  F     NAND2XL        2  0.4    15    16    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3653/Y          -       B->Y  R     NOR2XL         1  0.3    14    15    1051    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       B->Y  F     NAND2XL        1  0.4    15    15    1066    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  R     NAND3BX1       4  1.4    18    15    1081    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y          -       B->Y  F     NAND2XL        1  0.4    16    17    1098    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y          -       B->Y  R     NAND2BX1       3  1.7    17    15    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3614/Y          -       A1->Y F     AOI21X2        3  1.0    19    20    1133    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3592/Y          -       A1->Y R     OAI21X1        1  0.6    20    21    1154    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4170/Y          -       B->Y  F     XOR2XL         1  0.0     3    32    1185    (-,-) 
  P[45]                                          -       -     F     (port)         -    -     -     0    1185    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 22: MET (25 ps) Late External Delay Assertion at pin P[35]
          Group: I2O
     Startpoint: (R) A[10]
          Clock: (R) VCLK
       Endpoint: (F) P[35]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     641                  
             Slack:=      25                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_21_1  
  output_delay             133             counter.sdc_line_14_217_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  A[10]                                          -       -      R     (arrival)     16  9.0     0     0     533    (-,-) 
  drc_bufs53784/Y                                -       A->Y   F     CLKINVX4      29 13.0    25    18     551    (-,-) 
  drc_bufs53781/Y                                -       A->Y   R     INVX3         17  7.9    24    20     570    (-,-) 
  g51821__7675/Y                                 -       A0->Y  F     OAI22X1        1  0.2    21    28     598    (-,-) 
  g51530__2683/Y                                 -       B0->Y  R     AOI21XL        1  0.5    22    22     620    (-,-) 
  g51093__7114/Y                                 -       B0->Y  F     OAI2BB1X1      1  0.7    17    21     641    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_0/S  -       CI->S  R     ADDFX1         1  1.1    13    66     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_6/S  -       A->S   F     ADDFX1         1  1.0    14    67     773    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_9/CO -       B->CO  F     ADDFX1         1  0.7    12    45     818    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_10/S -       CI->S  R     ADDFXL         1  0.7    12    56     874    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_11/S -       CI->S  F     ADDFXL         1  0.7    12    54     928    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_12/S -       CI->S  R     ADDFX1         2  1.0    12    64     992    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3729/Y          -       B->Y   F     NOR2X1         2  0.9    12    12    1004    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3694/Y          -       A->Y   R     NOR2X1         2  0.6    15    17    1020    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3662/Y          -       B->Y   F     NAND2XL        2  0.4    15    16    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3653/Y          -       B->Y   R     NOR2XL         1  0.3    14    15    1051    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       B->Y   F     NAND2XL        1  0.4    15    15    1066    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y   R     NAND3BX1       4  1.4    18    15    1081    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3640/Y          -       A->Y   F     INVX1          3  1.1    11    13    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3631/Y          -       A1N->Y F     AOI2BB1X1      2  0.9    14    30    1124    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3611/Y          -       A1->Y  R     OAI21X1        1  0.6    20    19    1143    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4147/Y          -       B->Y   F     XOR2XL         1  0.0     3    32    1174    (-,-) 
  P[35]                                          -       -      F     (port)         -    -     -     0    1174    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 23: MET (26 ps) Late External Delay Assertion at pin P[38]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (F) P[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     640                  
             Slack:=      26                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_214_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3630/Y         -       A1->Y  R     AOI21XL        3  1.4    40    36    1112    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3620/Y         -       A1N->Y R     AOI2BB1X1      2  1.1    22    30    1142    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4155/Y         -       B->Y   F     XOR2XL         1  0.0     3    32    1174    (-,-) 
  P[38]                                         -       -      F     (port)         -    -     -     0    1174    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 24: MET (26 ps) Late External Delay Assertion at pin P[31]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (R) P[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     640                  
             Slack:=      26                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_221_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      R     (arrival)     11 12.3     0     0     533    (-,-) 
  g52432/Y                                       -       A->Y   F     NAND2X4        4  3.7    19    17     550    (-,-) 
  g54241/Y                                       -       AN->Y  F     NAND2BX4       6  3.7    24    37     587    (-,-) 
  g52255/Y                                       -       A->Y   R     CLKINVX6      26 12.8    20    17     604    (-,-) 
  g51563__7675/Y                                 -       B1->Y  F     AOI221X1       1  0.4    32    22     626    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     749    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     942    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     953    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1019    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1048    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.4    13    14    1062    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3699/Y          -       A1->Y  R     OAI21X1        3  1.2    27    23    1085    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4145/Y          -       A1->Y  R     AO21XL         2  1.1    16    34    1119    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3642/Y          -       A1->Y  F     AOI21X1        1  0.5    18    20    1139    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4151/Y          -       B->Y   R     XNOR2X1        1  0.0     4    34    1173    (-,-) 
  P[31]                                          -       -      R     (port)         -    -     -     0    1173    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 25: MET (27 ps) Late External Delay Assertion at pin P[48]
          Group: I2O
     Startpoint: (F) B[19]
          Clock: (R) VCLK
       Endpoint: (R) P[48]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     640                  
             Slack:=      27                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_44_1  
  output_delay             133             counter.sdc_line_14_204_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[19]                                          -       -      F     (arrival)      8 11.1     0     0     533    (-,-) 
  g52429/Y                                       -       A->Y   R     NOR2X2         3  1.9    18    16     549    (-,-) 
  g54240/Y                                       -       AN->Y  R     NAND2BX4       2  3.8    13    28     577    (-,-) 
  g52135/Y                                       -       B->Y   F     NOR2X4         6  3.4    11    12     589    (-,-) 
  g52095/Y                                       -       A->Y   R     CLKINVX4      27 13.5    26    19     608    (-,-) 
  g51241__5019/Y                                 -       B1->Y  F     OAI221X1       1  0.7    40    38     646    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_037_2/CO -       CI->CO F     ADDFX1         1  0.7    12    50     695    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_4/S  -       CI->S  R     ADDFX1         1  1.1    13    64     760    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_7/S  -       B->S   F     ADDFX1         1  0.7    12    65     825    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_038_9/CO -       CI->CO F     ADDFX1         1  0.7    12    43     868    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_9/S  -       CI->S  R     ADDFX1         1  1.1    13    64     933    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_039_10/S -       B->S   F     ADDFX1         2  1.2    15    67    1000    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3779/Y          -       B->Y   R     NOR2X2         4  1.6    18    16    1016    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3718/Y          -       A1->Y  F     OAI21X1        1  0.4    16    18    1034    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3649/Y          -       B0->Y  R     AOI21X1        1  0.5    17    18    1052    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3639/Y          -       B0->Y  F     OAI21X1        2  0.6    19    20    1072    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3633/Y          -       A1->Y  R     AOI21XL        1  0.5    21    21    1094    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3624/Y          -       B->Y   F     NAND2X1        3  1.0    21    20    1114    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3623/Y          -       A->Y   R     INVX1          2  1.0    11    14    1128    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3622/Y          -       A->Y   F     INVX1          3  1.3    11    12    1140    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4172/Y          -       B->Y   R     XNOR2X1        1  0.0     4    33    1173    (-,-) 
  P[48]                                          -       -      R     (port)         -    -     -     0    1173    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 26: MET (28 ps) Late External Delay Assertion at pin P[42]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (F) P[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     639                  
             Slack:=      28                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_210_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y         -       B->Y   R     NAND2XL        1  0.5    14    18    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y         -       B->Y   F     NAND2BX1       3  1.5    26    21    1116    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3613/Y         -       A1->Y  R     AOI21X1        2  1.1    26    25    1141    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4159/Y         -       B->Y   F     XNOR2X1        1  0.0     4    31    1172    (-,-) 
  P[42]                                         -       -      F     (port)         -    -     -     0    1172    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 27: MET (33 ps) Late External Delay Assertion at pin P[37]
          Group: I2O
     Startpoint: (R) A[10]
          Clock: (R) VCLK
       Endpoint: (F) P[37]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     634                  
             Slack:=      33                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_21_1  
  output_delay             133             counter.sdc_line_14_215_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  A[10]                                          -       -     R     (arrival)     16  9.0     0     0     533    (-,-) 
  drc_bufs53784/Y                                -       A->Y  F     CLKINVX4      29 13.0    25    18     551    (-,-) 
  drc_bufs53781/Y                                -       A->Y  R     INVX3         17  7.9    24    20     570    (-,-) 
  g51821__7675/Y                                 -       A0->Y F     OAI22X1        1  0.2    21    28     598    (-,-) 
  g51530__2683/Y                                 -       B0->Y R     AOI21XL        1  0.5    22    22     620    (-,-) 
  g51093__7114/Y                                 -       B0->Y F     OAI2BB1X1      1  0.7    17    21     641    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_0/S  -       CI->S R     ADDFX1         1  1.1    13    66     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_6/S  -       A->S  F     ADDFX1         1  1.0    14    67     773    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_9/CO -       B->CO F     ADDFX1         1  0.7    12    45     818    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_10/S -       CI->S R     ADDFXL         1  0.7    12    56     874    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_11/S -       CI->S F     ADDFXL         1  0.7    12    54     928    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_12/S -       CI->S R     ADDFX1         2  1.0    12    64     992    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3729/Y          -       B->Y  F     NOR2X1         2  0.9    12    12    1004    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3694/Y          -       A->Y  R     NOR2X1         2  0.6    15    17    1020    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3662/Y          -       B->Y  F     NAND2XL        2  0.4    15    16    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3653/Y          -       B->Y  R     NOR2XL         1  0.3    14    15    1051    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       B->Y  F     NAND2XL        1  0.4    15    15    1066    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  R     NAND3BX1       4  1.4    18    15    1081    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3630/Y          -       A1->Y F     AOI21XL        3  1.1    34    29    1110    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3612/Y          -       A1->Y R     OAI21X1        1  0.6    22    25    1135    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4156/Y          -       B->Y  F     XOR2XL         1  0.0     3    32    1167    (-,-) 
  P[37]                                          -       -     F     (port)         -    -     -     0    1167    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 28: MET (33 ps) Late External Delay Assertion at pin P[44]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (F) P[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     634                  
             Slack:=      33                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_208_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y         -       B->Y   R     NAND2XL        1  0.5    14    18    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y         -       B->Y   F     NAND2BX1       3  1.5    26    21    1116    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3614/Y         -       A1->Y  R     AOI21X2        3  1.3    20    21    1137    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3609/Y         -       A->Y   F     INVXL          1  0.5     9    13    1150    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3591/Y         -       S0->Y  F     MXI2XL         1  0.0    13    17    1167    (-,-) 
  P[44]                                         -       -      F     (port)         -    -     -     0    1167    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 29: MET (34 ps) Late External Delay Assertion at pin P[40]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (F) P[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     633                  
             Slack:=      34                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_212_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3635/Y         -       B->Y   R     NAND2XL        1  0.5    14    18    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4144/Y         -       B->Y   F     NAND2BX1       3  1.5    26    21    1116    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3626/Y         -       A->Y   R     INVXL          2  1.1    18    19    1135    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4143/Y         -       B->Y   F     XOR2XL         1  0.0     3    31    1166    (-,-) 
  P[40]                                         -       -      F     (port)         -    -     -     0    1166    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 30: MET (37 ps) Late External Delay Assertion at pin P[27]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (R) P[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     629                  
             Slack:=      37                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_225_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      R     (arrival)     11 12.3     0     0     533    (-,-) 
  g52432/Y                                       -       A->Y   F     NAND2X4        4  3.7    19    17     550    (-,-) 
  g54241/Y                                       -       AN->Y  F     NAND2BX4       6  3.7    24    37     587    (-,-) 
  g52255/Y                                       -       A->Y   R     CLKINVX6      26 12.8    20    17     604    (-,-) 
  g51563__7675/Y                                 -       B1->Y  F     AOI221X1       1  0.4    32    22     626    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     749    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     942    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     953    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1019    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1048    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.4    13    14    1062    (-,-) 
  g3/Y                                           -       A0->Y  F     OA21X1         1  0.5     8    36    1098    (-,-) 
  g54344/Y                                       -       A->Y   R     NOR2X1         2  0.9    19    17    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3663/Y          -       A1->Y  F     AOI21XL        1  0.5    22    23    1138    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4162/Y          -       B->Y   R     XOR2XL         1  0.0     3    25    1163    (-,-) 
  P[27]                                          -       -      R     (port)         -    -     -     0    1163    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 31: MET (47 ps) Late External Delay Assertion at pin P[34]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (F) P[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     620                  
             Slack:=      47                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_218_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3640/Y         -       A->Y   R     INVX1          3  1.4    17    19    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3631/Y         -       A1N->Y R     AOI2BB1X1      2  1.1    22    26    1121    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4148/Y         -       B->Y   F     XOR2XL         1  0.0     3    32    1153    (-,-) 
  P[34]                                         -       -      F     (port)         -    -     -     0    1153    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 32: MET (50 ps) Late External Delay Assertion at pin P[30]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (F) P[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     616                  
             Slack:=      50                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_222_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      R     (arrival)     11 12.3     0     0     533    (-,-) 
  g52432/Y                                       -       A->Y   F     NAND2X4        4  3.7    19    17     550    (-,-) 
  g54241/Y                                       -       AN->Y  F     NAND2BX4       6  3.7    24    37     587    (-,-) 
  g52255/Y                                       -       A->Y   R     CLKINVX6      26 12.8    20    17     604    (-,-) 
  g51563__7675/Y                                 -       B1->Y  F     AOI221X1       1  0.4    32    22     626    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     749    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     942    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     953    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1019    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1048    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.4    13    14    1062    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3699/Y          -       A1->Y  R     OAI21X1        3  1.2    27    23    1085    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4145/Y          -       A1->Y  R     AO21XL         2  1.1    16    34    1119    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4152/Y          -       B->Y   F     XNOR2X1        1  0.0     4    30    1149    (-,-) 
  P[30]                                          -       -      F     (port)         -    -     -     0    1149    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 33: MET (52 ps) Late External Delay Assertion at pin P[33]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (R) P[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     614                  
             Slack:=      52                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_219_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3640/Y         -       A->Y   R     INVX1          3  1.4    17    19    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3632/Y         -       A1->Y  F     OAI21X1        1  0.5    18    18    1113    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4149/Y         -       B->Y   R     XNOR2X1        1  0.0     4    34    1147    (-,-) 
  P[33]                                         -       -      R     (port)         -    -     -     0    1147    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 34: MET (54 ps) Late External Delay Assertion at pin P[36]
          Group: I2O
     Startpoint: (R) A[10]
          Clock: (R) VCLK
       Endpoint: (R) P[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     612                  
             Slack:=      54                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_21_1  
  output_delay             133             counter.sdc_line_14_216_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  A[10]                                          -       -     R     (arrival)     16  9.0     0     0     533    (-,-) 
  drc_bufs53784/Y                                -       A->Y  F     CLKINVX4      29 13.0    25    18     551    (-,-) 
  drc_bufs53781/Y                                -       A->Y  R     INVX3         17  7.9    24    20     570    (-,-) 
  g51821__7675/Y                                 -       A0->Y F     OAI22X1        1  0.2    21    28     598    (-,-) 
  g51530__2683/Y                                 -       B0->Y R     AOI21XL        1  0.5    22    22     620    (-,-) 
  g51093__7114/Y                                 -       B0->Y F     OAI2BB1X1      1  0.7    17    21     641    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_0/S  -       CI->S R     ADDFX1         1  1.1    13    66     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_6/S  -       A->S  F     ADDFX1         1  1.0    14    67     773    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_027_9/CO -       B->CO F     ADDFX1         1  0.7    12    45     818    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_10/S -       CI->S R     ADDFXL         1  0.7    12    56     874    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_11/S -       CI->S F     ADDFXL         1  0.7    12    54     928    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_028_12/S -       CI->S R     ADDFX1         2  1.0    12    64     992    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3729/Y          -       B->Y  F     NOR2X1         2  0.9    12    12    1004    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3694/Y          -       A->Y  R     NOR2X1         2  0.6    15    17    1020    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3662/Y          -       B->Y  F     NAND2XL        2  0.4    15    16    1036    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3653/Y          -       B->Y  R     NOR2XL         1  0.3    14    15    1051    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y          -       B->Y  F     NAND2XL        1  0.4    15    15    1066    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y          -       C->Y  R     NAND3BX1       4  1.4    18    15    1081    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3630/Y          -       A1->Y F     AOI21XL        3  1.1    34    29    1110    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4146/Y          -       B->Y  R     XNOR2X1        1  0.0     4    36    1146    (-,-) 
  P[36]                                          -       -     R     (port)         -    -     -     0    1146    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 35: MET (54 ps) Late External Delay Assertion at pin P[26]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (F) P[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     612                  
             Slack:=      54                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_226_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      R     (arrival)     11 12.3     0     0     533    (-,-) 
  g52432/Y                                       -       A->Y   F     NAND2X4        4  3.7    19    17     550    (-,-) 
  g54241/Y                                       -       AN->Y  F     NAND2BX4       6  3.7    24    37     587    (-,-) 
  g52255/Y                                       -       A->Y   R     CLKINVX6      26 12.8    20    17     604    (-,-) 
  g51563__7675/Y                                 -       B1->Y  F     AOI221X1       1  0.4    32    22     626    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     749    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     942    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     953    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1019    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1048    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.4    13    14    1062    (-,-) 
  g3/Y                                           -       A0->Y  F     OA21X1         1  0.5     8    36    1098    (-,-) 
  g54344/Y                                       -       A->Y   R     NOR2X1         2  0.9    19    17    1115    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4166/Y          -       B->Y   F     XNOR2X1        1  0.0     4    30    1145    (-,-) 
  P[26]                                          -       -      F     (port)         -    -     -     0    1145    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 36: MET (54 ps) Late External Delay Assertion at pin P[29]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (R) P[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     612                  
             Slack:=      54                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_223_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      R     (arrival)     11 12.3     0     0     533    (-,-) 
  g52432/Y                                       -       A->Y   F     NAND2X4        4  3.7    19    17     550    (-,-) 
  g54241/Y                                       -       AN->Y  F     NAND2BX4       6  3.7    24    37     587    (-,-) 
  g52255/Y                                       -       A->Y   R     CLKINVX6      26 12.8    20    17     604    (-,-) 
  g51563__7675/Y                                 -       B1->Y  F     AOI221X1       1  0.4    32    22     626    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     749    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     942    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     953    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1019    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1048    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.4    13    14    1062    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3699/Y          -       A1->Y  R     OAI21X1        3  1.2    27    23    1085    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3658/Y          -       A1->Y  F     AOI21XL        1  0.5    23    26    1111    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4153/Y          -       B->Y   R     XNOR2X1        1  0.0     4    35    1145    (-,-) 
  P[29]                                          -       -      R     (port)         -    -     -     0    1145    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 37: MET (73 ps) Late External Delay Assertion at pin P[32]
          Group: I2O
     Startpoint: (R) B[1]
          Clock: (R) VCLK
       Endpoint: (F) P[32]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     593                  
             Slack:=      73                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_62_1  
  output_delay             133             counter.sdc_line_14_220_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[1]                                          -       -      R     (arrival)      8 12.8     0     0     533    (-,-) 
  g52387/Y                                      -       A->Y   F     NOR2X2         2  0.8     6     8     541    (-,-) 
  g52362/Y                                      -       A->Y   R     INVX1          2  1.2    10    10     551    (-,-) 
  g52270/Y                                      -       B->Y   F     NAND2X2        2  1.6    18    16     567    (-,-) 
  g52209/Y                                      -       A->Y   R     INVX2          1  3.7    17    15     582    (-,-) 
  g52140/Y                                      -       B->Y   F     NAND2X8       29 11.6    30    24     606    (-,-) 
  g51165__9682/Y                                -       A1->Y  R     OAI221X1       1  0.7    38    32     638    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_0/S -       CI->S  F     ADDFX1         1  0.7    12    67     705    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_2/S -       CI->S  R     ADDFX1         1  0.7    10    63     768    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_009_3/S -       CI->S  F     ADDFX1         2  1.2    15    63     831    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4027/Y         -       B->Y   R     NOR2X2         3  1.5    17    16     847    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4006/Y         -       A1->Y  F     OAI21X1        1  0.8    21    20     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       B0->Y  R     AOI21X2        2  1.1    18    19     886    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  F     OAI21X1        2  0.8    21    21     906    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y F     OAI2BB1X1      3  1.3    23    30     936    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y         -       B->Y   R     NAND2X1        1  1.0    13    15     952    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y         -       A->Y   F     NAND2X2        4  1.5    18    18     970    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y         -       A->Y   R     NAND2X1        2  0.8    12    14     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3794/Y         -       D->Y   F     NOR4X1         1  0.3    15    10     994    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y         -       B->Y   F     OR3XL          3  1.0    14    43    1037    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3647/Y         -       A->Y   R     NAND2XL        1  0.5    12    13    1050    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3641/Y         -       C->Y   F     NAND3BX1       4  1.1    34    26    1076    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3640/Y         -       A->Y   R     INVX1          3  1.4    17    19    1095    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4150/Y         -       B->Y   F     XOR2XL         1  0.0     3    31    1126    (-,-) 
  P[32]                                         -       -      F     (port)         -    -     -     0    1126    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 38: MET (83 ps) Late External Delay Assertion at pin P[28]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (F) P[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     583                  
             Slack:=      83                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_224_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      R     (arrival)     11 12.3     0     0     533    (-,-) 
  g52432/Y                                       -       A->Y   F     NAND2X4        4  3.7    19    17     550    (-,-) 
  g54241/Y                                       -       AN->Y  F     NAND2BX4       6  3.7    24    37     587    (-,-) 
  g52255/Y                                       -       A->Y   R     CLKINVX6      26 12.8    20    17     604    (-,-) 
  g51563__7675/Y                                 -       B1->Y  F     AOI221X1       1  0.4    32    22     626    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     749    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     942    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     953    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1019    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1048    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.4    13    14    1062    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3699/Y          -       A1->Y  R     OAI21X1        3  1.2    27    23    1085    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4154/Y          -       B->Y   F     XNOR2X1        1  0.0     4    31    1116    (-,-) 
  P[28]                                          -       -      F     (port)         -    -     -     0    1116    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 39: MET (87 ps) Late External Delay Assertion at pin P[25]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (F) P[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     579                  
             Slack:=      87                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_227_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      R     (arrival)     11 12.3     0     0     533    (-,-) 
  g52432/Y                                       -       A->Y   F     NAND2X4        4  3.7    19    17     550    (-,-) 
  g54241/Y                                       -       AN->Y  F     NAND2BX4       6  3.7    24    37     587    (-,-) 
  g52255/Y                                       -       A->Y   R     CLKINVX6      26 12.8    20    17     604    (-,-) 
  g51563__7675/Y                                 -       B1->Y  F     AOI221X1       1  0.4    32    22     626    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     749    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     942    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     953    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1019    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1048    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.4    13    14    1062    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3720/Y          -       A1->Y  R     OAI21X1        1  0.6    20    19    1081    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4165/Y          -       B->Y   F     XOR2XL         1  0.0     3    32    1112    (-,-) 
  P[25]                                          -       -      F     (port)         -    -     -     0    1112    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 40: MET (94 ps) Late External Delay Assertion at pin P[23]
          Group: I2O
     Startpoint: (R) B[13]
          Clock: (R) VCLK
       Endpoint: (F) P[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     573                  
             Slack:=      94                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1  
  output_delay             133             counter.sdc_line_14_229_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[13]                                          -       -      R     (arrival)      9  8.3     0     0     533    (-,-) 
  g52896/Y                                       -       A->Y   F     INVX1          4  3.5    23    16     550    (-,-) 
  g52278/Y                                       -       A->Y   R     NAND2X2       11  5.3    26    22     571    (-,-) 
  g52253/Y                                       -       A->Y   F     CLKINVX4      21  8.4    22    19     590    (-,-) 
  g51843__9682/Y                                 -       B1->Y  R     AOI22X1        1  0.5    24    21     611    (-,-) 
  g51411__9906/Y                                 -       C0->Y  F     OAI221X1       1  1.0    45    41     652    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_013_1/CO -       A->CO  F     ADDFX1         1  0.7    12    52     703    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_2/S  -       CI->S  R     ADDFX1         1  0.7    11    63     766    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_4/S  -       CI->S  F     ADDFX1         1  0.7    12    61     827    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_5/S  -       CI->S  R     ADDFX1         2  1.0    12    64     891    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3988/Y          -       B->Y   F     NOR2X1         2  0.5     9    10     901    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3974/Y          -       A->Y   R     INVXL          3  1.1    15    13     915    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3951/Y          -       B->Y   F     NAND2X1        1  0.5    14    15     930    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3939/Y          -       A->Y   R     NOR2X1         1  0.5    14    16     946    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y          -       A->Y   F     NAND2X1        1  0.9    19    19     965    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y          -       A->Y   R     NAND2X2        4  1.7    13    14     979    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y          -       A->Y   F     NAND2X1        2  0.7    16    17     996    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4168/Y          -       B->Y   F     AND2XL         3  1.0    13    20    1017    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3786/Y          -       A2->Y  R     OAI31X1        2  0.9    37    29    1045    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3740/Y          -       A1N->Y R     OAI2BB1X1      1  0.6    11    31    1077    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3691/Y          -       B->Y   F     XNOR2X1        1  0.0     4    29    1106    (-,-) 
  P[23]                                          -       -      F     (port)         -    -     -     0    1106    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 41: MET (121 ps) Late External Delay Assertion at pin P[24]
          Group: I2O
     Startpoint: (R) B[15]
          Clock: (R) VCLK
       Endpoint: (R) P[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     546                  
             Slack:=     121                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_48_1  
  output_delay             133             counter.sdc_line_14_228_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[15]                                          -       -      R     (arrival)     11 12.3     0     0     533    (-,-) 
  g52432/Y                                       -       A->Y   F     NAND2X4        4  3.7    19    17     550    (-,-) 
  g54241/Y                                       -       AN->Y  F     NAND2BX4       6  3.7    24    37     587    (-,-) 
  g52255/Y                                       -       A->Y   R     CLKINVX6      26 12.8    20    17     604    (-,-) 
  g51563__7675/Y                                 -       B1->Y  F     AOI221X1       1  0.4    32    22     626    (-,-) 
  g51104__8780/Y                                 -       B0->Y  R     OAI2BB1X1      1  0.7    14    18     644    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_0/S  -       CI->S  F     ADDFX1         1  0.7    12    62     706    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_021_4/CO -       CI->CO F     ADDFX1         1  0.7    12    43     749    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_6/S  -       CI->S  R     ADDFX1         1  1.1    13    64     813    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_8/S  -       A->S   F     ADDFX1         1  1.0    14    67     880    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_022_9/S  -       B->S   R     ADDFXL         2  1.0    16    62     942    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3901/Y          -       B->Y   F     NOR2X1         2  0.5     9    11     953    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3861/Y          -       A->Y   F     OR2X1          2  0.7     8    30     984    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3792/Y          -       B->Y   R     NOR4XL         1  0.3    36    36    1019    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3768/Y          -       A->Y   R     OR3XL          3  1.1    16    29    1048    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3760/Y          -       A->Y   F     INVX1          4  1.4    13    14    1062    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3717/Y          -       B->Y   R     MXI2XL         1  0.0    14    17    1079    (-,-) 
  P[24]                                          -       -      R     (port)         -    -     -     0    1079    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 42: MET (122 ps) Late External Delay Assertion at pin P[22]
          Group: I2O
     Startpoint: (R) B[13]
          Clock: (R) VCLK
       Endpoint: (F) P[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     545                  
             Slack:=     122                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1  
  output_delay             133             counter.sdc_line_14_230_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[13]                                          -       -     R     (arrival)      9  8.3     0     0     533    (-,-) 
  g52896/Y                                       -       A->Y  F     INVX1          4  3.5    23    16     550    (-,-) 
  g52278/Y                                       -       A->Y  R     NAND2X2       11  5.3    26    22     571    (-,-) 
  g52253/Y                                       -       A->Y  F     CLKINVX4      21  8.4    22    19     590    (-,-) 
  g51843__9682/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    21     611    (-,-) 
  g51411__9906/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     652    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_013_1/CO -       A->CO F     ADDFX1         1  0.7    12    52     703    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_2/S  -       CI->S R     ADDFX1         1  0.7    11    63     766    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_4/S  -       CI->S F     ADDFX1         1  0.7    12    61     827    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_5/S  -       CI->S R     ADDFX1         2  1.0    12    64     891    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3988/Y          -       B->Y  F     NOR2X1         2  0.5     9    10     901    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3974/Y          -       A->Y  R     INVXL          3  1.1    15    13     915    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3951/Y          -       B->Y  F     NAND2X1        1  0.5    14    15     930    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3939/Y          -       A->Y  R     NOR2X1         1  0.5    14    16     946    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y          -       A->Y  F     NAND2X1        1  0.9    19    19     965    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y          -       A->Y  R     NAND2X2        4  1.7    13    14     979    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y          -       A->Y  F     NAND2X1        2  0.7    16    17     996    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4168/Y          -       B->Y  F     AND2XL         3  1.0    13    20    1017    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3786/Y          -       A2->Y R     OAI31X1        2  0.9    37    29    1045    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3735/Y          -       B->Y  F     XNOR2X1        1  0.0     4    32    1078    (-,-) 
  P[22]                                          -       -     F     (port)         -    -     -     0    1078    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 43: MET (130 ps) Late External Delay Assertion at pin P[21]
          Group: I2O
     Startpoint: (R) B[13]
          Clock: (R) VCLK
       Endpoint: (F) P[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     536                  
             Slack:=     130                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1  
  output_delay             133             counter.sdc_line_14_231_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[13]                                          -       -     R     (arrival)      9  8.3     0     0     533    (-,-) 
  g52896/Y                                       -       A->Y  F     INVX1          4  3.5    23    16     550    (-,-) 
  g52278/Y                                       -       A->Y  R     NAND2X2       11  5.3    26    22     571    (-,-) 
  g52253/Y                                       -       A->Y  F     CLKINVX4      21  8.4    22    19     590    (-,-) 
  g51843__9682/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    21     611    (-,-) 
  g51411__9906/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     652    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_013_1/CO -       A->CO F     ADDFX1         1  0.7    12    52     703    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_2/S  -       CI->S R     ADDFX1         1  0.7    11    63     766    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_4/S  -       CI->S F     ADDFX1         1  0.7    12    61     827    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_5/S  -       CI->S R     ADDFX1         2  1.0    12    64     891    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3988/Y          -       B->Y  F     NOR2X1         2  0.5     9    10     901    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3974/Y          -       A->Y  R     INVXL          3  1.1    15    13     915    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3951/Y          -       B->Y  F     NAND2X1        1  0.5    14    15     930    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3939/Y          -       A->Y  R     NOR2X1         1  0.5    14    16     946    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y          -       A->Y  F     NAND2X1        1  0.9    19    19     965    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y          -       A->Y  R     NAND2X2        4  1.7    13    14     979    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y          -       A->Y  F     NAND2X1        2  0.7    16    17     996    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4168/Y          -       B->Y  F     AND2XL         3  1.0    13    20    1017    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3784/Y          -       A1->Y R     OAI21XL        1  0.6    25    22    1038    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3736/Y          -       B->Y  F     XNOR2X1        1  0.0     4    31    1069    (-,-) 
  P[21]                                          -       -     F     (port)         -    -     -     0    1069    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 44: MET (135 ps) Late External Delay Assertion at pin P[19]
          Group: I2O
     Startpoint: (R) B[13]
          Clock: (R) VCLK
       Endpoint: (R) P[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     531                  
             Slack:=     135                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1  
  output_delay             133             counter.sdc_line_14_233_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[13]                                          -       -     R     (arrival)      9  8.3     0     0     533    (-,-) 
  g52896/Y                                       -       A->Y  F     INVX1          4  3.5    23    16     550    (-,-) 
  g52278/Y                                       -       A->Y  R     NAND2X2       11  5.3    26    22     571    (-,-) 
  g52253/Y                                       -       A->Y  F     CLKINVX4      21  8.4    22    19     590    (-,-) 
  g51843__9682/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    21     611    (-,-) 
  g51411__9906/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     652    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_013_1/CO -       A->CO F     ADDFX1         1  0.7    12    52     703    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_2/S  -       CI->S R     ADDFX1         1  0.7    11    63     766    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_4/S  -       CI->S F     ADDFX1         1  0.7    12    61     827    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_5/S  -       CI->S R     ADDFX1         2  1.0    12    64     891    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3988/Y          -       B->Y  F     NOR2X1         2  0.5     9    10     901    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3974/Y          -       A->Y  R     INVXL          3  1.1    15    13     915    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3951/Y          -       B->Y  F     NAND2X1        1  0.5    14    15     930    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3939/Y          -       A->Y  R     NOR2X1         1  0.5    14    16     946    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y          -       A->Y  F     NAND2X1        1  0.9    19    19     965    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y          -       A->Y  R     NAND2X2        4  1.7    13    14     979    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4179/Y          -       A1->Y R     AO21XL         2  1.1    16    32    1010    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3818/Y          -       A1->Y F     AOI21X1        1  0.5    18    20    1030    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3789/Y          -       B->Y  R     XNOR2X1        1  0.0     4    34    1064    (-,-) 
  P[19]                                          -       -     R     (port)         -    -     -     0    1064    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 45: MET (143 ps) Late External Delay Assertion at pin P[20]
          Group: I2O
     Startpoint: (R) B[13]
          Clock: (R) VCLK
       Endpoint: (R) P[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     524                  
             Slack:=     143                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1  
  output_delay             133             counter.sdc_line_14_232_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[13]                                          -       -     R     (arrival)      9  8.3     0     0     533    (-,-) 
  g52896/Y                                       -       A->Y  F     INVX1          4  3.5    23    16     550    (-,-) 
  g52278/Y                                       -       A->Y  R     NAND2X2       11  5.3    26    22     571    (-,-) 
  g52253/Y                                       -       A->Y  F     CLKINVX4      21  8.4    22    19     590    (-,-) 
  g51843__9682/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    21     611    (-,-) 
  g51411__9906/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     652    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_013_1/CO -       A->CO F     ADDFX1         1  0.7    12    52     703    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_2/S  -       CI->S R     ADDFX1         1  0.7    11    63     766    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_4/S  -       CI->S F     ADDFX1         1  0.7    12    61     827    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_5/S  -       CI->S R     ADDFX1         2  1.0    12    64     891    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3988/Y          -       B->Y  F     NOR2X1         2  0.5     9    10     901    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3974/Y          -       A->Y  R     INVXL          3  1.1    15    13     915    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3951/Y          -       B->Y  F     NAND2X1        1  0.5    14    15     930    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3939/Y          -       A->Y  R     NOR2X1         1  0.5    14    16     946    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y          -       A->Y  F     NAND2X1        1  0.9    19    19     965    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y          -       A->Y  R     NAND2X2        4  1.7    13    14     979    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3832/Y          -       A->Y  F     NAND2X1        2  0.7    16    17     996    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4168/Y          -       B->Y  F     AND2XL         3  1.0    13    20    1017    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3782/Y          -       A->Y  R     XNOR2X1        1  0.0     4    40    1057    (-,-) 
  P[20]                                          -       -     R     (port)         -    -     -     0    1057    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 46: MET (159 ps) Late External Delay Assertion at pin P[15]
          Group: I2O
     Startpoint: (F) B[3]
          Clock: (R) VCLK
       Endpoint: (F) P[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     159                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_60_1  
  output_delay             133             counter.sdc_line_14_237_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[3]                                          -       -      F     (arrival)      9 12.7     0     0     533    (-,-) 
  g52444/Y                                      -       A->Y   R     INVX2          4  1.8     7     7     541    (-,-) 
  g52414/Y                                      -       B->Y   F     NAND2X1        1  0.8    16    14     555    (-,-) 
  g52349/Y                                      -       B->Y   R     NOR2X2        14  6.8    51    36     591    (-,-) 
  g52065/Y                                      -       B1->Y  F     AOI22X1        1  0.4    28    28     618    (-,-) 
  g51204__5703/Y                                -       C0->Y  R     OAI211X1       2  0.6    27    16     634    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4113/Y         -       B->Y   R     AND2XL         2  1.4    19    31     665    (-,-) 
  g54343/Y                                      -       B0->Y  F     AOI2BB1XL      1  0.7    14    16     681    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_004_0/S -       CI->S  R     ADDFX1         2  1.0    13    64     746    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4068/Y         -       B->Y   F     NOR2X1         2  0.7    11    11     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y         -       A1->Y  R     OAI21X1        2  0.6    20    18     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y         -       AN->Y  R     NOR2BX1        1  1.0    20    28     802    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y         -       B->Y   F     NOR2X2         2  0.9     9    12     814    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y         -       A1->Y  R     OAI21X1        2  0.9    23    20     834    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y         -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       A0->Y  F     AOI21X2        2  0.9    19    22     889    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  R     OAI21X1        2  0.9    24    23     912    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     945    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3930/Y         -       B->Y   F     NAND2X1        2  0.6    15    16     961    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3906/Y         -       A1->Y  R     OAI21X1        2  0.9    24    22     983    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3842/Y         -       A1N->Y R     OAI2BB1X1      1  0.6    11    29    1012    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3813/Y         -       B->Y   F     XNOR2X1        1  0.0     4    29    1041    (-,-) 
  P[15]                                         -       -      F     (port)         -    -     -     0    1041    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 47: MET (159 ps) Late External Delay Assertion at pin P[18]
          Group: I2O
     Startpoint: (R) B[13]
          Clock: (R) VCLK
       Endpoint: (F) P[18]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     159                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1  
  output_delay             133             counter.sdc_line_14_234_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[13]                                          -       -     R     (arrival)      9  8.3     0     0     533    (-,-) 
  g52896/Y                                       -       A->Y  F     INVX1          4  3.5    23    16     550    (-,-) 
  g52278/Y                                       -       A->Y  R     NAND2X2       11  5.3    26    22     571    (-,-) 
  g52253/Y                                       -       A->Y  F     CLKINVX4      21  8.4    22    19     590    (-,-) 
  g51843__9682/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    21     611    (-,-) 
  g51411__9906/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     652    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_013_1/CO -       A->CO F     ADDFX1         1  0.7    12    52     703    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_2/S  -       CI->S R     ADDFX1         1  0.7    11    63     766    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_4/S  -       CI->S F     ADDFX1         1  0.7    12    61     827    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_5/S  -       CI->S R     ADDFX1         2  1.0    12    64     891    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3988/Y          -       B->Y  F     NOR2X1         2  0.5     9    10     901    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3974/Y          -       A->Y  R     INVXL          3  1.1    15    13     915    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3951/Y          -       B->Y  F     NAND2X1        1  0.5    14    15     930    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3939/Y          -       A->Y  R     NOR2X1         1  0.5    14    16     946    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y          -       A->Y  F     NAND2X1        1  0.9    19    19     965    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y          -       A->Y  R     NAND2X2        4  1.7    13    14     979    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4179/Y          -       A1->Y R     AO21XL         2  1.1    16    32    1010    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3816/Y          -       B->Y  F     XNOR2X1        1  0.0     4    30    1040    (-,-) 
  P[18]                                          -       -     F     (port)         -    -     -     0    1040    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 48: MET (165 ps) Late External Delay Assertion at pin P[17]
          Group: I2O
     Startpoint: (R) B[13]
          Clock: (R) VCLK
       Endpoint: (F) P[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     502                  
             Slack:=     165                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1  
  output_delay             133             counter.sdc_line_14_235_1 

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  B[13]                                          -       -      R     (arrival)      9  8.3     0     0     533    (-,-) 
  g52896/Y                                       -       A->Y   F     INVX1          4  3.5    23    16     550    (-,-) 
  g52278/Y                                       -       A->Y   R     NAND2X2       11  5.3    26    22     571    (-,-) 
  g52253/Y                                       -       A->Y   F     CLKINVX4      21  8.4    22    19     590    (-,-) 
  g51843__9682/Y                                 -       B1->Y  R     AOI22X1        1  0.5    24    21     611    (-,-) 
  g51411__9906/Y                                 -       C0->Y  F     OAI221X1       1  1.0    45    41     652    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_013_1/CO -       A->CO  F     ADDFX1         1  0.7    12    52     703    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_2/S  -       CI->S  R     ADDFX1         1  0.7    11    63     766    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_4/S  -       CI->S  F     ADDFX1         1  0.7    12    61     827    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_5/S  -       CI->S  R     ADDFX1         2  1.0    12    64     891    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3988/Y          -       B->Y   F     NOR2X1         2  0.5     9    10     901    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3974/Y          -       A->Y   R     INVXL          3  1.1    15    13     915    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3951/Y          -       B->Y   F     NAND2X1        1  0.5    14    15     930    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3939/Y          -       A->Y   R     NOR2X1         1  0.5    14    16     946    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y          -       A->Y   F     NAND2X1        1  0.9    19    19     965    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y          -       A->Y   R     NAND2X2        4  1.7    13    14     979    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3847/Y          -       A1N->Y R     OAI2BB1X1      1  0.6    12    27    1006    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3815/Y          -       B->Y   F     XNOR2X1        1  0.0     4    29    1035    (-,-) 
  P[17]                                          -       -      F     (port)         -    -     -     0    1035    (-,-) 
#------------------------------------------------------------------------------------------------------------------------



Path 49: MET (186 ps) Late External Delay Assertion at pin P[14]
          Group: I2O
     Startpoint: (F) B[3]
          Clock: (R) VCLK
       Endpoint: (F) P[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     480                  
             Slack:=     186                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_60_1  
  output_delay             133             counter.sdc_line_14_238_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                  Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[3]                                          -       -      F     (arrival)      9 12.7     0     0     533    (-,-) 
  g52444/Y                                      -       A->Y   R     INVX2          4  1.8     7     7     541    (-,-) 
  g52414/Y                                      -       B->Y   F     NAND2X1        1  0.8    16    14     555    (-,-) 
  g52349/Y                                      -       B->Y   R     NOR2X2        14  6.8    51    36     591    (-,-) 
  g52065/Y                                      -       B1->Y  F     AOI22X1        1  0.4    28    28     618    (-,-) 
  g51204__5703/Y                                -       C0->Y  R     OAI211X1       2  0.6    27    16     634    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4113/Y         -       B->Y   R     AND2XL         2  1.4    19    31     665    (-,-) 
  g54343/Y                                      -       B0->Y  F     AOI2BB1XL      1  0.7    14    16     681    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_004_0/S -       CI->S  R     ADDFX1         2  1.0    13    64     746    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4068/Y         -       B->Y   F     NOR2X1         2  0.7    11    11     757    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4064/Y         -       A1->Y  R     OAI21X1        2  0.6    20    18     774    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4046/Y         -       AN->Y  R     NOR2BX1        1  1.0    20    28     802    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4044/Y         -       B->Y   F     NOR2X2         2  0.9     9    12     814    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4037/Y         -       A1->Y  R     OAI21X1        2  0.9    23    20     834    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4010/Y         -       A1N->Y R     OAI2BB1X1      3  1.9    19    34     867    (-,-) 
  csa_tree_add_25_29_I16_groupi_g4000/Y         -       A0->Y  F     AOI21X2        2  0.9    19    22     889    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3992/Y         -       A1->Y  R     OAI21X1        2  0.9    24    23     912    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3948/Y         -       A1N->Y R     OAI2BB1X1      3  1.6    17    33     945    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3930/Y         -       B->Y   F     NAND2X1        2  0.6    15    16     961    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3906/Y         -       A1->Y  R     OAI21X1        2  0.9    24    22     983    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3840/Y         -       B->Y   F     XNOR2X1        1  0.0     4    31    1014    (-,-) 
  P[14]                                         -       -      F     (port)         -    -     -     0    1014    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------



Path 50: MET (192 ps) Late External Delay Assertion at pin P[16]
          Group: I2O
     Startpoint: (R) B[13]
          Clock: (R) VCLK
       Endpoint: (F) P[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1200                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     475                  
             Slack:=     192                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_50_1  
  output_delay             133             counter.sdc_line_14_236_1 

#-----------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------
  B[13]                                          -       -     R     (arrival)      9  8.3     0     0     533    (-,-) 
  g52896/Y                                       -       A->Y  F     INVX1          4  3.5    23    16     550    (-,-) 
  g52278/Y                                       -       A->Y  R     NAND2X2       11  5.3    26    22     571    (-,-) 
  g52253/Y                                       -       A->Y  F     CLKINVX4      21  8.4    22    19     590    (-,-) 
  g51843__9682/Y                                 -       B1->Y R     AOI22X1        1  0.5    24    21     611    (-,-) 
  g51411__9906/Y                                 -       C0->Y F     OAI221X1       1  1.0    45    41     652    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_013_1/CO -       A->CO F     ADDFX1         1  0.7    12    52     703    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_2/S  -       CI->S R     ADDFX1         1  0.7    11    63     766    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_4/S  -       CI->S F     ADDFX1         1  0.7    12    61     827    (-,-) 
  csa_tree_add_25_29_I16_groupi_cdnfadd_014_5/S  -       CI->S R     ADDFX1         2  1.0    12    64     891    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3988/Y          -       B->Y  F     NOR2X1         2  0.5     9    10     901    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3974/Y          -       A->Y  R     INVXL          3  1.1    15    13     915    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3951/Y          -       B->Y  F     NAND2X1        1  0.5    14    15     930    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3939/Y          -       A->Y  R     NOR2X1         1  0.5    14    16     946    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3928/Y          -       A->Y  F     NAND2X1        1  0.9    19    19     965    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3911/Y          -       A->Y  R     NAND2X2        4  1.7    13    14     979    (-,-) 
  csa_tree_add_25_29_I16_groupi_g3839/Y          -       B->Y  F     XNOR2X1        1  0.0     4    29    1008    (-,-) 
  P[16]                                          -       -     F     (port)         -    -     -     0    1008    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------

