`timescale 1ns / 1ps

//ask for what jal is.



//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: Robert Bennethum IV
// 
// Create Date: 03/03/2023 12:00:32 PM
// Design Name: 
// Module Name: MIPSmachine
// Project Name: Lab 3
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
























/*
module MIPSmachine( //to connect and run the circut
    //input from tb
    input clk,
    //outputs to tb
    output reg [31:0] reginst,
    output reg [31:0] regpcOut,
    output reg [31:0] regqa,
    output reg [31:0] regqb,
    output reg [31:0] regr,
    output reg [31:0] regshiftMuxOut
    
    /*For testing
    output reg [31:0] regpcAdd,
    output reg [31:0] regPCMuxOut,
    output reg [1:0] regPCSRC,
    output reg [3:0] regaluc,
    output reg regwreg,
    output reg [31:0] regshiftMuxOut,
    output reg regshift
    */
    
    

    //);
    //Program Counter and Memory Items


    
    
    
    
    
    
    
        
        //aluc output data mem
        //wire weD = m2reg;
        //wire [31:0] aData = r;
        //wire [31:0] diData = qb;
        
        
        
        
       
    
   //imm
           
       
   
   //addr
       
       
   
    //Always Update to send to tb
    
//endmodule