#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb  8 14:04:22 2018
# Process ID: 17864
# Current directory: C:/Users/vhall/Desktop/debug_prog/debug_prog.runs/design_2_sccb_interface_0_0_synth_1
# Command line: vivado.exe -log design_2_sccb_interface_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_2_sccb_interface_0_0.tcl
# Log file: C:/Users/vhall/Desktop/debug_prog/debug_prog.runs/design_2_sccb_interface_0_0_synth_1/design_2_sccb_interface_0_0.vds
# Journal file: C:/Users/vhall/Desktop/debug_prog/debug_prog.runs/design_2_sccb_interface_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_2_sccb_interface_0_0.tcl -notrace
Command: synth_design -top design_2_sccb_interface_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 355.859 ; gain = 104.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_2_sccb_interface_0_0' [c:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/bd/design_2/ip/design_2_sccb_interface_0_0/synth/design_2_sccb_interface_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'sccb_interface' [C:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/new/sccb_interface.v:25]
	Parameter CAMERA_ID_W bound to: 8'b01000010 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START_TX bound to: 1 - type: integer 
	Parameter START_DATA_TX bound to: 2 - type: integer 
	Parameter LOAD_DATA1 bound to: 3 - type: integer 
	Parameter LOAD_DATA2 bound to: 4 - type: integer 
	Parameter SEND_BIT bound to: 5 - type: integer 
	Parameter END_BIT bound to: 6 - type: integer 
	Parameter STOP_DATA_TX bound to: 7 - type: integer 
	Parameter STOP_TX bound to: 8 - type: integer 
	Parameter WAIT bound to: 9 - type: integer 
	Parameter T_LOW_BUF bound to: 31 - type: integer 
	Parameter T_HIGH_SETUP bound to: 15 - type: integer 
	Parameter T_RISE_FALL bound to: 2 - type: integer 
	Parameter T_AA bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/new/sccb_interface.v:76]
INFO: [Synth 8-256] done synthesizing module 'sccb_interface' (1#1) [C:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/new/sccb_interface.v:25]
INFO: [Synth 8-256] done synthesizing module 'design_2_sccb_interface_0_0' (2#1) [c:/Users/vhall/Desktop/debug_prog/debug_prog.srcs/sources_1/bd/design_2/ip/design_2_sccb_interface_0_0/synth/design_2_sccb_interface_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 408.648 ; gain = 157.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 408.648 ; gain = 157.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 754.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 754.383 ; gain = 502.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 754.383 ; gain = 502.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:33 . Memory (MB): peak = 754.383 ; gain = 502.918
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:34 . Memory (MB): peak = 754.383 ; gain = 502.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sccb_interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:01:39 . Memory (MB): peak = 754.383 ; gain = 502.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 759.250 ; gain = 507.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 759.250 ; gain = 507.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:37 . Memory (MB): peak = 778.816 ; gain = 527.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 778.816 ; gain = 527.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 778.816 ; gain = 527.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 778.816 ; gain = 527.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 778.816 ; gain = 527.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 778.816 ; gain = 527.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 778.816 ; gain = 527.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     6|
|2     |LUT3 |     5|
|3     |LUT4 |    18|
|4     |LUT5 |     8|
|5     |LUT6 |    16|
|6     |FDRE |    48|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   101|
|2     |  inst   |sccb_interface |   101|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:02:42 . Memory (MB): peak = 778.816 ; gain = 527.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:21 ; elapsed = 00:02:09 . Memory (MB): peak = 778.816 ; gain = 181.617
Synthesis Optimization Complete : Time (s): cpu = 00:02:16 ; elapsed = 00:02:42 . Memory (MB): peak = 778.816 ; gain = 527.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:20 ; elapsed = 00:02:54 . Memory (MB): peak = 783.332 ; gain = 541.770
INFO: [Common 17-1381] The checkpoint 'C:/Users/vhall/Desktop/debug_prog/debug_prog.runs/design_2_sccb_interface_0_0_synth_1/design_2_sccb_interface_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/vhall/Desktop/debug_prog/debug_prog.runs/design_2_sccb_interface_0_0_synth_1/design_2_sccb_interface_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_2_sccb_interface_0_0_utilization_synth.rpt -pb design_2_sccb_interface_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.179 . Memory (MB): peak = 783.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb  8 14:07:53 2018...
