# Written by BOOKSHELF2DEF on Thu Aug  4 15:07:41 2022
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN fsm1_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2220.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1830.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2220000 1830000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 2220 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_10 CoreSite 0 1600000 N DO 2220 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 183 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 183 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 222 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 222 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 267 STEP 10 ;
GCELLGRID X 1 DO 325 STEP 10 ;

COMPONENTS 142 ;
- state_obs0_Pad PAD + FIXED ( 240000 1710000 ) N 
 ;
- state_obs1_Pad PAD + FIXED ( 780000 1710000 ) N 
 ;
- clk_Pad PAD + FIXED ( 1320000 1710000 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 2120000 1180000 ) N 
 ;
- output1_Pad PAD + FIXED ( 150000 0 ) N 
 ;
- input1_Pad PAD + FIXED ( 690000 0 ) N 
 ;
- input2_Pad PAD + FIXED ( 1230000 0 ) N 
 ;
- reset_Pad PAD + FIXED ( 0 480000 ) N 
 ;
- DFFT_61_state_obs0 LSmitll_DFFT + PLACED ( 365000 1405000 ) N 
 ;
- DFFT_56_state_obs1 LSmitll_DFFT + PLACED ( 645000 1405000 ) N 
 ;
- AND2T_9_n15 LSmitll_AND2T + PLACED ( 365000 1045000 ) N 
 ;
- DFFT_51_output1 LSmitll_DFFT + PLACED ( 365000 365000 ) N 
 ;
- NOTT_8_n14 LSmitll_NOTT + PLACED ( 1195000 1255000 ) N 
 ;
- AND2T_11_n17 LSmitll_AND2T + PLACED ( 1605000 1255000 ) N 
 ;
- AND2T_21_n27 LSmitll_AND2T + PLACED ( 475000 695000 ) N 
 ;
- AND2T_13_n19 LSmitll_AND2T + PLACED ( 995000 1045000 ) N 
 ;
- AND2T_30_n36 LSmitll_AND2T + PLACED ( 785000 1255000 ) N 
 ;
- AND2T_15_n21 LSmitll_AND2T + PLACED ( 1185000 505000 ) N 
 ;
- AND2T_24_n30 LSmitll_AND2T + PLACED ( 665000 835000 ) N 
 ;
- AND2T_16_n22 LSmitll_AND2T + PLACED ( 1095000 695000 ) N 
 ;
- AND2T_18_n24 LSmitll_AND2T + PLACED ( 915000 505000 ) N 
 ;
- AND2T_19_n25 LSmitll_AND2T + PLACED ( 365000 835000 ) N 
 ;
- AND2T_28_n34 LSmitll_AND2T + PLACED ( 1205000 1405000 ) N 
 ;
- AND2T_29_n35 LSmitll_AND2T + PLACED ( 1675000 1045000 ) N 
 ;
- OR2T_20_n26 LSmitll_OR2T + PLACED ( 505000 505000 ) N 
 ;
- OR2T_22_n28 LSmitll_OR2T + PLACED ( 635000 695000 ) N 
 ;
- OR2T_23_n29 LSmitll_OR2T + PLACED ( 795000 695000 ) N 
 ;
- OR2T_26_n32 LSmitll_OR2T + PLACED ( 1345000 835000 ) N 
 ;
- OR2T_27_n33 LSmitll_OR2T + PLACED ( 1615000 835000 ) N 
 ;
- NOTT_10_n16 LSmitll_NOTT + PLACED ( 1155000 1045000 ) N 
 ;
- NOTT_12_n18 LSmitll_NOTT + PLACED ( 1605000 365000 ) N 
 ;
- NOTT_14_n20 LSmitll_NOTT + PLACED ( 1035000 365000 ) N 
 ;
- NOTT_25_n31 LSmitll_NOTT + PLACED ( 1185000 835000 ) N 
 ;
- NOTT_17_n23 LSmitll_NOTT + PLACED ( 1195000 365000 ) N 
 ;
- DFFT_31__FBL_n124 LSmitll_DFFT + PLACED ( 525000 835000 ) N 
 ;
- DFFT_32__FBL_n125 LSmitll_DFFT + PLACED ( 1835000 1045000 ) N 
 ;
- DFFT_40__FPB_n133 LSmitll_DFFT + PLACED ( 1625000 505000 ) N 
 ;
- DFFT_41__FPB_n134 LSmitll_DFFT + PLACED ( 1505000 695000 ) N 
 ;
- DFFT_33__FPB_n126 LSmitll_DFFT + PLACED ( 1535000 1045000 ) N 
 ;
- DFFT_50__FPB_n143 LSmitll_DFFT + PLACED ( 505000 365000 ) N 
 ;
- DFFT_42__FPB_n135 LSmitll_DFFT + PLACED ( 1645000 695000 ) N 
 ;
- DFFT_34__FPB_n127 LSmitll_DFFT + PLACED ( 525000 1045000 ) N 
 ;
- DFFT_43__FPB_n136 LSmitll_DFFT + PLACED ( 825000 835000 ) N 
 ;
- DFFT_35__FPB_n128 LSmitll_DFFT + PLACED ( 1765000 1255000 ) N 
 ;
- DFFT_60__FPB_n153 LSmitll_DFFT + PLACED ( 505000 1405000 ) N 
 ;
- DFFT_52__FPB_n145 LSmitll_DFFT + PLACED ( 1355000 1255000 ) N 
 ;
- DFFT_44__FPB_n137 LSmitll_DFFT + PLACED ( 1345000 505000 ) N 
 ;
- DFFT_36__FPB_n129 LSmitll_DFFT + PLACED ( 1465000 365000 ) N 
 ;
- DFFT_37__FPB_n130 LSmitll_DFFT + PLACED ( 775000 505000 ) N 
 ;
- DFFT_53__FPB_n146 LSmitll_DFFT + PLACED ( 1065000 1405000 ) N 
 ;
- DFFT_45__FPB_n138 LSmitll_DFFT + PLACED ( 1365000 695000 ) N 
 ;
- DFFT_38__FPB_n131 LSmitll_DFFT + PLACED ( 955000 695000 ) N 
 ;
- DFFT_54__FPB_n147 LSmitll_DFFT + PLACED ( 925000 1405000 ) N 
 ;
- DFFT_46__FPB_n139 LSmitll_DFFT + PLACED ( 945000 1255000 ) N 
 ;
- DFFT_47__FPB_n140 LSmitll_DFFT + PLACED ( 365000 505000 ) N 
 ;
- DFFT_39__FPB_n132 LSmitll_DFFT + PLACED ( 1485000 505000 ) N 
 ;
- DFFT_55__FPB_n148 LSmitll_DFFT + PLACED ( 785000 1405000 ) N 
 ;
- DFFT_48__FPB_n141 LSmitll_DFFT + PLACED ( 645000 365000 ) N 
 ;
- DFFT_57__FPB_n150 LSmitll_DFFT + PLACED ( 645000 1255000 ) N 
 ;
- DFFT_49__FPB_n142 LSmitll_DFFT + PLACED ( 785000 365000 ) N 
 ;
- DFFT_58__FPB_n151 LSmitll_DFFT + PLACED ( 505000 1255000 ) N 
 ;
- DFFT_59__FPB_n152 LSmitll_DFFT + PLACED ( 365000 1255000 ) N 
 ;
- Split_62_n155 LSmitll_SPLITT + PLACED ( 925000 365000 ) N 
 ;
- Split_70_n163 LSmitll_SPLITT + PLACED ( 1765000 505000 ) N 
 ;
- Split_63_n156 LSmitll_SPLITT + PLACED ( 1355000 365000 ) N 
 ;
- Split_71_n164 LSmitll_SPLITT + PLACED ( 965000 835000 ) N 
 ;
- Split_64_n157 LSmitll_SPLITT + PLACED ( 1085000 1255000 ) N 
 ;
- Split_72_n165 LSmitll_SPLITT + PLACED ( 665000 505000 ) N 
 ;
- Split_65_n158 LSmitll_SPLITT + PLACED ( 885000 1045000 ) N 
 ;
- Split_73_n166 LSmitll_SPLITT + PLACED ( 1075000 505000 ) N 
 ;
- Split_66_n159 LSmitll_SPLITT + PLACED ( 365000 695000 ) N 
 ;
- Split_74_n167 LSmitll_SPLITT + PLACED ( 1255000 695000 ) N 
 ;
- Split_67_n160 LSmitll_SPLITT + PLACED ( 1315000 1045000 ) N 
 ;
- Split_75_n168 LSmitll_SPLITT + PLACED ( 1075000 835000 ) N 
 ;
- Split_68_n161 LSmitll_SPLITT + PLACED ( 1495000 1255000 ) N 
 ;
- Split_76_n169 LSmitll_SPLITT + PLACED ( 775000 1045000 ) N 
 ;
- Split_69_n162 LSmitll_SPLITT + PLACED ( 1505000 835000 ) N 
 ;
- Split_77_n170 LSmitll_SPLITT + PLACED ( 665000 1045000 ) N 
 ;
- Split_78_n171 LSmitll_SPLITT + PLACED ( 1425000 1045000 ) N 
 ;
- SplitCLK_4_55 LSmitll_SPLITT + PLACED ( 1845000 1155000 ) N 
 ;
- SplitCLK_0_56 LSmitll_SPLITT + PLACED ( 1485000 1335000 ) S 
 ;
- SplitCLK_0_57 LSmitll_SPLITT + PLACED ( 1605000 1155000 ) S 
 ;
- SplitCLK_4_58 LSmitll_SPLITT + PLACED ( 1785000 1155000 ) N 
 ;
- SplitCLK_4_59 LSmitll_SPLITT + PLACED ( 1725000 1155000 ) N 
 ;
- SplitCLK_4_60 LSmitll_SPLITT + PLACED ( 1665000 1155000 ) N 
 ;
- SplitCLK_4_61 LSmitll_SPLITT + PLACED ( 1265000 1335000 ) N 
 ;
- SplitCLK_4_62 LSmitll_SPLITT + PLACED ( 1145000 1335000 ) N 
 ;
- SplitCLK_6_63 LSmitll_SPLITT + PLACED ( 1205000 1335000 ) FS 
 ;
- SplitCLK_4_64 LSmitll_SPLITT + PLACED ( 1265000 945000 ) N 
 ;
- SplitCLK_4_65 LSmitll_SPLITT + PLACED ( 1295000 1155000 ) N 
 ;
- SplitCLK_6_66 LSmitll_SPLITT + PLACED ( 1235000 1155000 ) FS 
 ;
- SplitCLK_6_67 LSmitll_SPLITT + PLACED ( 1355000 1155000 ) FS 
 ;
- SplitCLK_4_68 LSmitll_SPLITT + PLACED ( 1625000 765000 ) N 
 ;
- SplitCLK_4_69 LSmitll_SPLITT + PLACED ( 1435000 765000 ) N 
 ;
- SplitCLK_6_70 LSmitll_SPLITT + PLACED ( 1515000 765000 ) FS 
 ;
- SplitCLK_4_71 LSmitll_SPLITT + PLACED ( 1525000 435000 ) N 
 ;
- SplitCLK_2_72 LSmitll_SPLITT + PLACED ( 1585000 435000 ) FN 
 ;
- SplitCLK_0_73 LSmitll_SPLITT + PLACED ( 1515000 605000 ) S 
 ;
- SplitCLK_4_74 LSmitll_SPLITT + PLACED ( 1245000 605000 ) N 
 ;
- SplitCLK_0_75 LSmitll_SPLITT + PLACED ( 1125000 605000 ) S 
 ;
- SplitCLK_4_76 LSmitll_SPLITT + PLACED ( 1185000 435000 ) N 
 ;
- SplitCLK_4_77 LSmitll_SPLITT + PLACED ( 1125000 435000 ) N 
 ;
- SplitCLK_2_78 LSmitll_SPLITT + PLACED ( 1185000 605000 ) FN 
 ;
- SplitCLK_4_79 LSmitll_SPLITT + PLACED ( 1325000 605000 ) N 
 ;
- SplitCLK_0_80 LSmitll_SPLITT + PLACED ( 1325000 945000 ) S 
 ;
- SplitCLK_4_81 LSmitll_SPLITT + PLACED ( 925000 1335000 ) N 
 ;
- SplitCLK_0_82 LSmitll_SPLITT + PLACED ( 715000 1475000 ) S 
 ;
- SplitCLK_0_83 LSmitll_SPLITT + PLACED ( 825000 1335000 ) S 
 ;
- SplitCLK_4_84 LSmitll_SPLITT + PLACED ( 685000 1155000 ) N 
 ;
- SplitCLK_4_85 LSmitll_SPLITT + PLACED ( 745000 1155000 ) N 
 ;
- SplitCLK_0_86 LSmitll_SPLITT + PLACED ( 765000 1335000 ) S 
 ;
- SplitCLK_4_87 LSmitll_SPLITT + PLACED ( 505000 1335000 ) N 
 ;
- SplitCLK_4_88 LSmitll_SPLITT + PLACED ( 365000 1335000 ) N 
 ;
- SplitCLK_6_89 LSmitll_SPLITT + PLACED ( 435000 1335000 ) FS 
 ;
- SplitCLK_4_90 LSmitll_SPLITT + PLACED ( 525000 945000 ) N 
 ;
- SplitCLK_4_91 LSmitll_SPLITT + PLACED ( 525000 1155000 ) N 
 ;
- SplitCLK_2_92 LSmitll_SPLITT + PLACED ( 565000 1335000 ) FN 
 ;
- SplitCLK_6_93 LSmitll_SPLITT + PLACED ( 645000 1335000 ) FS 
 ;
- SplitCLK_4_94 LSmitll_SPLITT + PLACED ( 895000 765000 ) N 
 ;
- SplitCLK_4_95 LSmitll_SPLITT + PLACED ( 715000 765000 ) N 
 ;
- SplitCLK_4_96 LSmitll_SPLITT + PLACED ( 835000 765000 ) N 
 ;
- SplitCLK_4_97 LSmitll_SPLITT + PLACED ( 775000 435000 ) N 
 ;
- SplitCLK_4_98 LSmitll_SPLITT + PLACED ( 725000 435000 ) N 
 ;
- SplitCLK_0_99 LSmitll_SPLITT + PLACED ( 775000 765000 ) S 
 ;
- SplitCLK_4_100 LSmitll_SPLITT + PLACED ( 495000 605000 ) N 
 ;
- SplitCLK_6_101 LSmitll_SPLITT + PLACED ( 405000 765000 ) FS 
 ;
- SplitCLK_4_102 LSmitll_SPLITT + PLACED ( 435000 435000 ) N 
 ;
- SplitCLK_2_103 LSmitll_SPLITT + PLACED ( 495000 435000 ) FN 
 ;
- SplitCLK_4_104 LSmitll_SPLITT + PLACED ( 435000 605000 ) N 
 ;
- SplitCLK_4_105 LSmitll_SPLITT + PLACED ( 585000 765000 ) N 
 ;
- SplitCLK_2_106 LSmitll_SPLITT + PLACED ( 645000 945000 ) FN 
 ;
- SplitCLK_2_107 LSmitll_SPLITT + PLACED ( 375000 1155000 ) FN 
 ;
- SplitCLK_2_108 LSmitll_SPLITT + PLACED ( 375000 435000 ) FN 
 ;
- SplitCLK_2_109 LSmitll_SPLITT + PLACED ( 1005000 1155000 ) FN 
 ;
- SplitCLK_2_110 LSmitll_SPLITT + PLACED ( 375000 945000 ) FN 
 ;
- SplitCLK_2_111 LSmitll_SPLITT + PLACED ( 1045000 435000 ) FN 
 ;
- SplitCLK_2_112 LSmitll_SPLITT + PLACED ( 1545000 1155000 ) FN 
 ;
- SplitCLK_2_113 LSmitll_SPLITT + PLACED ( 1475000 435000 ) FN 
 ;
- SplitCLK_2_114 LSmitll_SPLITT + PLACED ( 965000 765000 ) FN 
 ;
- SplitCLK_2_115 LSmitll_SPLITT + PLACED ( 655000 435000 ) FN 
 ;
- SplitCLK_2_116 LSmitll_SPLITT + PLACED ( 705000 1335000 ) FN 
 ;
- SplitCLK_0_117 LSmitll_SPLITT + PLACED ( 995000 945000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 208 ;
- net0
  ( NOTT_14_n20 q ) ( Split_72_n165 a )
+ ROUTED M2 ( 680000 560000 ) VIA12 
  NEW M1 ( 680000 560000 ) ( 780000 * ) VIA12 
  NEW M2 ( 780000 560000 ) ( * 460000 ) VIA12 
  NEW M1 ( 780000 460000 ) ( 1120000 * ) VIA12 
  NEW M2 ( 1120000 460000 ) ( * 380000 ) ;
- net1
  ( AND2T_15_n21 q ) ( AND2T_16_n22 a )
+ ROUTED M2 ( 1110000 710000 ) ( * 540000 ) VIA12 
  NEW M1 ( 1110000 540000 ) ( 1270000 * ) VIA12 
  NEW M2 ( 1270000 540000 ) ( * 520000 ) ;
- net2
  ( AND2T_24_n30 q ) ( DFFT_31__FBL_n124 a )
+ ROUTED M2 ( 750000 850000 ) VIA12 
  NEW M1 ( 750000 850000 ) ( 540000 * ) VIA12 ;
- net3
  ( AND2T_16_n22 q ) ( DFFT_38__FPB_n131 a )
+ ROUTED M2 ( 1180000 710000 ) VIA12 
  NEW M1 ( 1180000 710000 ) ( 970000 * ) VIA12 ;
- net4
  ( NOTT_8_n14 q ) ( Split_64_n157 a )
+ ROUTED M2 ( 1100000 1310000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 1100000 1290000 ) ( 1280000 * ) VIA12 
  NEW M2 ( 1280000 1290000 ) ( * 1270000 ) ;
- net5
  ( NOTT_25_n31 q ) ( OR2T_26_n32 a )
+ ROUTED M2 ( 1360000 850000 ) VIA12 
  NEW M1 ( 1360000 850000 ) ( 1270000 * ) VIA12 ;
- net6
  ( NOTT_17_n23 q ) ( Split_73_n166 a )
+ ROUTED M2 ( 1280000 380000 ) ( * 500000 ) VIA12 
  NEW M1 ( 1280000 500000 ) ( 1120000 * ) VIA12 
  NEW M2 ( 1120000 500000 ) ( * 530000 ) ( 1100000 * ) ( * 560000 ) ( 1090000 * ) ;
- net7
  ( AND2T_9_n15 q ) ( Split_66_n159 a )
+ ROUTED M2 ( 380000 750000 ) ( * 840000 ) VIA12 
  NEW M1 ( 380000 840000 ) ( 520000 * ) VIA12 
  NEW M2 ( 520000 840000 ) ( * 1060000 ) VIA12 
  NEW M1 ( 520000 1060000 ) ( 450000 * ) VIA12 ;
- net8
  ( OR2T_26_n32 q ) ( AND2T_29_n35 b )
+ ROUTED M2 ( 1430000 850000 ) VIA12 
  NEW M1 ( 1430000 850000 ) ( 1490000 * ) VIA12 
  NEW M2 ( 1490000 850000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 1490000 1050000 ) ( 1770000 * ) VIA12 
  NEW M2 ( 1770000 1050000 ) ( * 1100000 ) ( 1760000 * ) ;
- net9
  ( AND2T_18_n24 q ) ( Split_74_n167 a )
+ ROUTED M2 ( 1270000 750000 ) ( * 760000 ) VIA12 
  NEW M1 ( 1270000 760000 ) ( 1010000 * ) VIA12 
  NEW M2 ( 1010000 760000 ) ( * 520000 ) ( 1000000 * ) ;
- net10
  ( NOTT_10_n16 q ) ( Split_67_n160 a )
+ ROUTED M2 ( 1240000 1060000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 1240000 1100000 ) ( 1330000 * ) VIA12 ;
- net11
  ( OR2T_27_n33 q ) ( AND2T_28_n34 a )
+ ROUTED M2 ( 1700000 850000 ) ( * 880000 ) VIA12 
  NEW M1 ( 1700000 880000 ) ( 1790000 * ) VIA12 
  NEW M2 ( 1790000 880000 ) ( * 1420000 ) VIA12 
  NEW M1 ( 1790000 1420000 ) ( 1220000 * ) VIA12 ;
- net12
  ( AND2T_19_n25 q ) ( OR2T_22_n28 b )
+ ROUTED M2 ( 650000 750000 ) ( * 870000 ) VIA12 
  NEW M1 ( 650000 870000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 870000 ) ( * 850000 ) ( 450000 * ) ;
- net13
  ( AND2T_11_n17 q ) ( Split_68_n161 a )
+ ROUTED M2 ( 1510000 1310000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 1510000 1290000 ) ( 1690000 * ) ( * 1270000 ) VIA12 ;
- net14
  ( AND2T_28_n34 q ) ( AND2T_29_n35 a )
+ ROUTED M2 ( 1690000 1060000 ) ( * 730000 ) VIA12 
  NEW M1 ( 1690000 730000 ) ( 1290000 * ) VIA12 
  NEW M2 ( 1290000 730000 ) ( * 1420000 ) ;
- net15
  ( OR2T_20_n26 q ) ( AND2T_21_n27 a )
+ ROUTED M2 ( 490000 710000 ) ( * 520000 ) VIA12 
  NEW M1 ( 490000 520000 ) ( 590000 * ) VIA12 ;
- net16
  ( NOTT_12_n18 q ) ( Split_70_n163 a )
+ ROUTED M2 ( 1690000 380000 ) ( * 510000 ) VIA12 
  NEW M1 ( 1690000 510000 ) ( 1860000 * ) ( * 550000 ) ( 1790000 * ) ( * 560000 ) ( 1780000 * ) VIA12 ;
- net17
  ( AND2T_29_n35 q ) ( DFFT_33__FPB_n126 a )
+ ROUTED M2 ( 1760000 1060000 ) VIA12 
  NEW M1 ( 1760000 1060000 ) ( 1550000 * ) VIA12 ;
- net18
  ( AND2T_21_n27 q ) ( OR2T_22_n28 a )
+ ROUTED M2 ( 650000 710000 ) VIA12 
  NEW M1 ( 650000 710000 ) ( 560000 * ) VIA12 ;
- net19
  ( AND2T_13_n19 q ) ( Split_71_n164 a )
+ ROUTED M2 ( 980000 890000 ) VIA12 
  NEW M1 ( 980000 890000 ) ( 1080000 * ) VIA12 
  NEW M2 ( 1080000 890000 ) ( * 1060000 ) ;
- net20
  ( AND2T_30_n36 q ) ( DFFT_57__FPB_n150 a )
+ ROUTED M2 ( 660000 1270000 ) ( * 1300000 ) ( 650000 * ) ( * 1320000 ) VIA12 
  NEW M1 ( 650000 1320000 ) ( 860000 * ) VIA12 
  NEW M2 ( 860000 1320000 ) ( * 1270000 ) ( 870000 * ) ;
- net21
  ( OR2T_22_n28 q ) ( OR2T_23_n29 a )
+ ROUTED M2 ( 810000 710000 ) VIA12 
  NEW M1 ( 810000 710000 ) ( 720000 * ) VIA12 ;
- net22
  ( OR2T_23_n29 q ) ( AND2T_24_n30 a )
+ ROUTED M2 ( 880000 710000 ) ( * 740000 ) ( 890000 * ) ( * 840000 ) ( 900000 * ) ( * 910000 ) VIA12 
  NEW M1 ( 900000 910000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 910000 ) ( * 790000 ) VIA12 
  NEW M1 ( 770000 790000 ) ( 740000 * ) ( * 770000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 770000 ) ( * 850000 ) ;
- net23
  ( AND2T_13_n19 b ) ( Split_67_n160 q0 )
+ ROUTED M2 ( 1080000 1100000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 1080000 1080000 ) ( 1330000 * ) VIA12 
  NEW M2 ( 1330000 1080000 ) ( * 1060000 ) ;
- net24
  ( Split_68_n161 q0 ) ( Split_69_n162 a )
+ ROUTED M2 ( 1510000 1270000 ) ( * 890000 ) ( 1520000 * ) ;
- net25
  ( OR2T_27_n33 b ) ( Split_69_n162 q0 )
+ ROUTED M2 ( 1630000 890000 ) ( * 870000 ) VIA12 
  NEW M1 ( 1630000 870000 ) ( 1520000 * ) VIA12 
  NEW M2 ( 1520000 870000 ) ( * 850000 ) ;
- net26
  ( DFFT_34__FPB_n127 a ) ( Split_77_n170 q0 )
+ ROUTED M2 ( 680000 1060000 ) VIA12 
  NEW M1 ( 680000 1060000 ) ( 540000 * ) VIA12 ;
- net27
  ( DFFT_44__FPB_n137 a ) ( Split_70_n163 q0 )
+ ROUTED M2 ( 1780000 520000 ) ( * 540000 ) VIA12 
  NEW M1 ( 1780000 540000 ) ( 1360000 * ) ( * 520000 ) VIA12 ;
- net28
  ( DFFT_37__FPB_n130 a ) ( Split_62_n155 q0 )
+ ROUTED M2 ( 790000 520000 ) ( * 500000 ) VIA12 
  NEW M1 ( 790000 500000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 500000 ) ( * 300000 ) VIA12 
  NEW M1 ( 700000 300000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 300000 ) ( * 380000 ) ;
- net29
  ( DFFT_35__FPB_n128 a ) ( Split_78_n171 q0 )
+ ROUTED M2 ( 1780000 1270000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 1780000 1110000 ) ( 1430000 * ) VIA12 
  NEW M2 ( 1430000 1110000 ) ( * 1060000 ) ( 1440000 * ) ;
- net30
  ( DFFT_36__FPB_n129 a ) ( Split_63_n156 q0 )
+ ROUTED M2 ( 1480000 380000 ) VIA12 
  NEW M1 ( 1480000 380000 ) ( 1370000 * ) VIA12 ;
- net31
  ( DFFT_43__FPB_n136 a ) ( Split_71_n164 q0 )
+ ROUTED M2 ( 980000 850000 ) VIA12 
  NEW M1 ( 980000 850000 ) ( 840000 * ) VIA12 ;
- net32
  ( Split_64_n157 q0 ) ( Split_65_n158 a )
+ ROUTED M2 ( 900000 1100000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 900000 1110000 ) ( 1100000 * ) VIA12 
  NEW M2 ( 1100000 1110000 ) ( * 1270000 ) ;
- net33
  ( OR2T_20_n26 b ) ( Split_72_n165 q0 )
+ ROUTED M2 ( 520000 560000 ) ( * 540000 ) VIA12 
  NEW M1 ( 520000 540000 ) ( 680000 * ) ( * 520000 ) VIA12 ;
- net34
  ( OR2T_20_n26 a ) ( Split_73_n166 q0 )
+ ROUTED M2 ( 520000 520000 ) ( * 510000 ) VIA12 
  NEW M1 ( 520000 510000 ) ( 1090000 * ) VIA12 
  NEW M2 ( 1090000 510000 ) ( * 520000 ) ;
- net35
  ( AND2T_13_n19 a ) ( Split_65_n158 q0 )
+ ROUTED M2 ( 1010000 1060000 ) VIA12 
  NEW M1 ( 1010000 1060000 ) ( 900000 * ) VIA12 ;
- net36
  ( Split_74_n167 q0 ) ( Split_75_n168 a )
+ ROUTED M2 ( 1090000 890000 ) ( 1100000 * ) ( * 720000 ) VIA12 
  NEW M1 ( 1100000 720000 ) ( 1270000 * ) VIA12 
  NEW M2 ( 1270000 720000 ) ( * 710000 ) ;
- net37
  ( DFFT_47__FPB_n140 a ) ( Split_66_n159 q0 )
+ ROUTED M2 ( 380000 520000 ) VIA12 
  NEW M1 ( 380000 520000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 520000 ) ( * 710000 ) VIA12 
  NEW M1 ( 460000 710000 ) ( 380000 * ) VIA12 ;
- net38
  ( NOTT_25_n31 a ) ( Split_75_n168 q0 )
+ ROUTED M2 ( 1200000 890000 ) ( * 880000 ) VIA12 
  NEW M1 ( 1200000 880000 ) ( 1090000 * ) VIA12 
  NEW M2 ( 1090000 880000 ) ( * 850000 ) ;
- net39
  ( Split_76_n169 q0 ) ( Split_77_n170 a )
+ ROUTED M2 ( 680000 1100000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 680000 1080000 ) ( 790000 * ) ( * 1060000 ) VIA12 ;
- net40
  ( reset_Pad a ) ( NOTT_12_n18 a )
+ ROUTED M1 ( 60000 550000 ) ( 480000 * ) VIA12 
  NEW M2 ( 480000 550000 ) ( * 440000 ) VIA12 
  NEW M1 ( 480000 440000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 440000 ) ( * 420000 ) ;
- net41
  ( AND2T_11_n17 a ) ( Split_67_n160 q1 )
+ ROUTED M2 ( 1620000 1270000 ) VIA12 
  NEW M1 ( 1620000 1270000 ) ( 1540000 * ) VIA12 
  NEW M2 ( 1540000 1270000 ) ( * 1060000 ) VIA12 
  NEW M1 ( 1540000 1060000 ) ( 1350000 * ) VIA12 ;
- net42
  ( DFFT_52__FPB_n145 a ) ( Split_68_n161 q1 )
+ ROUTED M2 ( 1530000 1270000 ) VIA12 
  NEW M1 ( 1530000 1270000 ) ( 1370000 * ) VIA12 ;
- net43
  ( AND2T_19_n25 b ) ( Split_69_n162 q1 )
+ ROUTED M2 ( 450000 890000 ) ( * 900000 ) VIA12 
  NEW M1 ( 450000 900000 ) ( 1540000 * ) VIA12 
  NEW M2 ( 1540000 900000 ) ( * 850000 ) ;
- net44
  ( NOTT_10_n16 a ) ( Split_77_n170 q1 )
+ ROUTED M2 ( 1170000 1100000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 1170000 1150000 ) ( 710000 * ) VIA12 
  NEW M2 ( 710000 1150000 ) ( * 1060000 ) ( 700000 * ) ;
- net45
  ( NOTT_8_n14 a ) ( Split_78_n171 q1 )
+ ROUTED M2 ( 1210000 1310000 ) VIA12 
  NEW M1 ( 1210000 1310000 ) ( 1460000 * ) VIA12 
  NEW M2 ( 1460000 1310000 ) ( * 1060000 ) ;
- net46
  ( NOTT_14_n20 a ) ( Split_62_n155 q1 )
+ ROUTED M2 ( 960000 380000 ) ( * 420000 ) VIA12 
  NEW M1 ( 960000 420000 ) ( 1050000 * ) VIA12 ;
- net47
  ( DFFT_39__FPB_n132 a ) ( Split_70_n163 q1 )
+ ROUTED M2 ( 1500000 520000 ) ( * 530000 ) VIA12 
  NEW M1 ( 1500000 530000 ) ( 1540000 * ) VIA12 
  NEW M2 ( 1540000 530000 ) ( * 600000 ) VIA12 
  NEW M1 ( 1540000 600000 ) ( 1790000 * ) VIA12 
  NEW M2 ( 1790000 600000 ) ( * 520000 ) ( 1800000 * ) ;
- net48
  ( NOTT_17_n23 a ) ( Split_63_n156 q1 )
+ ROUTED M2 ( 1210000 420000 ) ( * 410000 ) VIA12 
  NEW M1 ( 1210000 410000 ) ( 1390000 * ) VIA12 
  NEW M2 ( 1390000 410000 ) ( * 380000 ) ;
- net49
  ( AND2T_16_n22 b ) ( Split_71_n164 q1 )
+ ROUTED M2 ( 1000000 850000 ) ( * 840000 ) VIA12 
  NEW M1 ( 1000000 840000 ) ( 1180000 * ) VIA12 
  NEW M2 ( 1180000 840000 ) ( * 750000 ) ;
- net50
  ( AND2T_30_n36 a ) ( Split_64_n157 q1 )
+ ROUTED M2 ( 1120000 1270000 ) VIA12 
  NEW M1 ( 1120000 1270000 ) ( 800000 * ) VIA12 ;
- net51
  ( AND2T_15_n21 a ) ( Split_72_n165 q1 )
+ ROUTED M2 ( 700000 520000 ) ( * 550000 ) VIA12 
  NEW M1 ( 700000 550000 ) ( 1200000 * ) VIA12 
  NEW M2 ( 1200000 550000 ) ( * 520000 ) ;
- net52
  ( AND2T_9_n15 a ) ( Split_65_n158 q1 )
+ ROUTED M2 ( 380000 1060000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 380000 1050000 ) ( 530000 * ) ( * 1040000 ) ( 920000 * ) VIA12 
  NEW M2 ( 920000 1040000 ) ( * 1060000 ) ;
- net53
  ( AND2T_18_n24 a ) ( Split_73_n166 q1 )
+ ROUTED M2 ( 1110000 520000 ) VIA12 
  NEW M1 ( 1110000 520000 ) ( 930000 * ) VIA12 ;
- net54
  ( AND2T_21_n27 b ) ( Split_66_n159 q1 )
+ ROUTED M2 ( 400000 710000 ) ( * 750000 ) VIA12 
  NEW M1 ( 400000 750000 ) ( 560000 * ) VIA12 ;
- net55
  ( OR2T_27_n33 a ) ( Split_74_n167 q1 )
+ ROUTED M2 ( 1630000 850000 ) ( * 840000 ) VIA12 
  NEW M1 ( 1630000 840000 ) ( 1490000 * ) VIA12 
  NEW M2 ( 1490000 840000 ) ( * 710000 ) VIA12 
  NEW M1 ( 1490000 710000 ) ( 1290000 * ) VIA12 ;
- net56
  ( AND2T_19_n25 a ) ( Split_75_n168 q1 )
+ ROUTED M2 ( 1110000 850000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1110000 860000 ) ( 380000 * ) ( * 850000 ) VIA12 ;
- net57
  ( DFFT_46__FPB_n139 a ) ( Split_76_n169 q1 )
+ ROUTED M2 ( 960000 1270000 ) ( * 1300000 ) ( 950000 * ) ( * 1320000 ) VIA12 
  NEW M1 ( 950000 1320000 ) ( 890000 * ) VIA12 
  NEW M2 ( 890000 1320000 ) ( * 1060000 ) VIA12 
  NEW M1 ( 890000 1060000 ) ( 810000 * ) VIA12 ;
- net58
  ( input1_Pad a ) ( Split_62_n155 a )
+ ROUTED M1 ( 750000 80000 ) ( 930000 * ) VIA12 
  NEW M2 ( 930000 80000 ) ( * 420000 ) ( 940000 * ) ;
- net59
  ( input2_Pad a ) ( Split_63_n156 a )
+ ROUTED M2 ( 1370000 420000 ) ( * 390000 ) ( 1360000 * ) ( * 80000 ) VIA12 
  NEW M1 ( 1360000 80000 ) ( 1290000 * ) ;
- net60
  ( output1_Pad a ) ( DFFT_51_output1 q )
+ ROUTED M2 ( 430000 380000 ) ( * 80000 ) VIA12 
  NEW M1 ( 430000 80000 ) ( 210000 * ) ;
- net61
  ( DFFT_31__FBL_n124 q ) ( Split_76_n169 a )
+ ROUTED M2 ( 790000 1100000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 790000 1090000 ) ( 580000 * ) VIA12 
  NEW M2 ( 580000 1090000 ) ( * 850000 ) ( 590000 * ) ;
- net62
  ( DFFT_32__FBL_n125 q ) ( Split_78_n171 a )
+ ROUTED M2 ( 1440000 1100000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 1440000 1090000 ) ( 1900000 * ) VIA12 
  NEW M2 ( 1900000 1090000 ) ( * 1060000 ) ;
- net63
  ( AND2T_18_n24 b ) ( DFFT_37__FPB_n130 q )
+ ROUTED M2 ( 1000000 560000 ) VIA12 
  NEW M1 ( 1000000 560000 ) ( 910000 * ) VIA12 
  NEW M2 ( 910000 560000 ) ( * 520000 ) VIA12 
  NEW M1 ( 910000 520000 ) ( 840000 * ) VIA12 ;
- net64
  ( OR2T_23_n29 b ) ( DFFT_38__FPB_n131 q )
+ ROUTED M2 ( 1020000 710000 ) ( * 790000 ) VIA12 
  NEW M1 ( 1020000 790000 ) ( 800000 * ) VIA12 
  NEW M2 ( 800000 790000 ) ( * 750000 ) ( 810000 * ) ;
- net65
  ( DFFT_47__FPB_n140 q ) ( DFFT_48__FPB_n141 a )
+ ROUTED M2 ( 660000 380000 ) ( * 370000 ) VIA12 
  NEW M1 ( 660000 370000 ) ( 420000 * ) VIA12 
  NEW M2 ( 420000 370000 ) ( * 520000 ) ( 430000 * ) ;
- net66
  ( DFFT_39__FPB_n132 q ) ( DFFT_40__FPB_n133 a )
+ ROUTED M2 ( 1640000 520000 ) VIA12 
  NEW M1 ( 1640000 520000 ) ( 1550000 * ) VIA12 ;
- net67
  ( DFFT_48__FPB_n141 q ) ( DFFT_49__FPB_n142 a )
+ ROUTED M2 ( 800000 380000 ) VIA12 
  NEW M1 ( 800000 380000 ) ( 710000 * ) VIA12 ;
- net68
  ( DFFT_40__FPB_n133 q ) ( DFFT_41__FPB_n134 a )
+ ROUTED M2 ( 1520000 710000 ) ( * 720000 ) VIA12 
  NEW M1 ( 1520000 720000 ) ( 1570000 * ) VIA12 
  NEW M2 ( 1570000 720000 ) ( * 790000 ) VIA12 
  NEW M1 ( 1570000 790000 ) ( 1760000 * ) VIA12 
  NEW M2 ( 1760000 790000 ) ( * 520000 ) VIA12 
  NEW M1 ( 1760000 520000 ) ( 1690000 * ) VIA12 ;
- net69
  ( DFFT_57__FPB_n150 q ) ( DFFT_58__FPB_n151 a )
+ ROUTED M2 ( 710000 1270000 ) VIA12 
  NEW M1 ( 710000 1270000 ) ( 520000 * ) VIA12 ;
- net70
  ( DFFT_49__FPB_n142 q ) ( DFFT_50__FPB_n143 a )
+ ROUTED M2 ( 850000 380000 ) ( * 430000 ) VIA12 
  NEW M1 ( 850000 430000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 430000 ) ( * 380000 ) ( 520000 * ) ;
- net71
  ( DFFT_41__FPB_n134 q ) ( DFFT_42__FPB_n135 a )
+ ROUTED M2 ( 1660000 710000 ) VIA12 
  NEW M1 ( 1660000 710000 ) ( 1570000 * ) VIA12 ;
- net72
  ( DFFT_32__FBL_n125 a ) ( DFFT_33__FPB_n126 q )
+ ROUTED M2 ( 1850000 1060000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 1850000 1070000 ) ( 1600000 * ) VIA12 
  NEW M2 ( 1600000 1070000 ) ( * 1060000 ) ;
- net73
  ( DFFT_58__FPB_n151 q ) ( DFFT_59__FPB_n152 a )
+ ROUTED M2 ( 570000 1270000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 570000 1290000 ) ( 380000 * ) ( * 1270000 ) VIA12 ;
- net74
  ( DFFT_50__FPB_n143 q ) ( DFFT_51_output1 a )
+ ROUTED M2 ( 570000 380000 ) VIA12 
  NEW M1 ( 570000 380000 ) ( 380000 * ) VIA12 ;
- net75
  ( AND2T_24_n30 b ) ( DFFT_42__FPB_n135 q )
+ ROUTED M2 ( 1710000 710000 ) ( * 720000 ) ( 1680000 * ) ( * 970000 ) VIA12 
  NEW M1 ( 1680000 970000 ) ( 750000 * ) VIA12 
  NEW M2 ( 750000 970000 ) ( * 890000 ) ;
- net76
  ( AND2T_9_n15 b ) ( DFFT_34__FPB_n127 q )
+ ROUTED M2 ( 590000 1060000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 590000 1180000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 1180000 ) ( * 1100000 ) ( 450000 * ) ;
- net77
  ( DFFT_59__FPB_n152 q ) ( DFFT_60__FPB_n153 a )
+ ROUTED M2 ( 430000 1270000 ) ( * 1280000 ) VIA12 
  NEW M1 ( 430000 1280000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 1280000 ) ( * 1420000 ) ( 520000 * ) ;
- net78
  ( OR2T_26_n32 b ) ( DFFT_43__FPB_n136 q )
+ ROUTED M2 ( 890000 850000 ) ( * 1050000 ) ( 880000 * ) ( * 1070000 ) VIA12 
  NEW M1 ( 880000 1070000 ) ( 1370000 * ) VIA12 
  NEW M2 ( 1370000 1070000 ) ( * 890000 ) ( 1360000 * ) ;
- net79
  ( AND2T_11_n17 b ) ( DFFT_35__FPB_n128 q )
+ ROUTED M2 ( 1690000 1310000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 1690000 1300000 ) ( 1830000 * ) VIA12 
  NEW M2 ( 1830000 1300000 ) ( * 1270000 ) ;
- net80
  ( DFFT_60__FPB_n153 q ) ( DFFT_61_state_obs0 a )
+ ROUTED M2 ( 570000 1420000 ) VIA12 
  NEW M1 ( 570000 1420000 ) ( 380000 * ) VIA12 ;
- net81
  ( DFFT_52__FPB_n145 q ) ( DFFT_53__FPB_n146 a )
+ ROUTED M2 ( 1080000 1420000 ) ( * 1280000 ) VIA12 
  NEW M1 ( 1080000 1280000 ) ( 1420000 * ) VIA12 
  NEW M2 ( 1420000 1280000 ) ( * 1270000 ) ;
- net82
  ( DFFT_44__FPB_n137 q ) ( DFFT_45__FPB_n138 a )
+ ROUTED M2 ( 1380000 710000 ) ( * 520000 ) ( 1410000 * ) ;
- net83
  ( AND2T_15_n21 b ) ( DFFT_36__FPB_n129 q )
+ ROUTED M2 ( 1270000 560000 ) ( * 550000 ) ( 1280000 * ) ( * 510000 ) VIA12 
  NEW M1 ( 1280000 510000 ) ( 1530000 * ) VIA12 
  NEW M2 ( 1530000 510000 ) ( * 380000 ) ;
- net84
  ( DFFT_53__FPB_n146 q ) ( DFFT_54__FPB_n147 a )
+ ROUTED M2 ( 1130000 1420000 ) VIA12 
  NEW M1 ( 1130000 1420000 ) ( 940000 * ) VIA12 ;
- net85
  ( AND2T_28_n34 b ) ( DFFT_45__FPB_n138 q )
+ ROUTED M2 ( 1290000 1460000 ) ( * 1430000 ) ( 1280000 * ) ( * 1400000 ) VIA12 
  NEW M1 ( 1280000 1400000 ) ( 1290000 * ) ( * 1390000 ) ( 1360000 * ) ( * 1380000 ) ( 1380000 * ) VIA12 
  NEW M2 ( 1380000 1380000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1380000 860000 ) ( 1440000 * ) VIA12 
  NEW M2 ( 1440000 860000 ) ( * 710000 ) ( 1430000 * ) ;
- net86
  ( DFFT_54__FPB_n147 q ) ( DFFT_55__FPB_n148 a )
+ ROUTED M2 ( 990000 1420000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 990000 1440000 ) ( 810000 * ) VIA12 
  NEW M2 ( 810000 1440000 ) ( * 1420000 ) ( 800000 * ) ;
- net87
  ( AND2T_30_n36 b ) ( DFFT_46__FPB_n139 q )
+ ROUTED M2 ( 870000 1310000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 870000 1300000 ) ( 1010000 * ) VIA12 
  NEW M2 ( 1010000 1300000 ) ( * 1270000 ) ;
- net88
  ( DFFT_55__FPB_n148 q ) ( DFFT_56_state_obs1 a )
+ ROUTED M2 ( 850000 1420000 ) VIA12 
  NEW M1 ( 850000 1420000 ) ( 660000 * ) VIA12 ;
- net89
  ( state_obs0_Pad a ) ( DFFT_61_state_obs0 q )
+ ROUTED M1 ( 300000 1780000 ) ( 420000 * ) VIA12 
  NEW M2 ( 420000 1780000 ) ( * 1420000 ) ( 430000 * ) ;
- net90
  ( state_obs1_Pad a ) ( DFFT_56_state_obs1 q )
+ ROUTED M1 ( 820000 1780000 ) ( 720000 * ) VIA12 
  NEW M2 ( 720000 1780000 ) ( * 1420000 ) ( 710000 * ) ;
- net91
  ( SplitCLK_0_117 q0 ) ( SplitCLK_0_80 a )
+ ROUTED M2 ( 1030000 1000000 ) ( * 980000 ) VIA12 
  NEW M1 ( 1030000 980000 ) ( 1360000 * ) VIA12 
  NEW M2 ( 1360000 980000 ) ( * 960000 ) ;
- net92
  ( SplitCLK_0_117 q1 ) ( SplitCLK_2_106 a )
+ ROUTED M2 ( 1010000 1000000 ) VIA12 
  NEW M1 ( 1010000 1000000 ) ( 680000 * ) VIA12 ;
- net93
  ( SplitCLK_2_116 q0 ) ( DFFT_57__FPB_n150 clk )
+ ROUTED M2 ( 660000 1310000 ) VIA12 
  NEW M1 ( 660000 1310000 ) ( 740000 * ) VIA12 
  NEW M2 ( 740000 1310000 ) ( * 1350000 ) ;
- net94
  ( SplitCLK_2_115 q0 ) ( DFFT_48__FPB_n141 clk )
+ ROUTED M2 ( 660000 420000 ) ( * 440000 ) ( 680000 * ) ( * 450000 ) ( 690000 * ) ;
- net95
  ( SplitCLK_2_114 q0 ) ( DFFT_38__FPB_n131 clk )
+ ROUTED M2 ( 970000 750000 ) ( * 770000 ) ( 990000 * ) ( * 780000 ) ( 1000000 * ) ;
- net96
  ( SplitCLK_2_113 q0 ) ( DFFT_36__FPB_n129 clk )
+ ROUTED M2 ( 1480000 420000 ) ( * 440000 ) ( 1500000 * ) ( * 450000 ) ( 1510000 * ) ;
- net97
  ( SplitCLK_2_112 q0 ) ( DFFT_33__FPB_n126 clk )
+ ROUTED M2 ( 1550000 1100000 ) ( * 1160000 ) ( 1570000 * ) ( * 1170000 ) ( 1580000 * ) ;
- net98
  ( SplitCLK_2_111 q0 ) ( NOTT_14_n20 clk )
+ ROUTED M2 ( 1050000 380000 ) ( * 390000 ) ( 1070000 * ) ( * 450000 ) ( 1080000 * ) ;
- net99
  ( SplitCLK_2_110 q0 ) ( AND2T_19_n25 clk )
+ ROUTED M2 ( 380000 890000 ) ( * 950000 ) ( 400000 * ) ( * 960000 ) ( 410000 * ) ;
- net100
  ( SplitCLK_2_109 q0 ) ( AND2T_13_n19 clk )
+ ROUTED M2 ( 1010000 1100000 ) ( * 1160000 ) ( 1030000 * ) ( * 1170000 ) ( 1040000 * ) ;
- net101
  ( SplitCLK_2_108 q0 ) ( DFFT_51_output1 clk )
+ ROUTED M2 ( 380000 420000 ) ( * 440000 ) ( 400000 * ) ( * 450000 ) ( 410000 * ) ;
- net102
  ( SplitCLK_2_107 q0 ) ( AND2T_9_n15 clk )
+ ROUTED M2 ( 380000 1100000 ) ( * 1160000 ) ( 400000 * ) ( * 1170000 ) ( 410000 * ) ;
- net103
  ( SplitCLK_2_106 q1 ) ( SplitCLK_6_93 a )
+ ROUTED M2 ( 660000 960000 ) ( * 1260000 ) ( 670000 * ) ( * 1290000 ) ( 690000 * ) ( * 1350000 ) VIA12 
  NEW M1 ( 690000 1350000 ) ( 660000 * ) VIA12 ;
- net104
  ( SplitCLK_2_106 q0 ) ( SplitCLK_4_105 a )
+ ROUTED M2 ( 600000 820000 ) ( * 960000 ) VIA12 
  NEW M1 ( 600000 960000 ) ( 680000 * ) VIA12 ;
- net105
  ( SplitCLK_4_105 q1 ) ( SplitCLK_0_99 a )
+ ROUTED M2 ( 620000 780000 ) VIA12 
  NEW M1 ( 620000 780000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 780000 ) ( * 740000 ) VIA12 
  NEW M1 ( 700000 740000 ) ( 820000 * ) VIA12 
  NEW M2 ( 820000 740000 ) ( * 780000 ) ( 810000 * ) ;
- net106
  ( SplitCLK_4_105 q0 ) ( SplitCLK_4_104 a )
+ ROUTED M2 ( 450000 660000 ) ( * 780000 ) VIA12 
  NEW M1 ( 450000 780000 ) ( 600000 * ) VIA12 ;
- net107
  ( SplitCLK_4_104 q0 ) ( SplitCLK_6_101 a )
+ ROUTED M2 ( 420000 780000 ) ( * 620000 ) ( 450000 * ) ;
- net108
  ( SplitCLK_4_104 q1 ) ( SplitCLK_2_103 a )
+ ROUTED M2 ( 470000 620000 ) ( * 630000 ) VIA12 
  NEW M1 ( 470000 630000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 630000 ) ( * 690000 ) VIA12 
  NEW M1 ( 500000 690000 ) ( 610000 * ) VIA12 
  NEW M2 ( 610000 690000 ) ( * 490000 ) VIA12 
  NEW M1 ( 610000 490000 ) ( 530000 * ) VIA12 ;
- net109
  ( SplitCLK_2_103 q0 ) ( SplitCLK_2_108 a )
+ ROUTED M2 ( 410000 490000 ) ( * 480000 ) VIA12 
  NEW M1 ( 410000 480000 ) ( 520000 * ) VIA12 
  NEW M2 ( 520000 480000 ) ( * 450000 ) ( 530000 * ) ;
- net110
  ( SplitCLK_2_103 q1 ) ( SplitCLK_4_102 a )
+ ROUTED M2 ( 450000 490000 ) VIA12 
  NEW M1 ( 450000 490000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 490000 ) ( * 450000 ) ;
- net111
  ( SplitCLK_4_102 q1 ) ( DFFT_50__FPB_n143 clk )
+ ROUTED M2 ( 470000 450000 ) ( * 420000 ) VIA12 
  NEW M1 ( 470000 420000 ) ( 520000 * ) VIA12 ;
- net112
  ( SplitCLK_4_102 q0 ) ( DFFT_47__FPB_n140 clk )
+ ROUTED M2 ( 380000 560000 ) ( * 530000 ) VIA12 
  NEW M1 ( 380000 530000 ) ( 300000 * ) VIA12 
  NEW M2 ( 300000 530000 ) ( * 460000 ) VIA12 
  NEW M1 ( 300000 460000 ) ( 450000 * ) VIA12 
  NEW M2 ( 450000 460000 ) ( * 450000 ) ;
- net113
  ( SplitCLK_6_101 q1 ) ( SplitCLK_2_110 a )
+ ROUTED M2 ( 410000 1000000 ) ( * 990000 ) ( 430000 * ) ( * 820000 ) ( 440000 * ) ;
- net114
  ( SplitCLK_6_101 q0 ) ( SplitCLK_4_100 a )
+ ROUTED M2 ( 420000 820000 ) ( * 810000 ) VIA12 
  NEW M1 ( 420000 810000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 810000 ) ( * 660000 ) ;
- net115
  ( SplitCLK_4_100 q0 ) ( AND2T_21_n27 clk )
+ ROUTED M2 ( 510000 620000 ) ( * 650000 ) VIA12 
  NEW M1 ( 510000 650000 ) ( 480000 * ) VIA12 
  NEW M2 ( 480000 650000 ) ( * 750000 ) ( 490000 * ) ;
- net116
  ( SplitCLK_4_100 q1 ) ( OR2T_20_n26 clk )
+ ROUTED M2 ( 530000 620000 ) ( * 560000 ) VIA12 
  NEW M1 ( 530000 560000 ) ( 590000 * ) VIA12 ;
- net117
  ( SplitCLK_0_99 q0 ) ( SplitCLK_4_96 a )
+ ROUTED M2 ( 850000 820000 ) VIA12 
  NEW M1 ( 850000 820000 ) ( 810000 * ) VIA12 ;
- net118
  ( SplitCLK_0_99 q1 ) ( SplitCLK_4_98 a )
+ ROUTED M2 ( 740000 490000 ) ( * 820000 ) VIA12 
  NEW M1 ( 740000 820000 ) ( 790000 * ) VIA12 ;
- net119
  ( SplitCLK_4_98 q0 ) ( SplitCLK_2_115 a )
+ ROUTED M2 ( 690000 490000 ) ( * 470000 ) VIA12 
  NEW M1 ( 690000 470000 ) ( 740000 * ) ( * 450000 ) VIA12 ;
- net120
  ( SplitCLK_4_98 q1 ) ( SplitCLK_4_97 a )
+ ROUTED M2 ( 760000 450000 ) ( * 490000 ) VIA12 
  NEW M1 ( 760000 490000 ) ( 790000 * ) VIA12 ;
- net121
  ( SplitCLK_4_97 q0 ) ( DFFT_37__FPB_n130 clk )
+ ROUTED M2 ( 790000 450000 ) ( * 480000 ) VIA12 
  NEW M1 ( 790000 480000 ) ( 870000 * ) VIA12 
  NEW M2 ( 870000 480000 ) ( * 560000 ) VIA12 
  NEW M1 ( 870000 560000 ) ( 790000 * ) VIA12 ;
- net122
  ( SplitCLK_4_97 q1 ) ( DFFT_49__FPB_n142 clk )
+ ROUTED M2 ( 800000 420000 ) ( * 450000 ) ( 810000 * ) ;
- net123
  ( SplitCLK_4_96 q1 ) ( SplitCLK_4_94 a )
+ ROUTED M2 ( 870000 780000 ) ( * 820000 ) VIA12 
  NEW M1 ( 870000 820000 ) ( 910000 * ) VIA12 ;
- net124
  ( SplitCLK_4_96 q0 ) ( SplitCLK_4_95 a )
+ ROUTED M2 ( 730000 820000 ) ( * 800000 ) VIA12 
  NEW M1 ( 730000 800000 ) ( 850000 * ) VIA12 
  NEW M2 ( 850000 800000 ) ( * 780000 ) ;
- net125
  ( SplitCLK_4_95 q0 ) ( OR2T_22_n28 clk )
+ ROUTED M2 ( 720000 750000 ) ( * 780000 ) ( 730000 * ) ;
- net126
  ( SplitCLK_4_95 q1 ) ( OR2T_23_n29 clk )
+ ROUTED M2 ( 750000 780000 ) ( * 750000 ) VIA12 
  NEW M1 ( 750000 750000 ) ( 880000 * ) VIA12 ;
- net127
  ( SplitCLK_4_94 q1 ) ( AND2T_18_n24 clk )
+ ROUTED M2 ( 930000 780000 ) ( * 560000 ) ;
- net128
  ( SplitCLK_4_94 q0 ) ( DFFT_43__FPB_n136 clk )
+ ROUTED M2 ( 840000 890000 ) ( * 880000 ) VIA12 
  NEW M1 ( 840000 880000 ) ( 760000 * ) VIA12 
  NEW M2 ( 760000 880000 ) ( * 780000 ) VIA12 
  NEW M1 ( 760000 780000 ) ( 910000 * ) VIA12 ;
- net129
  ( SplitCLK_6_93 q0 ) ( SplitCLK_0_86 a )
+ ROUTED M2 ( 660000 1390000 ) ( * 1360000 ) ( 670000 * ) ( * 1300000 ) VIA12 
  NEW M1 ( 670000 1300000 ) ( 790000 * ) VIA12 
  NEW M2 ( 790000 1300000 ) ( * 1350000 ) ( 800000 * ) ;
- net130
  ( SplitCLK_6_93 q1 ) ( SplitCLK_2_92 a )
+ ROUTED M2 ( 680000 1390000 ) VIA12 
  NEW M1 ( 680000 1390000 ) ( 600000 * ) VIA12 ;
- net131
  ( SplitCLK_2_92 q1 ) ( SplitCLK_6_89 a )
+ ROUTED M2 ( 580000 1350000 ) VIA12 
  NEW M1 ( 580000 1350000 ) ( 450000 * ) VIA12 ;
- net132
  ( SplitCLK_2_92 q0 ) ( SplitCLK_4_91 a )
+ ROUTED M2 ( 540000 1210000 ) ( * 1220000 ) VIA12 
  NEW M1 ( 540000 1220000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 1220000 ) ( * 1350000 ) ;
- net133
  ( SplitCLK_4_91 q0 ) ( SplitCLK_2_107 a )
+ ROUTED M2 ( 410000 1210000 ) ( * 1190000 ) VIA12 
  NEW M1 ( 410000 1190000 ) ( 530000 * ) VIA12 
  NEW M2 ( 530000 1190000 ) ( * 1170000 ) ( 540000 * ) ;
- net134
  ( SplitCLK_4_91 q1 ) ( SplitCLK_4_90 a )
+ ROUTED M2 ( 540000 1000000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 540000 1050000 ) ( 640000 * ) VIA12 
  NEW M2 ( 640000 1050000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 640000 1170000 ) ( 560000 * ) VIA12 ;
- net135
  ( SplitCLK_4_90 q0 ) ( DFFT_31__FBL_n124 clk )
+ ROUTED M2 ( 540000 960000 ) ( * 890000 ) ;
- net136
  ( SplitCLK_4_90 q1 ) ( DFFT_34__FPB_n127 clk )
+ ROUTED M2 ( 540000 1100000 ) ( * 1090000 ) ( 550000 * ) ( * 960000 ) ( 560000 * ) ;
- net137
  ( SplitCLK_6_89 q0 ) ( SplitCLK_4_87 a )
+ ROUTED M2 ( 520000 1390000 ) VIA12 
  NEW M1 ( 520000 1390000 ) ( 450000 * ) VIA12 ;
- net138
  ( SplitCLK_6_89 q1 ) ( SplitCLK_4_88 a )
+ ROUTED M2 ( 470000 1390000 ) ( * 1400000 ) VIA12 
  NEW M1 ( 470000 1400000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 1400000 ) ( * 1390000 ) ;
- net139
  ( SplitCLK_4_88 q0 ) ( DFFT_61_state_obs0 clk )
+ ROUTED M2 ( 380000 1350000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 380000 1380000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 1380000 ) ( * 1460000 ) VIA12 
  NEW M1 ( 460000 1460000 ) ( 380000 * ) VIA12 ;
- net140
  ( SplitCLK_4_88 q1 ) ( DFFT_59__FPB_n152 clk )
+ ROUTED M2 ( 380000 1310000 ) ( * 1320000 ) ( 390000 * ) ( * 1350000 ) ( 400000 * ) ;
- net141
  ( SplitCLK_4_87 q0 ) ( DFFT_60__FPB_n153 clk )
+ ROUTED M2 ( 520000 1350000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 520000 1380000 ) ( 610000 * ) VIA12 
  NEW M2 ( 610000 1380000 ) ( * 1460000 ) VIA12 
  NEW M1 ( 610000 1460000 ) ( 520000 * ) VIA12 ;
- net142
  ( SplitCLK_4_87 q1 ) ( DFFT_58__FPB_n151 clk )
+ ROUTED M2 ( 520000 1310000 ) ( * 1320000 ) ( 530000 * ) ( * 1350000 ) ( 540000 * ) ;
- net143
  ( SplitCLK_0_86 q0 ) ( SplitCLK_0_83 a )
+ ROUTED M2 ( 800000 1390000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 800000 1380000 ) ( 720000 * ) ( * 1360000 ) ( 860000 * ) ( * 1350000 ) VIA12 ;
- net144
  ( SplitCLK_0_86 q1 ) ( SplitCLK_4_85 a )
+ ROUTED M2 ( 780000 1390000 ) ( * 1220000 ) ( 770000 * ) ( * 1210000 ) ( 760000 * ) ;
- net145
  ( SplitCLK_4_85 q0 ) ( SplitCLK_2_116 a )
+ ROUTED M2 ( 740000 1390000 ) ( * 1360000 ) ( 730000 * ) ( * 1170000 ) ( 760000 * ) ;
- net146
  ( SplitCLK_4_85 q1 ) ( SplitCLK_4_84 a )
+ ROUTED M2 ( 700000 1210000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 700000 1200000 ) ( 780000 * ) VIA12 
  NEW M2 ( 780000 1200000 ) ( * 1170000 ) ;
- net147
  ( SplitCLK_4_84 q1 ) ( AND2T_30_n36 clk )
+ ROUTED M2 ( 720000 1170000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 720000 1290000 ) ( 800000 * ) ( * 1310000 ) VIA12 ;
- net148
  ( SplitCLK_4_84 q0 ) ( AND2T_24_n30 clk )
+ ROUTED M2 ( 680000 890000 ) ( * 950000 ) ( 690000 * ) ( * 1170000 ) ( 700000 * ) ;
- net149
  ( SplitCLK_0_83 q1 ) ( SplitCLK_4_81 a )
+ ROUTED M2 ( 940000 1390000 ) VIA12 
  NEW M1 ( 940000 1390000 ) ( 840000 * ) VIA12 ;
- net150
  ( SplitCLK_0_83 q0 ) ( SplitCLK_0_82 a )
+ ROUTED M2 ( 750000 1490000 ) ( * 1480000 ) VIA12 
  NEW M1 ( 750000 1480000 ) ( 860000 * ) VIA12 
  NEW M2 ( 860000 1480000 ) ( * 1390000 ) ;
- net151
  ( SplitCLK_0_82 q0 ) ( DFFT_56_state_obs1 clk )
+ ROUTED M2 ( 660000 1460000 ) ( * 1530000 ) VIA12 
  NEW M1 ( 660000 1530000 ) ( 750000 * ) VIA12 ;
- net152
  ( SplitCLK_0_82 q1 ) ( DFFT_55__FPB_n148 clk )
+ ROUTED M2 ( 730000 1530000 ) ( * 1460000 ) VIA12 
  NEW M1 ( 730000 1460000 ) ( 800000 * ) VIA12 ;
- net153
  ( SplitCLK_4_81 q0 ) ( DFFT_54__FPB_n147 clk )
+ ROUTED M2 ( 940000 1350000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 940000 1380000 ) ( 1020000 * ) VIA12 
  NEW M2 ( 1020000 1380000 ) ( * 1460000 ) VIA12 
  NEW M1 ( 1020000 1460000 ) ( 940000 * ) VIA12 ;
- net154
  ( SplitCLK_4_81 q1 ) ( DFFT_46__FPB_n139 clk )
+ ROUTED M2 ( 960000 1350000 ) ( * 1310000 ) ;
- net155
  ( SplitCLK_0_80 q0 ) ( SplitCLK_6_67 a )
+ ROUTED M2 ( 1360000 1000000 ) ( * 1170000 ) ( 1370000 * ) ;
- net156
  ( SplitCLK_0_80 q1 ) ( SplitCLK_4_79 a )
+ ROUTED M2 ( 1340000 1000000 ) ( * 660000 ) ;
- net157
  ( SplitCLK_4_79 q1 ) ( SplitCLK_0_73 a )
+ ROUTED M2 ( 1550000 620000 ) VIA12 
  NEW M1 ( 1550000 620000 ) ( 1360000 * ) VIA12 ;
- net158
  ( SplitCLK_4_79 q0 ) ( SplitCLK_2_78 a )
+ ROUTED M2 ( 1340000 620000 ) ( * 610000 ) ( 1330000 * ) ( * 430000 ) VIA12 
  NEW M1 ( 1330000 430000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 430000 ) ( * 660000 ) ( 1220000 * ) ;
- net159
  ( SplitCLK_2_78 q1 ) ( SplitCLK_0_75 a )
+ ROUTED M2 ( 1200000 620000 ) VIA12 
  NEW M1 ( 1200000 620000 ) ( 1160000 * ) VIA12 ;
- net160
  ( SplitCLK_2_78 q0 ) ( SplitCLK_4_77 a )
+ ROUTED M2 ( 1140000 490000 ) ( * 460000 ) ( 1150000 * ) ( * 400000 ) VIA12 
  NEW M1 ( 1150000 400000 ) ( 1300000 * ) VIA12 
  NEW M2 ( 1300000 400000 ) ( * 620000 ) VIA12 
  NEW M1 ( 1300000 620000 ) ( 1220000 * ) VIA12 ;
- net161
  ( SplitCLK_4_77 q0 ) ( SplitCLK_2_111 a )
+ ROUTED M2 ( 1080000 490000 ) ( * 480000 ) VIA12 
  NEW M1 ( 1080000 480000 ) ( 1000000 * ) VIA12 
  NEW M2 ( 1000000 480000 ) ( * 450000 ) VIA12 
  NEW M1 ( 1000000 450000 ) ( 1140000 * ) VIA12 ;
- net162
  ( SplitCLK_4_77 q1 ) ( SplitCLK_4_76 a )
+ ROUTED M2 ( 1160000 450000 ) ( * 490000 ) VIA12 
  NEW M1 ( 1160000 490000 ) ( 1200000 * ) VIA12 ;
- net163
  ( SplitCLK_4_76 q0 ) ( AND2T_15_n21 clk )
+ ROUTED M2 ( 1200000 450000 ) ( * 480000 ) ( 1190000 * ) ( * 560000 ) ( 1200000 * ) ;
- net164
  ( SplitCLK_4_76 q1 ) ( NOTT_17_n23 clk )
+ ROUTED M2 ( 1210000 380000 ) ( * 390000 ) ( 1220000 * ) ( * 450000 ) ;
- net165
  ( SplitCLK_0_75 q0 ) ( SplitCLK_2_114 a )
+ ROUTED M2 ( 1000000 820000 ) ( * 810000 ) VIA12 
  NEW M1 ( 1000000 810000 ) ( 1160000 * ) VIA12 
  NEW M2 ( 1160000 810000 ) ( * 660000 ) ;
- net166
  ( SplitCLK_0_75 q1 ) ( SplitCLK_4_74 a )
+ ROUTED M2 ( 1260000 660000 ) VIA12 
  NEW M1 ( 1260000 660000 ) ( 1140000 * ) VIA12 ;
- net167
  ( SplitCLK_4_74 q0 ) ( AND2T_16_n22 clk )
+ ROUTED M2 ( 1110000 750000 ) ( * 740000 ) VIA12 
  NEW M1 ( 1110000 740000 ) ( 1250000 * ) VIA12 
  NEW M2 ( 1250000 740000 ) ( * 620000 ) ( 1260000 * ) ;
- net168
  ( SplitCLK_4_74 q1 ) ( DFFT_44__FPB_n137 clk )
+ ROUTED M2 ( 1280000 620000 ) ( * 600000 ) VIA12 
  NEW M1 ( 1280000 600000 ) ( 1350000 * ) VIA12 
  NEW M2 ( 1350000 600000 ) ( * 560000 ) ( 1360000 * ) ;
- net169
  ( SplitCLK_0_73 q0 ) ( SplitCLK_6_70 a )
+ ROUTED M2 ( 1530000 780000 ) ( * 770000 ) ( 1540000 * ) ( * 660000 ) ( 1550000 * ) ;
- net170
  ( SplitCLK_0_73 q1 ) ( SplitCLK_2_72 a )
+ ROUTED M2 ( 1530000 660000 ) ( * 650000 ) VIA12 
  NEW M1 ( 1530000 650000 ) ( 1610000 * ) VIA12 
  NEW M2 ( 1610000 650000 ) ( * 490000 ) ( 1620000 * ) ;
- net171
  ( SplitCLK_2_72 q0 ) ( SplitCLK_2_113 a )
+ ROUTED M2 ( 1510000 490000 ) ( * 470000 ) VIA12 
  NEW M1 ( 1510000 470000 ) ( 1620000 * ) ( * 450000 ) VIA12 ;
- net172
  ( SplitCLK_2_72 q1 ) ( SplitCLK_4_71 a )
+ ROUTED M2 ( 1540000 490000 ) ( * 480000 ) VIA12 
  NEW M1 ( 1540000 480000 ) ( 1600000 * ) VIA12 
  NEW M2 ( 1600000 480000 ) ( * 450000 ) ;
- net173
  ( SplitCLK_4_71 q1 ) ( NOTT_12_n18 clk )
+ ROUTED M2 ( 1560000 450000 ) ( * 380000 ) VIA12 
  NEW M1 ( 1560000 380000 ) ( 1620000 * ) VIA12 ;
- net174
  ( SplitCLK_4_71 q0 ) ( DFFT_39__FPB_n132 clk )
+ ROUTED M2 ( 1500000 560000 ) ( * 550000 ) ( 1510000 * ) ( * 500000 ) ( 1520000 * ) ( * 450000 ) VIA12 
  NEW M1 ( 1520000 450000 ) ( 1540000 * ) VIA12 ;
- net175
  ( SplitCLK_6_70 q0 ) ( SplitCLK_4_68 a )
+ ROUTED M2 ( 1530000 820000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 1530000 1150000 ) ( 1640000 * ) VIA12 
  NEW M2 ( 1640000 1150000 ) ( * 820000 ) ;
- net176
  ( SplitCLK_6_70 q1 ) ( SplitCLK_4_69 a )
+ ROUTED M2 ( 1550000 820000 ) VIA12 
  NEW M1 ( 1550000 820000 ) ( 1450000 * ) VIA12 ;
- net177
  ( SplitCLK_4_69 q1 ) ( DFFT_41__FPB_n134 clk )
+ ROUTED M2 ( 1470000 780000 ) ( * 750000 ) VIA12 
  NEW M1 ( 1470000 750000 ) ( 1520000 * ) VIA12 ;
- net178
  ( SplitCLK_4_69 q0 ) ( DFFT_45__FPB_n138 clk )
+ ROUTED M2 ( 1380000 750000 ) ( * 780000 ) VIA12 
  NEW M1 ( 1380000 780000 ) ( 1450000 * ) VIA12 ;
- net179
  ( SplitCLK_4_68 q0 ) ( DFFT_40__FPB_n133 clk )
+ ROUTED M2 ( 1640000 780000 ) ( * 560000 ) ;
- net180
  ( SplitCLK_4_68 q1 ) ( DFFT_42__FPB_n135 clk )
+ ROUTED M2 ( 1660000 780000 ) ( * 750000 ) ;
- net181
  ( SplitCLK_6_67 q0 ) ( SplitCLK_4_60 a )
+ ROUTED M2 ( 1680000 1210000 ) ( * 1190000 ) VIA12 
  NEW M1 ( 1680000 1190000 ) ( 1370000 * ) VIA12 
  NEW M2 ( 1370000 1190000 ) ( * 1210000 ) ;
- net182
  ( SplitCLK_6_67 q1 ) ( SplitCLK_6_66 a )
+ ROUTED M2 ( 1390000 1210000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 1390000 1200000 ) ( 1250000 * ) VIA12 
  NEW M2 ( 1250000 1200000 ) ( * 1170000 ) ;
- net183
  ( SplitCLK_6_66 q1 ) ( SplitCLK_6_63 a )
+ ROUTED M2 ( 1270000 1210000 ) ( * 1400000 ) VIA12 
  NEW M1 ( 1270000 1400000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 1400000 ) ( * 1350000 ) ( 1220000 * ) ;
- net184
  ( SplitCLK_6_66 q0 ) ( SplitCLK_4_65 a )
+ ROUTED M2 ( 1310000 1210000 ) VIA12 
  NEW M1 ( 1310000 1210000 ) ( 1250000 * ) VIA12 ;
- net185
  ( SplitCLK_4_65 q0 ) ( SplitCLK_2_109 a )
+ ROUTED M2 ( 1310000 1170000 ) ( * 1190000 ) VIA12 
  NEW M1 ( 1310000 1190000 ) ( 1040000 * ) ( * 1210000 ) VIA12 ;
- net186
  ( SplitCLK_4_65 q1 ) ( SplitCLK_4_64 a )
+ ROUTED M2 ( 1280000 1000000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 1280000 1170000 ) ( 1330000 * ) VIA12 ;
- net187
  ( SplitCLK_4_64 q1 ) ( OR2T_26_n32 clk )
+ ROUTED M2 ( 1300000 960000 ) ( * 890000 ) VIA12 
  NEW M1 ( 1300000 890000 ) ( 1430000 * ) VIA12 ;
- net188
  ( SplitCLK_4_64 q0 ) ( NOTT_25_n31 clk )
+ ROUTED M2 ( 1280000 960000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1280000 860000 ) ( 1200000 * ) VIA12 
  NEW M2 ( 1200000 860000 ) ( * 850000 ) ;
- net189
  ( SplitCLK_6_63 q0 ) ( SplitCLK_4_61 a )
+ ROUTED M2 ( 1280000 1390000 ) VIA12 
  NEW M1 ( 1280000 1390000 ) ( 1220000 * ) VIA12 ;
- net190
  ( SplitCLK_6_63 q1 ) ( SplitCLK_4_62 a )
+ ROUTED M2 ( 1240000 1390000 ) ( * 1470000 ) VIA12 
  NEW M1 ( 1240000 1470000 ) ( 1170000 * ) VIA12 
  NEW M2 ( 1170000 1470000 ) ( * 1390000 ) ( 1160000 * ) ;
- net191
  ( SplitCLK_4_62 q1 ) ( NOTT_10_n16 clk )
+ ROUTED M2 ( 1170000 1060000 ) ( * 1090000 ) ( 1180000 * ) ( * 1350000 ) ;
- net192
  ( SplitCLK_4_62 q0 ) ( DFFT_53__FPB_n146 clk )
+ ROUTED M2 ( 1080000 1460000 ) ( * 1430000 ) VIA12 
  NEW M1 ( 1080000 1430000 ) ( 1250000 * ) VIA12 
  NEW M2 ( 1250000 1430000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 1250000 1350000 ) ( 1160000 * ) VIA12 ;
- net193
  ( SplitCLK_4_61 q0 ) ( NOTT_8_n14 clk )
+ ROUTED M2 ( 1280000 1350000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 1280000 1300000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 1300000 ) ( * 1270000 ) ;
- net194
  ( SplitCLK_4_61 q1 ) ( AND2T_28_n34 clk )
+ ROUTED M2 ( 1220000 1460000 ) ( * 1450000 ) VIA12 
  NEW M1 ( 1220000 1450000 ) ( 1300000 * ) VIA12 
  NEW M2 ( 1300000 1450000 ) ( * 1350000 ) ;
- net195
  ( SplitCLK_4_60 q0 ) ( SplitCLK_0_57 a )
+ ROUTED M2 ( 1680000 1170000 ) VIA12 
  NEW M1 ( 1680000 1170000 ) ( 1640000 * ) VIA12 ;
- net196
  ( SplitCLK_4_60 q1 ) ( SplitCLK_4_59 a )
+ ROUTED M2 ( 1700000 1170000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1700000 1210000 ) ( 1740000 * ) VIA12 ;
- net197
  ( SplitCLK_4_59 q0 ) ( SplitCLK_2_112 a )
+ ROUTED M2 ( 1580000 1210000 ) ( * 1220000 ) VIA12 
  NEW M1 ( 1580000 1220000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 1220000 ) ( * 1170000 ) ( 1740000 * ) ;
- net198
  ( SplitCLK_4_59 q1 ) ( SplitCLK_4_58 a )
+ ROUTED M2 ( 1760000 1170000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1760000 1210000 ) ( 1800000 * ) VIA12 ;
- net199
  ( SplitCLK_4_58 q0 ) ( AND2T_29_n35 clk )
+ ROUTED M2 ( 1690000 1100000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 1690000 1170000 ) ( 1800000 * ) VIA12 ;
- net200
  ( SplitCLK_4_58 q1 ) ( OR2T_27_n33 clk )
+ ROUTED M2 ( 1700000 890000 ) ( * 900000 ) VIA12 
  NEW M1 ( 1700000 900000 ) ( 1820000 * ) VIA12 
  NEW M2 ( 1820000 900000 ) ( * 1170000 ) ;
- net201
  ( SplitCLK_0_57 q1 ) ( SplitCLK_4_55 a )
+ ROUTED M2 ( 1860000 1210000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 1860000 1250000 ) ( 1630000 * ) VIA12 
  NEW M2 ( 1630000 1250000 ) ( * 1210000 ) ( 1620000 * ) ;
- net202
  ( SplitCLK_0_57 q0 ) ( SplitCLK_0_56 a )
+ ROUTED M2 ( 1520000 1350000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1520000 1210000 ) ( 1640000 * ) VIA12 ;
- net203
  ( SplitCLK_0_56 q0 ) ( AND2T_11_n17 clk )
+ ROUTED M2 ( 1520000 1390000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 1520000 1380000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 1380000 ) ( * 1310000 ) ;
- net204
  ( SplitCLK_0_56 q1 ) ( DFFT_52__FPB_n145 clk )
+ ROUTED M2 ( 1370000 1310000 ) ( * 1390000 ) VIA12 
  NEW M1 ( 1370000 1390000 ) ( 1500000 * ) VIA12 ;
- net205
  ( SplitCLK_4_55 q1 ) ( DFFT_32__FBL_n125 clk )
+ ROUTED M2 ( 1850000 1100000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 1850000 1170000 ) ( 1880000 * ) VIA12 ;
- net206
  ( SplitCLK_4_55 q0 ) ( DFFT_35__FPB_n128 clk )
+ ROUTED M2 ( 1780000 1310000 ) ( * 1280000 ) ( 1770000 * ) ( * 1220000 ) VIA12 
  NEW M1 ( 1770000 1220000 ) ( 1870000 * ) VIA12 
  NEW M2 ( 1870000 1220000 ) ( * 1170000 ) ( 1860000 * ) ;
- net207
  ( GCLK_Pad a ) ( SplitCLK_0_117 a )
+ ROUTED M2 ( 2170000 1210000 ) ( * 960000 ) VIA12 
  NEW M1 ( 2170000 960000 ) ( 1030000 * ) VIA12 ;
END NETS

END DESIGN
