Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Dec 21 20:22:49 2017
| Host         : Yryskul-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PlayController_timing_summary_routed.rpt -rpx PlayController_timing_summary_routed.rpx
| Design       : PlayController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.784        0.000                      0                  251        0.160        0.000                      0                  251        4.020        0.000                       0                   153  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.784        0.000                      0                  251        0.160        0.000                      0                  251        4.020        0.000                       0                   153  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.784ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.890ns (19.204%)  route 3.745ns (80.796%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.872     9.785    m/st/count[28]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.513    14.854    m/st/clk
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    m/st/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.890ns (19.204%)  route 3.745ns (80.796%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.872     9.785    m/st/count[28]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.513    14.854    m/st/clk
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    m/st/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.890ns (19.204%)  route 3.745ns (80.796%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.872     9.785    m/st/count[28]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.513    14.854    m/st/clk
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    m/st/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.890ns (19.204%)  route 3.745ns (80.796%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.872     9.785    m/st/count[28]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.513    14.854    m/st/clk
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X2Y15          FDRE (Setup_fdre_C_R)       -0.524    14.569    m/st/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.569    
                         arrival time                          -9.785    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 m/st/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 1.924ns (39.504%)  route 2.946ns (60.496%))
  Logic Levels:           6  (CARRY4=3 LUT3=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.631     5.152    m/st/clk
    SLICE_X2Y15          FDRE                                         r  m/st/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.670 f  m/st/count_reg[1]/Q
                         net (fo=4, routed)           1.320     6.990    m/st/sel0[1]
    SLICE_X4Y18          LUT3 (Prop_lut3_I1_O)        0.124     7.114 r  m/st/count[28]_i_37/O
                         net (fo=1, routed)           0.000     7.114    m/st/count[28]_i_37_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.646 r  m/st/count_reg[28]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.646    m/st/count_reg[28]_i_25_n_0
    SLICE_X4Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.760 r  m/st/count_reg[28]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.760    m/st/count_reg[28]_i_14_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.917 r  m/st/count_reg[28]_i_5/CO[1]
                         net (fo=2, routed)           0.837     8.754    m/st/data2
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.329     9.083 r  m/st/state[1]_i_2/O
                         net (fo=2, routed)           0.444     9.526    m/st/state[1]_i_2_n_0
    SLICE_X0Y20          LUT3 (Prop_lut3_I0_O)        0.150     9.676 r  m/st/state[1]_i_1/O
                         net (fo=1, routed)           0.346    10.023    m/st/state[1]_i_1_n_0
    SLICE_X0Y20          FDRE                                         r  m/st/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.508    14.849    m/st/clk
    SLICE_X0Y20          FDRE                                         r  m/st/state_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)       -0.255    14.833    m/st/state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.890ns (19.409%)  route 3.696ns (80.591%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.823     9.736    m/st/count[28]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  m/st/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.512    14.853    m/st/clk
    SLICE_X2Y16          FDRE                                         r  m/st/count_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    14.568    m/st/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.890ns (19.409%)  route 3.696ns (80.591%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.823     9.736    m/st/count[28]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  m/st/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.512    14.853    m/st/clk
    SLICE_X2Y16          FDRE                                         r  m/st/count_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    14.568    m/st/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.890ns (19.409%)  route 3.696ns (80.591%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.823     9.736    m/st/count[28]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  m/st/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.512    14.853    m/st/clk
    SLICE_X2Y16          FDRE                                         r  m/st/count_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    14.568    m/st/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.832ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 0.890ns (19.409%)  route 3.696ns (80.591%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.823     9.736    m/st/count[28]_i_1_n_0
    SLICE_X2Y16          FDRE                                         r  m/st/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.512    14.853    m/st/clk
    SLICE_X2Y16          FDRE                                         r  m/st/count_reg[8]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    14.568    m/st/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                          -9.736    
  -------------------------------------------------------------------
                         slack                                  4.832    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 m/st/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.484ns  (logic 0.890ns (19.847%)  route 3.594ns (80.153%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.629     5.150    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  m/st/count_reg[10]/Q
                         net (fo=4, routed)           1.255     6.923    m/st/sel0[10]
    SLICE_X1Y18          LUT3 (Prop_lut3_I0_O)        0.124     7.047 f  m/st/count[28]_i_8/O
                         net (fo=1, routed)           0.799     7.846    m/st/count[28]_i_8_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.970 f  m/st/count[28]_i_3/O
                         net (fo=2, routed)           0.819     8.789    m/st/count[28]_i_3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.913 r  m/st/count[28]_i_1/O
                         net (fo=29, routed)          0.722     9.635    m/st/count[28]_i_1_n_0
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         1.511    14.852    m/st/clk
    SLICE_X2Y17          FDRE                                         r  m/st/count_reg[10]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDRE (Setup_fdre_C_R)       -0.524    14.591    m/st/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                          -9.635    
  -------------------------------------------------------------------
                         slack                                  4.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 r/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.586     1.469    r/clk_IBUF_BUFG
    SLICE_X6Y18          FDRE                                         r  r/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  r/out_reg[9]/Q
                         net (fo=1, routed)           0.056     1.689    r/out[9]
    SLICE_X6Y18          FDSE                                         r  r/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.855     1.982    r/clk_IBUF_BUFG
    SLICE_X6Y18          FDSE                                         r  r/out_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X6Y18          FDSE (Hold_fdse_C_D)         0.060     1.529    r/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 k/keypad4X4_inst0/finish_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keypad4X4_inst0/finish_del_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.557     1.440    k/keypad4X4_inst0/clk
    SLICE_X9Y20          FDRE                                         r  k/keypad4X4_inst0/finish_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  k/keypad4X4_inst0/finish_reg/Q
                         net (fo=2, routed)           0.119     1.700    k/keypad4X4_inst0/finish
    SLICE_X9Y19          FDRE                                         r  k/keypad4X4_inst0/finish_del_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.953    k/keypad4X4_inst0/clk
    SLICE_X9Y19          FDRE                                         r  k/keypad4X4_inst0/finish_del_reg/C
                         clock pessimism             -0.498     1.455    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.075     1.530    k/keypad4X4_inst0/finish_del_reg
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 k/keypad4X4_inst0/count_deb_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keypad4X4_inst0/finish_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.032%)  route 0.073ns (25.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.557     1.440    k/keypad4X4_inst0/clk
    SLICE_X8Y20          FDRE                                         r  k/keypad4X4_inst0/count_deb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     1.604 r  k/keypad4X4_inst0/count_deb_reg[5]/Q
                         net (fo=3, routed)           0.073     1.677    k/keypad4X4_inst0/count_deb_reg__0[5]
    SLICE_X9Y20          LUT6 (Prop_lut6_I0_O)        0.045     1.722 r  k/keypad4X4_inst0/finish_i_1/O
                         net (fo=1, routed)           0.000     1.722    k/keypad4X4_inst0/finish_i_1_n_0
    SLICE_X9Y20          FDRE                                         r  k/keypad4X4_inst0/finish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.825     1.952    k/keypad4X4_inst0/clk
    SLICE_X9Y20          FDRE                                         r  k/keypad4X4_inst0/finish_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.091     1.544    k/keypad4X4_inst0/finish_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 r/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.558     1.441    r/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  r/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.148     1.589 r  r/out_reg[15]/Q
                         net (fo=1, routed)           0.059     1.648    r/out[15]
    SLICE_X8Y19          LUT4 (Prop_lut4_I3_O)        0.098     1.746 r  r/out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.746    r/p_15_out[0]
    SLICE_X8Y19          FDRE                                         r  r/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.953    r/clk_IBUF_BUFG
    SLICE_X8Y19          FDRE                                         r  r/out_reg[0]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X8Y19          FDRE (Hold_fdre_C_D)         0.120     1.561    r/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 k/keypad4X4_inst0/finish_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keypad4X4_inst0/key_valid_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.558     1.441    k/keypad4X4_inst0/clk
    SLICE_X9Y19          FDRE                                         r  k/keypad4X4_inst0/finish_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.128     1.569 f  k/keypad4X4_inst0/finish_del_reg/Q
                         net (fo=1, routed)           0.054     1.624    k/keypad4X4_inst0/finish_del
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.099     1.723 r  k/keypad4X4_inst0/key_valid_pre_i_1/O
                         net (fo=1, routed)           0.000     1.723    k/keypad4X4_inst0/key_valid_pre_i_1_n_0
    SLICE_X9Y19          FDRE                                         r  k/keypad4X4_inst0/key_valid_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.826     1.953    k/keypad4X4_inst0/clk
    SLICE_X9Y19          FDRE                                         r  k/keypad4X4_inst0/key_valid_pre_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.091     1.532    k/keypad4X4_inst0/key_valid_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 k/keypad4X4_inst0/FSM_onehot_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keypad4X4_inst0/FSM_onehot_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.164ns (64.506%)  route 0.090ns (35.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.581     1.464    k/keypad4X4_inst0/clk
    SLICE_X6Y23          FDRE                                         r  k/keypad4X4_inst0/FSM_onehot_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  k/keypad4X4_inst0/FSM_onehot_row_reg[1]/Q
                         net (fo=5, routed)           0.090     1.718    k/keypad4X4_inst0/FSM_onehot_row_reg_n_0_[1]
    SLICE_X6Y23          FDRE                                         r  k/keypad4X4_inst0/FSM_onehot_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.849     1.976    k/keypad4X4_inst0/clk
    SLICE_X6Y23          FDRE                                         r  k/keypad4X4_inst0/FSM_onehot_row_reg[2]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.060     1.524    k/keypad4X4_inst0/FSM_onehot_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 m/st/start_del_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/init_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.587     1.470    m/st/clk
    SLICE_X0Y19          FDRE                                         r  m/st/start_del_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.128     1.598 f  m/st/start_del_reg/Q
                         net (fo=1, routed)           0.062     1.660    m/st/start_del
    SLICE_X0Y19          LUT2 (Prop_lut2_I1_O)        0.099     1.759 r  m/st/init_i_1/O
                         net (fo=1, routed)           0.000     1.759    m/st/init_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  m/st/init_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.856     1.983    m/st/clk
    SLICE_X0Y19          FDRE                                         r  m/st/init_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.091     1.561    m/st/init_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 m/st/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m/st/stop_motor_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.586     1.469    m/st/clk
    SLICE_X0Y20          FDRE                                         r  m/st/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  m/st/state_reg[0]/Q
                         net (fo=6, routed)           0.131     1.741    m/st/state[0]
    SLICE_X1Y20          LUT1 (Prop_lut1_I0_O)        0.048     1.789 r  m/st/stop_motor_i_1/O
                         net (fo=1, routed)           0.000     1.789    m/st/stop_motor_i_1_n_0
    SLICE_X1Y20          FDRE                                         r  m/st/stop_motor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.855     1.982    m/st/clk
    SLICE_X1Y20          FDRE                                         r  m/st/stop_motor_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.107     1.589    m/st/stop_motor_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 k/keypad4X4_inst0/FSM_onehot_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keypad4X4_inst0/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.472%)  route 0.105ns (33.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.581     1.464    k/keypad4X4_inst0/clk
    SLICE_X6Y23          FDRE                                         r  k/keypad4X4_inst0/FSM_onehot_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  k/keypad4X4_inst0/FSM_onehot_row_reg[4]/Q
                         net (fo=6, routed)           0.105     1.734    k/keypad4X4_inst0/FSM_onehot_row_reg_n_0_[4]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.779 r  k/keypad4X4_inst0/value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    k/keypad4X4_inst0/row_encoded[0]
    SLICE_X7Y23          FDRE                                         r  k/keypad4X4_inst0/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.849     1.976    k/keypad4X4_inst0/clk
    SLICE_X7Y23          FDRE                                         r  k/keypad4X4_inst0/value_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.092     1.569    k/keypad4X4_inst0/value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 k/keypad4X4_inst0/FSM_onehot_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            k/keypad4X4_inst0/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.261%)  route 0.106ns (33.739%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.581     1.464    k/keypad4X4_inst0/clk
    SLICE_X6Y23          FDRE                                         r  k/keypad4X4_inst0/FSM_onehot_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  k/keypad4X4_inst0/FSM_onehot_row_reg[4]/Q
                         net (fo=6, routed)           0.106     1.735    k/keypad4X4_inst0/FSM_onehot_row_reg_n_0_[4]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.780 r  k/keypad4X4_inst0/value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.780    k/keypad4X4_inst0/row_encoded[1]
    SLICE_X7Y23          FDRE                                         r  k/keypad4X4_inst0/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=152, routed)         0.849     1.976    k/keypad4X4_inst0/clk
    SLICE_X7Y23          FDRE                                         r  k/keypad4X4_inst0/value_reg[3]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y23          FDRE (Hold_fdre_C_D)         0.091     1.568    k/keypad4X4_inst0/value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y20    k/key_code_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y20    k/key_code_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y20    k/key_code_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y20    k/key_code_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y23    k/keypad4X4_inst0/FSM_onehot_row_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y21    k/keypad4X4_inst0/count_deb_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y20    k/keypad4X4_inst0/count_deb_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y20    k/keypad4X4_inst0/count_deb_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y20    k/keypad4X4_inst0/count_deb_reg[3]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y19    r/out_reg[7]_srl4___r_out_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y19    r/out_reg[7]_srl4___r_out_reg_r_2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y20    k/key_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y20    k/key_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y20    k/key_code_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y20    k/key_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y20    k/key_code_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y20    k/key_code_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y20    k/key_code_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y20    k/key_code_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y19    r/out_reg[7]_srl4___r_out_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y19    r/out_reg[7]_srl4___r_out_reg_r_2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y23    k/keypad4X4_inst0/FSM_onehot_row_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y20    k/keypad4X4_inst0/count_deb_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y20    k/keypad4X4_inst0/count_deb_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y20    k/keypad4X4_inst0/count_deb_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y20    k/keypad4X4_inst0/count_deb_reg[4]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y20    k/keypad4X4_inst0/count_deb_reg[5]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y22    k/keypad4X4_inst0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y25    k/keypad4X4_inst0/count_reg[13]/C



