// Seed: 700290043
module module_0 (
    input uwire id_0,
    input wire  id_1
);
  tri id_3;
  assign id_3 = ~id_3;
  wire id_4;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input logic id_10,
    output wor id_11,
    output tri0 id_12,
    output logic id_13
);
  always begin : LABEL_0
    id_13 <= id_10;
    $display(1);
  end
  wire id_15;
  genvar id_16, id_17;
  reg id_18;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
  always @(1) @(posedge id_0) id_18 <= 1;
  wire id_19;
endmodule
