Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Dec  4 17:06:43 2017
| Host         : samsung running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Computer_timing_summary_routed.rpt -rpx Computer_timing_summary_routed.rpx
| Design       : Computer
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 294 register/latch pins with no clock driven by root clock pin: clk_hand (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: op (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: clk_div4_reg/Q (HIGH)

 There are 264 register/latch pins with no clock driven by root clock pin: u18/clk1_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: u23/clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1479 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.063        0.000                      0                    3        0.236        0.000                      0                    3        9.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk_in  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in             19.063        0.000                      0                    3        0.236        0.000                      0                    3        9.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :            0  Failing Endpoints,  Worst Slack       19.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 u23/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/video_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.379ns (46.465%)  route 0.437ns (53.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 24.692 - 20.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.443     4.970    u23/clk_in_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  u23/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.379     5.349 r  u23/clk_reg/Q
                         net (fo=28, routed)          0.437     5.786    u23/clk
    SLICE_X0Y72          FDRE                                         r  u23/video_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.337    24.692    u23/clk_in_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  u23/video_clk_reg/C
                         clock pessimism              0.239    24.931    
                         clock uncertainty           -0.035    24.896    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)       -0.047    24.849    u23/video_clk_reg
  -------------------------------------------------------------------
                         required time                         24.849    
                         arrival time                          -5.786    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.070ns  (required time - arrival time)
  Source:                 u23/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.484ns (52.328%)  route 0.441ns (47.672%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 24.690 - 20.000 ) 
    Source Clock Delay      (SCD):    4.970ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.443     4.970    u23/clk_in_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  u23/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.379     5.349 f  u23/clk_reg/Q
                         net (fo=28, routed)          0.441     5.790    u23/clk
    SLICE_X4Y71          LUT1 (Prop_lut1_I0_O)        0.105     5.895 r  u23/clk_i_1/O
                         net (fo=1, routed)           0.000     5.895    u23/clk_i_1_n_1
    SLICE_X4Y71          FDRE                                         r  u23/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.335    24.690    u23/clk_in_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  u23/clk_reg/C
                         clock pessimism              0.280    24.970    
                         clock uncertainty           -0.035    24.935    
    SLICE_X4Y71          FDRE (Setup_fdre_C_D)        0.030    24.965    u23/clk_reg
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -5.895    
  -------------------------------------------------------------------
                         slack                                 19.070    

Slack (MET) :             19.100ns  (required time - arrival time)
  Source:                 clk_div4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_div4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_in rise@20.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.503ns (55.273%)  route 0.407ns (44.727%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.619ns = ( 24.619 - 20.000 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.982     3.447    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.528 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.377     4.904    clk_in_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_div4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.379     5.283 f  clk_div4_reg/Q
                         net (fo=3, routed)           0.407     5.690    clk_div4
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.124     5.814 r  clk_div4_i_1/O
                         net (fo=1, routed)           0.000     5.814    clk_div4_i_1_n_1
    SLICE_X51Y96         FDRE                                         r  clk_div4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)    20.000    20.000 r  
    D18                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.278    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.355 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.264    24.619    clk_in_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_div4_reg/C
                         clock pessimism              0.285    24.904    
                         clock uncertainty           -0.035    24.869    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.045    24.914    clk_div4_reg
  -------------------------------------------------------------------
                         required time                         24.914    
                         arrival time                          -5.814    
  -------------------------------------------------------------------
                         slack                                 19.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 u23/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/video_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.148%)  route 0.202ns (58.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.253ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.727    u23/clk_in_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  u23/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.868 r  u23/clk_reg/Q
                         net (fo=28, routed)          0.202     2.070    u23/clk
    SLICE_X0Y72          FDRE                                         r  u23/video_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.864     2.253    u23/clk_in_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  u23/video_clk_reg/C
                         clock pessimism             -0.488     1.764    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.070     1.834    u23/video_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 clk_div4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_div4_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.565     1.699    clk_in_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_div4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.840 f  clk_div4_reg/Q
                         net (fo=3, routed)           0.167     2.007    clk_div4
    SLICE_X51Y96         LUT1 (Prop_lut1_I0_O)        0.042     2.049 r  clk_div4_i_1/O
                         net (fo=1, routed)           0.000     2.049    clk_div4_i_1_n_1
    SLICE_X51Y96         FDRE                                         r  clk_div4_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.835     2.224    clk_in_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_div4_reg/C
                         clock pessimism             -0.524     1.699    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.804    clk_div4_reg
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u23/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u23/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_in  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_in rise@0.000ns - clk_in rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.071%)  route 0.201ns (51.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.251ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.109    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.135 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.593     1.727    u23/clk_in_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  u23/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDRE (Prop_fdre_C_Q)         0.141     1.868 f  u23/clk_reg/Q
                         net (fo=28, routed)          0.201     2.069    u23/clk
    SLICE_X4Y71          LUT1 (Prop_lut1_I0_O)        0.045     2.114 r  u23/clk_i_1/O
                         net (fo=1, routed)           0.000     2.114    u23/clk_i_1_n_1
    SLICE_X4Y71          FDRE                                         r  u23/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_in rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  clk_in_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.360    clk_in_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.389 r  clk_in_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.862     2.251    u23/clk_in_IBUF_BUFG
    SLICE_X4Y71          FDRE                                         r  u23/clk_reg/C
                         clock pessimism             -0.523     1.727    
    SLICE_X4Y71          FDRE (Hold_fdre_C_D)         0.091     1.818    u23/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_in_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X51Y96    clk_div4_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X6Y68     u23/OnOff_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y71     u23/clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X0Y72     u23/video_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y96    clk_div4_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y96    clk_div4_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y68     u23/OnOff_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y71     u23/clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y72     u23/video_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y68     u23/OnOff_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y71     u23/clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y72     u23/video_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y96    clk_div4_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y68     u23/OnOff_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X6Y68     u23/OnOff_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y71     u23/clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y72     u23/video_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X51Y96    clk_div4_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y71     u23/clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X0Y72     u23/video_clk_reg/C



