{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 21 00:57:55 2017 " "Info: Processing started: Fri Apr 21 00:57:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLC " "Info: Assuming node \"CLC\" is an undefined clock" {  } { { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLC " "Info: No valid register-to-register data paths exist for clock \"CLC\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] WRITE CLC 3.942 ns register " "Info: tsu for register \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]\" (data pin = \"WRITE\", clock pin = \"CLC\") is 3.942 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.319 ns + Longest pin register " "Info: + Longest pin to register delay is 6.319 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns WRITE 1 PIN PIN_Y13 16 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 16; PIN Node = 'WRITE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { WRITE } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 184 208 376 200 "WRITE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.736 ns) + CELL(0.746 ns) 6.319 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 2 REG LCFF_X13_Y23_N19 1 " "Info: 2: + IC(4.736 ns) + CELL(0.746 ns) = 6.319 ns; Loc. = LCFF_X13_Y23_N19; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.482 ns" { WRITE CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.583 ns ( 25.05 % ) " "Info: Total cell delay = 1.583 ns ( 25.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.736 ns ( 74.95 % ) " "Info: Total interconnect delay = 4.736 ns ( 74.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { WRITE CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { WRITE {} WRITE~combout {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 4.736ns } { 0.000ns 0.837ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.467 ns - Shortest register " "Info: - Shortest clock path from clock \"CLC\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X13_Y23_N19 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N19; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { WRITE CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.319 ns" { WRITE {} WRITE~combout {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 4.736ns } { 0.000ns 0.837ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLC DBUS_OUT\[8\] CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 7.499 ns register " "Info: tco from clock \"CLC\" to destination pin \"DBUS_OUT\[8\]\" through register \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]\" is 7.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC source 2.467 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to source register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 3 REG LCFF_X13_Y23_N17 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.938 ns + Longest register pin " "Info: + Longest register to pin delay is 4.938 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\] 1 REG LCFF_X13_Y23_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~23 2 COMB LCCOMB_X13_Y23_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X13_Y23_N16; Fanout = 1; COMB Node = 'CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(2.144 ns) 4.938 ns DBUS_OUT\[8\] 3 PIN PIN_L3 0 " "Info: 3: + IC(2.461 ns) + CELL(2.144 ns) = 4.938 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'DBUS_OUT\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.477 ns ( 50.16 % ) " "Info: Total cell delay = 2.477 ns ( 50.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.461 ns ( 49.84 % ) " "Info: Total interconnect delay = 2.461 ns ( 49.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] {} CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 {} DBUS_OUT[8] {} } { 0.000ns 0.000ns 2.461ns } { 0.000ns 0.333ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.938 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.938 ns" { CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] {} CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 {} DBUS_OUT[8] {} } { 0.000ns 0.000ns 2.461ns } { 0.000ns 0.333ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "READ DBUS_OUT\[8\] 10.827 ns Longest " "Info: Longest tpd from source pin \"READ\" to destination pin \"DBUS_OUT\[8\]\" is 10.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns READ 1 PIN PIN_AB8 32 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 32; PIN Node = 'READ'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { READ } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 512 208 376 528 "READ" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.019 ns) + CELL(0.346 ns) 6.222 ns CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~23 2 COMB LCCOMB_X13_Y23_N16 1 " "Info: 2: + IC(5.019 ns) + CELL(0.346 ns) = 6.222 ns; Loc. = LCCOMB_X13_Y23_N16; Fanout = 1; COMB Node = 'CELL:inst20\|lpm_bustri1:inst13\|lpm_bustri:lpm_bustri_component\|dout\[8\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.365 ns" { READ CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.461 ns) + CELL(2.144 ns) 10.827 ns DBUS_OUT\[8\] 3 PIN PIN_L3 0 " "Info: 3: + IC(2.461 ns) + CELL(2.144 ns) = 10.827 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'DBUS_OUT\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.605 ns" { CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 144 1944 2129 160 "DBUS_OUT\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.347 ns ( 30.91 % ) " "Info: Total cell delay = 3.347 ns ( 30.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.480 ns ( 69.09 % ) " "Info: Total interconnect delay = 7.480 ns ( 69.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.827 ns" { READ CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 DBUS_OUT[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.827 ns" { READ {} READ~combout {} CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23 {} DBUS_OUT[8] {} } { 0.000ns 0.000ns 5.019ns 2.461ns } { 0.000ns 0.857ns 0.346ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] DBUS_IN\[9\] CLC -2.282 ns register " "Info: th for register \"CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]\" (data pin = \"DBUS_IN\[9\]\", clock pin = \"CLC\") is -2.282 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLC destination 2.467 ns + Longest register " "Info: + Longest clock path from clock \"CLC\" to destination register is 2.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLC 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLC } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLC~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLC CLC~clkctrl } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 536 208 376 552 "CLC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 2.467 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X13_Y23_N29 1 " "Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N29; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.67 % ) " "Info: Total cell delay = 1.472 ns ( 59.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 40.33 % ) " "Info: Total interconnect delay = 0.995 ns ( 40.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.898 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.898 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns DBUS_IN\[9\] 1 PIN PIN_A15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 1; PIN Node = 'DBUS_IN\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DBUS_IN[9] } "NODE_NAME" } } { "DATA_MEM.bdf" "" { Schematic "D:/Универ/6 семестр/quartus-micro-processor/DATA_MEM.bdf" { { 160 208 376 176 "DBUS_IN\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.732 ns) + CELL(0.309 ns) 4.898 ns CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] 2 REG LCFF_X13_Y23_N29 1 " "Info: 2: + IC(3.732 ns) + CELL(0.309 ns) = 4.898 ns; Loc. = LCFF_X13_Y23_N29; Fanout = 1; REG Node = 'CELL:inst20\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.041 ns" { DBUS_IN[9] CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.166 ns ( 23.81 % ) " "Info: Total cell delay = 1.166 ns ( 23.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.732 ns ( 76.19 % ) " "Info: Total interconnect delay = 3.732 ns ( 76.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { DBUS_IN[9] CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { DBUS_IN[9] {} DBUS_IN[9]~combout {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { CLC CLC~clkctrl CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.467 ns" { CLC {} CLC~combout {} CLC~clkctrl {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.652ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.898 ns" { DBUS_IN[9] CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.898 ns" { DBUS_IN[9] {} DBUS_IN[9]~combout {} CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 3.732ns } { 0.000ns 0.857ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 21 00:57:56 2017 " "Info: Processing ended: Fri Apr 21 00:57:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
