make  do_test_CPI_test1 
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1   ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/asm_tests_RV32IM/CPI_test1/CPI_test1
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 24c
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 2053
Sim_Driver: running CPU
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 2.0 = (16495/8193)
            cycles - instrs 8302
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_hello
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/hello/hello             ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/hello/hello
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 15140
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010150
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 253934
Sim_Driver: running CPU
Hello World!
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 5.5 = (8909/1593)
            cycles - instrs 7316
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_median
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/median/median_main      ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/median/median_main
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 16080
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010150
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 265402
Sim_Driver: running CPU
Verify = ok
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 3.0 = (78298/25890)
            cycles - instrs 52408
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_multiply
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/multiply/multiply_main  ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/multiply/multiply_main
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 157e0
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010150
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 258916
Sim_Driver: running CPU
Verify = ok
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 2.8 = (162848/57525)
            cycles - instrs 105323
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_print
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/print/print             ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/print/print
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 1dec0
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010140
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 360342
Sim_Driver: running CPU
1: c
2: Hello world!


3: d
4: Hello world!


RISCV_Spec.fa_do_exception: epc = 0x11fec, exc_code = 0x2, badaddr = 0xaaaaaaaa
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 3.9 = (25588/6479)
            cycles - instrs 19109
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_qsort
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/qsort/qsort_main        ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/qsort/qsort_main
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 16150
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010150
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 266016
Sim_Driver: running CPU
Verify = ok
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 2.6 = (168471/62506)
            cycles - instrs 105965
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_towers
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/towers/towers_main      ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/towers/towers_main
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 158c0
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010150
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 259574
Sim_Driver: running CPU
Verify = ok
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 3.2 = (58145/17810)
            cycles - instrs 40335
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_vvadd
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main        ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/vvadd/vvadd_main
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 160f0
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010150
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 265734
Sim_Driver: running CPU
Verify = ok
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 3.3 = (44139/13308)
            cycles - instrs 30831
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_intOpsTest
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest   ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/intOpsTest/intOpsTest
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 48060
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010140
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 866908
Sim_Driver: running CPU
RISCV_Spec.fa_do_exception: epc = 0x12940, exc_code = 0x2, badaddr = 0xaaaaaaaa
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 2.9 = (894492/306884)
            cycles - instrs 587608
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
make  do_test_filters
make[1]: Entering directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
env SIM_ELF_FILENAME=../RISCV_programs/C_tests_RV32IM/filters/filters         ./exe_d
INFO: c_mem_init (base 0x0, size 0x200000)
Sim_Driver: reading ELF file into tandem verifier
INFO: c_mem_load_elf2: loading ELF file:
    ../RISCV_programs/C_tests_RV32IM/filters/filters
6: SoC_Top: resetting all sub-modules
Sim_Driver: min_addr 0, max_addr 1ed50
Sim_Driver: loading memory
================================================================
CPU: Bluespec  RISC-V  Formal Spec  v1.0
Copyright (c) 2016 Bluespec, Inc. All Rights Reserved.
================================================================
Sim_Driver: breakpoint set at PC 0x00010140
Sim_Driver: loaded memory
Sim_Driver: start instret: 0
Sim_Driver: start cycle: 371296
Sim_Driver: running CPU
called sharpen
exiting sharpen
called sharpen
exiting sharpen
called sharpen
exiting sharpen
called sharpen
exiting sharpen
called sharpen
exiting sharpen
called sharpen
exiting sharpen
Verify resr = ok
Verify resg = ok
Verify resb = ok
Sim_Driver: CPU stopped with reason: 2
Sim_Driver: CPI: 2.7 = (3867304/1418658)
            cycles - instrs 2448646
Sim_Driver: shutting down
make[1]: Leaving directory '/home/nikhil/GitHub/RISCV_ISA_Formal_Spec_in_BSV/Bluesim'
