$date
	Sun Jan 15 11:56:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module multiplexer4to1_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " I0 [31:0] $end
$var reg 32 # I1 [31:0] $end
$var reg 32 $ I2 [31:0] $end
$var reg 32 % I3 [31:0] $end
$var reg 2 & sel [1:0] $end
$scope module uut $end
$var wire 32 ' I0 [31:0] $end
$var wire 32 ( I1 [31:0] $end
$var wire 32 ) I2 [31:0] $end
$var wire 32 * I3 [31:0] $end
$var wire 2 + sel [1:0] $end
$var reg 32 , out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10010000101010011010100100100 ,
b0 +
b10110001111100000101011001100011 *
b10000100100001001101011000001001 )
b11000000100010010101111010000001 (
b10010000101010011010100100100 '
b0 &
b10110001111100000101011001100011 %
b10000100100001001101011000001001 $
b11000000100010010101111010000001 #
b10010000101010011010100100100 "
b10010000101010011010100100100 !
$end
#5
b11000000100010010101111010000001 !
b11000000100010010101111010000001 ,
b1 &
b1 +
#10
b10000100100001001101011000001001 !
b10000100100001001101011000001001 ,
b10 &
b10 +
#15
b10110001111100000101011001100011 !
b10110001111100000101011001100011 ,
b11 &
b11 +
#20
b10010000101010011010100100100 !
b10010000101010011010100100100 ,
b0 &
b0 +
#25
b11000000100010010101111010000001 !
b11000000100010010101111010000001 ,
b1 &
b1 +
#30
b10000100100001001101011000001001 !
b10000100100001001101011000001001 ,
b10 &
b10 +
#35
b10110001111100000101011001100011 !
b10110001111100000101011001100011 ,
b11 &
b11 +
#40
b10010000101010011010100100100 !
b10010000101010011010100100100 ,
b0 &
b0 +
