{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z007sclg400-1",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "vga_bram_0": ""
    },
    "ports": {
      "hsync": {
        "direction": "O"
      },
      "vsync": {
        "direction": "O"
      },
      "vga_r": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_g": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_b": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "vga_bram_0": {
        "vlnv": "xilinx.com:user:vga_bram:1.0",
        "xci_name": "design_1_vga_bram_0_0"
      }
    },
    "nets": {
      "vga_bram_0_hsync": {
        "ports": [
          "vga_bram_0/hsync",
          "hsync"
        ]
      },
      "vga_bram_0_vsync": {
        "ports": [
          "vga_bram_0/vsync",
          "vsync"
        ]
      },
      "vga_bram_0_vga_r": {
        "ports": [
          "vga_bram_0/vga_r",
          "vga_r"
        ]
      },
      "vga_bram_0_vga_g": {
        "ports": [
          "vga_bram_0/vga_g",
          "vga_g"
        ]
      },
      "vga_bram_0_vga_b": {
        "ports": [
          "vga_bram_0/vga_b",
          "vga_b"
        ]
      }
    }
  }
}