FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"VEE\G";
2"GND\G";
3"GND\G";
4"VCC\G";
5"VTT\G";
6"TRIG1_OUT_N";
7"TRIG1_OUT_TTL";
8"TRIG2_OUT_TTL";
9"GND\G";
10"VCC15\G";
11"LE";
12"CLK";
13"DATA";
14"VEE\G";
15"GND\G";
16"GND\G";
17"GND\G";
18"UN$1$AD96687$I1$LE2";
19"DGT_GATE";
20"DGT";
21"GND\G";
22"VEE\G";
23"GND\G";
24"TRIG2_OUT_N";
25"TRIG2_OUT_P";
26"TRIG1_OUT_P";
27"DATA_RDY";
28"VCC15M\G";
29"VCC\G";
30"GND\G";
31"GND\G";
32"UN$1$AD96687$I1$Q2";
33"GT";
34"LO*";
35"UN$1$AD7243$I2$REFIN";
36"UN$1$AD96687$I1$Q2$1";
37"VEE\G";
38"VCC\G";
39"UN$1$RSMD0805$I45$B";
40"UN$1$RSMD0805$I60$B";
41"UN$1$RSMD0805$I55$B";
42"UN$1$RSMD0805$I61$B";
43"VEE\G";
44"VEE\G";
45"GND\G";
46"VEE\G";
47"UN$1$SS22SDP2$I34$P2";
48"UN$1$SS22SDP2$I34$P1";
49"UN$1$SS22SDP2$I35$P1";
50"UN$1$SS22SDP2$I35$P2";
51"UN$1$RSMD0805$I54$B";
52"UN$1$RSMD0805$I63$B";
53"UN$1$RSMD0805$I62$B";
54"UN$1$RSMD0805$I53$B";
55"GND\G";
56"UN$1$AD96687$I1$Q1$1";
57"UN$1$AD96687$I1$Q1";
58"VEE\G";
59"VCC\G";
60"GND\G";
61"GND\G";
62"VEE\G";
63"UN$1$AD96687$I1$LE2$1";
64"GND\G";
65"VEE\G";
66"UN$1$AD96687$I1$LE1";
67"UN$1$AD96687$I1$LE1$1";
68"COMP1_THRESH";
69"COMP2_THRESH";
70"PULSE2_ANAL";
71"VEE\G";
72"PULSE1_ANAL";
%"AD96687"
"1","(-150,2950)","0","misc","I1";
;
$LOCATION"U70"
CDS_LOCATION"U70"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,425,125,-300";
"IN_N2"
$PN"10"69;
"IN_N1"
$PN"7"68;
"IN_P2"
$PN"9"70;
"IN_P1"
$PN"8"72;
"LE2* \B"
$PN"12"63;
"LE1* \B"
$PN"5"67;
"VS+"
$PN"11"4;
"VS-"
$PN"6"14;
"GND2"
$PN"14"17;
"GND1"
$PN"3"17;
"LE2"
$PN"13"18;
"LE1"
$PN"4"66;
"Q2* \B"
$PN"15"36;
"Q1* \B"
$PN"2"56;
"Q2"
$PN"16"32;
"Q1"
$PN"1"57;
%"CSMD0805"
"1","(-2525,4350)","1","capacitors","I10";
;
$LOCATION"C107"
CDS_LOCATION"C107"
$SEC"1"
CDS_SEC"1"
VOLTAGE"25V"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VALUE"1UF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"9;
"A<0>"
$PN"1"10;
%"INPORT"
"1","(-3000,4025)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"INPORT"
"1","(-3000,3950)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
%"INPORT"
"1","(-3000,3850)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"11;
%"INPORT"
"1","(-3000,3750)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"27;
%"TRIGGER_LOGIC"
"1","(2400,3025)","0","tubii_tk2_lib","I16";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"TRIG2_OUT_TTL"
VHDL_MODE"OUT"8;
"TRIG1_OUT_TTL"
VHDL_MODE"OUT"7;
"POSNEG2_N \B"
VHDL_MODE"IN"50;
"POSNEG2_P"
VHDL_MODE"IN"49;
"POSNEG1_N \B"
VHDL_MODE"IN"47;
"POSNEG1_P"
VHDL_MODE"IN"48;
"OVER_THRESH2_N \B"
VHDL_MODE"IN"36;
"OVER_THRESH2_P"
VHDL_MODE"IN"32;
"OVER_THRESH1_N \B"
VHDL_MODE"IN"56;
"OVER_THRESH1_P"
VHDL_MODE"IN"57;
"LO* \B"
VHDL_MODE"IN"34;
"DGT_GATE"
VHDL_MODE"IN"19;
"GT"
VHDL_MODE"IN"33;
"TRIG1_OUT_P"
VHDL_MODE"OUT"26;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"6;
"TRIG2_OUT_P"
VHDL_MODE"OUT"25;
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"24;
%"INPORT"
"1","(525,2450)","0","standard","I17";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(475,2275)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"MC10H131"
"1","(1525,1600)","0","ecl","I19";
;
$LOCATION"U73"
CDS_LOCATION"U73"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225";
"VEE"
$PN"10"22;
"CC"
$PN"12"0;
"D2"
$PN"13"0;
"D1"
$PN"9"0;
"CE2* \B"
$PN"14"0;
"CE1* \B"
$PN"8"0;
"S2"
$PN"15"0;
"S1"
$PN"7"20;
"R2"
$PN"17"0;
"R1"
$PN"5"33;
"Q2* \B"
$PN"18"0;
"Q1* \B"
$PN"4"0;
"Q2"
$PN"19"0;
"Q1"
$PN"3"19;
"GND2"
$PN"20"21;
"GND1"
$PN"2"21;
%"AD7243"
"1","(-1800,3850)","0","misc","I2";
;
$LOCATION"U69"
CDS_LOCATION"U69"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"AD7243"
TITLE"AD7243"
PART_NAME"AD7243"
CDS_LMAN_SYM_OUTLINE"-300,425,300,-550";
"AGND"
$PN"12"30;
"REFIN"
$PN"1"35;
"REFOUT"
$PN"2"35;
"DGND"
$PN"8"30;
"ROFS"
$PN"13"35;
"SDIN"
$PN"6"13;
"SCLK"
$PN"5"12;
"SYNC* \B"
$PN"7"11;
"VSS"
$PN"15"28;
"VDD"
$PN"16"10;
"DCEN"
$PN"10"15;
"VOUT"
$PN"14"68;
"SDO"
$PN"11"0;
"LDAC* \B"
$PN"9"27;
"CLR* \B"
$PN"3"29;
"BNCP"
$PN"4"16;
%"INPORT"
"1","(450,1725)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"20;
%"CSMD0603"
"1","(1450,2200)","0","capacitors","I21";
;
$LOCATION"C112"
CDS_LOCATION"C112"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"22;
"A<0>"
$PN"1"21;
%"OUTPORT"
"1","(4250,3250)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"26;
%"OUTPORT"
"1","(4250,3150)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"6;
%"OUTPORT"
"1","(4250,2800)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"25;
%"OUTPORT"
"1","(4250,2725)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"TESTPOINT_L"
"1","(475,3750)","1","misc","I26";
;
$LOCATION"TP33"
CDS_LOCATION"TP33"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"56;
%"TESTPOINT_L"
"1","(375,3775)","1","misc","I27";
;
$LOCATION"TP32"
CDS_LOCATION"TP32"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"57;
%"TESTPOINT_L"
"1","(925,3025)","1","misc","I28";
;
$LOCATION"TP34"
CDS_LOCATION"TP34"
$SEC"1"
CDS_SEC"1"
ROOM"MTCA_MIMIC"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"36;
%"TESTPOINT_L"
"1","(1125,3050)","1","misc","I29";
;
$LOCATION"TP35"
CDS_LOCATION"TP35"
$SEC"1"
CDS_SEC"1"
ROOM"MTCA_MIMIC"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"32;
%"TESTPOINT_L"
"1","(-1000,4150)","1","misc","I3";
;
$LOCATION"TP31"
CDS_LOCATION"TP31"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"68;
%"INPORT"
"1","(-1675,3100)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"72;
%"INPORT"
"1","(-1975,2400)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"70;
%"SS22SDP2"
"1","(1525,3925)","2","misc","I34";
;
$LOCATION"U71"
CDS_LOCATION"U71"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150";
"T_B2"
$PN"6"41;
"T_B1"
$PN"3"40;
"T_A2"
$PN"4"42;
"T_A1"
$PN"1"39;
"P1"
$PN"2"48;
"P2"
$PN"5"47;
%"SS22SDP2"
"1","(1525,3575)","2","misc","I35";
;
$LOCATION"U72"
CDS_LOCATION"U72"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150"
CDS_LIB"misc";
"T_B2"
$PN"6"51;
"T_B1"
$PN"3"53;
"T_A2"
$PN"4"52;
"T_A1"
$PN"1"54;
"P1"
$PN"2"49;
"P2"
$PN"5"50;
%"TESTPOINT_L"
"1","(2275,4000)","0","misc","I36";
;
$LOCATION"TP36"
CDS_LOCATION"TP36"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"48;
%"TESTPOINT_L"
"1","(2275,3900)","0","misc","I37";
;
$LOCATION"TP37"
CDS_LOCATION"TP37"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"47;
%"TESTPOINT_L"
"1","(2275,3800)","0","misc","I38";
;
$LOCATION"TP38"
CDS_LOCATION"TP38"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"49;
%"TESTPOINT_L"
"1","(2275,3700)","0","misc","I39";
;
$LOCATION"TP39"
CDS_LOCATION"TP39"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"50;
%"RSMD0805"
"1","(1150,1575)","1","resistors","I40";
;
$LOCATION"R116"
CDS_LOCATION"R116"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"5;
"B<0>"
$PN"2"20;
%"CSMD0603"
"1","(-250,3550)","0","capacitors","I41";
;
$LOCATION"C111"
CDS_LOCATION"C111"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"4;
"A<0>"
$PN"1"17;
%"CSMD0603"
"1","(-275,2475)","0","capacitors","I42";
;
$LOCATION"C110"
CDS_LOCATION"C110"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"
$PN"2"14;
"A<0>"
$PN"1"3;
%"RSMD0805"
"1","(-700,2925)","0","resistors","I43";
;
$LOCATION"R357"
CDS_LOCATION"R357"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"64;
"B<0>"
$PN"2"18;
%"RSMD0805"
"1","(-700,3225)","0","resistors","I44";
;
$LOCATION"R356"
CDS_LOCATION"R356"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"61;
"B<0>"
$PN"2"66;
%"RSMD0805"
"1","(975,4025)","0","resistors","I45";
;
$LOCATION"R358"
CDS_LOCATION"R358"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"23;
"B<0>"
$PN"2"39;
%"OUTPORT"
"1","(4200,2475)","0","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(4200,2375)","0","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"3006P_TRIMPOT"
"1","(-2200,2000)","5","resistors","I48";
;
$LOCATION"U150"
CDS_LOCATION"U150"
$SEC"1"
CDS_SEC"1"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-100,25,125,-25";
"CW"
$PN"3"59;
"CCW"
$PN"1"1;
"OUT"
$PN"2"69;
%"RSMD0805"
"1","(-475,2300)","1","resistors","I50";
;
$LOCATION"R366"
CDS_LOCATION"R366"
$SEC"1"
CDS_SEC"1"
VALUE"50"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"70;
%"RSMD0805"
"1","(-525,2300)","1","resistors","I51";
;
$LOCATION"R365"
CDS_LOCATION"R365"
$SEC"1"
CDS_SEC"1"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"2;
"B<0>"
$PN"2"72;
%"CSMD0805"
"1","(-2300,4475)","1","capacitors","I52";
;
$LOCATION"C106"
CDS_LOCATION"C106"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
VOLTAGE"25V"
VALUE"1UF"
PACKTYPE"0805"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"9;
"A<0>"
$PN"1"28;
%"RSMD0805"
"1","(1000,3650)","0","resistors","I53";
;
$LOCATION"R47"
CDS_LOCATION"R47"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"45;
"B<0>"
$PN"2"54;
%"RSMD0805"
"1","(1050,3475)","0","resistors","I54";
;
$LOCATION"R80"
CDS_LOCATION"R80"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"31;
"B<0>"
$PN"2"51;
%"RSMD0805"
"1","(1050,3825)","0","resistors","I55";
;
$LOCATION"R404"
CDS_LOCATION"R404"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"55;
"B<0>"
$PN"2"41;
%"BAS16LT1"
"1","(-1375,2250)","1","diodes","I56";
;
$LOCATION"D20"
CDS_LOCATION"D20"
$SEC"1"
CDS_SEC"1"
NAME"BAS16LT1"
STATE"ON"
IC"UNDEF"
TOL_ON_OFF"ON"
RCA"DEF"
ABBREV"BAS16LT1"
TITLE"BAS16LT1"
CDS_LIB"diodes";
"AN\NAC"
$PN"1"37;
"CAT\NAC"
$PN"3"70;
%"BAS16LT1"
"1","(-1375,2550)","1","diodes","I57";
;
$LOCATION"D19"
CDS_LOCATION"D19"
$SEC"1"
CDS_SEC"1"
NAME"BAS16LT1"
CDS_LIB"diodes"
TITLE"BAS16LT1"
ABBREV"BAS16LT1"
RCA"DEF"
TOL_ON_OFF"ON"
IC"UNDEF"
STATE"ON";
"AN\NAC"
$PN"1"70;
"CAT\NAC"
$PN"3"38;
%"BAS16LT1"
"1","(-1125,2975)","3","diodes","I58";
;
$LOCATION"D22"
CDS_LOCATION"D22"
$SEC"1"
CDS_SEC"1"
NAME"BAS16LT1"
STATE"ON"
IC"UNDEF"
TOL_ON_OFF"ON"
RCA"DEF"
ABBREV"BAS16LT1"
TITLE"BAS16LT1"
CDS_LIB"diodes";
"AN\NAC"
$PN"1"72;
"CAT\NAC"
$PN"3"38;
%"BAS16LT1"
"1","(-1125,3275)","5","diodes","I59";
;
$LOCATION"D21"
CDS_LOCATION"D21"
$SEC"1"
CDS_SEC"1"
NAME"BAS16LT1"
CDS_LIB"diodes"
TITLE"BAS16LT1"
ABBREV"BAS16LT1"
RCA"DEF"
TOL_ON_OFF"ON"
IC"UNDEF"
STATE"ON";
"AN\NAC"
$PN"1"71;
"CAT\NAC"
$PN"3"72;
%"RSMD0805"
"1","(1000,3975)","0","resistors","I60";
;
$LOCATION"R410"
CDS_LOCATION"R410"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"58;
"B<0>"
$PN"2"40;
%"RSMD0805"
"1","(1050,3900)","0","resistors","I61";
;
$LOCATION"R411"
CDS_LOCATION"R411"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"43;
"B<0>"
$PN"2"42;
%"RSMD0805"
"1","(1050,3600)","0","resistors","I62";
;
$LOCATION"R412"
CDS_LOCATION"R412"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"46;
"B<0>"
$PN"2"53;
%"RSMD0805"
"1","(1050,3525)","0","resistors","I63";
;
$LOCATION"R413"
CDS_LOCATION"R413"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"44;
"B<0>"
$PN"2"52;
%"RSMD0805"
"1","(-725,3175)","0","resistors","I64";
;
$LOCATION"R408"
CDS_LOCATION"R408"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
TOL"1%"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1";
"A<0>"
$PN"1"62;
"B<0>"
$PN"2"67;
%"RSMD0805"
"1","(-700,2875)","0","resistors","I65";
;
$LOCATION"R409"
CDS_LOCATION"R409"
$SEC"1"
CDS_SEC"1"
VALUE"5.1K"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"65;
"B<0>"
$PN"2"63;
%"TESTPOINT_L"
"1","(-1325,1775)","5","misc","I7";
;
$LOCATION"TP30"
CDS_LOCATION"TP30"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"69;
%"CSMD0805"
"1","(-2450,2150)","1","capacitors","I8";
;
$LOCATION"C108"
CDS_LOCATION"C108"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"25V"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"59;
"A<0>"
$PN"1"60;
%"CSMD0805"
"1","(-2450,1875)","1","capacitors","I9";
;
$LOCATION"C109"
CDS_LOCATION"C109"
$SEC"1"
CDS_SEC"1"
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"25V"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"60;
"A<0>"
$PN"1"1;
END.
