LIBRARY IEEE;


ENTITY lab7part1 IS
PORT ( SW : IN STD_LOGIC_VECTOR(9 DOWNTO 0);
LEDR : OUT STD_LOGIC_VECTOR(9 DOWNTO 0));
END part1;
ARCHITECTURE Behavior OF lab7part1 IS
BEGIN
LEDR <= SW;
END Behavior;