# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do hw2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/hw2 {C:/Users/there/OneDrive - UW/CSE 371/hw2/sync_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:18 on Jan 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/hw2" C:/Users/there/OneDrive - UW/CSE 371/hw2/sync_rom.sv 
# -- Compiling module sync_rom
# 
# Top level modules:
# 	sync_rom
# End time: 18:01:18 on Jan 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/there/OneDrive\ -\ UW/CSE\ 371/hw2 {C:/Users/there/OneDrive - UW/CSE 371/hw2/sign_mag_add.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:01:18 on Jan 24,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/there/OneDrive - UW/CSE 371/hw2" C:/Users/there/OneDrive - UW/CSE 371/hw2/sign_mag_add.sv 
# -- Compiling module sign_mag_add
# -- Compiling module sign_mag_testbench
# 
# Top level modules:
# 	sign_mag_testbench
# End time: 18:01:18 on Jan 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sign_mag_testbench
# vsim work.sign_mag_testbench 
# Start time: 18:01:20 on Jan 24,2023
# Loading sv_std.std
# Loading work.sign_mag_testbench
# Loading work.sign_mag_add
# Loading work.sync_rom
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 descending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 descending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 descending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 descending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
add wave -position end  sim:/sign_mag_testbench/a
add wave -position end  sim:/sign_mag_testbench/b
add wave -position end  sim:/sign_mag_testbench/data
add wave -position end  sim:/sign_mag_testbench/clk
add wave -position 2  sim:/sign_mag_testbench/sum
run -all
# ** Note: $stop    : C:/Users/there/OneDrive - UW/CSE 371/hw2/sign_mag_add.sv(86)
#    Time: 1650 ps  Iteration: 1  Instance: /sign_mag_testbench
# Break in Module sign_mag_testbench at C:/Users/there/OneDrive - UW/CSE 371/hw2/sign_mag_add.sv line 86
# End time: 18:01:52 on Jan 24,2023, Elapsed time: 0:00:32
# Errors: 14, Warnings: 0
