Release 14.7 - par P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Nov 21 21:26:06 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 23 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   RegFile/Mram_Register11_RAMD_D1_O
   RegFile/Mram_Register12_RAMD_D1_O
   RegFile/Mram_Register21_RAMD_D1_O
   RegFile/Mram_Register22_RAMB_D1_DPO
   RegFile/Mram_Register22_RAMC_D1_DPO
   RegFile/Mram_Register22_RAMD_D1_O
   RegFile/Mram_Register31_RAMD_D1_O
   RegFile/Mram_Register32_RAMB_D1_DPO
   RegFile/Mram_Register32_RAMC_D1_DPO
   RegFile/Mram_Register32_RAMD_D1_O
   RegFile/Mram_Register41_RAMD_D1_O
   RegFile/Mram_Register42_RAMB_D1_DPO
   RegFile/Mram_Register42_RAMC_D1_DPO
   RegFile/Mram_Register42_RAMD_D1_O
   RegFile/Mram_Register51_RAMD_D1_O
   RegFile/Mram_Register52_RAMB_D1_DPO
   RegFile/Mram_Register52_RAMC_D1_DPO
   RegFile/Mram_Register52_RAMD_D1_O
   RegFile/Mram_Register6_RAMD_D1_O
   RegFile/Mram_Register7_RAMD_D1_O
   sw<5>_IBUF
   sw<6>_IBUF
   sw<7>_IBUF


