// Seed: 2716155964
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wand id_2,
    input tri1 id_3,
    output wire id_4,
    input supply0 id_5
);
  assign id_4 = id_3;
  assign id_4 = id_5;
  wire id_7;
  always @(posedge 1) id_4 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output wor id_2,
    input supply0 id_3,
    output supply0 id_4,
    input wor id_5,
    output tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    input uwire id_9,
    input supply0 id_10,
    input uwire id_11,
    output wor id_12,
    output uwire id_13,
    input tri0 id_14,
    input wand id_15,
    input wor id_16,
    output supply1 id_17,
    input wor id_18,
    input supply1 id_19,
    inout wor id_20,
    input tri1 id_21,
    input tri1 id_22,
    output tri id_23,
    output wor id_24,
    output tri id_25,
    input supply1 id_26,
    input wor id_27,
    output uwire id_28,
    input supply1 id_29,
    input wor id_30,
    output tri1 id_31,
    input uwire id_32,
    output tri id_33,
    input supply1 id_34,
    input supply0 id_35,
    output uwire id_36
);
  module_0(
      id_35, id_34, id_30, id_27, id_4, id_30
  );
endmodule
