#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 25 13:16:05 2022
# Process ID: 6964
# Current directory: D:/VBTech/VBTech/FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14544 D:\VBTech\VBTech\FIFO\FIFO.xpr
# Log file: D:/VBTech/VBTech/FIFO/vivado.log
# Journal file: D:/VBTech/VBTech/FIFO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/VBTech/VBTech/FIFO/FIFO.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/fifo.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/ram_fifo.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/read_pointer.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/write_pointer.v] -no_script -reset -force -quiet
remove_files  {D:/VBTech/VBTech/FIFO/fifo.v D:/VBTech/VBTech/FIFO/ram_fifo.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/read_pointer.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/write_pointer.v}
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/top_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/top_tb.v
add_files -norecurse {D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v}
update_compile_order -fileset sources_1
add_files -norecurse D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source testbench.tcl
close_sim
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v] -no_script -reset -force -quiet
remove_files  D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v] -no_script -reset -force -quiet
remove_files  {D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v}
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter1.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/counter.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/sram.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_10bits.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/mux2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v] -no_script -reset -force -quiet
remove_files  {D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v}
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/memorycell.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder10to1024.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/comparator_1bit.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/dflipflop.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/has.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v] -no_script -reset -force -quiet
remove_files  {D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v}
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder8to256.v D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/d_latch.v
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v] -no_script -reset -force -quiet
remove_files  D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder5to32.v
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v] -no_script -reset -force -quiet
remove_files  D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder3to8.v
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v] -no_script -reset -force -quiet
remove_files  D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/decoder2to4.v
export_ip_user_files -of_objects  [get_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v
file delete -force D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v
close [ open D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v w ]
add_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/ram.v
close [ open D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v w ]
add_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/status_signal.v
close [ open D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v w ]
add_files D:/VBTech/VBTech/FIFO/FIFO.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v w ]
add_files -fileset sim_1 D:/VBTech/VBTech/FIFO/FIFO.srcs/sim_1/new/testbench.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
update_compile_order -fileset sources_1
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
close_sim
