
CM530.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000134  08003000  08003000  00003000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000031b0  08003134  08003134  00003134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         0000000c  20000000  080062e4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000064  2000000c  080062f0  0000800c  2**2
                  ALLOC
  4 ._usrstack    00000100  20000070  08006354  0000800c  2**0
                  ALLOC
  5 .comment      00000340  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000370  00000000  00000000  00008350  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00002468  00000000  00000000  000086c0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000a01d  00000000  00000000  0000ab28  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000220d  00000000  00000000  00014b45  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002184  00000000  00000000  00016d52  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001c18  00000000  00000000  00018ed8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000036e1  00000000  00000000  0001aaf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003034  00000000  00000000  0001e1d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000031  00000000  00000000  00021205  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000248  00000000  00000000  00021238  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .isr_vector:

08003000 <g_pfnVectors>:
 8003000:	20010000 	.word	0x20010000
 8003004:	08006255 	.word	0x08006255
 8003008:	08003271 	.word	0x08003271
 800300c:	08003275 	.word	0x08003275
 8003010:	08003279 	.word	0x08003279
 8003014:	0800327d 	.word	0x0800327d
 8003018:	08003281 	.word	0x08003281
	...
 800302c:	08003289 	.word	0x08003289
 8003030:	08003285 	.word	0x08003285
 8003034:	00000000 	.word	0x00000000
 8003038:	0800328d 	.word	0x0800328d
 800303c:	08003399 	.word	0x08003399
 8003040:	08003291 	.word	0x08003291
 8003044:	08003295 	.word	0x08003295
 8003048:	08003299 	.word	0x08003299
 800304c:	0800329d 	.word	0x0800329d
 8003050:	080032a1 	.word	0x080032a1
 8003054:	080032a5 	.word	0x080032a5
 8003058:	080032a9 	.word	0x080032a9
 800305c:	080032ad 	.word	0x080032ad
 8003060:	080032b1 	.word	0x080032b1
 8003064:	080032b5 	.word	0x080032b5
 8003068:	080032b9 	.word	0x080032b9
	...
 8003088:	080032d9 	.word	0x080032d9
 800308c:	080032dd 	.word	0x080032dd
 8003090:	080032e1 	.word	0x080032e1
 8003094:	080032e5 	.word	0x080032e5
 8003098:	080032e9 	.word	0x080032e9
 800309c:	080032ed 	.word	0x080032ed
 80030a0:	080032f1 	.word	0x080032f1
 80030a4:	080032f5 	.word	0x080032f5
 80030a8:	080032f9 	.word	0x080032f9
 80030ac:	080032fd 	.word	0x080032fd
 80030b0:	0800338d 	.word	0x0800338d
 80030b4:	08003301 	.word	0x08003301
 80030b8:	08003305 	.word	0x08003305
 80030bc:	08003309 	.word	0x08003309
 80030c0:	0800330d 	.word	0x0800330d
 80030c4:	08003311 	.word	0x08003311
 80030c8:	08003315 	.word	0x08003315
 80030cc:	08003319 	.word	0x08003319
 80030d0:	0800331d 	.word	0x0800331d
 80030d4:	08003381 	.word	0x08003381
 80030d8:	08003321 	.word	0x08003321
 80030dc:	08003375 	.word	0x08003375
 80030e0:	08003325 	.word	0x08003325
 80030e4:	08003329 	.word	0x08003329
 80030e8:	0800332d 	.word	0x0800332d
 80030ec:	08003331 	.word	0x08003331
 80030f0:	08003335 	.word	0x08003335
 80030f4:	08003339 	.word	0x08003339
 80030f8:	0800333d 	.word	0x0800333d
 80030fc:	08003341 	.word	0x08003341
 8003100:	08003345 	.word	0x08003345
 8003104:	08003349 	.word	0x08003349
 8003108:	0800334d 	.word	0x0800334d
 800310c:	08003351 	.word	0x08003351
 8003110:	08003355 	.word	0x08003355
 8003114:	08003359 	.word	0x08003359
 8003118:	0800335d 	.word	0x0800335d
 800311c:	08003361 	.word	0x08003361
 8003120:	08003365 	.word	0x08003365
 8003124:	08003369 	.word	0x08003369
 8003128:	0800336d 	.word	0x0800336d
 800312c:	08003371 	.word	0x08003371
 8003130:	0000f85f 	.word	0x0000f85f

Disassembly of section .text:

08003134 <__ISR_DELAY>:
}


void __ISR_DELAY(void)
{
	if (gwTimingDelay != 0x00)
 8003134:	4a03      	ldr	r2, [pc, #12]	(8003144 <__ISR_DELAY+0x10>)
 8003136:	6813      	ldr	r3, [r2, #0]
 8003138:	b113      	cbz	r3, 8003140 <__ISR_DELAY+0xc>
		gwTimingDelay--;
 800313a:	6813      	ldr	r3, [r2, #0]
 800313c:	3b01      	subs	r3, #1
 800313e:	6013      	str	r3, [r2, #0]
}
 8003140:	4770      	bx	lr
 8003142:	46c0      	nop			(mov r8, r8)
 8003144:	2000002c 	.word	0x2000002c

08003148 <__TIM2_ISR>:
	return 0;
}


void __TIM2_ISR()
{
 8003148:	b510      	push	{r4, lr}
	if(TIM_GetITStatus(TIM2, TIM_IT_CC1) != RESET)
 800314a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800314e:	4620      	mov	r0, r4
 8003150:	2102      	movs	r1, #2
 8003152:	f002 fdf1 	bl	8005d38 <TIM_GetITStatus>
 8003156:	b140      	cbz	r0, 800316a <__TIM2_ISR+0x22>
	{
		TxDString("TIM2 ISR\n \r");
 8003158:	4804      	ldr	r0, [pc, #16]	(800316c <__TIM2_ISR+0x24>)
 800315a:	f000 fa85 	bl	8003668 <TxDString>
		TIM2->SR &= ~TIM_IT_CC1;
 800315e:	8a23      	ldrh	r3, [r4, #16]
 8003160:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	8223      	strh	r3, [r4, #16]
	}
}
 800316a:	bd10      	pop	{r4, pc}
 800316c:	080062bc 	.word	0x080062bc

08003170 <main>:




int main(void)
{
 8003170:	b530      	push	{r4, r5, lr}
 8003172:	b081      	sub	sp, #4
	s16 i = 0;
	u16 tempADCres, j =0;
    /* System Clocks Configuration */
	RCC_Configuration();
 8003174:	f000 f9dc 	bl	8003530 <RCC_Configuration>

	/* NVIC configuration */
	NVIC_Configuration();
 8003178:	f000 f9b0 	bl	80034dc <NVIC_Configuration>

	/* GPIO configuration */
	GPIO_Configuration(); // Setup of IOs
 800317c:	f000 f934 	bl	80033e8 <GPIO_Configuration>
	//GPIO_Start();

	SysTick_Configuration(); // used for delay function (PC_Com.c)
 8003180:	f000 f928 	bl	80033d4 <SysTick_Configuration>

	DXL_init(1000000);
 8003184:	4834      	ldr	r0, [pc, #208]	(8003258 <main+0xe8>)
 8003186:	f000 faf3 	bl	8003770 <DXL_init>

	USART_Configuration(USART_PC, Baudrate_PC);
 800318a:	4b34      	ldr	r3, [pc, #208]	(800325c <main+0xec>)
 800318c:	2002      	movs	r0, #2
 800318e:	6819      	ldr	r1, [r3, #0]
 8003190:	f000 fa78 	bl	8003684 <USART_Configuration>

	Init_Timer2();
 8003194:	f000 f906 	bl	80033a4 <Init_Timer2>

	TxDString(" HELLO :)\n\r");
 8003198:	4831      	ldr	r0, [pc, #196]	(8003260 <main+0xf0>)
 800319a:	f000 fa65 	bl	8003668 <TxDString>
	DXL_RX_com_buf[14] = 0;
 800319e:	4b31      	ldr	r3, [pc, #196]	(8003264 <main+0xf4>)
 80031a0:	2200      	movs	r2, #0
 80031a2:	739a      	strb	r2, [r3, #14]

	init_ADC();
 80031a4:	f000 fc20 	bl	80039e8 <init_ADC>

	GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 80031a8:	482f      	ldr	r0, [pc, #188]	(8003268 <main+0xf8>)
 80031aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031ae:	f001 fa4d 	bl	800464c <GPIO_SetBits>
	GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 80031b2:	482d      	ldr	r0, [pc, #180]	(8003268 <main+0xf8>)
 80031b4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80031b8:	f001 fa4a 	bl	8004650 <GPIO_ResetBits>
 80031bc:	2400      	movs	r4, #0
 80031be:	4d2b      	ldr	r5, [pc, #172]	(800326c <main+0xfc>)
 80031c0:	e006      	b.n	80031d0 <main+0x60>



		for (j = 0; j<5; j++)
		{
			ADCres_buf[j] = sampleADC(NUM_ADC1+j);
 80031c2:	b2e0      	uxtb	r0, r4
 80031c4:	f000 fc50 	bl	8003a68 <sampleADC>
	while(1)
	{



		for (j = 0; j<5; j++)
 80031c8:	1c63      	adds	r3, r4, #1
		{
			ADCres_buf[j] = sampleADC(NUM_ADC1+j);
 80031ca:	f825 0014 	strh.w	r0, [r5, r4, lsl #1]
	while(1)
	{



		for (j = 0; j<5; j++)
 80031ce:	b29c      	uxth	r4, r3
 80031d0:	2c04      	cmp	r4, #4
 80031d2:	d9f6      	bls.n	80031c2 <main+0x52>
		{
			ADCres_buf[j] = sampleADC(NUM_ADC1+j);

		}
		move_forward(400);
 80031d4:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80031d8:	f000 fbe0 	bl	800399c <move_forward>
		if((ADCres_buf[IR_SENSOR_RIGHT] >ADCres_buf[IR_SENSOR_LEFT]) || (ADCres_buf[IR_SENSOR_RIGHT_front] > ADCres_buf[IR_SENSOR_LEFT_front]))
 80031dc:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80031e0:	8928      	ldrh	r0, [r5, #8]
 80031e2:	4584      	cmp	ip, r0
 80031e4:	d803      	bhi.n	80031ee <main+0x7e>
 80031e6:	88e9      	ldrh	r1, [r5, #6]
 80031e8:	882b      	ldrh	r3, [r5, #0]
 80031ea:	4299      	cmp	r1, r3
 80031ec:	d917      	bls.n	800321e <main+0xae>
		{
			if(ADCres_buf[IR_SENSOR_FRONT] > 200)
 80031ee:	886a      	ldrh	r2, [r5, #2]
 80031f0:	2ac8      	cmp	r2, #200
 80031f2:	d909      	bls.n	8003208 <main+0x98>
			{
				move_right(((ADCres_buf[IR_SENSOR_RIGHT] - ADCres_buf[IR_SENSOR_LEFT])) + ((ADCres_buf[IR_SENSOR_RIGHT_front]-ADCres_buf[IR_SENSOR_LEFT_front])*2) + ADCres_buf[IR_SENSOR_FRONT]*2);
 80031f4:	88eb      	ldrh	r3, [r5, #6]
 80031f6:	ebc0 000c 	rsb	r0, r0, ip
 80031fa:	189b      	adds	r3, r3, r2
 80031fc:	882a      	ldrh	r2, [r5, #0]
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8003204:	f000 fb7c 	bl	8003900 <move_right>
			}

			move_left(((ADCres_buf[IR_SENSOR_RIGHT] - ADCres_buf[IR_SENSOR_LEFT])) + ((ADCres_buf[IR_SENSOR_RIGHT_front]-ADCres_buf[IR_SENSOR_LEFT_front]))*2);
 8003208:	892b      	ldrh	r3, [r5, #8]
 800320a:	88a8      	ldrh	r0, [r5, #4]
 800320c:	882a      	ldrh	r2, [r5, #0]
 800320e:	1ac0      	subs	r0, r0, r3
 8003210:	88eb      	ldrh	r3, [r5, #6]
 8003212:	1a9b      	subs	r3, r3, r2
 8003214:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 8003218:	f000 fb8a 	bl	8003930 <move_left>
 800321c:	e019      	b.n	8003252 <main+0xe2>
		}
		else if((ADCres_buf[IR_SENSOR_LEFT] > ADCres_buf[IR_SENSOR_RIGHT]) || (ADCres_buf[IR_SENSOR_LEFT_front] > ADCres_buf[IR_SENSOR_RIGHT_front]) )
 800321e:	4560      	cmp	r0, ip
 8003220:	d801      	bhi.n	8003226 <main+0xb6>
 8003222:	428b      	cmp	r3, r1
 8003224:	d915      	bls.n	8003252 <main+0xe2>
		{
			if(ADCres_buf[IR_SENSOR_FRONT] > 300)
 8003226:	886a      	ldrh	r2, [r5, #2]
 8003228:	f5b2 7f96 	cmp.w	r2, #300	; 0x12c
 800322c:	d907      	bls.n	800323e <main+0xce>
			{
				move_right(((ADCres_buf[IR_SENSOR_LEFT] - ADCres_buf[IR_SENSOR_RIGHT])) + ((ADCres_buf[IR_SENSOR_LEFT_front]-ADCres_buf[IR_SENSOR_RIGHT_front])*2) + ADCres_buf[IR_SENSOR_FRONT]*2);
 800322e:	189b      	adds	r3, r3, r2
 8003230:	ebcc 0000 	rsb	r0, ip, r0
 8003234:	1a5b      	subs	r3, r3, r1
 8003236:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800323a:	f000 fb61 	bl	8003900 <move_right>
			}

			move_right(((ADCres_buf[IR_SENSOR_LEFT] - ADCres_buf[IR_SENSOR_RIGHT])) + ((ADCres_buf[IR_SENSOR_LEFT_front]-ADCres_buf[IR_SENSOR_RIGHT_front]))*2);
 800323e:	88ab      	ldrh	r3, [r5, #4]
 8003240:	8928      	ldrh	r0, [r5, #8]
 8003242:	88ea      	ldrh	r2, [r5, #6]
 8003244:	1ac0      	subs	r0, r0, r3
 8003246:	882b      	ldrh	r3, [r5, #0]
 8003248:	1a9b      	subs	r3, r3, r2
 800324a:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 800324e:	f000 fb57 	bl	8003900 <move_right>
 8003252:	2400      	movs	r4, #0
 8003254:	e7bc      	b.n	80031d0 <main+0x60>
 8003256:	46c0      	nop			(mov r8, r8)
 8003258:	000f4240 	.word	0x000f4240
 800325c:	20000004 	.word	0x20000004
 8003260:	080062c8 	.word	0x080062c8
 8003264:	2000004c 	.word	0x2000004c
 8003268:	40010c00 	.word	0x40010c00
 800326c:	2000000e 	.word	0x2000000e

08003270 <NMIException>:
* Output         : None
* Return         : None
*******************************************************************************/
void NMIException(void)
{
}
 8003270:	4770      	bx	lr
 8003272:	46c0      	nop			(mov r8, r8)

08003274 <HardFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void HardFaultException(void)
{
 8003274:	e7fe      	b.n	8003274 <HardFaultException>
 8003276:	46c0      	nop			(mov r8, r8)

08003278 <MemManageException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void MemManageException(void)
{
 8003278:	e7fe      	b.n	8003278 <MemManageException>
 800327a:	46c0      	nop			(mov r8, r8)

0800327c <BusFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void BusFaultException(void)
{
 800327c:	e7fe      	b.n	800327c <BusFaultException>
 800327e:	46c0      	nop			(mov r8, r8)

08003280 <UsageFaultException>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void UsageFaultException(void)
{
 8003280:	e7fe      	b.n	8003280 <UsageFaultException>
 8003282:	46c0      	nop			(mov r8, r8)

08003284 <DebugMonitor>:
* Output         : None
* Return         : None
*******************************************************************************/
void DebugMonitor(void)
{
}
 8003284:	4770      	bx	lr
 8003286:	46c0      	nop			(mov r8, r8)

08003288 <SVCHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SVCHandler(void)
{
}
 8003288:	4770      	bx	lr
 800328a:	46c0      	nop			(mov r8, r8)

0800328c <PendSVC>:
* Output         : None
* Return         : None
*******************************************************************************/
void PendSVC(void)
{
}
 800328c:	4770      	bx	lr
 800328e:	46c0      	nop			(mov r8, r8)

08003290 <WWDG_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void WWDG_IRQHandler(void)
{
}
 8003290:	4770      	bx	lr
 8003292:	46c0      	nop			(mov r8, r8)

08003294 <PVD_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void PVD_IRQHandler(void)
{
}
 8003294:	4770      	bx	lr
 8003296:	46c0      	nop			(mov r8, r8)

08003298 <TAMPER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TAMPER_IRQHandler(void)
{
}
 8003298:	4770      	bx	lr
 800329a:	46c0      	nop			(mov r8, r8)

0800329c <RTC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTC_IRQHandler(void)
{
}
 800329c:	4770      	bx	lr
 800329e:	46c0      	nop			(mov r8, r8)

080032a0 <FLASH_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FLASH_IRQHandler(void)
{
}
 80032a0:	4770      	bx	lr
 80032a2:	46c0      	nop			(mov r8, r8)

080032a4 <RCC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_IRQHandler(void)
{
}
 80032a4:	4770      	bx	lr
 80032a6:	46c0      	nop			(mov r8, r8)

080032a8 <EXTI0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI0_IRQHandler(void)
{
}
 80032a8:	4770      	bx	lr
 80032aa:	46c0      	nop			(mov r8, r8)

080032ac <EXTI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI1_IRQHandler(void)
{
}
 80032ac:	4770      	bx	lr
 80032ae:	46c0      	nop			(mov r8, r8)

080032b0 <EXTI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI2_IRQHandler(void)
{
}
 80032b0:	4770      	bx	lr
 80032b2:	46c0      	nop			(mov r8, r8)

080032b4 <EXTI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI3_IRQHandler(void)
{
}
 80032b4:	4770      	bx	lr
 80032b6:	46c0      	nop			(mov r8, r8)

080032b8 <EXTI4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI4_IRQHandler(void)
{
}
 80032b8:	4770      	bx	lr
 80032ba:	46c0      	nop			(mov r8, r8)

080032bc <DMA1_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel1_IRQHandler(void)
{
}
 80032bc:	4770      	bx	lr
 80032be:	46c0      	nop			(mov r8, r8)

080032c0 <DMA1_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel2_IRQHandler(void)
{
}
 80032c0:	4770      	bx	lr
 80032c2:	46c0      	nop			(mov r8, r8)

080032c4 <DMA1_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel3_IRQHandler(void)
{
}
 80032c4:	4770      	bx	lr
 80032c6:	46c0      	nop			(mov r8, r8)

080032c8 <DMA1_Channel4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel4_IRQHandler(void)
{
}
 80032c8:	4770      	bx	lr
 80032ca:	46c0      	nop			(mov r8, r8)

080032cc <DMA1_Channel5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel5_IRQHandler(void)
{
}
 80032cc:	4770      	bx	lr
 80032ce:	46c0      	nop			(mov r8, r8)

080032d0 <DMA1_Channel6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel6_IRQHandler(void)
{
}
 80032d0:	4770      	bx	lr
 80032d2:	46c0      	nop			(mov r8, r8)

080032d4 <DMA1_Channel7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA1_Channel7_IRQHandler(void)
{
}
 80032d4:	4770      	bx	lr
 80032d6:	46c0      	nop			(mov r8, r8)

080032d8 <ADC1_2_IRQHandler>:
* Return         : None
*******************************************************************************/

void ADC1_2_IRQHandler(void)
{
}
 80032d8:	4770      	bx	lr
 80032da:	46c0      	nop			(mov r8, r8)

080032dc <USB_HP_CAN_TX_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_HP_CAN_TX_IRQHandler(void)
{
}
 80032dc:	4770      	bx	lr
 80032de:	46c0      	nop			(mov r8, r8)

080032e0 <USB_LP_CAN_RX0_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USB_LP_CAN_RX0_IRQHandler(void)
{
}
 80032e0:	4770      	bx	lr
 80032e2:	46c0      	nop			(mov r8, r8)

080032e4 <CAN_RX1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_RX1_IRQHandler(void)
{
}
 80032e4:	4770      	bx	lr
 80032e6:	46c0      	nop			(mov r8, r8)

080032e8 <CAN_SCE_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void CAN_SCE_IRQHandler(void)
{
}
 80032e8:	4770      	bx	lr
 80032ea:	46c0      	nop			(mov r8, r8)

080032ec <EXTI9_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI9_5_IRQHandler(void)
{
}
 80032ec:	4770      	bx	lr
 80032ee:	46c0      	nop			(mov r8, r8)

080032f0 <TIM1_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_BRK_IRQHandler(void)
{
}
 80032f0:	4770      	bx	lr
 80032f2:	46c0      	nop			(mov r8, r8)

080032f4 <TIM1_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_UP_IRQHandler(void)
{
}
 80032f4:	4770      	bx	lr
 80032f6:	46c0      	nop			(mov r8, r8)

080032f8 <TIM1_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_TRG_COM_IRQHandler(void)
{
}
 80032f8:	4770      	bx	lr
 80032fa:	46c0      	nop			(mov r8, r8)

080032fc <TIM1_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM1_CC_IRQHandler(void)
{
}
 80032fc:	4770      	bx	lr
 80032fe:	46c0      	nop			(mov r8, r8)

08003300 <TIM3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM3_IRQHandler(void)
{
}
 8003300:	4770      	bx	lr
 8003302:	46c0      	nop			(mov r8, r8)

08003304 <TIM4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM4_IRQHandler(void)
{
}
 8003304:	4770      	bx	lr
 8003306:	46c0      	nop			(mov r8, r8)

08003308 <I2C1_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_EV_IRQHandler(void)
{
}
 8003308:	4770      	bx	lr
 800330a:	46c0      	nop			(mov r8, r8)

0800330c <I2C1_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C1_ER_IRQHandler(void)
{
}
 800330c:	4770      	bx	lr
 800330e:	46c0      	nop			(mov r8, r8)

08003310 <I2C2_EV_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_EV_IRQHandler(void)
{
}
 8003310:	4770      	bx	lr
 8003312:	46c0      	nop			(mov r8, r8)

08003314 <I2C2_ER_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void I2C2_ER_IRQHandler(void)
{
}
 8003314:	4770      	bx	lr
 8003316:	46c0      	nop			(mov r8, r8)

08003318 <SPI1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI1_IRQHandler(void)
{
}
 8003318:	4770      	bx	lr
 800331a:	46c0      	nop			(mov r8, r8)

0800331c <SPI2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI2_IRQHandler(void)
{
}
 800331c:	4770      	bx	lr
 800331e:	46c0      	nop			(mov r8, r8)

08003320 <USART2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USART2_IRQHandler(void)
{
}
 8003320:	4770      	bx	lr
 8003322:	46c0      	nop			(mov r8, r8)

08003324 <EXTI15_10_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void EXTI15_10_IRQHandler(void)
{
}
 8003324:	4770      	bx	lr
 8003326:	46c0      	nop			(mov r8, r8)

08003328 <RTCAlarm_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void RTCAlarm_IRQHandler(void)
{
}
 8003328:	4770      	bx	lr
 800332a:	46c0      	nop			(mov r8, r8)

0800332c <USBWakeUp_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void USBWakeUp_IRQHandler(void)
{
}
 800332c:	4770      	bx	lr
 800332e:	46c0      	nop			(mov r8, r8)

08003330 <TIM8_BRK_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_BRK_IRQHandler(void)
{
}
 8003330:	4770      	bx	lr
 8003332:	46c0      	nop			(mov r8, r8)

08003334 <TIM8_UP_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_UP_IRQHandler(void)
{
}
 8003334:	4770      	bx	lr
 8003336:	46c0      	nop			(mov r8, r8)

08003338 <TIM8_TRG_COM_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_TRG_COM_IRQHandler(void)
{
}
 8003338:	4770      	bx	lr
 800333a:	46c0      	nop			(mov r8, r8)

0800333c <TIM8_CC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM8_CC_IRQHandler(void)
{
}
 800333c:	4770      	bx	lr
 800333e:	46c0      	nop			(mov r8, r8)

08003340 <ADC3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void ADC3_IRQHandler(void)
{
}
 8003340:	4770      	bx	lr
 8003342:	46c0      	nop			(mov r8, r8)

08003344 <FSMC_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void FSMC_IRQHandler(void)
{
}
 8003344:	4770      	bx	lr
 8003346:	46c0      	nop			(mov r8, r8)

08003348 <SDIO_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SDIO_IRQHandler(void)
{
}
 8003348:	4770      	bx	lr
 800334a:	46c0      	nop			(mov r8, r8)

0800334c <TIM5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM5_IRQHandler(void)
{
}
 800334c:	4770      	bx	lr
 800334e:	46c0      	nop			(mov r8, r8)

08003350 <SPI3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void SPI3_IRQHandler(void)
{
}
 8003350:	4770      	bx	lr
 8003352:	46c0      	nop			(mov r8, r8)

08003354 <UART4_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART4_IRQHandler(void)
{
}
 8003354:	4770      	bx	lr
 8003356:	46c0      	nop			(mov r8, r8)

08003358 <UART5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void UART5_IRQHandler(void)
{
}
 8003358:	4770      	bx	lr
 800335a:	46c0      	nop			(mov r8, r8)

0800335c <TIM6_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM6_IRQHandler(void)
{
}
 800335c:	4770      	bx	lr
 800335e:	46c0      	nop			(mov r8, r8)

08003360 <TIM7_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM7_IRQHandler(void)
{
}
 8003360:	4770      	bx	lr
 8003362:	46c0      	nop			(mov r8, r8)

08003364 <DMA2_Channel1_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel1_IRQHandler(void)
{
}
 8003364:	4770      	bx	lr
 8003366:	46c0      	nop			(mov r8, r8)

08003368 <DMA2_Channel2_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel2_IRQHandler(void)
{
}
 8003368:	4770      	bx	lr
 800336a:	46c0      	nop			(mov r8, r8)

0800336c <DMA2_Channel3_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel3_IRQHandler(void)
{
}
 800336c:	4770      	bx	lr
 800336e:	46c0      	nop			(mov r8, r8)

08003370 <DMA2_Channel4_5_IRQHandler>:
* Output         : None
* Return         : None
*******************************************************************************/
void DMA2_Channel4_5_IRQHandler(void)
{
}
 8003370:	4770      	bx	lr
 8003372:	46c0      	nop			(mov r8, r8)

08003374 <USART3_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART3_IRQHandler(void)
{
 8003374:	b500      	push	{lr}
 8003376:	b081      	sub	sp, #4
	__PC_com_RX_ISR();
 8003378:	f000 f91c 	bl	80035b4 <__PC_com_RX_ISR>
}
 800337c:	b001      	add	sp, #4
 800337e:	bd00      	pop	{pc}

08003380 <USART1_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void USART1_IRQHandler(void)
{
 8003380:	b500      	push	{lr}
 8003382:	b081      	sub	sp, #4
	//RxD0Interrupt();
	DXL_RX_interrupt();
 8003384:	f000 f9fa 	bl	800377c <DXL_RX_interrupt>
}
 8003388:	b001      	add	sp, #4
 800338a:	bd00      	pop	{pc}

0800338c <TIM2_IRQHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void TIM2_IRQHandler(void)
{
 800338c:	b500      	push	{lr}
 800338e:	b081      	sub	sp, #4
	__TIM2_ISR();
 8003390:	f7ff feda 	bl	8003148 <__TIM2_ISR>
}
 8003394:	b001      	add	sp, #4
 8003396:	bd00      	pop	{pc}

08003398 <SysTickHandler>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void SysTickHandler(void)
{
 8003398:	b500      	push	{lr}
 800339a:	b081      	sub	sp, #4
	__ISR_DELAY();
 800339c:	f7ff feca 	bl	8003134 <__ISR_DELAY>
}
 80033a0:	b001      	add	sp, #4
 80033a2:	bd00      	pop	{pc}

080033a4 <Init_Timer2>:
	  SysTick_ITConfig(ENABLE);
}

void Init_Timer2()
{
	TIM2->CR1 = 0x000; // Upcounting mode + no buffer on reload register, Counter diable
 80033a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80033a8:	f04f 0200 	mov.w	r2, #0	; 0x0
 80033ac:	801a      	strh	r2, [r3, #0]
	TIM2->PSC = 0x044C; // Prescaler
 80033ae:	f240 424c 	movw	r2, #1100	; 0x44c
 80033b2:	851a      	strh	r2, [r3, #40]
	TIM2->ARR = 0xFFFF; // Reload register
 80033b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80033b8:	859a      	strh	r2, [r3, #44]

	TIM2->CCMR1 = 0x0000; // NO output compare and input capture!!!
 80033ba:	f04f 0200 	mov.w	r2, #0	; 0x0
 80033be:	831a      	strh	r2, [r3, #24]
	TIM2->DIER = 0x0002; // CC1IE UIE
 80033c0:	f04f 0202 	mov.w	r2, #2	; 0x2
 80033c4:	819a      	strh	r2, [r3, #12]
	TIM2->CCR1 = 0xFF00; // CCR1 value
 80033c6:	f64f 7200 	movw	r2, #65280	; 0xff00
 80033ca:	869a      	strh	r2, [r3, #52]
	TIM2->CNT = 0x0000;
 80033cc:	f04f 0200 	mov.w	r2, #0	; 0x0
 80033d0:	849a      	strh	r2, [r3, #36]
	//TIM2->CR1 = TIM_CR1_CEN; // ENABLE TIMER!
}
 80033d2:	4770      	bx	lr

080033d4 <SysTick_Configuration>:

}


void SysTick_Configuration(void)
{
 80033d4:	b500      	push	{lr}
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 80033d6:	2009      	movs	r0, #9

}


void SysTick_Configuration(void)
{
 80033d8:	b081      	sub	sp, #4
	  /* SysTick end of count event each 1us with input clock equal to 9MHz (HCLK/8, default) */
	  SysTick_SetReload(9);
 80033da:	f001 fe1d 	bl	8005018 <SysTick_SetReload>

	  /* Enable SysTick interrupt */
	  SysTick_ITConfig(ENABLE);
 80033de:	2001      	movs	r0, #1
 80033e0:	f001 fe36 	bl	8005050 <SysTick_ITConfig>
}
 80033e4:	b001      	add	sp, #4
 80033e6:	bd00      	pop	{pc}

080033e8 <GPIO_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
 80033e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ea:	b083      	sub	sp, #12
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80033ec:	ad01      	add	r5, sp, #4

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 80033ee:	4c38      	ldr	r4, [pc, #224]	(80034d0 <GPIO_Configuration+0xe8>)
* Return         : None
*******************************************************************************/
void GPIO_Configuration(void)
{
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);
 80033f0:	4628      	mov	r0, r5
 80033f2:	f001 f90f 	bl	8004614 <GPIO_StructInit>


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 80033f6:	2603      	movs	r6, #3
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 80033f8:	2710      	movs	r7, #16
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 80033fa:	f04f 03cf 	mov.w	r3, #207	; 0xcf
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 80033fe:	4629      	mov	r1, r5
 8003400:	4834      	ldr	r0, [pc, #208]	(80034d4 <GPIO_Configuration+0xec>)
	GPIO_InitTypeDef GPIO_InitStructure;
	GPIO_StructInit(&GPIO_InitStructure);


	// PORTA CONFIG
	GPIO_InitStructure.GPIO_Pin = 	 ADC_1_PIN_SIG_MOT1P | ADC_1_PIN_SIG_MOT1M  | ADC_2_PIN_SIG_MOT1P | ADC_2_PIN_SIG_MOT1M | ADC_3_PIN_SIG_MOT1P | ADC_3_PIN_SIG_MOT1M;
 8003402:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003406:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800340a:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 800340e:	f001 f8ad 	bl	800456c <GPIO_Init>

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 8003412:	f44f 734c 	mov.w	r3, #816	; 0x330
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003416:	4620      	mov	r0, r4
 8003418:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOA, &GPIO_InitStructure);

	// PORTB CONFIG
	GPIO_InitStructure.GPIO_Pin = 	PIN_ENABLE_TXD | PIN_ENABLE_RXD | ADC_6_PIN_SIG_MOT1P | ADC_6_PIN_SIG_MOT1M;
 800341a:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800341e:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 8003422:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003426:	f001 f8a1 	bl	800456c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
 800342a:	f44f 6308 	mov.w	r3, #2176	; 0x880
 800342e:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003432:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003434:	2304      	movs	r3, #4
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003436:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
 8003438:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800343c:	f001 f896 	bl	800456c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
 8003440:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8003444:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003448:	4620      	mov	r0, r4
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800344a:	2318      	movs	r3, #24
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 800344c:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
 800344e:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Pin = PIN_DXL_RXD | PIN_PC_RXD;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN_FLOATING;
	GPIO_Init(GPIOB, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin = PIN_DXL_TXD | PIN_PC_TXD;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003452:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF_PP;
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8003456:	f001 f889 	bl	800456c <GPIO_Init>

	GPIO_PinRemapConfig( GPIO_Remap_USART1, ENABLE);
 800345a:	2004      	movs	r0, #4
 800345c:	2101      	movs	r1, #1
 800345e:	f001 f91f 	bl	80046a0 <GPIO_PinRemapConfig>
	GPIO_PinRemapConfig( GPIO_Remap_SWJ_Disable, ENABLE);
 8003462:	2101      	movs	r1, #1
 8003464:	481c      	ldr	r0, [pc, #112]	(80034d8 <GPIO_Configuration+0xf0>)
 8003466:	f001 f91b 	bl	80046a0 <GPIO_PinRemapConfig>

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 800346a:	4620      	mov	r0, r4
 800346c:	2110      	movs	r1, #16
 800346e:	f001 f8ef 	bl	8004650 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 8003472:	4620      	mov	r0, r4
 8003474:	2120      	movs	r1, #32
 8003476:	f001 f8e9 	bl	800464c <GPIO_SetBits>

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 800347a:	f88d 6006 	strb.w	r6, [sp, #6]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800347e:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8003482:	f506 3686 	add.w	r6, r6, #68608	; 0x10c00
 8003486:	f506 767f 	add.w	r6, r6, #1020	; 0x3fc
 800348a:	3601      	adds	r6, #1

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 800348c:	f642 3306 	movw	r3, #11014	; 0x2b06
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003490:	4630      	mov	r0, r6
 8003492:	4629      	mov	r1, r5

	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
 8003494:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 8003498:	2400      	movs	r4, #0
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable

		// PORTC CONFIG
	GPIO_InitStructure.GPIO_Pin =   PIN_ADC_SELECT0 | PIN_ADC_SELECT1 |  PIN_LED_POWER | ADC_4_PIN_SIG_MOT1P | ADC_4_PIN_SIG_MOT1M | ADC_5_PIN_SIG_MOT1P | ADC_5_PIN_SIG_MOT1M;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
 800349a:	f88d 7007 	strb.w	r7, [sp, #7]
	GPIO_Init(GPIOC, &GPIO_InitStructure);
 800349e:	f001 f865 	bl	800456c <GPIO_Init>

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 80034a2:	f04f 0309 	mov.w	r3, #9	; 0x9
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 80034a6:	4630      	mov	r0, r6
 80034a8:	4629      	mov	r1, r5
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_Out_PP;
	GPIO_Init(GPIOC, &GPIO_InitStructure);

	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
 80034aa:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80034ae:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);
 80034b2:	f001 f85b 	bl	800456c <GPIO_Init>

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 80034b6:	f04f 0320 	mov.w	r3, #32	; 0x20
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 80034ba:	4806      	ldr	r0, [pc, #24]	(80034d4 <GPIO_Configuration+0xec>)
 80034bc:	4629      	mov	r1, r5
	// set Analog input of ADC
	GPIO_InitStructure.GPIO_Pin =  PIN_ADC0 | PIN_VDD_VOLT;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
	GPIO_Init(PORT_ADC0, &GPIO_InitStructure);

	GPIO_InitStructure.GPIO_Pin =  PIN_ADC1;
 80034be:	f8ad 3004 	strh.w	r3, [sp, #4]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AIN;
 80034c2:	f88d 4007 	strb.w	r4, [sp, #7]
	GPIO_Init(PORT_ADC1, &GPIO_InitStructure);
 80034c6:	f001 f851 	bl	800456c <GPIO_Init>


}
 80034ca:	b003      	add	sp, #12
 80034cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034ce:	46c0      	nop			(mov r8, r8)
 80034d0:	40010c00 	.word	0x40010c00
 80034d4:	40010800 	.word	0x40010800
 80034d8:	00300400 	.word	0x00300400

080034dc <NVIC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80034dc:	b570      	push	{r4, r5, r6, lr}
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80034de:	f44f 5140 	mov.w	r1, #12288	; 0x3000
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Configuration(void)
{
 80034e2:	b082      	sub	sp, #8
	#ifdef  VECT_TAB_RAM
		// Set the Vector Table base location at 0x20000000
		NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
	#else  // VECT_TAB_FLASH
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
 80034e4:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 80034e8:	f001 fa54 	bl	8004994 <NVIC_SetVectorTable>
	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 80034ec:	ae01      	add	r6, sp, #4
		// Set the Vector Table base location at 0x08003000
		NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x3000);
	#endif

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);
 80034ee:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80034f2:	f001 f9b1 	bl	8004858 <NVIC_PriorityGroupConfig>

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 80034f6:	2500      	movs	r5, #0

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80034f8:	2325      	movs	r3, #37
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 80034fa:	2401      	movs	r4, #1
	NVIC_Init(&NVIC_InitStructure);
 80034fc:	4630      	mov	r0, r6

	// Configure the NVIC Preemption Priority Bits
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_2);

	// Enable the USART1 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQChannel;
 80034fe:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8003502:	f88d 5005 	strb.w	r5, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8003506:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 800350a:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 800350e:	f001 f9ad 	bl	800486c <NVIC_Init>

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8003512:	231c      	movs	r3, #28
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);
 8003514:	4630      	mov	r0, r6
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
	NVIC_Init(&NVIC_InitStructure);

	// Enable the TIM2 Interrupt
	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQChannel;
 8003516:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 800351a:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 800351e:	f88d 5006 	strb.w	r5, [sp, #6]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003522:	f88d 4007 	strb.w	r4, [sp, #7]
	NVIC_Init(&NVIC_InitStructure);
 8003526:	f001 f9a1 	bl	800486c <NVIC_Init>
}
 800352a:	b002      	add	sp, #8
 800352c:	bd70      	pop	{r4, r5, r6, pc}
 800352e:	46c0      	nop			(mov r8, r8)

08003530 <RCC_Configuration>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_Configuration(void)
{
 8003530:	b500      	push	{lr}
 8003532:	b081      	sub	sp, #4
	ErrorStatus HSEStartUpStatus;
	/* RCC system reset(for debug purpose) */
	RCC_DeInit();
 8003534:	f001 fb90 	bl	8004c58 <RCC_DeInit>

	/* Enable HSE */
	RCC_HSEConfig(RCC_HSE_ON);
 8003538:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800353c:	f001 fbac 	bl	8004c98 <RCC_HSEConfig>

	/* Wait till HSE is ready */
	HSEStartUpStatus = RCC_WaitForHSEStartUp();
 8003540:	f001 fbc4 	bl	8004ccc <RCC_WaitForHSEStartUp>

	if(HSEStartUpStatus == SUCCESS)
 8003544:	2801      	cmp	r0, #1
 8003546:	d124      	bne.n	8003592 <RCC_Configuration+0x62>
	{
		/* Enable Prefetch Buffer */
		FLASH_PrefetchBufferCmd(FLASH_PrefetchBuffer_Enable);
 8003548:	2010      	movs	r0, #16
 800354a:	f000 fd93 	bl	8004074 <FLASH_PrefetchBufferCmd>

		/* Flash 2 wait state */
		FLASH_SetLatency(FLASH_Latency_2);
 800354e:	2002      	movs	r0, #2
 8003550:	f000 fd78 	bl	8004044 <FLASH_SetLatency>

		/* HCLK = SYSCLK */
		RCC_HCLKConfig(RCC_SYSCLK_Div1);
 8003554:	2000      	movs	r0, #0
 8003556:	f001 fc03 	bl	8004d60 <RCC_HCLKConfig>

		/* PCLK2 = HCLK */
		RCC_PCLK2Config(RCC_HCLK_Div1);
 800355a:	2000      	movs	r0, #0
 800355c:	f001 fc14 	bl	8004d88 <RCC_PCLK2Config>

		/* PCLK1 = HCLK/2 */
		RCC_PCLK1Config(RCC_HCLK_Div2);
 8003560:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003564:	f001 fc06 	bl	8004d74 <RCC_PCLK1Config>

		/* PLLCLK = 8MHz * 9 = 72 MHz */
		RCC_PLLConfig(RCC_PLLSource_HSE_Div1, RCC_PLLMul_9);
 8003568:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800356c:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8003570:	f001 fbd4 	bl	8004d1c <RCC_PLLConfig>

		/* Enable PLL */
		RCC_PLLCmd(ENABLE);
 8003574:	2001      	movs	r0, #1
 8003576:	f001 fbdb 	bl	8004d30 <RCC_PLLCmd>

		/* Wait till PLL is ready */
		while(RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET)
 800357a:	2039      	movs	r0, #57
 800357c:	f001 fd04 	bl	8004f88 <RCC_GetFlagStatus>
 8003580:	2800      	cmp	r0, #0
 8003582:	d0fa      	beq.n	800357a <RCC_Configuration+0x4a>
		{
		}

		/* Select PLL as system clock source */
		RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
 8003584:	2002      	movs	r0, #2
 8003586:	f001 fbd9 	bl	8004d3c <RCC_SYSCLKConfig>

		/* Wait till PLL is used as system clock source */
		while(RCC_GetSYSCLKSource() != 0x08)
 800358a:	f001 fbe1 	bl	8004d50 <RCC_GetSYSCLKSource>
 800358e:	2808      	cmp	r0, #8
 8003590:	d1fb      	bne.n	800358a <RCC_Configuration+0x5a>
	}

	/* Enable peripheral clocks --------------------------------------------------*/

	/* Enable USART1 and GPIOB clocks */
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1 | RCC_APB2Periph_GPIOA | RCC_APB2Periph_GPIOB | RCC_APB2Periph_GPIOC	 | RCC_APB2Periph_ADC1, ENABLE);
 8003592:	2101      	movs	r1, #1
 8003594:	f244 201c 	movw	r0, #16924	; 0x421c
 8003598:	f001 fcac 	bl	8004ef4 <RCC_APB2PeriphClockCmd>


	/* Enable USART3 clocks */
	RCC_APB1PeriphClockCmd ( RCC_APB1Periph_USART3 | RCC_APB1Periph_TIM2, ENABLE);
 800359c:	4804      	ldr	r0, [pc, #16]	(80035b0 <RCC_Configuration+0x80>)
 800359e:	2101      	movs	r1, #1
 80035a0:	f001 fcb6 	bl	8004f10 <RCC_APB1PeriphClockCmd>

	PWR_BackupAccessCmd(ENABLE);
 80035a4:	2001      	movs	r0, #1
 80035a6:	f001 fae7 	bl	8004b78 <PWR_BackupAccessCmd>
}
 80035aa:	b001      	add	sp, #4
 80035ac:	bd00      	pop	{pc}
 80035ae:	46c0      	nop			(mov r8, r8)
 80035b0:	00040001 	.word	0x00040001

080035b4 <__PC_com_RX_ISR>:
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
}

void __PC_com_RX_ISR()
{
 80035b4:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 80035b6:	4809      	ldr	r0, [pc, #36]	(80035dc <__PC_com_RX_ISR+0x28>)
 80035b8:	f240 5125 	movw	r1, #1317	; 0x525
 80035bc:	f002 fd4c 	bl	8006058 <USART_GetITStatus>
 80035c0:	b150      	cbz	r0, 80035d8 <__PC_com_RX_ISR+0x24>
	{
		PC_RX_com_buf[PC_RX_buff_index] = USART_ReceiveData(USART3);
 80035c2:	4b07      	ldr	r3, [pc, #28]	(80035e0 <__PC_com_RX_ISR+0x2c>)
 80035c4:	4805      	ldr	r0, [pc, #20]	(80035dc <__PC_com_RX_ISR+0x28>)
 80035c6:	681c      	ldr	r4, [r3, #0]
 80035c8:	f002 fcd8 	bl	8005f7c <USART_ReceiveData>
 80035cc:	4b05      	ldr	r3, [pc, #20]	(80035e4 <__PC_com_RX_ISR+0x30>)
 80035ce:	b2c0      	uxtb	r0, r0
 80035d0:	5518      	strb	r0, [r3, r4]
		PC_data_rdy = 1;
 80035d2:	4b05      	ldr	r3, [pc, #20]	(80035e8 <__PC_com_RX_ISR+0x34>)
 80035d4:	2201      	movs	r2, #1
 80035d6:	701a      	strb	r2, [r3, #0]
		//PC_RX_buff_index++;
	}

}
 80035d8:	bd10      	pop	{r4, pc}
 80035da:	46c0      	nop			(mov r8, r8)
 80035dc:	40004800 	.word	0x40004800
 80035e0:	20000024 	.word	0x20000024
 80035e4:	20000034 	.word	0x20000034
 80035e8:	20000028 	.word	0x20000028

080035ec <uDelay>:
{
	uDelay(nTime*1000);
}

void uDelay(u32 nTime)
{
 80035ec:	b510      	push	{r4, lr}
 80035ee:	4604      	mov	r4, r0
	/* Enable the SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Enable);
 80035f0:	2001      	movs	r0, #1
 80035f2:	f001 fd17 	bl	8005024 <SysTick_CounterCmd>

	gwTimingDelay = nTime;
 80035f6:	4b07      	ldr	r3, [pc, #28]	(8003614 <uDelay+0x28>)
 80035f8:	601c      	str	r4, [r3, #0]

	while(gwTimingDelay != 0);
 80035fa:	461a      	mov	r2, r3
 80035fc:	6813      	ldr	r3, [r2, #0]
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d1fc      	bne.n	80035fc <uDelay+0x10>

	/* Disable SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Disable);
 8003602:	f06f 0001 	mvn.w	r0, #1	; 0x1
 8003606:	f001 fd0d 	bl	8005024 <SysTick_CounterCmd>
	/* Clear SysTick Counter */
	SysTick_CounterCmd(SysTick_Counter_Clear);
 800360a:	2000      	movs	r0, #0
 800360c:	f001 fd0a 	bl	8005024 <SysTick_CounterCmd>
}
 8003610:	bd10      	pop	{r4, pc}
 8003612:	46c0      	nop			(mov r8, r8)
 8003614:	2000002c 	.word	0x2000002c

08003618 <mDelay>:
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 8003618:	b500      	push	{lr}
	uDelay(nTime*1000);
 800361a:	ebc0 1340 	rsb	r3, r0, r0, lsl #5
 800361e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	USART_SendData(USART3,bTxdData);
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
}

void mDelay(u32 nTime)
{
 8003622:	b081      	sub	sp, #4
	uDelay(nTime*1000);
 8003624:	00c0      	lsls	r0, r0, #3
 8003626:	f7ff ffe1 	bl	80035ec <uDelay>
}
 800362a:	b001      	add	sp, #4
 800362c:	bd00      	pop	{pc}
 800362e:	46c0      	nop			(mov r8, r8)

08003630 <TxDByte_PC>:
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003630:	b500      	push	{lr}
	USART_SendData(USART3,bTxdData);
 8003632:	b281      	uxth	r1, r0
		TxDByte_PC(*bData++);
	}
}

void TxDByte_PC(u8 bTxdData)
{
 8003634:	b081      	sub	sp, #4
	USART_SendData(USART3,bTxdData);
 8003636:	4805      	ldr	r0, [pc, #20]	(800364c <TxDByte_PC+0x1c>)
 8003638:	f002 fc9c 	bl	8005f74 <USART_SendData>
	while( USART_GetFlagStatus(USART3, USART_FLAG_TC)==RESET );
 800363c:	4803      	ldr	r0, [pc, #12]	(800364c <TxDByte_PC+0x1c>)
 800363e:	2140      	movs	r1, #64
 8003640:	f002 fcfe 	bl	8006040 <USART_GetFlagStatus>
 8003644:	2800      	cmp	r0, #0
 8003646:	d0f9      	beq.n	800363c <TxDByte_PC+0xc>
}
 8003648:	b001      	add	sp, #4
 800364a:	bd00      	pop	{pc}
 800364c:	40004800 	.word	0x40004800

08003650 <TxArray>:
{
	while (*bData)
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
 8003650:	b570      	push	{r4, r5, r6, lr}
 8003652:	4606      	mov	r6, r0
 8003654:	460d      	mov	r5, r1
 8003656:	2400      	movs	r4, #0
 8003658:	e003      	b.n	8003662 <TxArray+0x12>
	int i;
	for(i = 0; i<len; i++)
	{
		TxDByte_PC(*bData++);
 800365a:	5d30      	ldrb	r0, [r6, r4]
 800365c:	f7ff ffe8 	bl	8003630 <TxDByte_PC>
		TxDByte_PC(*bData++);
}
void TxArray(u8 *bData, u8 len)
{
	int i;
	for(i = 0; i<len; i++)
 8003660:	3401      	adds	r4, #1
 8003662:	42ac      	cmp	r4, r5
 8003664:	dbf9      	blt.n	800365a <TxArray+0xa>
	{
		TxDByte_PC(*bData++);
	}
}
 8003666:	bd70      	pop	{r4, r5, r6, pc}

08003668 <TxDString>:
	}
}


void TxDString(u8 *bData)
{
 8003668:	b530      	push	{r4, r5, lr}
 800366a:	4605      	mov	r5, r0
 800366c:	b081      	sub	sp, #4
 800366e:	2400      	movs	r4, #0
 8003670:	e001      	b.n	8003676 <TxDString+0xe>
	while (*bData)
		TxDByte_PC(*bData++);
 8003672:	f7ff ffdd 	bl	8003630 <TxDByte_PC>
}


void TxDString(u8 *bData)
{
	while (*bData)
 8003676:	5d28      	ldrb	r0, [r5, r4]
 8003678:	3401      	adds	r4, #1
 800367a:	2800      	cmp	r0, #0
 800367c:	d1f9      	bne.n	8003672 <TxDString+0xa>
		TxDByte_PC(*bData++);
}
 800367e:	b001      	add	sp, #4
 8003680:	bd30      	pop	{r4, r5, pc}
 8003682:	46c0      	nop			(mov r8, r8)

08003684 <USART_Configuration>:




void USART_Configuration(u8 PORT, u32 baudrate)
{
 8003684:	b570      	push	{r4, r5, r6, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	4605      	mov	r5, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800368a:	4668      	mov	r0, sp




void USART_Configuration(u8 PORT, u32 baudrate)
{
 800368c:	460c      	mov	r4, r1

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 800368e:	f002 fbcb 	bl	8005e28 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003692:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003696:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 800369a:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800369e:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 80036a2:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80036a6:	f04f 030c 	mov.w	r3, #12	; 0xc
void USART_Configuration(u8 PORT, u32 baudrate)
{

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 80036aa:	466e      	mov	r6, sp


	USART_InitStructure.USART_BaudRate = baudrate;
 80036ac:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 80036ae:	f8ad 300a 	strh.w	r3, [sp, #10]


	if( PORT == USART_DXL )
 80036b2:	b98d      	cbnz	r5, 80036d8 <USART_Configuration+0x54>
	{
		USART_DeInit(USART1);
 80036b4:	4814      	ldr	r0, [pc, #80]	(8003708 <USART_Configuration+0x84>)
 80036b6:	f002 fd4b 	bl	8006150 <USART_DeInit>
		mDelay(10);
 80036ba:	200a      	movs	r0, #10
 80036bc:	f7ff ffac 	bl	8003618 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 80036c0:	4811      	ldr	r0, [pc, #68]	(8003708 <USART_Configuration+0x84>)
 80036c2:	4669      	mov	r1, sp
 80036c4:	f002 fcf6 	bl	80060b4 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80036c8:	480f      	ldr	r0, [pc, #60]	(8003708 <USART_Configuration+0x84>)
 80036ca:	f240 5125 	movw	r1, #1317	; 0x525
 80036ce:	2201      	movs	r2, #1
 80036d0:	f002 fbe4 	bl	8005e9c <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 80036d4:	480c      	ldr	r0, [pc, #48]	(8003708 <USART_Configuration+0x84>)
 80036d6:	e012      	b.n	80036fe <USART_Configuration+0x7a>
	}

	else if( PORT == USART_PC )
 80036d8:	2d02      	cmp	r5, #2
 80036da:	d113      	bne.n	8003704 <USART_Configuration+0x80>
	{
		USART_DeInit(USART3);
 80036dc:	480b      	ldr	r0, [pc, #44]	(800370c <USART_Configuration+0x88>)
 80036de:	f002 fd37 	bl	8006150 <USART_DeInit>
		mDelay(10);
 80036e2:	200a      	movs	r0, #10
 80036e4:	f7ff ff98 	bl	8003618 <mDelay>
		/* Configure the USART3 */
		USART_Init(USART3, &USART_InitStructure);
 80036e8:	4808      	ldr	r0, [pc, #32]	(800370c <USART_Configuration+0x88>)
 80036ea:	4669      	mov	r1, sp
 80036ec:	f002 fce2 	bl	80060b4 <USART_Init>

		/* Enable USART3 Receive and Transmit interrupts */
		USART_ITConfig(USART3, USART_IT_RXNE, ENABLE);
 80036f0:	4806      	ldr	r0, [pc, #24]	(800370c <USART_Configuration+0x88>)
 80036f2:	f240 5125 	movw	r1, #1317	; 0x525
 80036f6:	2201      	movs	r2, #1
 80036f8:	f002 fbd0 	bl	8005e9c <USART_ITConfig>
		//USART_ITConfig(USART3, USART_IT_TC, ENABLE);

		/* Enable the USART3 */
		USART_Cmd(USART3, ENABLE);
 80036fc:	4803      	ldr	r0, [pc, #12]	(800370c <USART_Configuration+0x88>)
 80036fe:	2101      	movs	r1, #1
 8003700:	f002 fbbe 	bl	8005e80 <USART_Cmd>
	}
}
 8003704:	b004      	add	sp, #16
 8003706:	bd70      	pop	{r4, r5, r6, pc}
 8003708:	40013800 	.word	0x40013800
 800370c:	40004800 	.word	0x40004800

08003710 <USARTConfiguration>:




void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */
 8003710:	b530      	push	{r4, r5, lr}
 8003712:	b085      	sub	sp, #20
 8003714:	4604      	mov	r4, r0

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003716:	4668      	mov	r0, sp
 8003718:	f002 fb86 	bl	8005e28 <USART_StructInit>


	USART_InitStructure.USART_BaudRate = baudrate;
 800371c:	9400      	str	r4, [sp, #0]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 800371e:	4c13      	ldr	r4, [pc, #76]	(800376c <USARTConfiguration+0x5c>)

	USART_StructInit(&USART_InitStructure);


	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8003720:	f04f 0300 	mov.w	r3, #0	; 0x0
 8003724:	f8ad 3004 	strh.w	r3, [sp, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8003728:	f8ad 3006 	strh.w	r3, [sp, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No ;
 800372c:	f8ad 3008 	strh.w	r3, [sp, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8003730:	f8ad 300c 	strh.w	r3, [sp, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;


		USART_DeInit(USART1);
 8003734:	4620      	mov	r0, r4
	USART_InitStructure.USART_BaudRate = baudrate;
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
	USART_InitStructure.USART_Parity = USART_Parity_No ;
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8003736:	f04f 030c 	mov.w	r3, #12	; 0xc
 800373a:	f8ad 300a 	strh.w	r3, [sp, #10]


		USART_DeInit(USART1);
 800373e:	f002 fd07 	bl	8006150 <USART_DeInit>
		mDelay(10);
 8003742:	200a      	movs	r0, #10
 8003744:	f7ff ff68 	bl	8003618 <mDelay>
		/* Configure the USART1 */
		USART_Init(USART1, &USART_InitStructure);
 8003748:	4620      	mov	r0, r4
 800374a:	4669      	mov	r1, sp
 800374c:	f002 fcb2 	bl	80060b4 <USART_Init>

		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 8003750:	4620      	mov	r0, r4
 8003752:	f240 5125 	movw	r1, #1317	; 0x525
 8003756:	2201      	movs	r2, #1
 8003758:	f002 fba0 	bl	8005e9c <USART_ITConfig>
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 800375c:	4620      	mov	r0, r4
 800375e:	2101      	movs	r1, #1
void USARTConfiguration(u32 baudrate)
{ /* !!!! STOLEN !!! */

	USART_InitTypeDef USART_InitStructure;

	USART_StructInit(&USART_InitStructure);
 8003760:	466d      	mov	r5, sp
		/* Enable USART1 Receive and Transmit interrupts */
		USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
		//USART_ITConfig(USART1, USART_IT_TC, ENABLE);

		/* Enable the USART1 */
		USART_Cmd(USART1, ENABLE);
 8003762:	f002 fb8d 	bl	8005e80 <USART_Cmd>

}
 8003766:	b005      	add	sp, #20
 8003768:	bd30      	pop	{r4, r5, pc}
 800376a:	46c0      	nop			(mov r8, r8)
 800376c:	40013800 	.word	0x40013800

08003770 <DXL_init>:
void USARTConfiguration();
void DXL_TX(u8 data);


void DXL_init(u32 baud)
{
 8003770:	b500      	push	{lr}
 8003772:	b081      	sub	sp, #4
	USARTConfiguration(baud);
 8003774:	f7ff ffcc 	bl	8003710 <USARTConfiguration>
}
 8003778:	b001      	add	sp, #4
 800377a:	bd00      	pop	{pc}

0800377c <DXL_RX_interrupt>:
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 800377c:	b530      	push	{r4, r5, lr}
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 800377e:	480a      	ldr	r0, [pc, #40]	(80037a8 <DXL_RX_interrupt+0x2c>)
	 * DXL_RX_BUFF[6]: Checksum
	 */
}

void DXL_RX_interrupt(void)
{/* This funtion is clled when 8 bitsisrecied through the UART (stm32f10c_it.c) */
 8003780:	b081      	sub	sp, #4
	if (USART_GetITStatus(USART1, USART_IT_RXNE) != RESET) // IF RX interrupt RXNE bit auto-clear!
 8003782:	f240 5125 	movw	r1, #1317	; 0x525
 8003786:	f002 fc67 	bl	8006058 <USART_GetITStatus>
 800378a:	b150      	cbz	r0, 80037a2 <DXL_RX_interrupt+0x26>
	{
		DXL_RX_com_buf[DXL_RX_buff_index] = USART_ReceiveData(USART1);
 800378c:	4c07      	ldr	r4, [pc, #28]	(80037ac <DXL_RX_interrupt+0x30>)
 800378e:	4806      	ldr	r0, [pc, #24]	(80037a8 <DXL_RX_interrupt+0x2c>)
 8003790:	6825      	ldr	r5, [r4, #0]
 8003792:	f002 fbf3 	bl	8005f7c <USART_ReceiveData>
 8003796:	4b06      	ldr	r3, [pc, #24]	(80037b0 <DXL_RX_interrupt+0x34>)
 8003798:	b2c0      	uxtb	r0, r0
 800379a:	5558      	strb	r0, [r3, r5]
		DXL_RX_buff_index++;
 800379c:	6823      	ldr	r3, [r4, #0]
 800379e:	3301      	adds	r3, #1
 80037a0:	6023      	str	r3, [r4, #0]
	}
}
 80037a2:	b001      	add	sp, #4
 80037a4:	bd30      	pop	{r4, r5, pc}
 80037a6:	46c0      	nop			(mov r8, r8)
 80037a8:	40013800 	.word	0x40013800
 80037ac:	20000044 	.word	0x20000044
 80037b0:	2000004c 	.word	0x2000004c

080037b4 <DXL_TX>:




void DXL_TX(u8 data)
{
 80037b4:	b510      	push	{r4, lr}

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80037b6:	2120      	movs	r1, #32




void DXL_TX(u8 data)
{
 80037b8:	4604      	mov	r4, r0

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
 80037ba:	480d      	ldr	r0, [pc, #52]	(80037f0 <DXL_TX+0x3c>)
 80037bc:	f000 ff48 	bl	8004650 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable



		USART_SendData(USART1, data);
 80037c0:	b2a4      	uxth	r4, r4

void DXL_TX(u8 data)
{

	GPIO_ResetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Disable
	GPIO_SetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Enable
 80037c2:	480b      	ldr	r0, [pc, #44]	(80037f0 <DXL_TX+0x3c>)
 80037c4:	2110      	movs	r1, #16
 80037c6:	f000 ff41 	bl	800464c <GPIO_SetBits>



		USART_SendData(USART1, data);
 80037ca:	480a      	ldr	r0, [pc, #40]	(80037f4 <DXL_TX+0x40>)
 80037cc:	4621      	mov	r1, r4
 80037ce:	f002 fbd1 	bl	8005f74 <USART_SendData>
		while( USART_GetFlagStatus(USART1, USART_FLAG_TC)==RESET ); // wait for TX to complete
 80037d2:	4808      	ldr	r0, [pc, #32]	(80037f4 <DXL_TX+0x40>)
 80037d4:	2140      	movs	r1, #64
 80037d6:	f002 fc33 	bl	8006040 <USART_GetFlagStatus>
 80037da:	2800      	cmp	r0, #0
 80037dc:	d0f9      	beq.n	80037d2 <DXL_TX+0x1e>



	GPIO_ResetBits(PORT_ENABLE_TXD, PIN_ENABLE_TXD);	// TX Disable
 80037de:	2110      	movs	r1, #16
 80037e0:	4803      	ldr	r0, [pc, #12]	(80037f0 <DXL_TX+0x3c>)
 80037e2:	f000 ff35 	bl	8004650 <GPIO_ResetBits>
	GPIO_SetBits(PORT_ENABLE_RXD, PIN_ENABLE_RXD);	// RX Enable
 80037e6:	4802      	ldr	r0, [pc, #8]	(80037f0 <DXL_TX+0x3c>)
 80037e8:	2120      	movs	r1, #32
 80037ea:	f000 ff2f 	bl	800464c <GPIO_SetBits>

}
 80037ee:	bd10      	pop	{r4, pc}
 80037f0:	40010c00 	.word	0x40010c00
 80037f4:	40013800 	.word	0x40013800

080037f8 <DXL_read_byte>:

void DXL_read_byte(u8 devId, u8 add)
{

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 80037f8:	4b1b      	ldr	r3, [pc, #108]	(8003868 <DXL_read_byte+0x70>)
 80037fa:	2200      	movs	r2, #0




void DXL_read_byte(u8 devId, u8 add)
{
 80037fc:	b530      	push	{r4, r5, lr}

	u8 i, checksum = 0;
	DXL_RX_buff_index = 0;
 80037fe:	601a      	str	r2, [r3, #0]
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003800:	4a1a      	ldr	r2, [pc, #104]	(800386c <DXL_read_byte+0x74>)
 8003802:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003806:	7013      	strb	r3, [r2, #0]
	DXL_TX_com_buf[1] = 0xff;
 8003808:	7053      	strb	r3, [r2, #1]
	//id -
	DXL_TX_com_buf[2] = devId;
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
 800380a:	2304      	movs	r3, #4
 800380c:	70d3      	strb	r3, [r2, #3]
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
 800380e:	2302      	movs	r3, #2
 8003810:	7113      	strb	r3, [r2, #4]
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 8003812:	2301      	movs	r3, #1
	DXL_RX_buff_index = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;
	//id -
	DXL_TX_com_buf[2] = devId;
 8003814:	7090      	strb	r0, [r2, #2]
	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
 8003816:	7151      	strb	r1, [r2, #5]




void DXL_read_byte(u8 devId, u8 add)
{
 8003818:	b081      	sub	sp, #4
	DXL_TX_com_buf[3] = 0x04;
	// instruction-
	DXL_TX_com_buf[4] = READ_DATA;
	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = 1;
 800381a:	7193      	strb	r3, [r2, #6]

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 800381c:	f04f 0e04 	mov.w	lr, #4	; 0x4
 8003820:	2100      	movs	r1, #0
 8003822:	2000      	movs	r0, #0
 8003824:	e006      	b.n	8003834 <DXL_read_byte+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
 8003826:	eb02 0301 	add.w	r3, r2, r1
 800382a:	789b      	ldrb	r3, [r3, #2]
 800382c:	4403      	add	r3, r0
 800382e:	b2d8      	uxtb	r0, r3
	DXL_TX_com_buf[6] = 1;

	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 8003830:	1c4b      	adds	r3, r1, #1
 8003832:	b2d9      	uxtb	r1, r3
 8003834:	458e      	cmp	lr, r1
 8003836:	f8df c034 	ldr.w	ip, [pc, #52]	; 800386c <DXL_read_byte+0x74>
 800383a:	daf4      	bge.n	8003826 <DXL_read_byte+0x2e>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 800383c:	ea6f 0300 	mvn.w	r3, r0
 8003840:	f88c 3007 	strb.w	r3, [ip, #7]


	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 8003844:	4b08      	ldr	r3, [pc, #32]	(8003868 <DXL_read_byte+0x70>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[8] = 0x00; // NULL termination!
 8003846:	2200      	movs	r2, #0
 8003848:	f88c 2008 	strb.w	r2, [ip, #8]


	DXL_RX_buff_index = 0; // RX buffer index!
 800384c:	601a      	str	r2, [r3, #0]
 800384e:	2400      	movs	r4, #0

	for(i = 0; i < 8; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 8003850:	4665      	mov	r5, ip
 8003852:	5d28      	ldrb	r0, [r5, r4]
 8003854:	3401      	adds	r4, #1
 8003856:	f7ff ffad 	bl	80037b4 <DXL_TX>
	DXL_TX_com_buf[8] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 8; i++)
 800385a:	2c08      	cmp	r4, #8
 800385c:	d1f9      	bne.n	8003852 <DXL_read_byte+0x5a>
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	uDelay(100); // TIS CAN BE IMPLEMENTED SMARTER: WITH CRC CHECK etc.!!!
 800385e:	2064      	movs	r0, #100
 8003860:	f7ff fec4 	bl	80035ec <uDelay>
	 * DXL_RX_BUFF[3]: Length
	 * DXL_RX_BUFF[4]: Error status
	 * DXL_RX_BUFF[5]: Parameter
	 * DXL_RX_BUFF[6]: Checksum
	 */
}
 8003864:	b001      	add	sp, #4
 8003866:	bd30      	pop	{r4, r5, pc}
 8003868:	20000044 	.word	0x20000044
 800386c:	2000005b 	.word	0x2000005b

08003870 <DXL_send_word>:




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003870:	b530      	push	{r4, r5, lr}
	u16 i, checksum = 0;
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
 8003872:	f8df c080 	ldr.w	ip, [pc, #128]	; 80038f4 <DXL_send_word+0x84>
 8003876:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800387a:	f88c 3000 	strb.w	r3, [ip]
	DXL_TX_com_buf[1] = 0xff;
 800387e:	f88c 3001 	strb.w	r3, [ip, #1]

	//id -
	DXL_TX_com_buf[2] = devId;

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;
 8003882:	2305      	movs	r3, #5
 8003884:	f88c 3003 	strb.w	r3, [ip, #3]
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
 8003888:	f88c 2006 	strb.w	r2, [ip, #6]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 800388c:	2303      	movs	r3, #3


	// parameters-
	DXL_TX_com_buf[5] = add;
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 800388e:	0a12      	lsrs	r2, r2, #8
	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;


	// parameters-
	DXL_TX_com_buf[5] = add;
 8003890:	f88c 1005 	strb.w	r1, [ip, #5]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
 8003894:	f88c 2007 	strb.w	r2, [ip, #7]




void DXL_send_word(u8 devId, u8 add, u16 data)
{
 8003898:	b081      	sub	sp, #4
	// Preamble-
	DXL_TX_com_buf[0] = 0xff;
	DXL_TX_com_buf[1] = 0xff;

	//id -
	DXL_TX_com_buf[2] = devId;
 800389a:	f88c 0002 	strb.w	r0, [ip, #2]

	//length (the number of Parameters (N) + 2) = 4 (for write)
	DXL_TX_com_buf[3] = 0x05;

	// instruction-
	DXL_TX_com_buf[4] = WRITE_DATA;
 800389e:	f88c 3004 	strb.w	r3, [ip, #4]
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80038a2:	f04f 0e05 	mov.w	lr, #5	; 0x5
 80038a6:	2100      	movs	r1, #0
 80038a8:	2200      	movs	r2, #0
 80038aa:	e006      	b.n	80038ba <DXL_send_word+0x4a>
	{
		checksum += DXL_TX_com_buf[i+2];
 80038ac:	eb0c 0302 	add.w	r3, ip, r2
 80038b0:	789b      	ldrb	r3, [r3, #2]
 80038b2:	440b      	add	r3, r1
 80038b4:	b299      	uxth	r1, r3
	DXL_TX_com_buf[6] = (u8)(data&0x00FF);
	DXL_TX_com_buf[7] = (u8)((data&0xFF00)>>8);
	// Calc CRC!
	checksum = 0;

	for( i=0; i<DXL_TX_com_buf[3]+1; i++ )
 80038b6:	1c53      	adds	r3, r2, #1
 80038b8:	b29a      	uxth	r2, r3
 80038ba:	4596      	cmp	lr, r2
 80038bc:	480d      	ldr	r0, [pc, #52]	(80038f4 <DXL_send_word+0x84>)
 80038be:	daf5      	bge.n	80038ac <DXL_send_word+0x3c>
	{
		checksum += DXL_TX_com_buf[i+2];
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;
 80038c0:	ea6f 0301 	mvn.w	r3, r1
 80038c4:	7203      	strb	r3, [r0, #8]


	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!
 80038c6:	4b0c      	ldr	r3, [pc, #48]	(80038f8 <DXL_send_word+0x88>)
	}

	DXL_TX_com_buf[DXL_TX_com_buf[3]+3] = ~checksum;


	DXL_TX_com_buf[9] = 0x00; // NULL termination!
 80038c8:	2200      	movs	r2, #0
 80038ca:	7242      	strb	r2, [r0, #9]


	DXL_RX_buff_index = 0; // RX buffer index!
 80038cc:	601a      	str	r2, [r3, #0]
 80038ce:	2400      	movs	r4, #0

	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
 80038d0:	4605      	mov	r5, r0
 80038d2:	5d28      	ldrb	r0, [r5, r4]
 80038d4:	3401      	adds	r4, #1
 80038d6:	f7ff ff6d 	bl	80037b4 <DXL_TX>
	DXL_TX_com_buf[9] = 0x00; // NULL termination!


	DXL_RX_buff_index = 0; // RX buffer index!

	for(i = 0; i < 9; i++)
 80038da:	2c09      	cmp	r4, #9
 80038dc:	d1f9      	bne.n	80038d2 <DXL_send_word+0x62>
 80038de:	2300      	movs	r3, #0
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80038e0:	f241 3288 	movw	r2, #5000	; 0x1388
	{
		asm("nop");
 80038e4:	bf00      	nop
	for(i = 0; i < 9; i++)
	{
		DXL_TX(DXL_TX_com_buf[i]); // send data
	}

	for(i = 0; i < 5000; i++) // WAIT FOR RESPONSE from device! (Approx 50 -> 100 us)
 80038e6:	3301      	adds	r3, #1
 80038e8:	b29b      	uxth	r3, r3
 80038ea:	4293      	cmp	r3, r2
 80038ec:	d1fa      	bne.n	80038e4 <DXL_send_word+0x74>
	{
		asm("nop");
	}

}
 80038ee:	b001      	add	sp, #4
 80038f0:	bd30      	pop	{r4, r5, pc}
 80038f2:	46c0      	nop			(mov r8, r8)
 80038f4:	2000005b 	.word	0x2000005b
 80038f8:	20000044 	.word	0x20000044

080038fc <init_motors>:
void init_motors()
{



}
 80038fc:	4770      	bx	lr
 80038fe:	46c0      	nop			(mov r8, r8)

08003900 <move_right>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003900:	b510      	push	{r4, lr}
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003902:	4c0a      	ldr	r4, [pc, #40]	(800392c <move_right+0x2c>)
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 8003904:	f240 33ff 	movw	r3, #1023	; 0x3ff
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003908:	8822      	ldrh	r2, [r4, #0]
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);

}

void move_right(u16 speed)
{
 800390a:	4298      	cmp	r0, r3
 800390c:	bf28      	it	cs
 800390e:	4618      	movcs	r0, r3
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003910:	1a12      	subs	r2, r2, r0
 8003912:	2120      	movs	r1, #32
 8003914:	200a      	movs	r0, #10
 8003916:	b292      	uxth	r2, r2
 8003918:	f7ff ffaa 	bl	8003870 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, old_speed ^1024);
 800391c:	8822      	ldrh	r2, [r4, #0]
 800391e:	2009      	movs	r0, #9
 8003920:	f482 6280 	eor.w	r2, r2, #1024	; 0x400
 8003924:	2120      	movs	r1, #32
 8003926:	f7ff ffa3 	bl	8003870 <DXL_send_word>

}
 800392a:	bd10      	pop	{r4, pc}
 800392c:	2000006c 	.word	0x2000006c

08003930 <move_left>:
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 8003930:	b530      	push	{r4, r5, lr}
 8003932:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8003936:	4605      	mov	r5, r0
 8003938:	429d      	cmp	r5, r3
 800393a:	bf28      	it	cs
 800393c:	461d      	movcs	r5, r3

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 800393e:	4b09      	ldr	r3, [pc, #36]	(8003964 <move_left+0x34>)

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003940:	200a      	movs	r0, #10

	if(speed > 1023)
	{
		speed = 1023;
	}
	speed = old_speed - speed;
 8003942:	881c      	ldrh	r4, [r3, #0]

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003944:	2120      	movs	r1, #32
 8003946:	4622      	mov	r2, r4
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003948:	1b64      	subs	r4, r4, r5
 800394a:	f484 6480 	eor.w	r4, r4, #1024	; 0x400
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);

}

void move_left(u16 speed)
{
 800394e:	b081      	sub	sp, #4
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003950:	b2a4      	uxth	r4, r4
	{
		speed = 1023;
	}
	speed = old_speed - speed;

	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, old_speed);
 8003952:	f7ff ff8d 	bl	8003870 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed^1024);
 8003956:	2009      	movs	r0, #9
 8003958:	2120      	movs	r1, #32
 800395a:	4622      	mov	r2, r4
 800395c:	f7ff ff88 	bl	8003870 <DXL_send_word>

}
 8003960:	b001      	add	sp, #4
 8003962:	bd30      	pop	{r4, r5, pc}
 8003964:	2000006c 	.word	0x2000006c

08003968 <move_backward>:
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
}

void move_backward(u16 speed)
{
 8003968:	b510      	push	{r4, lr}
 800396a:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800396e:	4604      	mov	r4, r0
 8003970:	429c      	cmp	r4, r3
 8003972:	bf28      	it	cs
 8003974:	461c      	movcs	r4, r3
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 8003976:	4b08      	ldr	r3, [pc, #32]	(8003998 <move_backward+0x30>)
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003978:	4622      	mov	r2, r4
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
 800397a:	801c      	strh	r4, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 800397c:	f504 6480 	add.w	r4, r4, #1024	; 0x400
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003980:	200a      	movs	r0, #10
 8003982:	2120      	movs	r1, #32
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 8003984:	b2a4      	uxth	r4, r4
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
	old_speed = speed;
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, speed);
 8003986:	f7ff ff73 	bl	8003870 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, temp);
 800398a:	2009      	movs	r0, #9
 800398c:	2120      	movs	r1, #32
 800398e:	4622      	mov	r2, r4
 8003990:	f7ff ff6e 	bl	8003870 <DXL_send_word>

}
 8003994:	bd10      	pop	{r4, pc}
 8003996:	46c0      	nop			(mov r8, r8)
 8003998:	2000006c 	.word	0x2000006c

0800399c <move_forward>:
	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);

}

void move_forward(u16 speed)
{
 800399c:	b510      	push	{r4, lr}
 800399e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80039a2:	4604      	mov	r4, r0
 80039a4:	429c      	cmp	r4, r3
 80039a6:	bf28      	it	cs
 80039a8:	461c      	movcs	r4, r3
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 80039aa:	f504 6280 	add.w	r2, r4, #1024	; 0x400
	old_speed = temp; // save speed for "turn" function
 80039ae:	4b06      	ldr	r3, [pc, #24]	(80039c8 <move_forward+0x2c>)
	if(speed > 1023)
	{
		speed = 1023;
	}

	temp = 1024 + speed; //Set MSB!
 80039b0:	b292      	uxth	r2, r2
	old_speed = temp; // save speed for "turn" function
 80039b2:	801a      	strh	r2, [r3, #0]
	DXL_send_word(MOTOR_LEFT_ADD, MOVING_SPEED_L, temp);
 80039b4:	200a      	movs	r0, #10
 80039b6:	2120      	movs	r1, #32
 80039b8:	f7ff ff5a 	bl	8003870 <DXL_send_word>
	DXL_send_word(MOTOR_RIGHT_ADD, MOVING_SPEED_L, speed);
 80039bc:	2009      	movs	r0, #9
 80039be:	2120      	movs	r1, #32
 80039c0:	4622      	mov	r2, r4
 80039c2:	f7ff ff55 	bl	8003870 <DXL_send_word>
}
 80039c6:	bd10      	pop	{r4, pc}
 80039c8:	2000006c 	.word	0x2000006c

080039cc <set_IR_position>:

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 80039cc:	b500      	push	{lr}
 80039ce:	4602      	mov	r2, r0
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 80039d0:	f240 33ff 	movw	r3, #1023	; 0x3ff

u16 old_speed = 0;


void set_IR_position(u16 pos)
{
 80039d4:	b081      	sub	sp, #4
	if(pos > 1023)
	{
		pos = 1023;
	}

	DXL_send_word(MOTOR_STEP, GOAL_POSITION_L, pos);
 80039d6:	429a      	cmp	r2, r3
 80039d8:	bf28      	it	cs
 80039da:	461a      	movcs	r2, r3
 80039dc:	2002      	movs	r0, #2
 80039de:	211e      	movs	r1, #30
 80039e0:	f7ff ff46 	bl	8003870 <DXL_send_word>

}
 80039e4:	b001      	add	sp, #4
 80039e6:	bd00      	pop	{pc}

080039e8 <init_ADC>:

	return ADCres;
}

void init_ADC()
{
 80039e8:	b510      	push	{r4, lr}
 80039ea:	b086      	sub	sp, #24
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);
 80039ec:	ac01      	add	r4, sp, #4
 80039ee:	4620      	mov	r0, r4
 80039f0:	f000 f982 	bl	8003cf8 <ADC_StructInit>

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80039f4:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 80039f8:	2200      	movs	r2, #0
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
 80039fa:	9303      	str	r3, [sp, #12]
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;

	ADC_Init(ADC1, &ADC_InitStructure);
 80039fc:	4819      	ldr	r0, [pc, #100]	(8003a64 <init_ADC+0x7c>)
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 80039fe:	2301      	movs	r3, #1

	ADC_Init(ADC1, &ADC_InitStructure);
 8003a00:	4621      	mov	r1, r4
	ADC_InitTypeDef ADC_InitStructure;

	ADC_StructInit(&ADC_InitStructure);

	/* ADC1 configuration ------------------------------------------------------*/
	ADC_InitStructure.ADC_Mode = ADC_Mode_Independent;
 8003a02:	9201      	str	r2, [sp, #4]
	ADC_InitStructure.ADC_ScanConvMode = DISABLE;
 8003a04:	f88d 2008 	strb.w	r2, [sp, #8]
	ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 8003a08:	f88d 2009 	strb.w	r2, [sp, #9]
	ADC_InitStructure.ADC_ExternalTrigConv = ADC_ExternalTrigConv_None;
	ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003a0c:	9204      	str	r2, [sp, #16]
	ADC_InitStructure.ADC_NbrOfChannel = 1;
 8003a0e:	f88d 3014 	strb.w	r3, [sp, #20]

	ADC_Init(ADC1, &ADC_InitStructure);
 8003a12:	f000 f94d 	bl	8003cb0 <ADC_Init>

	/* ADC1 regular channels configuration */
	ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003a16:	4813      	ldr	r0, [pc, #76]	(8003a64 <init_ADC+0x7c>)
 8003a18:	210a      	movs	r1, #10
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	2307      	movs	r3, #7
 8003a1e:	f000 f9cf 	bl	8003dc0 <ADC_RegularChannelConfig>

	/* Enable ADC1 DMA */
	//ADC_DMACmd(ADC1, ENABLE);

	/* Enable ADC1 */
	ADC_Cmd(ADC1, ENABLE);
 8003a22:	4810      	ldr	r0, [pc, #64]	(8003a64 <init_ADC+0x7c>)
 8003a24:	2101      	movs	r1, #1
 8003a26:	f000 f971 	bl	8003d0c <ADC_Cmd>

	/* Enable ADC1 reset calibration register */
	/* Check the end of ADC1 reset calibration register */
	ADC_ResetCalibration(ADC1);
 8003a2a:	480e      	ldr	r0, [pc, #56]	(8003a64 <init_ADC+0x7c>)
 8003a2c:	f000 f98e 	bl	8003d4c <ADC_ResetCalibration>
	while(ADC_GetResetCalibrationStatus(ADC1));
 8003a30:	480c      	ldr	r0, [pc, #48]	(8003a64 <init_ADC+0x7c>)
 8003a32:	f000 f991 	bl	8003d58 <ADC_GetResetCalibrationStatus>
 8003a36:	2800      	cmp	r0, #0
 8003a38:	d1fa      	bne.n	8003a30 <init_ADC+0x48>


	/* Start ADC1 calibration */
	/* Check the end of ADC1 calibration */
	ADC_StartCalibration(ADC1);
 8003a3a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003a3e:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003a42:	f000 f98f 	bl	8003d64 <ADC_StartCalibration>
	while(ADC_GetCalibrationStatus(ADC1));
 8003a46:	4807      	ldr	r0, [pc, #28]	(8003a64 <init_ADC+0x7c>)
 8003a48:	f000 f992 	bl	8003d70 <ADC_GetCalibrationStatus>
 8003a4c:	2800      	cmp	r0, #0
 8003a4e:	d1fa      	bne.n	8003a46 <init_ADC+0x5e>


	/* Start ADC1 Software Conversion */
	ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003a50:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003a54:	f500 3092 	add.w	r0, r0, #74752	; 0x12400
 8003a58:	2101      	movs	r1, #1
 8003a5a:	f000 f98f 	bl	8003d7c <ADC_SoftwareStartConvCmd>
}
 8003a5e:	b006      	add	sp, #24
 8003a60:	bd10      	pop	{r4, pc}
 8003a62:	46c0      	nop			(mov r8, r8)
 8003a64:	40012400 	.word	0x40012400

08003a68 <sampleADC>:
#include "ADC.h"



u16 sampleADC(u8 ADCnum)
{
 8003a68:	b510      	push	{r4, lr}
	u16 ADCres = 0;


	switch(ADCnum)
 8003a6a:	2805      	cmp	r0, #5
 8003a6c:	d807      	bhi.n	8003a7e <sampleADC+0x16>
 8003a6e:	e8df f010 	tbh	[pc, r0, lsl #1]
 8003a72:	0008      	.short	0x0008
 8003a74:	00630036 	.word	0x00630036
 8003a78:	00bd008e 	.word	0x00bd008e
 8003a7c:	00ec      	.short	0x00ec
 8003a7e:	2400      	movs	r4, #0
 8003a80:	e109      	b.n	8003c96 <sampleADC+0x22e>
	{
		case NUM_ADC1:

			TxDString("starting ADC\n\r");
 8003a82:	4886      	ldr	r0, [pc, #536]	(8003c9c <sampleADC+0x234>)
 8003a84:	f7ff fdf0 	bl	8003668 <TxDString>
			GPIO_SetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003a88:	4885      	ldr	r0, [pc, #532]	(8003ca0 <sampleADC+0x238>)
 8003a8a:	2101      	movs	r1, #1
 8003a8c:	f000 fdde 	bl	800464c <GPIO_SetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003a90:	4883      	ldr	r0, [pc, #524]	(8003ca0 <sampleADC+0x238>)
 8003a92:	2102      	movs	r1, #2
 8003a94:	f000 fddc 	bl	8004650 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003a98:	4882      	ldr	r0, [pc, #520]	(8003ca4 <sampleADC+0x23c>)
 8003a9a:	2102      	movs	r1, #2
 8003a9c:	f000 fdd8 	bl	8004650 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003aa0:	4880      	ldr	r0, [pc, #512]	(8003ca4 <sampleADC+0x23c>)
 8003aa2:	2104      	movs	r1, #4
 8003aa4:	f000 fdd4 	bl	8004650 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	2307      	movs	r3, #7
 8003aac:	210a      	movs	r1, #10
 8003aae:	487e      	ldr	r0, [pc, #504]	(8003ca8 <sampleADC+0x240>)
 8003ab0:	f000 f986 	bl	8003dc0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003ab4:	201e      	movs	r0, #30
 8003ab6:	f7ff fd99 	bl	80035ec <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003aba:	2101      	movs	r1, #1
 8003abc:	487a      	ldr	r0, [pc, #488]	(8003ca8 <sampleADC+0x240>)
 8003abe:	f000 f95d 	bl	8003d7c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003ac2:	2005      	movs	r0, #5
 8003ac4:	f7ff fd92 	bl	80035ec <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003ac8:	4877      	ldr	r0, [pc, #476]	(8003ca8 <sampleADC+0x240>)
 8003aca:	f000 f9cf 	bl	8003e6c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003ace:	2101      	movs	r1, #1
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003ad0:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1P);
 8003ad2:	4873      	ldr	r0, [pc, #460]	(8003ca0 <sampleADC+0x238>)
 8003ad4:	f000 fdbc 	bl	8004650 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_1_PORT_SIG_MOT, ADC_1_PIN_SIG_MOT1M);
 8003ad8:	4871      	ldr	r0, [pc, #452]	(8003ca0 <sampleADC+0x238>)
 8003ada:	2102      	movs	r1, #2
 8003adc:	e029      	b.n	8003b32 <sampleADC+0xca>
			break;

		case NUM_ADC2:


			GPIO_SetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003ade:	4870      	ldr	r0, [pc, #448]	(8003ca0 <sampleADC+0x238>)
 8003ae0:	2104      	movs	r1, #4
 8003ae2:	f000 fdb3 	bl	800464c <GPIO_SetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003ae6:	486e      	ldr	r0, [pc, #440]	(8003ca0 <sampleADC+0x238>)
 8003ae8:	2108      	movs	r1, #8
 8003aea:	f000 fdb1 	bl	8004650 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003aee:	486d      	ldr	r0, [pc, #436]	(8003ca4 <sampleADC+0x23c>)
 8003af0:	2102      	movs	r1, #2
 8003af2:	f000 fdab 	bl	800464c <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003af6:	486b      	ldr	r0, [pc, #428]	(8003ca4 <sampleADC+0x23c>)
 8003af8:	2104      	movs	r1, #4
 8003afa:	f000 fda9 	bl	8004650 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003afe:	2201      	movs	r2, #1
 8003b00:	2307      	movs	r3, #7
 8003b02:	210a      	movs	r1, #10
 8003b04:	4868      	ldr	r0, [pc, #416]	(8003ca8 <sampleADC+0x240>)
 8003b06:	f000 f95b 	bl	8003dc0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003b0a:	201e      	movs	r0, #30
 8003b0c:	f7ff fd6e 	bl	80035ec <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b10:	2101      	movs	r1, #1
 8003b12:	4865      	ldr	r0, [pc, #404]	(8003ca8 <sampleADC+0x240>)
 8003b14:	f000 f932 	bl	8003d7c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003b18:	2005      	movs	r0, #5
 8003b1a:	f7ff fd67 	bl	80035ec <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b1e:	4862      	ldr	r0, [pc, #392]	(8003ca8 <sampleADC+0x240>)
 8003b20:	f000 f9a4 	bl	8003e6c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003b24:	2104      	movs	r1, #4
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b26:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1P);
 8003b28:	485d      	ldr	r0, [pc, #372]	(8003ca0 <sampleADC+0x238>)
 8003b2a:	f000 fd91 	bl	8004650 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_2_PORT_SIG_MOT, ADC_2_PIN_SIG_MOT1M);
 8003b2e:	485c      	ldr	r0, [pc, #368]	(8003ca0 <sampleADC+0x238>)
 8003b30:	2108      	movs	r1, #8
 8003b32:	f000 fd8d 	bl	8004650 <GPIO_ResetBits>
 8003b36:	e0ae      	b.n	8003c96 <sampleADC+0x22e>
			break;

		case NUM_ADC3:

			
			GPIO_SetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003b38:	485a      	ldr	r0, [pc, #360]	(8003ca4 <sampleADC+0x23c>)
 8003b3a:	2140      	movs	r1, #64
 8003b3c:	f000 fd86 	bl	800464c <GPIO_SetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003b40:	4858      	ldr	r0, [pc, #352]	(8003ca4 <sampleADC+0x23c>)
 8003b42:	2180      	movs	r1, #128
 8003b44:	f000 fd84 	bl	8004650 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003b48:	4856      	ldr	r0, [pc, #344]	(8003ca4 <sampleADC+0x23c>)
 8003b4a:	2102      	movs	r1, #2
 8003b4c:	f000 fd80 	bl	8004650 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003b50:	4854      	ldr	r0, [pc, #336]	(8003ca4 <sampleADC+0x23c>)
 8003b52:	2104      	movs	r1, #4
 8003b54:	f000 fd7a 	bl	800464c <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_0, 1 , ADC_SampleTime_239Cycles5);
 8003b58:	2201      	movs	r2, #1
 8003b5a:	2307      	movs	r3, #7
 8003b5c:	210a      	movs	r1, #10
 8003b5e:	4852      	ldr	r0, [pc, #328]	(8003ca8 <sampleADC+0x240>)
 8003b60:	f000 f92e 	bl	8003dc0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003b64:	201e      	movs	r0, #30
 8003b66:	f7ff fd41 	bl	80035ec <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003b6a:	2101      	movs	r1, #1
 8003b6c:	484e      	ldr	r0, [pc, #312]	(8003ca8 <sampleADC+0x240>)
 8003b6e:	f000 f905 	bl	8003d7c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003b72:	2005      	movs	r0, #5
 8003b74:	f7ff fd3a 	bl	80035ec <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b78:	484b      	ldr	r0, [pc, #300]	(8003ca8 <sampleADC+0x240>)
 8003b7a:	f000 f977 	bl	8003e6c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003b7e:	2140      	movs	r1, #64
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003b80:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1P);
 8003b82:	4848      	ldr	r0, [pc, #288]	(8003ca4 <sampleADC+0x23c>)
 8003b84:	f000 fd64 	bl	8004650 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_3_PORT_SIG_MOT, ADC_3_PIN_SIG_MOT1M);
 8003b88:	4846      	ldr	r0, [pc, #280]	(8003ca4 <sampleADC+0x23c>)
 8003b8a:	2180      	movs	r1, #128
 8003b8c:	e7d1      	b.n	8003b32 <sampleADC+0xca>

			break;

		case NUM_ADC4:

			GPIO_SetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003b8e:	4845      	ldr	r0, [pc, #276]	(8003ca4 <sampleADC+0x23c>)
 8003b90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b94:	f000 fd5a 	bl	800464c <GPIO_SetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003b98:	4842      	ldr	r0, [pc, #264]	(8003ca4 <sampleADC+0x23c>)
 8003b9a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003b9e:	f000 fd57 	bl	8004650 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003ba2:	4840      	ldr	r0, [pc, #256]	(8003ca4 <sampleADC+0x23c>)
 8003ba4:	2102      	movs	r1, #2
 8003ba6:	f000 fd53 	bl	8004650 <GPIO_ResetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003baa:	483e      	ldr	r0, [pc, #248]	(8003ca4 <sampleADC+0x23c>)
 8003bac:	2104      	movs	r1, #4
 8003bae:	f000 fd4f 	bl	8004650 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	2307      	movs	r3, #7
 8003bb6:	2105      	movs	r1, #5
 8003bb8:	483b      	ldr	r0, [pc, #236]	(8003ca8 <sampleADC+0x240>)
 8003bba:	f000 f901 	bl	8003dc0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003bbe:	201e      	movs	r0, #30
 8003bc0:	f7ff fd14 	bl	80035ec <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003bc4:	2101      	movs	r1, #1
 8003bc6:	4838      	ldr	r0, [pc, #224]	(8003ca8 <sampleADC+0x240>)
 8003bc8:	f000 f8d8 	bl	8003d7c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003bcc:	2005      	movs	r0, #5
 8003bce:	f7ff fd0d 	bl	80035ec <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003bd2:	4835      	ldr	r0, [pc, #212]	(8003ca8 <sampleADC+0x240>)
 8003bd4:	f000 f94a 	bl	8003e6c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003bd8:	f44f 7180 	mov.w	r1, #256	; 0x100
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003bdc:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1P);
 8003bde:	4831      	ldr	r0, [pc, #196]	(8003ca4 <sampleADC+0x23c>)
 8003be0:	f000 fd36 	bl	8004650 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_4_PORT_SIG_MOT, ADC_4_PIN_SIG_MOT1M);
 8003be4:	482f      	ldr	r0, [pc, #188]	(8003ca4 <sampleADC+0x23c>)
 8003be6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003bea:	e7a2      	b.n	8003b32 <sampleADC+0xca>

			break;

		case NUM_ADC5:

			GPIO_SetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003bec:	482c      	ldr	r0, [pc, #176]	(8003ca0 <sampleADC+0x238>)
 8003bee:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003bf2:	f000 fd2b 	bl	800464c <GPIO_SetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003bf6:	482a      	ldr	r0, [pc, #168]	(8003ca0 <sampleADC+0x238>)
 8003bf8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003bfc:	f000 fd28 	bl	8004650 <GPIO_ResetBits>

			GPIO_SetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c00:	4828      	ldr	r0, [pc, #160]	(8003ca4 <sampleADC+0x23c>)
 8003c02:	2102      	movs	r1, #2
 8003c04:	f000 fd22 	bl	800464c <GPIO_SetBits>
			GPIO_ResetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c08:	4826      	ldr	r0, [pc, #152]	(8003ca4 <sampleADC+0x23c>)
 8003c0a:	2104      	movs	r1, #4
 8003c0c:	f000 fd20 	bl	8004650 <GPIO_ResetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003c10:	2201      	movs	r2, #1
 8003c12:	2307      	movs	r3, #7
 8003c14:	2105      	movs	r1, #5
 8003c16:	4824      	ldr	r0, [pc, #144]	(8003ca8 <sampleADC+0x240>)
 8003c18:	f000 f8d2 	bl	8003dc0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003c1c:	201e      	movs	r0, #30
 8003c1e:	f7ff fce5 	bl	80035ec <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c22:	2101      	movs	r1, #1
 8003c24:	4820      	ldr	r0, [pc, #128]	(8003ca8 <sampleADC+0x240>)
 8003c26:	f000 f8a9 	bl	8003d7c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c2a:	2005      	movs	r0, #5
 8003c2c:	f7ff fcde 	bl	80035ec <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c30:	481d      	ldr	r0, [pc, #116]	(8003ca8 <sampleADC+0x240>)
 8003c32:	f000 f91b 	bl	8003e6c <ADC_GetConversionValue>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003c36:	f44f 7180 	mov.w	r1, #256	; 0x100
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c3a:	4604      	mov	r4, r0
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1P);
 8003c3c:	4818      	ldr	r0, [pc, #96]	(8003ca0 <sampleADC+0x238>)
 8003c3e:	f000 fd07 	bl	8004650 <GPIO_ResetBits>
			GPIO_ResetBits(ADC_5_PORT_SIG_MOT, ADC_5_PIN_SIG_MOT1M);
 8003c42:	4817      	ldr	r0, [pc, #92]	(8003ca0 <sampleADC+0x238>)
 8003c44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c48:	e773      	b.n	8003b32 <sampleADC+0xca>

			break;

		case NUM_ADC6:

			GPIO_SetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1P);
 8003c4a:	4818      	ldr	r0, [pc, #96]	(8003cac <sampleADC+0x244>)
 8003c4c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c50:	f000 fcfc 	bl	800464c <GPIO_SetBits>
			GPIO_ResetBits(ADC_6_PORT_SIG_MOT, ADC_6_PIN_SIG_MOT1M);
 8003c54:	4815      	ldr	r0, [pc, #84]	(8003cac <sampleADC+0x244>)
 8003c56:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c5a:	f000 fcf9 	bl	8004650 <GPIO_ResetBits>

			GPIO_ResetBits(PORT_ADC_SELECT0,PIN_ADC_SELECT0);
 8003c5e:	4811      	ldr	r0, [pc, #68]	(8003ca4 <sampleADC+0x23c>)
 8003c60:	2102      	movs	r1, #2
 8003c62:	f000 fcf5 	bl	8004650 <GPIO_ResetBits>
			GPIO_SetBits(PORT_ADC_SELECT1,PIN_ADC_SELECT1);
 8003c66:	480f      	ldr	r0, [pc, #60]	(8003ca4 <sampleADC+0x23c>)
 8003c68:	2104      	movs	r1, #4
 8003c6a:	f000 fcef 	bl	800464c <GPIO_SetBits>

			ADC_RegularChannelConfig(ADC1, SIG_ADC_1, 1 , ADC_SampleTime_239Cycles5);
 8003c6e:	2201      	movs	r2, #1
 8003c70:	2307      	movs	r3, #7
 8003c72:	2105      	movs	r1, #5
 8003c74:	480c      	ldr	r0, [pc, #48]	(8003ca8 <sampleADC+0x240>)
 8003c76:	f000 f8a3 	bl	8003dc0 <ADC_RegularChannelConfig>

			uDelay(30);
 8003c7a:	201e      	movs	r0, #30
 8003c7c:	f7ff fcb6 	bl	80035ec <uDelay>

			/* Start ADC1,ADC2 Software Conversion */
			ADC_SoftwareStartConvCmd(ADC1, ENABLE);
 8003c80:	2101      	movs	r1, #1
 8003c82:	4809      	ldr	r0, [pc, #36]	(8003ca8 <sampleADC+0x240>)
 8003c84:	f000 f87a 	bl	8003d7c <ADC_SoftwareStartConvCmd>

			//ADC_SoftwareStartConvCmd(ADC2, ENABLE);
			uDelay(5);
 8003c88:	2005      	movs	r0, #5
 8003c8a:	f7ff fcaf 	bl	80035ec <uDelay>

			ADCres = (ADC_GetConversionValue(ADC1));
 8003c8e:	4806      	ldr	r0, [pc, #24]	(8003ca8 <sampleADC+0x240>)
 8003c90:	f000 f8ec 	bl	8003e6c <ADC_GetConversionValue>
 8003c94:	4604      	mov	r4, r0
			break;

	}

	return ADCres;
}
 8003c96:	4620      	mov	r0, r4
 8003c98:	bd10      	pop	{r4, pc}
 8003c9a:	46c0      	nop			(mov r8, r8)
 8003c9c:	080062d4 	.word	0x080062d4
 8003ca0:	40010800 	.word	0x40010800
 8003ca4:	40011000 	.word	0x40011000
 8003ca8:	40012400 	.word	0x40012400
 8003cac:	40010c00 	.word	0x40010c00

08003cb0 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfChannel));

  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8003cb0:	6843      	ldr	r3, [r0, #4]
  /* Clear DUALMOD and SCAN bits */
  tmpreg1 &= CR1_CLEAR_Mask;
  /* Configure ADCx: Dual mode and scan conversion mode */
  /* Set DUALMOD bits according to ADC_Mode value */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_Mode | ((u32)ADC_InitStruct->ADC_ScanConvMode << 8));
 8003cb2:	680a      	ldr	r2, [r1, #0]
 8003cb4:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8003cb8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	790a      	ldrb	r2, [r1, #4]
 8003cc0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8003cc4:	6043      	str	r3, [r0, #4]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003cc6:	68cb      	ldr	r3, [r1, #12]
 8003cc8:	688a      	ldr	r2, [r1, #8]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;

  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8003cca:	f8d0 c008 	ldr.w	ip, [r0, #8]
  tmpreg1 &= CR2_CLEAR_Mask;
  /* Configure ADCx: external trigger event and continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (u32)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv |
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	4b08      	ldr	r3, [pc, #32]	(8003cf4 <ADC_Init+0x44>)
 8003cd2:	ea0c 0303 	and.w	r3, ip, r3
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	794b      	ldrb	r3, [r1, #5]
 8003cda:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
            ((u32)ADC_InitStruct->ADC_ContinuousConvMode << 1));
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8003cde:	6082      	str	r2, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003ce0:	7c0b      	ldrb	r3, [r1, #16]
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8003ce2:	6ac2      	ldr	r2, [r0, #44]
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003ce4:	3b01      	subs	r3, #1

  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_CLEAR_Mask;
 8003ce6:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfChannel value */
  tmpreg2 |= (ADC_InitStruct->ADC_NbrOfChannel - 1);
  tmpreg1 |= ((u32)tmpreg2 << 20);
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8003cf0:	62c2      	str	r2, [r0, #44]
}
 8003cf2:	4770      	bx	lr
 8003cf4:	fff1f7fd 	.word	0xfff1f7fd

08003cf8 <ADC_StructInit>:
*******************************************************************************/
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Mode = ADC_Mode_Independent;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8003cfc:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8003cfe:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 8003d00:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 8003d02:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_NbrOfChannel member */
  ADC_InitStruct->ADC_NbrOfChannel = 1;
 8003d04:	2301      	movs	r3, #1
 8003d06:	7403      	strb	r3, [r0, #16]
}
 8003d08:	4770      	bx	lr
 8003d0a:	46c0      	nop			(mov r8, r8)

08003d0c <ADC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d0c:	b119      	cbz	r1, 8003d16 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= CR2_ADON_Set;
 8003d0e:	6883      	ldr	r3, [r0, #8]
 8003d10:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8003d14:	e002      	b.n	8003d1c <ADC_Cmd+0x10>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= CR2_ADON_Reset;
 8003d16:	6883      	ldr	r3, [r0, #8]
 8003d18:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8003d1c:	6083      	str	r3, [r0, #8]
  }
}
 8003d1e:	4770      	bx	lr

08003d20 <ADC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_DMA_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d20:	b119      	cbz	r1, 8003d2a <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= CR2_DMA_Set;
 8003d22:	6883      	ldr	r3, [r0, #8]
 8003d24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d28:	e002      	b.n	8003d30 <ADC_DMACmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= CR2_DMA_Reset;
 8003d2a:	6883      	ldr	r3, [r0, #8]
 8003d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d30:	6083      	str	r3, [r0, #8]
  }
}
 8003d32:	4770      	bx	lr

08003d34 <ADC_ITConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT));

  /* Get the ADC IT index */
  itmask = (u8)ADC_IT;
 8003d34:	b2c9      	uxtb	r1, r1

  if (NewState != DISABLE)
 8003d36:	b11a      	cbz	r2, 8003d40 <ADC_ITConfig+0xc>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8003d38:	6843      	ldr	r3, [r0, #4]
 8003d3a:	ea41 0303 	orr.w	r3, r1, r3
 8003d3e:	e002      	b.n	8003d46 <ADC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(u32)itmask);
 8003d40:	6843      	ldr	r3, [r0, #4]
 8003d42:	ea23 0301 	bic.w	r3, r3, r1
 8003d46:	6043      	str	r3, [r0, #4]
  }
}
 8003d48:	4770      	bx	lr
 8003d4a:	46c0      	nop			(mov r8, r8)

08003d4c <ADC_ResetCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Resets the selected ADC calibartion registers */  
  ADCx->CR2 |= CR2_RSTCAL_Set;
 8003d4c:	6883      	ldr	r3, [r0, #8]
 8003d4e:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8003d52:	6083      	str	r3, [r0, #8]
}
 8003d54:	4770      	bx	lr
 8003d56:	46c0      	nop			(mov r8, r8)

08003d58 <ADC_GetResetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of RSTCAL bit */
  if ((ADCx->CR2 & CR2_RSTCAL_Set) != (u32)RESET)
 8003d58:	6880      	ldr	r0, [r0, #8]
 8003d5a:	08c0      	lsrs	r0, r0, #3
 8003d5c:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the RSTCAL bit status */
  return  bitstatus;
}
 8003d60:	4770      	bx	lr
 8003d62:	46c0      	nop			(mov r8, r8)

08003d64 <ADC_StartCalibration>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC calibration process */  
  ADCx->CR2 |= CR2_CAL_Set;
 8003d64:	6883      	ldr	r3, [r0, #8]
 8003d66:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8003d6a:	6083      	str	r3, [r0, #8]
}
 8003d6c:	4770      	bx	lr
 8003d6e:	46c0      	nop			(mov r8, r8)

08003d70 <ADC_GetCalibrationStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of CAL bit */
  if ((ADCx->CR2 & CR2_CAL_Set) != (u32)RESET)
 8003d70:	6880      	ldr	r0, [r0, #8]
 8003d72:	0880      	lsrs	r0, r0, #2
 8003d74:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the CAL bit status */
  return  bitstatus;
}
 8003d78:	4770      	bx	lr
 8003d7a:	46c0      	nop			(mov r8, r8)

08003d7c <ADC_SoftwareStartConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003d7c:	b119      	cbz	r1, 8003d86 <ADC_SoftwareStartConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event and start the selected
       ADC conversion */
    ADCx->CR2 |= CR2_EXTTRIG_SWSTART_Set;
 8003d7e:	6883      	ldr	r3, [r0, #8]
 8003d80:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 8003d84:	e002      	b.n	8003d8c <ADC_SoftwareStartConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event and stop the selected
       ADC conversion */
    ADCx->CR2 &= CR2_EXTTRIG_SWSTART_Reset;
 8003d86:	6883      	ldr	r3, [r0, #8]
 8003d88:	f423 03a0 	bic.w	r3, r3, #5242880	; 0x500000
 8003d8c:	6083      	str	r3, [r0, #8]
  }
}
 8003d8e:	4770      	bx	lr

08003d90 <ADC_GetSoftwareStartConvStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & CR2_SWSTART_Set) != (u32)RESET)
 8003d90:	6880      	ldr	r0, [r0, #8]
 8003d92:	0d80      	lsrs	r0, r0, #22
 8003d94:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the SWSTART bit status */
  return  bitstatus;
}
 8003d98:	4770      	bx	lr
 8003d9a:	46c0      	nop			(mov r8, r8)

08003d9c <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8003d9c:	6843      	ldr	r3, [r0, #4]
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003d9e:	3901      	subs	r1, #1
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));

  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_Reset;
 8003da0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 8003da4:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 8003da8:	6043      	str	r3, [r0, #4]
}
 8003daa:	4770      	bx	lr

08003dac <ADC_DiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003dac:	b119      	cbz	r1, 8003db6 <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= CR1_DISCEN_Set;
 8003dae:	6843      	ldr	r3, [r0, #4]
 8003db0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003db4:	e002      	b.n	8003dbc <ADC_DiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= CR1_DISCEN_Reset;
 8003db6:	6843      	ldr	r3, [r0, #4]
 8003db8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003dbc:	6043      	str	r3, [r0, #4]
  }
}
 8003dbe:	4770      	bx	lr

08003dc0 <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003dc0:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003dc2:	b530      	push	{r4, r5, lr}
 8003dc4:	4694      	mov	ip, r2
 8003dc6:	460c      	mov	r4, r1
 8003dc8:	461d      	mov	r5, r3
 8003dca:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003dce:	d90b      	bls.n	8003de8 <ADC_RegularChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
 8003dd0:	1912      	adds	r2, r2, r4
 8003dd2:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003dd4:	2307      	movs	r3, #7
 8003dd6:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003dd8:	fa15 f202 	lsls.w	r2, r5, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003ddc:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3 * (ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003dde:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * (ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003de2:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003de4:	60c1      	str	r1, [r0, #12]
 8003de6:	e009      	b.n	8003dfc <ADC_RegularChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003de8:	1912      	adds	r2, r2, r4
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003dea:	2307      	movs	r3, #7
 8003dec:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003dee:	fa15 f202 	lsls.w	r2, r5, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003df2:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003df4:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003df8:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003dfa:	6101      	str	r1, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8003dfc:	f1bc 0f06 	cmp.w	ip, #6	; 0x6
 8003e00:	d80c      	bhi.n	8003e1c <ADC_RegularChannelConfig+0x5c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
 8003e02:	eb0c 028c 	add.w	r2, ip, ip, lsl #2
 8003e06:	3a05      	subs	r2, #5
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e08:	231f      	movs	r3, #31
 8003e0a:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e0c:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8003e10:	6b41      	ldr	r1, [r0, #52]
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_Set << (5 * (Rank - 1));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e12:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 1));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e16:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8003e18:	6341      	str	r1, [r0, #52]
 8003e1a:	e01b      	b.n	8003e54 <ADC_RegularChannelConfig+0x94>
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8003e1c:	f1bc 0f0c 	cmp.w	ip, #12	; 0xc
 8003e20:	ea4f 028c 	mov.w	r2, ip, lsl #2
 8003e24:	d80b      	bhi.n	8003e3e <ADC_RegularChannelConfig+0x7e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
 8003e26:	4462      	add	r2, ip
 8003e28:	3a23      	subs	r2, #35
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e2a:	231f      	movs	r3, #31
 8003e2c:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e2e:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 8003e32:	6b01      	ldr	r1, [r0, #48]
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_Set << (5 * (Rank - 7));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e34:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 7));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e38:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8003e3a:	6301      	str	r1, [r0, #48]
 8003e3c:	e00a      	b.n	8003e54 <ADC_RegularChannelConfig+0x94>
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
 8003e3e:	4462      	add	r2, ip
 8003e40:	3a41      	subs	r2, #65
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e42:	231f      	movs	r3, #31
 8003e44:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e46:	fa14 f202 	lsls.w	r2, r4, r2
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 8003e4a:	6ac1      	ldr	r1, [r0, #44]
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_Set << (5 * (Rank - 13));
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8003e4c:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_Channel << (5 * (Rank - 13));
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8003e50:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8003e52:	62c1      	str	r1, [r0, #44]
  }
}
 8003e54:	bd30      	pop	{r4, r5, pc}
 8003e56:	46c0      	nop			(mov r8, r8)

08003e58 <ADC_ExternalTrigConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e58:	b119      	cbz	r1, 8003e62 <ADC_ExternalTrigConvCmd+0xa>
  {
    /* Enable the selected ADC conversion on external event */
    ADCx->CR2 |= CR2_EXTTRIG_Set;
 8003e5a:	6883      	ldr	r3, [r0, #8]
 8003e5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e60:	e002      	b.n	8003e68 <ADC_ExternalTrigConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event */
    ADCx->CR2 &= CR2_EXTTRIG_Reset;
 8003e62:	6883      	ldr	r3, [r0, #8]
 8003e64:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003e68:	6083      	str	r3, [r0, #8]
  }
}
 8003e6a:	4770      	bx	lr

08003e6c <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (u16) ADCx->DR;
 8003e6c:	6cc0      	ldr	r0, [r0, #76]
 8003e6e:	b280      	uxth	r0, r0
}
 8003e70:	4770      	bx	lr
 8003e72:	46c0      	nop			(mov r8, r8)

08003e74 <ADC_GetDualModeConversionValue>:
* Return         : The Data conversion value.
*******************************************************************************/
u32 ADC_GetDualModeConversionValue(void)
{
  /* Return the dual mode conversion value */
  return (*(vu32 *) DR_ADDRESS);
 8003e74:	4b01      	ldr	r3, [pc, #4]	(8003e7c <ADC_GetDualModeConversionValue+0x8>)
 8003e76:	6818      	ldr	r0, [r3, #0]
}
 8003e78:	4770      	bx	lr
 8003e7a:	46c0      	nop			(mov r8, r8)
 8003e7c:	4001244c 	.word	0x4001244c

08003e80 <ADC_AutoInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e80:	b119      	cbz	r1, 8003e8a <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= CR1_JAUTO_Set;
 8003e82:	6843      	ldr	r3, [r0, #4]
 8003e84:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003e88:	e002      	b.n	8003e90 <ADC_AutoInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= CR1_JAUTO_Reset;
 8003e8a:	6843      	ldr	r3, [r0, #4]
 8003e8c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e90:	6043      	str	r3, [r0, #4]
  }
}
 8003e92:	4770      	bx	lr

08003e94 <ADC_InjectedDiscModeCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003e94:	b119      	cbz	r1, 8003e9e <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= CR1_JDISCEN_Set;
 8003e96:	6843      	ldr	r3, [r0, #4]
 8003e98:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e9c:	e002      	b.n	8003ea4 <ADC_InjectedDiscModeCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= CR1_JDISCEN_Reset;
 8003e9e:	6843      	ldr	r3, [r0, #4]
 8003ea0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ea4:	6043      	str	r3, [r0, #4]
  }
}
 8003ea6:	4770      	bx	lr

08003ea8 <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));

  /* Get the old register value */
  tmpreg = ADCx->CR2;
 8003ea8:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_Reset;
 8003eaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8003eae:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8003eb0:	6081      	str	r1, [r0, #8]
}
 8003eb2:	4770      	bx	lr

08003eb4 <ADC_ExternalTrigInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003eb4:	b119      	cbz	r1, 8003ebe <ADC_ExternalTrigInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC external event selection for injected group */
    ADCx->CR2 |= CR2_JEXTTRIG_Set;
 8003eb6:	6883      	ldr	r3, [r0, #8]
 8003eb8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ebc:	e002      	b.n	8003ec4 <ADC_ExternalTrigInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC external event selection for injected group */
    ADCx->CR2 &= CR2_JEXTTRIG_Reset;
 8003ebe:	6883      	ldr	r3, [r0, #8]
 8003ec0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003ec4:	6083      	str	r3, [r0, #8]
  }
}
 8003ec6:	4770      	bx	lr

08003ec8 <ADC_SoftwareStartInjectedConvCmd>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003ec8:	b119      	cbz	r1, 8003ed2 <ADC_SoftwareStartInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC conversion for injected group on external event and start the selected
       ADC injected conversion */
    ADCx->CR2 |= CR2_JEXTTRIG_JSWSTART_Set;
 8003eca:	6883      	ldr	r3, [r0, #8]
 8003ecc:	f443 1302 	orr.w	r3, r3, #2129920	; 0x208000
 8003ed0:	e002      	b.n	8003ed8 <ADC_SoftwareStartInjectedConvCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC conversion on external event for injected group and stop the selected
       ADC injected conversion */
    ADCx->CR2 &= CR2_JEXTTRIG_JSWSTART_Reset;
 8003ed2:	6883      	ldr	r3, [r0, #8]
 8003ed4:	f423 1302 	bic.w	r3, r3, #2129920	; 0x208000
 8003ed8:	6083      	str	r3, [r0, #8]
  }
}
 8003eda:	4770      	bx	lr

08003edc <ADC_GetSoftwareStartInjectedConvCmdStatus>:

  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & CR2_JSWSTART_Set) != (u32)RESET)
 8003edc:	6880      	ldr	r0, [r0, #8]
 8003ede:	0d40      	lsrs	r0, r0, #21
 8003ee0:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8003ee4:	4770      	bx	lr
 8003ee6:	46c0      	nop			(mov r8, r8)

08003ee8 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003ee8:	2909      	cmp	r1, #9
*                       - ADC_SampleTime_239Cycles5: Sample time equal to 239.5 cycles	
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, u8 ADC_Channel, u8 Rank, u8 ADC_SampleTime)
{
 8003eea:	b530      	push	{r4, r5, lr}
 8003eec:	468c      	mov	ip, r1
 8003eee:	4615      	mov	r5, r2
 8003ef0:	461c      	mov	r4, r3
 8003ef2:	ea4f 0241 	mov.w	r2, r1, lsl #1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8003ef6:	d90b      	bls.n	8003f10 <ADC_InjectedChannelConfig+0x28>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
 8003ef8:	4462      	add	r2, ip
 8003efa:	3a1e      	subs	r2, #30
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003efc:	2307      	movs	r3, #7
 8003efe:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f00:	fa14 f202 	lsls.w	r2, r4, r2

  /* if ADC_Channel_10 ... ADC_Channel_17 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8003f04:	68c1      	ldr	r1, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_Set << (3*(ADC_Channel - 10));
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f06:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3*(ADC_Channel - 10));
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f0a:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8003f0c:	60c1      	str	r1, [r0, #12]
 8003f0e:	e009      	b.n	8003f24 <ADC_InjectedChannelConfig+0x3c>
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
 8003f10:	4462      	add	r2, ip
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f12:	2307      	movs	r3, #7
 8003f14:	4093      	lsls	r3, r2
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f16:	fa14 f202 	lsls.w	r2, r4, r2
    ADCx->SMPR1 = tmpreg1;
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8003f1a:	6901      	ldr	r1, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_Set << (3 * ADC_Channel);
    /* Clear the old discontinuous mode channel count */
    tmpreg1 &= ~tmpreg2;
 8003f1c:	ea21 0103 	bic.w	r1, r1, r3
    /* Calculate the mask to set */
    tmpreg2 = (u32)ADC_SampleTime << (3 * ADC_Channel);
    /* Set the discontinuous mode channel count */
    tmpreg1 |= tmpreg2;
 8003f20:	4311      	orrs	r1, r2
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8003f22:	6101      	str	r1, [r0, #16]
  }

  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003f24:	6b83      	ldr	r3, [r0, #56]
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003f26:	211f      	movs	r1, #31
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
 8003f28:	f403 1240 	and.w	r2, r3, #3145728	; 0x300000
 8003f2c:	ea6f 5212 	mvn.w	r2, r2, lsr #20
 8003f30:	442a      	add	r2, r5
 8003f32:	3203      	adds	r2, #3
 8003f34:	b2d2      	uxtb	r2, r2
 8003f36:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003f3a:	4091      	lsls	r1, r2
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003f3c:	fa0c f202 	lsl.w	r2, ip, r2
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_Set)>> 20;
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_Set << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 8003f40:	ea23 0301 	bic.w	r3, r3, r1
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (u32)ADC_Channel << (5 * (u8)((Rank + 3) - (tmpreg3 + 1)));
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 8003f44:	4313      	orrs	r3, r2
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003f46:	6383      	str	r3, [r0, #56]
}
 8003f48:	bd30      	pop	{r4, r5, pc}
 8003f4a:	46c0      	nop			(mov r8, r8)

08003f4c <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 8003f4c:	6b83      	ldr	r3, [r0, #56]
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003f4e:	3901      	subs	r1, #1
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  /* Clear the old injected sequnence lenght JL bits */
  tmpreg1 &= JSQR_JL_Reset;
 8003f50:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the injected sequnence lenght JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 8003f54:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 8003f58:	6383      	str	r3, [r0, #56]
}
 8003f5a:	4770      	bx	lr

08003f5c <ADC_SetInjectedOffset>:
*                    This parameter must be a 12bit value.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel, u16 Offset)
{
 8003f5c:	b082      	sub	sp, #8
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));  

  /* Set the selected injected channel data offset */
  *((vu32 *)((*(u32*)&ADCx) + ADC_InjectedChannel)) = (u32)Offset;
 8003f5e:	500a      	str	r2, [r1, r0]
}
 8003f60:	b002      	add	sp, #8
 8003f62:	4770      	bx	lr

08003f64 <ADC_GetInjectedConversionValue>:
*                       - ADC_InjectedChannel_4: Injected Channel4 selected
* Output         : None
* Return         : The Data conversion value.
*******************************************************************************/
u16 ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, u8 ADC_InjectedChannel)
{
 8003f64:	b082      	sub	sp, #8
 8003f66:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  /* Returns the selected injected channel conversion data value */
  return (u16) (*(vu32*) (((*(u32*)&ADCx) + ADC_InjectedChannel + JDR_Offset)));
 8003f68:	3028      	adds	r0, #40
 8003f6a:	5840      	ldr	r0, [r0, r1]
 8003f6c:	b280      	uxth	r0, r0
}
 8003f6e:	b002      	add	sp, #8
 8003f70:	4770      	bx	lr
 8003f72:	46c0      	nop			(mov r8, r8)

08003f74 <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003f74:	6843      	ldr	r3, [r0, #4]
  /* Clear AWDEN, AWDENJ and AWDSGL bits */
  tmpreg &= CR1_AWDMode_Reset;
 8003f76:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8003f7a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8003f7e:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003f80:	6041      	str	r1, [r0, #4]
}
 8003f82:	4770      	bx	lr

08003f84 <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));

  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 8003f84:	6241      	str	r1, [r0, #36]
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 8003f86:	6282      	str	r2, [r0, #40]
}
 8003f88:	4770      	bx	lr
 8003f8a:	46c0      	nop			(mov r8, r8)

08003f8c <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));

  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8003f8c:	6843      	ldr	r3, [r0, #4]
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_Reset;
 8003f8e:	f023 031f 	bic.w	r3, r3, #31	; 0x1f
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8003f92:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8003f94:	6041      	str	r1, [r0, #4]
}
 8003f96:	4770      	bx	lr

08003f98 <ADC_TempSensorVrefintCmd>:
void ADC_TempSensorVrefintCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003f98:	b120      	cbz	r0, 8003fa4 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC1->CR2 |= CR2_TSVREFE_Set;
 8003f9a:	4a05      	ldr	r2, [pc, #20]	(8003fb0 <ADC_TempSensorVrefintCmd+0x18>)
 8003f9c:	6893      	ldr	r3, [r2, #8]
 8003f9e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003fa2:	e003      	b.n	8003fac <ADC_TempSensorVrefintCmd+0x14>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC1->CR2 &= CR2_TSVREFE_Reset;
 8003fa4:	4a02      	ldr	r2, [pc, #8]	(8003fb0 <ADC_TempSensorVrefintCmd+0x18>)
 8003fa6:	6893      	ldr	r3, [r2, #8]
 8003fa8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003fac:	6093      	str	r3, [r2, #8]
  }
}
 8003fae:	4770      	bx	lr
 8003fb0:	40012400 	.word	0x40012400

08003fb4 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (u8)RESET)
 8003fb4:	6803      	ldr	r3, [r0, #0]
 8003fb6:	4219      	tst	r1, r3
 8003fb8:	bf0c      	ite	eq
 8003fba:	2000      	moveq	r0, #0
 8003fbc:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8003fbe:	4770      	bx	lr

08003fc0 <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(u32)ADC_FLAG;
 8003fc0:	ea6f 0101 	mvn.w	r1, r1
 8003fc4:	6001      	str	r1, [r0, #0]
}
 8003fc6:	4770      	bx	lr

08003fc8 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & (u8)ADC_IT) ;
 8003fc8:	6842      	ldr	r2, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (u32)RESET) && enablestatus)
 8003fca:	6803      	ldr	r3, [r0, #0]
 8003fcc:	ea13 2311 	ands.w	r3, r3, r1, lsr #8
 8003fd0:	d101      	bne.n	8003fd6 <ADC_GetITStatus+0xe>
 8003fd2:	2000      	movs	r0, #0
 8003fd4:	e004      	b.n	8003fe0 <ADC_GetITStatus+0x18>
 8003fd6:	b2cb      	uxtb	r3, r1
 8003fd8:	4213      	tst	r3, r2
 8003fda:	bf0c      	ite	eq
 8003fdc:	2000      	moveq	r0, #0
 8003fde:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the ADC_IT status */
  return  bitstatus;
}
 8003fe0:	4770      	bx	lr
 8003fe2:	46c0      	nop			(mov r8, r8)

08003fe4 <ADC_ClearITPendingBit>:

  /* Get the ADC IT index */
  itmask = (u8)(ADC_IT >> 8);

  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(u32)itmask;
 8003fe4:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 8003fe8:	6001      	str	r1, [r0, #0]
}
 8003fea:	4770      	bx	lr

08003fec <ADC_DeInit>:
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003fec:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003fee:	4b14      	ldr	r3, [pc, #80]	(8004040 <ADC_DeInit+0x54>)
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003ff0:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003ff2:	4298      	cmp	r0, r3
* Input          : - ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void ADC_DeInit(ADC_TypeDef* ADCx)
{
 8003ff4:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  switch (*(u32*)&ADCx)
 8003ff6:	d00f      	beq.n	8004018 <ADC_DeInit+0x2c>
 8003ff8:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8003ffc:	4298      	cmp	r0, r3
 8003ffe:	d013      	beq.n	8004028 <ADC_DeInit+0x3c>
 8004000:	f5a3 53c0 	sub.w	r3, r3, #6144	; 0x1800
 8004004:	4298      	cmp	r0, r3
 8004006:	d119      	bne.n	800403c <ADC_DeInit+0x50>
  {
    case ADC1_BASE:
      /* Enable ADC1 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 8004008:	f44f 7000 	mov.w	r0, #512	; 0x200
 800400c:	2101      	movs	r1, #1
 800400e:	f000 ff8d 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      /* Release ADC1 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8004012:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004016:	e00e      	b.n	8004036 <ADC_DeInit+0x4a>
      break;
    
    case ADC2_BASE:
      /* Enable ADC2 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, ENABLE);
 8004018:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800401c:	2101      	movs	r1, #1
 800401e:	f000 ff85 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      /* Release ADC2 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC2, DISABLE);
 8004022:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8004026:	e006      	b.n	8004036 <ADC_DeInit+0x4a>
      break;
      
    case ADC3_BASE:
      /* Enable ADC3 reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, ENABLE);
 8004028:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800402c:	2101      	movs	r1, #1
 800402e:	f000 ff7d 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      /* Release ADC3 from reset state */
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC3, DISABLE);
 8004032:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004036:	2100      	movs	r1, #0
 8004038:	f000 ff78 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      break; 

    default:
      break;
  }
}
 800403c:	b003      	add	sp, #12
 800403e:	bd00      	pop	{pc}
 8004040:	40012800 	.word	0x40012800

08004044 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Sets the Latency value */
  FLASH->ACR &= ACR_LATENCY_Mask;
 8004044:	4a04      	ldr	r2, [pc, #16]	(8004058 <FLASH_SetLatency+0x14>)
 8004046:	6813      	ldr	r3, [r2, #0]
 8004048:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800404c:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_Latency;
 800404e:	6813      	ldr	r3, [r2, #0]
 8004050:	4318      	orrs	r0, r3
 8004052:	6010      	str	r0, [r2, #0]
}
 8004054:	4770      	bx	lr
 8004056:	46c0      	nop			(mov r8, r8)
 8004058:	40022000 	.word	0x40022000

0800405c <FLASH_HalfCycleAccessCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_HALFCYCLEACCESS_STATE(FLASH_HalfCycleAccess));
  
  /* Enable or disable the Half cycle access */
  FLASH->ACR &= ACR_HLFCYA_Mask;
 800405c:	4a04      	ldr	r2, [pc, #16]	(8004070 <FLASH_HalfCycleAccessCmd+0x14>)
 800405e:	6813      	ldr	r3, [r2, #0]
 8004060:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8004064:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_HalfCycleAccess;
 8004066:	6813      	ldr	r3, [r2, #0]
 8004068:	4318      	orrs	r0, r3
 800406a:	6010      	str	r0, [r2, #0]
}
 800406c:	4770      	bx	lr
 800406e:	46c0      	nop			(mov r8, r8)
 8004070:	40022000 	.word	0x40022000

08004074 <FLASH_PrefetchBufferCmd>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_PREFETCHBUFFER_STATE(FLASH_PrefetchBuffer));
  
  /* Enable or disable the Prefetch Buffer */
  FLASH->ACR &= ACR_PRFTBE_Mask;
 8004074:	4a04      	ldr	r2, [pc, #16]	(8004088 <FLASH_PrefetchBufferCmd+0x14>)
 8004076:	6813      	ldr	r3, [r2, #0]
 8004078:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800407c:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_PrefetchBuffer;
 800407e:	6813      	ldr	r3, [r2, #0]
 8004080:	4318      	orrs	r0, r3
 8004082:	6010      	str	r0, [r2, #0]
}
 8004084:	4770      	bx	lr
 8004086:	46c0      	nop			(mov r8, r8)
 8004088:	40022000 	.word	0x40022000

0800408c <FLASH_Unlock>:
* Return         : None
*******************************************************************************/
void FLASH_Unlock(void)
{
  /* Authorize the FPEC Access */
  FLASH->KEYR = FLASH_KEY1;
 800408c:	4b03      	ldr	r3, [pc, #12]	(800409c <FLASH_Unlock+0x10>)
 800408e:	4a04      	ldr	r2, [pc, #16]	(80040a0 <FLASH_Unlock+0x14>)
 8004090:	605a      	str	r2, [r3, #4]
  FLASH->KEYR = FLASH_KEY2;
 8004092:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8004096:	605a      	str	r2, [r3, #4]
}
 8004098:	4770      	bx	lr
 800409a:	46c0      	nop			(mov r8, r8)
 800409c:	40022000 	.word	0x40022000
 80040a0:	45670123 	.word	0x45670123

080040a4 <FLASH_Lock>:
* Return         : None
*******************************************************************************/
void FLASH_Lock(void)
{
  /* Set the Lock Bit to lock the FPEC and the FCR */
  FLASH->CR |= CR_LOCK_Set;
 80040a4:	4a02      	ldr	r2, [pc, #8]	(80040b0 <FLASH_Lock+0xc>)
 80040a6:	6913      	ldr	r3, [r2, #16]
 80040a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040ac:	6113      	str	r3, [r2, #16]
}
 80040ae:	4770      	bx	lr
 80040b0:	40022000 	.word	0x40022000

080040b4 <FLASH_GetUserOptionByte>:
*                  and RST_STDBY(Bit2).
*******************************************************************************/
u32 FLASH_GetUserOptionByte(void)
{
  /* Return the User Option Byte */
  return (u32)(FLASH->OBR >> 2);
 80040b4:	4b01      	ldr	r3, [pc, #4]	(80040bc <FLASH_GetUserOptionByte+0x8>)
 80040b6:	69d8      	ldr	r0, [r3, #28]
 80040b8:	0880      	lsrs	r0, r0, #2
}
 80040ba:	4770      	bx	lr
 80040bc:	40022000 	.word	0x40022000

080040c0 <FLASH_GetWriteProtectionOptionByte>:
* Return         : The FLASH Write Protection  Option Bytes Register value
*******************************************************************************/
u32 FLASH_GetWriteProtectionOptionByte(void)
{
  /* Return the Falsh write protection Register value */
  return (u32)(FLASH->WRPR);
 80040c0:	4b01      	ldr	r3, [pc, #4]	(80040c8 <FLASH_GetWriteProtectionOptionByte+0x8>)
 80040c2:	6a18      	ldr	r0, [r3, #32]
}
 80040c4:	4770      	bx	lr
 80040c6:	46c0      	nop			(mov r8, r8)
 80040c8:	40022000 	.word	0x40022000

080040cc <FLASH_GetReadOutProtectionStatus>:
*******************************************************************************/
FlagStatus FLASH_GetReadOutProtectionStatus(void)
{
  FlagStatus readoutstatus = RESET;

  if ((FLASH->OBR & RDPRT_Mask) != (u32)RESET)
 80040cc:	4b02      	ldr	r3, [pc, #8]	(80040d8 <FLASH_GetReadOutProtectionStatus+0xc>)
 80040ce:	69d8      	ldr	r0, [r3, #28]
 80040d0:	0840      	lsrs	r0, r0, #1
 80040d2:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    readoutstatus = RESET;
  }
  return readoutstatus;
}
 80040d6:	4770      	bx	lr
 80040d8:	40022000 	.word	0x40022000

080040dc <FLASH_GetPrefetchBufferStatus>:
*******************************************************************************/
FlagStatus FLASH_GetPrefetchBufferStatus(void)
{
  FlagStatus bitstatus = RESET;
  
  if ((FLASH->ACR & ACR_PRFTBS_Mask) != (u32)RESET)
 80040dc:	4b02      	ldr	r3, [pc, #8]	(80040e8 <FLASH_GetPrefetchBufferStatus+0xc>)
 80040de:	6818      	ldr	r0, [r3, #0]
 80040e0:	0940      	lsrs	r0, r0, #5
 80040e2:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH Prefetch Buffer Status (SET or RESET) */
  return bitstatus; 
}
 80040e6:	4770      	bx	lr
 80040e8:	40022000 	.word	0x40022000

080040ec <FLASH_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 80040ec:	b121      	cbz	r1, 80040f8 <FLASH_ITConfig+0xc>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 80040ee:	4a05      	ldr	r2, [pc, #20]	(8004104 <FLASH_ITConfig+0x18>)
 80040f0:	6913      	ldr	r3, [r2, #16]
 80040f2:	ea40 0303 	orr.w	r3, r0, r3
 80040f6:	e003      	b.n	8004100 <FLASH_ITConfig+0x14>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(u32)FLASH_IT;
 80040f8:	4a02      	ldr	r2, [pc, #8]	(8004104 <FLASH_ITConfig+0x18>)
 80040fa:	6913      	ldr	r3, [r2, #16]
 80040fc:	ea23 0300 	bic.w	r3, r3, r0
 8004100:	6113      	str	r3, [r2, #16]
  }
}
 8004102:	4770      	bx	lr
 8004104:	40022000 	.word	0x40022000

08004108 <FLASH_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG)) ;

  if(FLASH_FLAG == FLASH_FLAG_OPTERR) 
 8004108:	2801      	cmp	r0, #1
 800410a:	d104      	bne.n	8004116 <FLASH_GetFlagStatus+0xe>
  {
    if((FLASH->OBR & FLASH_FLAG_OPTERR) != (u32)RESET)
 800410c:	4b05      	ldr	r3, [pc, #20]	(8004124 <FLASH_GetFlagStatus+0x1c>)
 800410e:	69db      	ldr	r3, [r3, #28]
 8004110:	f003 0001 	and.w	r0, r3, #1	; 0x1
 8004114:	e005      	b.n	8004122 <FLASH_GetFlagStatus+0x1a>
      bitstatus = RESET;
    }
  }
  else
  {
   if((FLASH->SR & FLASH_FLAG) != (u32)RESET)
 8004116:	4b03      	ldr	r3, [pc, #12]	(8004124 <FLASH_GetFlagStatus+0x1c>)
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	4218      	tst	r0, r3
 800411c:	bf0c      	ite	eq
 800411e:	2000      	moveq	r0, #0
 8004120:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus;
}
 8004122:	4770      	bx	lr
 8004124:	40022000 	.word	0x40022000

08004128 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG)) ;
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8004128:	4b01      	ldr	r3, [pc, #4]	(8004130 <FLASH_ClearFlag+0x8>)
 800412a:	60d8      	str	r0, [r3, #12]
}
 800412c:	4770      	bx	lr
 800412e:	46c0      	nop			(mov r8, r8)
 8004130:	40022000 	.word	0x40022000

08004134 <FLASH_GetStatus>:
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004134:	4a09      	ldr	r2, [pc, #36]	(800415c <FLASH_GetStatus+0x28>)
 8004136:	68d3      	ldr	r3, [r2, #12]
 8004138:	f013 0f01 	tst.w	r3, #1	; 0x1
 800413c:	d001      	beq.n	8004142 <FLASH_GetStatus+0xe>
 800413e:	2001      	movs	r0, #1
 8004140:	e00b      	b.n	800415a <FLASH_GetStatus+0x26>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004142:	68d3      	ldr	r3, [r2, #12]
 8004144:	f013 0f04 	tst.w	r3, #4	; 0x4
 8004148:	d001      	beq.n	800414e <FLASH_GetStatus+0x1a>
 800414a:	2002      	movs	r0, #2
 800414c:	e005      	b.n	800415a <FLASH_GetStatus+0x26>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 800414e:	68d3      	ldr	r3, [r2, #12]
 8004150:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004154:	bf14      	ite	ne
 8004156:	2003      	movne	r0, #3
 8004158:	2004      	moveq	r0, #4
      }
    }
  }
  /* Return the Flash Status */
  return flashstatus;
}
 800415a:	4770      	bx	lr
 800415c:	40022000 	.word	0x40022000

08004160 <FLASH_WaitForLastOperation>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004160:	b510      	push	{r4, lr}
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004162:	4a23      	ldr	r2, [pc, #140]	(80041f0 <FLASH_WaitForLastOperation+0x90>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004164:	b082      	sub	sp, #8
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8004166:	68d3      	ldr	r3, [r2, #12]
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_WaitForLastOperation(u32 Timeout)
{ 
 8004168:	4601      	mov	r1, r0
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800416a:	f013 0f01 	tst.w	r3, #1	; 0x1
 800416e:	d001      	beq.n	8004174 <FLASH_WaitForLastOperation+0x14>
 8004170:	2001      	movs	r0, #1
 8004172:	e02a      	b.n	80041ca <FLASH_WaitForLastOperation+0x6a>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 8004174:	68d3      	ldr	r3, [r2, #12]
 8004176:	f013 0f04 	tst.w	r3, #4	; 0x4
 800417a:	d001      	beq.n	8004180 <FLASH_WaitForLastOperation+0x20>
 800417c:	2002      	movs	r0, #2
 800417e:	e024      	b.n	80041ca <FLASH_WaitForLastOperation+0x6a>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 8004180:	68d3      	ldr	r3, [r2, #12]
 8004182:	f013 0f10 	tst.w	r3, #16	; 0x10
 8004186:	bf14      	ite	ne
 8004188:	2003      	movne	r0, #3
 800418a:	2004      	moveq	r0, #4
 800418c:	e01d      	b.n	80041ca <FLASH_WaitForLastOperation+0x6a>
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 800418e:	9401      	str	r4, [sp, #4]

  for(i = 0xFF; i != 0; i--)
 8004190:	f8cd c004 	str.w	ip, [sp, #4]
 8004194:	e002      	b.n	800419c <FLASH_WaitForLastOperation+0x3c>
 8004196:	9b01      	ldr	r3, [sp, #4]
 8004198:	3b01      	subs	r3, #1
 800419a:	9301      	str	r3, [sp, #4]
 800419c:	9b01      	ldr	r3, [sp, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f9      	bne.n	8004196 <FLASH_WaitForLastOperation+0x36>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80041a2:	68d3      	ldr	r3, [r2, #12]
 80041a4:	f013 0f01 	tst.w	r3, #1	; 0x1
 80041a8:	d001      	beq.n	80041ae <FLASH_WaitForLastOperation+0x4e>
 80041aa:	2001      	movs	r0, #1
 80041ac:	e00b      	b.n	80041c6 <FLASH_WaitForLastOperation+0x66>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if(FLASH->SR & FLASH_FLAG_PGERR)
 80041ae:	68d3      	ldr	r3, [r2, #12]
 80041b0:	f013 0f04 	tst.w	r3, #4	; 0x4
 80041b4:	d001      	beq.n	80041ba <FLASH_WaitForLastOperation+0x5a>
 80041b6:	2002      	movs	r0, #2
 80041b8:	e005      	b.n	80041c6 <FLASH_WaitForLastOperation+0x66>
    { 
      flashstatus = FLASH_ERROR_PG;
    }
    else 
    {
      if(FLASH->SR & FLASH_FLAG_WRPRTERR)
 80041ba:	68d3      	ldr	r3, [r2, #12]
 80041bc:	f013 0f10 	tst.w	r3, #16	; 0x10
 80041c0:	bf14      	ite	ne
 80041c2:	2003      	movne	r0, #3
 80041c4:	2004      	moveq	r0, #4
  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
  {
    delay();
    status = FLASH_GetStatus();
    Timeout--;
 80041c6:	3901      	subs	r1, #1
 80041c8:	e003      	b.n	80041d2 <FLASH_WaitForLastOperation+0x72>
*******************************************************************************/
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 80041ca:	4a09      	ldr	r2, [pc, #36]	(80041f0 <FLASH_WaitForLastOperation+0x90>)
* Output         : None
* Return         : None
*******************************************************************************/
static void delay(void)
{
  vu32 i = 0;
 80041cc:	2400      	movs	r4, #0

  for(i = 0xFF; i != 0; i--)
 80041ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
   
  /* Check for the Flash Status */
  status = FLASH_GetStatus();

  /* Wait for a Flash operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80041d2:	1e0b      	subs	r3, r1, #0
 80041d4:	bf18      	it	ne
 80041d6:	2301      	movne	r3, #1
 80041d8:	2801      	cmp	r0, #1
 80041da:	bf14      	ite	ne
 80041dc:	2300      	movne	r3, #0
 80041de:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d1d3      	bne.n	800418e <FLASH_WaitForLastOperation+0x2e>
    delay();
    status = FLASH_GetStatus();
    Timeout--;
  }

  if(Timeout == 0x00 )
 80041e6:	2900      	cmp	r1, #0
 80041e8:	bf08      	it	eq
 80041ea:	2005      	moveq	r0, #5
    status = FLASH_TIMEOUT;
  }

  /* Return the operation status */
  return status;
}
 80041ec:	b002      	add	sp, #8
 80041ee:	bd10      	pop	{r4, pc}
 80041f0:	40022000 	.word	0x40022000

080041f4 <FLASH_UserOptionByteConfig>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80041f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80041f6:	4b13      	ldr	r3, [pc, #76]	(8004244 <FLASH_UserOptionByteConfig+0x50>)
 80041f8:	4c13      	ldr	r4, [pc, #76]	(8004248 <FLASH_UserOptionByteConfig+0x54>)
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 80041fa:	b081      	sub	sp, #4
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
 80041fc:	60a3      	str	r3, [r4, #8]
  FLASH->OPTKEYR = FLASH_KEY2;
 80041fe:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004202:	4605      	mov	r5, r0
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
 8004204:	60a3      	str	r3, [r4, #8]
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004206:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_UserOptionByteConfig(u16 OB_IWDG, u16 OB_STOP, u16 OB_STDBY)
{
 8004208:	460e      	mov	r6, r1
 800420a:	4617      	mov	r7, r2
  /* Authorize the small information block programming */
  FLASH->OPTKEYR = FLASH_KEY1;
  FLASH->OPTKEYR = FLASH_KEY2;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800420c:	f7ff ffa8 	bl	8004160 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004210:	2804      	cmp	r0, #4
 8004212:	d115      	bne.n	8004240 <FLASH_UserOptionByteConfig+0x4c>
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004214:	6923      	ldr	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 8004216:	4a0d      	ldr	r2, [pc, #52]	(800424c <FLASH_UserOptionByteConfig+0x58>)
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {  
    /* Enable the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 8004218:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800421c:	6123      	str	r3, [r4, #16]
           
    OB->USER = ( OB_IWDG | OB_STOP |OB_STDBY) | (u16)0xF8; 
 800421e:	f045 03f8 	orr.w	r3, r5, #248	; 0xf8
 8004222:	ea46 0303 	orr.w	r3, r6, r3
 8004226:	ea47 0303 	orr.w	r3, r7, r3
 800422a:	8053      	strh	r3, [r2, #2]
  
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800422c:	200f      	movs	r0, #15
 800422e:	f7ff ff97 	bl	8004160 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004232:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 8004234:	bf1f      	itttt	ne
 8004236:	6922      	ldrne	r2, [r4, #16]
 8004238:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 800423c:	4013      	andne	r3, r2
 800423e:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte program Status */
  return status;
}
 8004240:	b001      	add	sp, #4
 8004242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004244:	45670123 	.word	0x45670123
 8004248:	40022000 	.word	0x40022000
 800424c:	1ffff800 	.word	0x1ffff800

08004250 <FLASH_ReadOutProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ReadOutProtection(FunctionalState NewState)
{
 8004250:	b530      	push	{r4, r5, lr}
 8004252:	4605      	mov	r5, r0
 8004254:	b081      	sub	sp, #4
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004256:	f640 70ff 	movw	r0, #4095	; 0xfff
 800425a:	f7ff ff81 	bl	8004160 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800425e:	2804      	cmp	r0, #4
 8004260:	d13c      	bne.n	80042dc <FLASH_ReadOutProtection+0x8c>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004262:	4c1f      	ldr	r4, [pc, #124]	(80042e0 <FLASH_ReadOutProtection+0x90>)
 8004264:	4b1f      	ldr	r3, [pc, #124]	(80042e4 <FLASH_ReadOutProtection+0x94>)

    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004266:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800426a:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 800426c:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004270:	60a3      	str	r3, [r4, #8]

    FLASH->CR |= CR_OPTER_Set;
 8004272:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004274:	301b      	adds	r0, #27
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;

    FLASH->CR |= CR_OPTER_Set;
 8004276:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 800427a:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 800427c:	6923      	ldr	r3, [r4, #16]
 800427e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004282:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004284:	f7ff ff6c 	bl	8004160 <FLASH_WaitForLastOperation>

    if(status == FLASH_COMPLETE)
 8004288:	2804      	cmp	r0, #4
 800428a:	d120      	bne.n	80042ce <FLASH_ReadOutProtection+0x7e>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 800428c:	6923      	ldr	r3, [r4, #16]
 800428e:	f641 72df 	movw	r2, #8159	; 0x1fdf
 8004292:	ea03 0202 	and.w	r2, r3, r2
 8004296:	6122      	str	r2, [r4, #16]

      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set; 
 8004298:	6923      	ldr	r3, [r4, #16]
 800429a:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 800429e:	6123      	str	r3, [r4, #16]

      if(NewState != DISABLE)
 80042a0:	b11d      	cbz	r5, 80042aa <FLASH_ReadOutProtection+0x5a>
      {
        OB->RDP = 0x00;
 80042a2:	4b11      	ldr	r3, [pc, #68]	(80042e8 <FLASH_ReadOutProtection+0x98>)
 80042a4:	f04f 0200 	mov.w	r2, #0	; 0x0
 80042a8:	e002      	b.n	80042b0 <FLASH_ReadOutProtection+0x60>
      }
      else
      {
        OB->RDP = RDP_Key;  
 80042aa:	4b0f      	ldr	r3, [pc, #60]	(80042e8 <FLASH_ReadOutProtection+0x98>)
 80042ac:	f04f 02a5 	mov.w	r2, #165	; 0xa5
 80042b0:	801a      	strh	r2, [r3, #0]
      }

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(EraseTimeout); 
 80042b2:	f640 70ff 	movw	r0, #4095	; 0xfff
 80042b6:	f7ff ff53 	bl	8004160 <FLASH_WaitForLastOperation>
    
      if(status != FLASH_BUSY)
 80042ba:	2801      	cmp	r0, #1
 80042bc:	d00e      	beq.n	80042dc <FLASH_ReadOutProtection+0x8c>
      {
        /* if the program operation is completed, disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80042be:	4908      	ldr	r1, [pc, #32]	(80042e0 <FLASH_ReadOutProtection+0x90>)
 80042c0:	f641 73ef 	movw	r3, #8175	; 0x1fef
 80042c4:	690a      	ldr	r2, [r1, #16]
 80042c6:	ea02 0303 	and.w	r3, r2, r3
 80042ca:	610b      	str	r3, [r1, #16]
 80042cc:	e006      	b.n	80042dc <FLASH_ReadOutProtection+0x8c>
      }
    }
    else 
    {
      if(status != FLASH_BUSY)
 80042ce:	2801      	cmp	r0, #1
      {
        /* Disable the OPTER Bit */
        FLASH->CR &= CR_OPTER_Reset;
 80042d0:	bf1f      	itttt	ne
 80042d2:	6922      	ldrne	r2, [r4, #16]
 80042d4:	f641 73df 	movwne	r3, #8159	; 0x1fdf
 80042d8:	4013      	andne	r3, r2
 80042da:	6123      	strne	r3, [r4, #16]
      }
    }
  }
  /* Return the protection operation Status */
  return status;      
}
 80042dc:	b001      	add	sp, #4
 80042de:	bd30      	pop	{r4, r5, pc}
 80042e0:	40022000 	.word	0x40022000
 80042e4:	45670123 	.word	0x45670123
 80042e8:	1ffff800 	.word	0x1ffff800

080042ec <FLASH_EnableWriteProtection>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EnableWriteProtection(u32 FLASH_Pages)
{
 80042ec:	b510      	push	{r4, lr}
 80042ee:	4604      	mov	r4, r0
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80042f0:	200f      	movs	r0, #15
 80042f2:	f7ff ff35 	bl	8004160 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80042f6:	2804      	cmp	r0, #4
 80042f8:	d150      	bne.n	800439c <FLASH_EnableWriteProtection+0xb0>
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80042fa:	4a29      	ldr	r2, [pc, #164]	(80043a0 <FLASH_EnableWriteProtection+0xb4>)
 80042fc:	4b29      	ldr	r3, [pc, #164]	(80043a4 <FLASH_EnableWriteProtection+0xb8>)
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
 80042fe:	ea6f 0404 	mvn.w	r4, r4
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004302:	6093      	str	r3, [r2, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004304:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 8004308:	6093      	str	r3, [r2, #8]
    FLASH->CR |= CR_OPTPG_Set;
 800430a:	6913      	ldr	r3, [r2, #16]
  
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
 800430c:	b2e1      	uxtb	r1, r4
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 800430e:	f043 0310 	orr.w	r3, r3, #16	; 0x10

    if(WRP0_Data != 0xFF)
 8004312:	29ff      	cmp	r1, #255
  if(status == FLASH_COMPLETE)
  {
    /* Authorizes the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;
 8004314:	6113      	str	r3, [r2, #16]

    if(WRP0_Data != 0xFF)
 8004316:	d004      	beq.n	8004322 <FLASH_EnableWriteProtection+0x36>
    {
      OB->WRP0 = WRP0_Data;
 8004318:	4b23      	ldr	r3, [pc, #140]	(80043a8 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800431a:	200f      	movs	r0, #15
    FLASH->OPTKEYR = FLASH_KEY2;
    FLASH->CR |= CR_OPTPG_Set;

    if(WRP0_Data != 0xFF)
    {
      OB->WRP0 = WRP0_Data;
 800431c:	8119      	strh	r1, [r3, #8]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800431e:	f7ff ff1f 	bl	8004160 <FLASH_WaitForLastOperation>
  /* Check the parameters */
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
 8004322:	f404 437f 	and.w	r3, r4, #65280	; 0xff00
 8004326:	0a1a      	lsrs	r2, r3, #8
      OB->WRP0 = WRP0_Data;
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
 8004328:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 800432c:	bf18      	it	ne
 800432e:	2301      	movne	r3, #1
 8004330:	2804      	cmp	r0, #4
 8004332:	bf14      	ite	ne
 8004334:	2300      	movne	r3, #0
 8004336:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800433a:	b123      	cbz	r3, 8004346 <FLASH_EnableWriteProtection+0x5a>
    {
      OB->WRP1 = WRP1_Data;
 800433c:	4b1a      	ldr	r3, [pc, #104]	(80043a8 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 800433e:	200f      	movs	r0, #15
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    if((status == FLASH_COMPLETE) && (WRP1_Data != 0xFF))
    {
      OB->WRP1 = WRP1_Data;
 8004340:	815a      	strh	r2, [r3, #10]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004342:	f7ff ff0d 	bl	8004160 <FLASH_WaitForLastOperation>
  assert_param(IS_FLASH_WRPROT_PAGE(FLASH_Pages));
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
 8004346:	f404 037f 	and.w	r3, r4, #16711680	; 0xff0000
 800434a:	0c1a      	lsrs	r2, r3, #16
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
 800434c:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004350:	bf18      	it	ne
 8004352:	2301      	movne	r3, #1
 8004354:	2804      	cmp	r0, #4
 8004356:	bf14      	ite	ne
 8004358:	2300      	movne	r3, #0
 800435a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800435e:	b123      	cbz	r3, 800436a <FLASH_EnableWriteProtection+0x7e>
    {
      OB->WRP2 = WRP2_Data;
 8004360:	4b11      	ldr	r3, [pc, #68]	(80043a8 <FLASH_EnableWriteProtection+0xbc>)
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004362:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }

    if((status == FLASH_COMPLETE) && (WRP2_Data != 0xFF))
    {
      OB->WRP2 = WRP2_Data;
 8004364:	819a      	strh	r2, [r3, #12]
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004366:	f7ff fefb 	bl	8004160 <FLASH_WaitForLastOperation>
  
  FLASH_Pages = (u32)(~FLASH_Pages);
  WRP0_Data = (vu16)(FLASH_Pages & WRP0_Mask);
  WRP1_Data = (vu16)((FLASH_Pages & WRP1_Mask) >> 8);
  WRP2_Data = (vu16)((FLASH_Pages & WRP2_Mask) >> 16);
  WRP3_Data = (vu16)((FLASH_Pages & WRP3_Mask) >> 24);
 800436a:	0e22      	lsrs	r2, r4, #24
      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
 800436c:	f1b2 03ff 	subs.w	r3, r2, #255	; 0xff
 8004370:	bf18      	it	ne
 8004372:	2301      	movne	r3, #1
 8004374:	2804      	cmp	r0, #4
 8004376:	bf14      	ite	ne
 8004378:	2300      	movne	r3, #0
 800437a:	f003 0301 	andeq.w	r3, r3, #1	; 0x1
 800437e:	b123      	cbz	r3, 800438a <FLASH_EnableWriteProtection+0x9e>
    {
      OB->WRP3 = WRP3_Data;
 8004380:	4b09      	ldr	r3, [pc, #36]	(80043a8 <FLASH_EnableWriteProtection+0xbc>)
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004382:	200f      	movs	r0, #15
      status = FLASH_WaitForLastOperation(ProgramTimeout);
    }
    
    if((status == FLASH_COMPLETE)&& (WRP3_Data != 0xFF))
    {
      OB->WRP3 = WRP3_Data;
 8004384:	81da      	strh	r2, [r3, #14]
     
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004386:	f7ff feeb 	bl	8004160 <FLASH_WaitForLastOperation>
    }
          
    if(status != FLASH_BUSY)
 800438a:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 800438c:	bf1f      	itttt	ne
 800438e:	4904      	ldrne	r1, [pc, #16]	(80043a0 <FLASH_EnableWriteProtection+0xb4>)
 8004390:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 8004394:	690a      	ldrne	r2, [r1, #16]
 8004396:	4013      	andne	r3, r2
 8004398:	bf18      	it	ne
 800439a:	610b      	strne	r3, [r1, #16]
    }
  } 
  /* Return the write protection operation Status */
  return status;       
}
 800439c:	bd10      	pop	{r4, pc}
 800439e:	46c0      	nop			(mov r8, r8)
 80043a0:	40022000 	.word	0x40022000
 80043a4:	45670123 	.word	0x45670123
 80043a8:	1ffff800 	.word	0x1ffff800

080043ac <FLASH_ProgramOptionByteData>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80043ac:	b570      	push	{r4, r5, r6, lr}
 80043ae:	4606      	mov	r6, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043b0:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramOptionByteData(u32 Address, u8 Data)
{
 80043b2:	460d      	mov	r5, r1
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_DATA_ADDRESS(Address));

  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043b4:	f7ff fed4 	bl	8004160 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80043b8:	2804      	cmp	r0, #4
 80043ba:	d114      	bne.n	80043e6 <FLASH_ProgramOptionByteData+0x3a>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80043bc:	4c0a      	ldr	r4, [pc, #40]	(80043e8 <FLASH_ProgramOptionByteData+0x3c>)
 80043be:	4b0b      	ldr	r3, [pc, #44]	(80043ec <FLASH_ProgramOptionByteData+0x40>)
    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
    *(vu16*)Address = Data;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043c0:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 80043c2:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 80043c4:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 80043c8:	60a3      	str	r3, [r4, #8]

    /* Enables the Option Bytes Programming operation */
    FLASH->CR |= CR_OPTPG_Set; 
 80043ca:	6923      	ldr	r3, [r4, #16]
 80043cc:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80043d0:	6123      	str	r3, [r4, #16]
    *(vu16*)Address = Data;
 80043d2:	8035      	strh	r5, [r6, #0]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043d4:	f7ff fec4 	bl	8004160 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 80043d8:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the OPTPG Bit */
      FLASH->CR &= CR_OPTPG_Reset;
 80043da:	bf1f      	itttt	ne
 80043dc:	6922      	ldrne	r2, [r4, #16]
 80043de:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80043e2:	4013      	andne	r3, r2
 80043e4:	6123      	strne	r3, [r4, #16]
    }
  }    
  /* Return the Option Byte Data Program Status */
  return status;      
}
 80043e6:	bd70      	pop	{r4, r5, r6, pc}
 80043e8:	40022000 	.word	0x40022000
 80043ec:	45670123 	.word	0x45670123

080043f0 <FLASH_ProgramHalfWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80043f0:	b570      	push	{r4, r5, r6, lr}
 80043f2:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043f4:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramHalfWord(u32 Address, u16 Data)
{
 80043f6:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 80043f8:	f7ff feb2 	bl	8004160 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80043fc:	2804      	cmp	r0, #4
 80043fe:	d10f      	bne.n	8004420 <FLASH_ProgramHalfWord+0x30>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004400:	4c08      	ldr	r4, [pc, #32]	(8004424 <FLASH_ProgramHalfWord+0x34>)
  
    *(vu16*)Address = Data;
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004402:	200f      	movs	r0, #15
  status = FLASH_WaitForLastOperation(ProgramTimeout);
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR |= CR_PG_Set;
 8004404:	6923      	ldr	r3, [r4, #16]
 8004406:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800440a:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = Data;
 800440c:	8035      	strh	r5, [r6, #0]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800440e:	f7ff fea7 	bl	8004160 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004412:	2801      	cmp	r0, #1
    {
      /* if the program operation is completed, disable the PG Bit */
      FLASH->CR &= CR_PG_Reset;
 8004414:	bf1f      	itttt	ne
 8004416:	6922      	ldrne	r2, [r4, #16]
 8004418:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 800441c:	4013      	andne	r3, r2
 800441e:	6123      	strne	r3, [r4, #16]
    }
  } 
  /* Return the Program Status */
  return status;
}
 8004420:	bd70      	pop	{r4, r5, r6, pc}
 8004422:	46c0      	nop			(mov r8, r8)
 8004424:	40022000 	.word	0x40022000

08004428 <FLASH_ProgramWord>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 8004428:	b570      	push	{r4, r5, r6, lr}
 800442a:	4606      	mov	r6, r0

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 800442c:	200f      	movs	r0, #15
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT. 
*******************************************************************************/
FLASH_Status FLASH_ProgramWord(u32 Address, u32 Data)
{
 800442e:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004430:	f7ff fe96 	bl	8004160 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004434:	2804      	cmp	r0, #4
 8004436:	d117      	bne.n	8004468 <FLASH_ProgramWord+0x40>
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 8004438:	4c0c      	ldr	r4, [pc, #48]	(800446c <FLASH_ProgramWord+0x44>)
  
    *(vu16*)Address = (u16)Data;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 800443a:	200f      	movs	r0, #15
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to program the new first 
    half word */
    FLASH->CR |= CR_PG_Set;
 800443c:	6923      	ldr	r3, [r4, #16]
 800443e:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004442:	6123      	str	r3, [r4, #16]
  
    *(vu16*)Address = (u16)Data;
 8004444:	b2ab      	uxth	r3, r5
 8004446:	8033      	strh	r3, [r6, #0]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004448:	f7ff fe8a 	bl	8004160 <FLASH_WaitForLastOperation>
 
    if(status == FLASH_COMPLETE)
 800444c:	2804      	cmp	r0, #4
 800444e:	d104      	bne.n	800445a <FLASH_ProgramWord+0x32>
    {
      /* if the previous operation is completed, proceed to program the new second 
      half word */
      *(vu16*)(Address + 2) = Data >> 16;
 8004450:	0c2b      	lsrs	r3, r5, #16
 8004452:	8073      	strh	r3, [r6, #2]
    
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 8004454:	200f      	movs	r0, #15
 8004456:	f7ff fe83 	bl	8004160 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_PG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 800445a:	2801      	cmp	r0, #1
      {
        /* Disable the PG Bit */
        FLASH->CR &= CR_PG_Reset;
 800445c:	bf1f      	itttt	ne
 800445e:	6922      	ldrne	r2, [r4, #16]
 8004460:	f641 73fe 	movwne	r3, #8190	; 0x1ffe
 8004464:	4013      	andne	r3, r2
 8004466:	6123      	strne	r3, [r4, #16]
      }
     }
  }
  /* Return the Program Status */
  return status;
}
 8004468:	bd70      	pop	{r4, r5, r6, pc}
 800446a:	46c0      	nop			(mov r8, r8)
 800446c:	40022000 	.word	0x40022000

08004470 <FLASH_EraseOptionBytes>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseOptionBytes(void)
{
 8004470:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 8004472:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004476:	f7ff fe73 	bl	8004160 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800447a:	2804      	cmp	r0, #4
 800447c:	d12c      	bne.n	80044d8 <FLASH_EraseOptionBytes+0x68>
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 800447e:	4c17      	ldr	r4, [pc, #92]	(80044dc <FLASH_EraseOptionBytes+0x6c>)
 8004480:	4b17      	ldr	r3, [pc, #92]	(80044e0 <FLASH_EraseOptionBytes+0x70>)
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004482:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);

  if(status == FLASH_COMPLETE)
  {
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
 8004486:	60a3      	str	r3, [r4, #8]
    FLASH->OPTKEYR = FLASH_KEY2;
 8004488:	f103 3388 	add.w	r3, r3, #2290649224	; 0x88888888
 800448c:	60a3      	str	r3, [r4, #8]
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 800448e:	6923      	ldr	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004490:	301b      	adds	r0, #27
    /* Authorize the small information block programming */
    FLASH->OPTKEYR = FLASH_KEY1;
    FLASH->OPTKEYR = FLASH_KEY2;
    
    /* if the previous operation is completed, proceed to erase the option bytes */
    FLASH->CR |= CR_OPTER_Set;
 8004492:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8004496:	6123      	str	r3, [r4, #16]
    FLASH->CR |= CR_STRT_Set;
 8004498:	6923      	ldr	r3, [r4, #16]
 800449a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800449e:	6123      	str	r3, [r4, #16]

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 80044a0:	f7ff fe5e 	bl	8004160 <FLASH_WaitForLastOperation>
    
    if(status == FLASH_COMPLETE)
 80044a4:	2804      	cmp	r0, #4
 80044a6:	d110      	bne.n	80044ca <FLASH_EraseOptionBytes+0x5a>
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
 80044a8:	6922      	ldr	r2, [r4, #16]
 80044aa:	f641 73df 	movw	r3, #8159	; 0x1fdf
 80044ae:	ea02 0303 	and.w	r3, r2, r3
 80044b2:	6123      	str	r3, [r4, #16]
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80044b4:	6923      	ldr	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80044b6:	f04f 02a5 	mov.w	r2, #165	; 0xa5
    {
      /* if the erase operation is completed, disable the OPTER Bit */
      FLASH->CR &= CR_OPTER_Reset;
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;
 80044ba:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 80044be:	6123      	str	r3, [r4, #16]

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80044c0:	4b08      	ldr	r3, [pc, #32]	(80044e4 <FLASH_EraseOptionBytes+0x74>)

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044c2:	200f      	movs	r0, #15
       
      /* Enable the Option Bytes Programming operation */
      FLASH->CR |= CR_OPTPG_Set;

      /* Enable the readout access */
      OB->RDP= RDP_Key; 
 80044c4:	801a      	strh	r2, [r3, #0]

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(ProgramTimeout);
 80044c6:	f7ff fe4b 	bl	8004160 <FLASH_WaitForLastOperation>
        FLASH->CR &= CR_OPTPG_Reset;
      }
    }
    else
    {
      if (status != FLASH_BUSY)
 80044ca:	2801      	cmp	r0, #1
      {
        /* Disable the OPTPG Bit */
        FLASH->CR &= CR_OPTPG_Reset;
 80044cc:	bf1f      	itttt	ne
 80044ce:	6922      	ldrne	r2, [r4, #16]
 80044d0:	f641 73ef 	movwne	r3, #8175	; 0x1fef
 80044d4:	4013      	andne	r3, r2
 80044d6:	6123      	strne	r3, [r4, #16]
      }
    }  
  }
  /* Return the erase status */
  return status;
}
 80044d8:	bd10      	pop	{r4, pc}
 80044da:	46c0      	nop			(mov r8, r8)
 80044dc:	40022000 	.word	0x40022000
 80044e0:	45670123 	.word	0x45670123
 80044e4:	1ffff800 	.word	0x1ffff800

080044e8 <FLASH_EraseAllPages>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_EraseAllPages(void)
{
 80044e8:	b510      	push	{r4, lr}
  FLASH_Status status = FLASH_COMPLETE;

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 80044ea:	f640 70ff 	movw	r0, #4095	; 0xfff
 80044ee:	f7ff fe37 	bl	8004160 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80044f2:	2804      	cmp	r0, #4
 80044f4:	d113      	bne.n	800451e <FLASH_EraseAllPages+0x36>
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
 80044f6:	4c0a      	ldr	r4, [pc, #40]	(8004520 <FLASH_EraseAllPages+0x38>)
 80044f8:	6923      	ldr	r3, [r4, #16]
 80044fa:	4303      	orrs	r3, r0
 80044fc:	6123      	str	r3, [r4, #16]
     FLASH->CR |= CR_STRT_Set;
 80044fe:	6923      	ldr	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004500:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  
  if(status == FLASH_COMPLETE)
  {
    /* if the previous operation is completed, proceed to erase all pages */
     FLASH->CR |= CR_MER_Set;
     FLASH->CR |= CR_STRT_Set;
 8004504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004508:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800450a:	301b      	adds	r0, #27
 800450c:	f7ff fe28 	bl	8004160 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004510:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= CR_MER_Reset;
 8004512:	bf1f      	itttt	ne
 8004514:	6922      	ldrne	r2, [r4, #16]
 8004516:	f641 73fb 	movwne	r3, #8187	; 0x1ffb
 800451a:	4013      	andne	r3, r2
 800451c:	6123      	strne	r3, [r4, #16]
    }
  }	   
  /* Return the Erase Status */
  return status;
}
 800451e:	bd10      	pop	{r4, pc}
 8004520:	40022000 	.word	0x40022000

08004524 <FLASH_ErasePage>:
* Return         : FLASH Status: The returned value can be: FLASH_BUSY, 
*                  FLASH_ERROR_PG, FLASH_ERROR_WRP, FLASH_COMPLETE or 
*                  FLASH_TIMEOUT.
*******************************************************************************/
FLASH_Status FLASH_ErasePage(u32 Page_Address)
{
 8004524:	b530      	push	{r4, r5, lr}
 8004526:	4605      	mov	r5, r0
 8004528:	b081      	sub	sp, #4

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Page_Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(EraseTimeout);
 800452a:	f640 70ff 	movw	r0, #4095	; 0xfff
 800452e:	f7ff fe17 	bl	8004160 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8004532:	2804      	cmp	r0, #4
 8004534:	d115      	bne.n	8004562 <FLASH_ErasePage+0x3e>
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004536:	4c0c      	ldr	r4, [pc, #48]	(8004568 <FLASH_ErasePage+0x44>)
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004538:	f500 607e 	add.w	r0, r0, #4064	; 0xfe0
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 800453c:	6923      	ldr	r3, [r4, #16]
    FLASH->AR = Page_Address; 
    FLASH->CR|= CR_STRT_Set;
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 800453e:	301b      	adds	r0, #27
  status = FLASH_WaitForLastOperation(EraseTimeout);
  
  if(status == FLASH_COMPLETE)
  { 
    /* if the previous operation is completed, proceed to erase the page */
    FLASH->CR|= CR_PER_Set;
 8004540:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004544:	6123      	str	r3, [r4, #16]
    FLASH->AR = Page_Address; 
 8004546:	6165      	str	r5, [r4, #20]
    FLASH->CR|= CR_STRT_Set;
 8004548:	6923      	ldr	r3, [r4, #16]
 800454a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800454e:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(EraseTimeout);
 8004550:	f7ff fe06 	bl	8004160 <FLASH_WaitForLastOperation>

    if(status != FLASH_BUSY)
 8004554:	2801      	cmp	r0, #1
    {
      /* if the erase operation is completed, disable the PER Bit */
      FLASH->CR &= CR_PER_Reset;
 8004556:	bf1f      	itttt	ne
 8004558:	6922      	ldrne	r2, [r4, #16]
 800455a:	f641 73fd 	movwne	r3, #8189	; 0x1ffd
 800455e:	4013      	andne	r3, r2
 8004560:	6123      	strne	r3, [r4, #16]
    }
  }
  /* Return the Erase Status */
  return status;
}
 8004562:	b001      	add	sp, #4
 8004564:	bd30      	pop	{r4, r5, pc}
 8004566:	46c0      	nop			(mov r8, r8)
 8004568:	40022000 	.word	0x40022000

0800456c <GPIO_Init>:
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 800456c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800456e:	78cd      	ldrb	r5, [r1, #3]
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004570:	880e      	ldrh	r6, [r1, #0]
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);

  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
 8004572:	f015 0f10 	tst.w	r5, #16	; 0x10
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 8004576:	bf18      	it	ne
 8004578:	788b      	ldrbne	r3, [r1, #2]
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PIN(GPIO_InitStruct->GPIO_Pin));  
  
/*---------------------------- GPIO Mode Configuration -----------------------*/
  currentmode = ((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x0F);
 800457a:	f005 070f 	and.w	r7, r5, #15	; 0xf
  if ((((u32)GPIO_InitStruct->GPIO_Mode) & ((u32)0x10)) != 0x00)
  { 
    /* Check the parameters */
    assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));
    /* Output mode */
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
 800457e:	bf18      	it	ne
 8004580:	431f      	orrne	r7, r3
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004582:	f016 0fff 	tst.w	r6, #255	; 0xff
*                    peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8004586:	b083      	sub	sp, #12
    currentmode |= (u32)GPIO_InitStruct->GPIO_Speed;
  }

/*---------------------------- GPIO CRL Configuration ------------------------*/
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
 8004588:	d01e      	beq.n	80045c8 <GPIO_Init+0x5c>
  {
    tmpreg = GPIOx->CRL;
 800458a:	6804      	ldr	r4, [r0, #0]
 800458c:	2100      	movs	r1, #0

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = ((u32)0x01) << pinpos;
 800458e:	2201      	movs	r2, #1
 8004590:	fa12 f301 	lsls.w	r3, r2, r1
      /* Get the port pins position */
      currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8004594:	ea03 0c06 	and.w	ip, r3, r6

      if (currentpin == pos)
 8004598:	459c      	cmp	ip, r3
 800459a:	d111      	bne.n	80045c0 <GPIO_Init+0x54>
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
 800459c:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 800459e:	230f      	movs	r3, #15
 80045a0:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80045a2:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80045a6:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80045aa:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80045ac:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding low control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80045ae:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << pinpos);
 80045b0:	bf08      	it	eq
 80045b2:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80045b6:	d003      	beq.n	80045c0 <GPIO_Init+0x54>
          GPIOx->BRR = (((u32)0x01) << pinpos);
        }
        else
        {
          /* Set the corresponding ODR bit */
          if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80045b8:	2d48      	cmp	r5, #72
          {
            GPIOx->BSRR = (((u32)0x01) << pinpos);
 80045ba:	bf08      	it	eq
 80045bc:	f8c0 c010 	streq.w	ip, [r0, #16]
  /* Configure the eight low port pins */
  if (((u32)GPIO_InitStruct->GPIO_Pin & ((u32)0x00FF)) != 0x00)
  {
    tmpreg = GPIOx->CRL;

    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 80045c0:	3101      	adds	r1, #1
 80045c2:	2908      	cmp	r1, #8
 80045c4:	d1e3      	bne.n	800458e <GPIO_Init+0x22>
            GPIOx->BSRR = (((u32)0x01) << pinpos);
          }
        }
      }
    }
    GPIOx->CRL = tmpreg;
 80045c6:	6004      	str	r4, [r0, #0]
  }

/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
 80045c8:	2eff      	cmp	r6, #255
 80045ca:	d920      	bls.n	800460e <GPIO_Init+0xa2>
  {
    tmpreg = GPIOx->CRH;
 80045cc:	6844      	ldr	r4, [r0, #4]
 80045ce:	2100      	movs	r1, #0
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
    {
      pos = (((u32)0x01) << (pinpos + 0x08));
 80045d0:	2201      	movs	r2, #1
 80045d2:	f101 0308 	add.w	r3, r1, #8	; 0x8
 80045d6:	fa12 f303 	lsls.w	r3, r2, r3
      /* Get the port pins position */
      currentpin = ((GPIO_InitStruct->GPIO_Pin) & pos);
 80045da:	ea03 0c06 	and.w	ip, r3, r6
      if (currentpin == pos)
 80045de:	459c      	cmp	ip, r3
 80045e0:	d111      	bne.n	8004606 <GPIO_Init+0x9a>
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
 80045e2:	008a      	lsls	r2, r1, #2
        tmpreg &= ~pinmask;
 80045e4:	230f      	movs	r3, #15
 80045e6:	4093      	lsls	r3, r2

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80045e8:	fa17 f202 	lsls.w	r2, r7, r2
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80045ec:	ea24 0403 	bic.w	r4, r4, r3

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);
 80045f0:	4314      	orrs	r4, r2

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80045f2:	2d28      	cmp	r5, #40
      if (currentpin == pos)
      {
        pos = pinpos << 2;
        /* Clear the corresponding high control register bits */
        pinmask = ((u32)0x0F) << pos;
        tmpreg &= ~pinmask;
 80045f4:	9301      	str	r3, [sp, #4]
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
 80045f6:	bf08      	it	eq
 80045f8:	f8c0 c014 	streq.w	ip, [r0, #20]

        /* Write the mode configuration in the corresponding bits */
        tmpreg |= (currentmode << pos);

        /* Reset the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPD)
 80045fc:	d003      	beq.n	8004606 <GPIO_Init+0x9a>
        {
          GPIOx->BRR = (((u32)0x01) << (pinpos + 0x08));
        }
        /* Set the corresponding ODR bit */
        if (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_IPU)
 80045fe:	2d48      	cmp	r5, #72
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
 8004600:	bf08      	it	eq
 8004602:	f8c0 c010 	streq.w	ip, [r0, #16]
/*---------------------------- GPIO CRH Configuration ------------------------*/
  /* Configure the eight high port pins */
  if (GPIO_InitStruct->GPIO_Pin > 0x00FF)
  {
    tmpreg = GPIOx->CRH;
    for (pinpos = 0x00; pinpos < 0x08; pinpos++)
 8004606:	3101      	adds	r1, #1
 8004608:	2908      	cmp	r1, #8
 800460a:	d1e1      	bne.n	80045d0 <GPIO_Init+0x64>
        {
          GPIOx->BSRR = (((u32)0x01) << (pinpos + 0x08));
        }
      }
    }
    GPIOx->CRH = tmpreg;
 800460c:	6044      	str	r4, [r0, #4]
  }
}
 800460e:	b003      	add	sp, #12
 8004610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004612:	46c0      	nop			(mov r8, r8)

08004614 <GPIO_StructInit>:
* Return         : None
*******************************************************************************/
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8004614:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004618:	8003      	strh	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800461a:	2302      	movs	r3, #2
 800461c:	7083      	strb	r3, [r0, #2]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN_FLOATING;
 800461e:	2304      	movs	r3, #4
 8004620:	70c3      	strb	r3, [r0, #3]
}
 8004622:	4770      	bx	lr

08004624 <GPIO_ReadInputDataBit>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->IDR & GPIO_Pin) != (u32)Bit_RESET)
 8004624:	6883      	ldr	r3, [r0, #8]
 8004626:	4219      	tst	r1, r3
 8004628:	bf0c      	ite	eq
 800462a:	2000      	moveq	r0, #0
 800462c:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 800462e:	4770      	bx	lr

08004630 <GPIO_ReadInputData>:
u16 GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  return ((u16)GPIOx->IDR);
 8004630:	6880      	ldr	r0, [r0, #8]
 8004632:	b280      	uxth	r0, r0
}
 8004634:	4770      	bx	lr
 8004636:	46c0      	nop			(mov r8, r8)

08004638 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin)); 
  
  if ((GPIOx->ODR & GPIO_Pin) != (u32)Bit_RESET)
 8004638:	68c3      	ldr	r3, [r0, #12]
 800463a:	4219      	tst	r1, r3
 800463c:	bf0c      	ite	eq
 800463e:	2000      	moveq	r0, #0
 8004640:	2001      	movne	r0, #1
  else
  {
    bitstatus = (u8)Bit_RESET;
  }
  return bitstatus;
}
 8004642:	4770      	bx	lr

08004644 <GPIO_ReadOutputData>:
u16 GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
    
  return ((u16)GPIOx->ODR);
 8004644:	68c0      	ldr	r0, [r0, #12]
 8004646:	b280      	uxth	r0, r0
}
 8004648:	4770      	bx	lr
 800464a:	46c0      	nop			(mov r8, r8)

0800464c <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BSRR = GPIO_Pin;
 800464c:	6101      	str	r1, [r0, #16]
}
 800464e:	4770      	bx	lr

08004650 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  GPIOx->BRR = GPIO_Pin;
 8004650:	6141      	str	r1, [r0, #20]
}
 8004652:	4770      	bx	lr

08004654 <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal)); 
  
  if (BitVal != Bit_RESET)
 8004654:	b10a      	cbz	r2, 800465a <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004656:	6101      	str	r1, [r0, #16]
 8004658:	e000      	b.n	800465c <GPIO_WriteBit+0x8>
  }
  else
  {
    GPIOx->BRR = GPIO_Pin;
 800465a:	6141      	str	r1, [r0, #20]
  }
}
 800465c:	4770      	bx	lr
 800465e:	46c0      	nop			(mov r8, r8)

08004660 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, u16 PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  GPIOx->ODR = PortVal;
 8004660:	60c1      	str	r1, [r0, #12]
}
 8004662:	4770      	bx	lr

08004664 <GPIO_PinLockConfig>:
  
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  
  tmp |= GPIO_Pin;
 8004664:	f441 3380 	orr.w	r3, r1, #65536	; 0x10000
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8004668:	6183      	str	r3, [r0, #24]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800466a:	6181      	str	r1, [r0, #24]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800466c:	6183      	str	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 800466e:	6983      	ldr	r3, [r0, #24]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8004670:	6983      	ldr	r3, [r0, #24]
}
 8004672:	4770      	bx	lr

08004674 <GPIO_EventOutputConfig>:

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 8004674:	f8df c018 	ldr.w	ip, [pc, #24]	; 8004690 <GPIO_EventOutputConfig+0x1c>
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004678:	f64f 7380 	movw	r3, #65408	; 0xff80

  /* Check the parameters */
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
 800467c:	f8dc 2000 	ldr.w	r2, [ip]
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
  tmpreg |= (u32)GPIO_PortSource << 0x04;
 8004680:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
  assert_param(IS_GPIO_EVENTOUT_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
    
  tmpreg = AFIO->EVCR;
  /* Clear the PORT[6:4] and PIN[3:0] bits */
  tmpreg &= EVCR_PORTPINCONFIG_MASK;
 8004684:	ea02 0303 	and.w	r3, r2, r3
  tmpreg |= (u32)GPIO_PortSource << 0x04;
  tmpreg |= GPIO_PinSource;
 8004688:	4319      	orrs	r1, r3

  AFIO->EVCR = tmpreg;
 800468a:	f8cc 1000 	str.w	r1, [ip]
}
 800468e:	4770      	bx	lr
 8004690:	40010000 	.word	0x40010000

08004694 <GPIO_EventOutputCmd>:
void GPIO_EventOutputCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(vu32 *) EVCR_EVOE_BB = (u32)NewState;
 8004694:	4b01      	ldr	r3, [pc, #4]	(800469c <GPIO_EventOutputCmd+0x8>)
 8004696:	6018      	str	r0, [r3, #0]
}
 8004698:	4770      	bx	lr
 800469a:	46c0      	nop			(mov r8, r8)
 800469c:	4220001c 	.word	0x4220001c

080046a0 <GPIO_PinRemapConfig>:
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80046a0:	b530      	push	{r4, r5, lr}
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80046a2:	f400 1340 	and.w	r3, r0, #3145728	; 0x300000
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80046a6:	0404      	lsls	r4, r0, #16
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_PinRemapConfig(u32 GPIO_Remap, FunctionalState NewState)
{
 80046a8:	460d      	mov	r5, r1

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80046aa:	4914      	ldr	r1, [pc, #80]	(80046fc <GPIO_PinRemapConfig+0x5c>)

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;
 80046ac:	0c24      	lsrs	r4, r4, #16

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80046ae:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000

  /* Check the parameters */
  assert_param(IS_GPIO_REMAP(GPIO_Remap));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  tmpreg = AFIO->MAPR;
 80046b2:	f8d1 c004 	ldr.w	ip, [r1, #4]

  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
 80046b6:	d106      	bne.n	80046c6 <GPIO_PinRemapConfig+0x26>
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80046b8:	684b      	ldr	r3, [r1, #4]
  tmpmask = (GPIO_Remap & DBGAFR_POSITION_MASK) >> 0x10;
  tmp = GPIO_Remap & LSB_MASK;

  if ((GPIO_Remap & (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK)) == (DBGAFR_LOCATION_MASK | DBGAFR_NUMBITS_MASK))
  {
    tmpreg &= DBGAFR_SWJCFG_MASK;
 80046ba:	f02c 6270 	bic.w	r2, ip, #251658240	; 0xf000000
    AFIO->MAPR &= DBGAFR_SWJCFG_MASK;
 80046be:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80046c2:	604b      	str	r3, [r1, #4]
 80046c4:	e010      	b.n	80046e8 <GPIO_PinRemapConfig+0x48>
  }
  else if ((GPIO_Remap & DBGAFR_NUMBITS_MASK) == DBGAFR_NUMBITS_MASK)
 80046c6:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80046ca:	d005      	beq.n	80046d8 <GPIO_PinRemapConfig+0x38>
  {
    tmp1 = ((u32)0x03) << tmpmask;
    tmpreg &= ~tmp1;
 80046cc:	f400 2270 	and.w	r2, r0, #983040	; 0xf0000
 80046d0:	0c12      	lsrs	r2, r2, #16
 80046d2:	2303      	movs	r3, #3
 80046d4:	4093      	lsls	r3, r2
 80046d6:	e003      	b.n	80046e0 <GPIO_PinRemapConfig+0x40>
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
  }
  else
  {
    tmpreg &= ~(tmp << ((GPIO_Remap >> 0x15)*0x10));
 80046d8:	0d43      	lsrs	r3, r0, #21
 80046da:	011b      	lsls	r3, r3, #4
 80046dc:	fa14 f303 	lsls.w	r3, r4, r3
 80046e0:	ea2c 0303 	bic.w	r3, ip, r3
    tmpreg |= ~DBGAFR_SWJCFG_MASK;
 80046e4:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
  }

  if (NewState != DISABLE)
 80046e8:	b125      	cbz	r5, 80046f4 <GPIO_PinRemapConfig+0x54>
  {
    tmpreg |= (tmp << ((GPIO_Remap >> 0x15)*0x10));
 80046ea:	0d43      	lsrs	r3, r0, #21
 80046ec:	011b      	lsls	r3, r3, #4
 80046ee:	fa14 f303 	lsls.w	r3, r4, r3
 80046f2:	431a      	orrs	r2, r3
  }

  AFIO->MAPR = tmpreg;
 80046f4:	4b01      	ldr	r3, [pc, #4]	(80046fc <GPIO_PinRemapConfig+0x5c>)
 80046f6:	605a      	str	r2, [r3, #4]
}
 80046f8:	bd30      	pop	{r4, r5, pc}
 80046fa:	46c0      	nop			(mov r8, r8)
 80046fc:	40010000 	.word	0x40010000

08004700 <GPIO_EXTILineConfig>:
*                   This parameter can be GPIO_PinSourcex where x can be (0..15).
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_EXTILineConfig(u8 GPIO_PortSource, u8 GPIO_PinSource)
{
 8004700:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));
 8004702:	f001 0403 	and.w	r4, r1, #3	; 0x3
 8004706:	00a4      	lsls	r4, r4, #2

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 8004708:	230f      	movs	r3, #15
 800470a:	40a3      	lsls	r3, r4
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 800470c:	40a0      	lsls	r0, r4
  assert_param(IS_GPIO_EXTI_PORT_SOURCE(GPIO_PortSource));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  
  tmp = ((u32)0x0F) << (0x04 * (GPIO_PinSource & (u8)0x03));

  AFIO->EXTICR[GPIO_PinSource >> 0x02] &= ~tmp;
 800470e:	f8df c020 	ldr.w	ip, [pc, #32]	; 8004730 <GPIO_EXTILineConfig+0x30>
 8004712:	0889      	lsrs	r1, r1, #2
 8004714:	3102      	adds	r1, #2
 8004716:	f85c 2021 	ldr.w	r2, [ip, r1, lsl #2]
 800471a:	ea22 0203 	bic.w	r2, r2, r3
 800471e:	f84c 2021 	str.w	r2, [ip, r1, lsl #2]
  AFIO->EXTICR[GPIO_PinSource >> 0x02] |= (((u32)GPIO_PortSource) << (0x04 * (GPIO_PinSource & (u8)0x03)));
 8004722:	f85c 3021 	ldr.w	r3, [ip, r1, lsl #2]
 8004726:	4318      	orrs	r0, r3
 8004728:	f84c 0021 	str.w	r0, [ip, r1, lsl #2]
}
 800472c:	bd10      	pop	{r4, pc}
 800472e:	46c0      	nop			(mov r8, r8)
 8004730:	40010000 	.word	0x40010000

08004734 <GPIO_AFIODeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 8004734:	b500      	push	{lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 8004736:	2001      	movs	r0, #1
 8004738:	2101      	movs	r1, #1
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_AFIODeInit(void)
{
 800473a:	b081      	sub	sp, #4
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, ENABLE);
 800473c:	f000 fbf6 	bl	8004f2c <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_AFIO, DISABLE);
 8004740:	2001      	movs	r0, #1
 8004742:	2100      	movs	r1, #0
 8004744:	f000 fbf2 	bl	8004f2c <RCC_APB2PeriphResetCmd>
}
 8004748:	b001      	add	sp, #4
 800474a:	bd00      	pop	{pc}

0800474c <GPIO_DeInit>:
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800474c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 800474e:	4b27      	ldr	r3, [pc, #156]	(80047ec <GPIO_DeInit+0xa0>)
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004750:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004752:	4298      	cmp	r0, r3
* Input          : - GPIOx: where x can be (A..G) to select the GPIO peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8004754:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  
  switch (*(u32*)&GPIOx)
 8004756:	d02b      	beq.n	80047b0 <GPIO_DeInit+0x64>
 8004758:	d80c      	bhi.n	8004774 <GPIO_DeInit+0x28>
 800475a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800475e:	4298      	cmp	r0, r3
 8004760:	d01a      	beq.n	8004798 <GPIO_DeInit+0x4c>
 8004762:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004766:	4298      	cmp	r0, r3
 8004768:	d01c      	beq.n	80047a4 <GPIO_DeInit+0x58>
 800476a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 800476e:	4298      	cmp	r0, r3
 8004770:	d13a      	bne.n	80047e8 <GPIO_DeInit+0x9c>
 8004772:	e00b      	b.n	800478c <GPIO_DeInit+0x40>
 8004774:	4b1e      	ldr	r3, [pc, #120]	(80047f0 <GPIO_DeInit+0xa4>)
 8004776:	4298      	cmp	r0, r3
 8004778:	d026      	beq.n	80047c8 <GPIO_DeInit+0x7c>
 800477a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800477e:	4298      	cmp	r0, r3
 8004780:	d028      	beq.n	80047d4 <GPIO_DeInit+0x88>
 8004782:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8004786:	4298      	cmp	r0, r3
 8004788:	d12e      	bne.n	80047e8 <GPIO_DeInit+0x9c>
 800478a:	e017      	b.n	80047bc <GPIO_DeInit+0x70>
  {
    case GPIOA_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, ENABLE);
 800478c:	2004      	movs	r0, #4
 800478e:	2101      	movs	r1, #1
 8004790:	f000 fbcc 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOA, DISABLE);
 8004794:	2004      	movs	r0, #4
 8004796:	e024      	b.n	80047e2 <GPIO_DeInit+0x96>
      break;

    case GPIOB_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, ENABLE);
 8004798:	2008      	movs	r0, #8
 800479a:	2101      	movs	r1, #1
 800479c:	f000 fbc6 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOB, DISABLE);
 80047a0:	2008      	movs	r0, #8
 80047a2:	e01e      	b.n	80047e2 <GPIO_DeInit+0x96>
      break;

    case GPIOC_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, ENABLE);
 80047a4:	2010      	movs	r0, #16
 80047a6:	2101      	movs	r1, #1
 80047a8:	f000 fbc0 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOC, DISABLE);
 80047ac:	2010      	movs	r0, #16
 80047ae:	e018      	b.n	80047e2 <GPIO_DeInit+0x96>
      break;

    case GPIOD_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, ENABLE);
 80047b0:	2020      	movs	r0, #32
 80047b2:	2101      	movs	r1, #1
 80047b4:	f000 fbba 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOD, DISABLE);
 80047b8:	2020      	movs	r0, #32
 80047ba:	e012      	b.n	80047e2 <GPIO_DeInit+0x96>
      break;
      
    case GPIOE_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, ENABLE);
 80047bc:	2040      	movs	r0, #64
 80047be:	2101      	movs	r1, #1
 80047c0:	f000 fbb4 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOE, DISABLE);
 80047c4:	2040      	movs	r0, #64
 80047c6:	e00c      	b.n	80047e2 <GPIO_DeInit+0x96>
      break; 

    case GPIOF_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, ENABLE);
 80047c8:	2080      	movs	r0, #128
 80047ca:	2101      	movs	r1, #1
 80047cc:	f000 fbae 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOF, DISABLE);
 80047d0:	2080      	movs	r0, #128
 80047d2:	e006      	b.n	80047e2 <GPIO_DeInit+0x96>
      break;

    case GPIOG_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, ENABLE);
 80047d4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047d8:	2101      	movs	r1, #1
 80047da:	f000 fba7 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_GPIOG, DISABLE);
 80047de:	f44f 7080 	mov.w	r0, #256	; 0x100
 80047e2:	2100      	movs	r1, #0
 80047e4:	f000 fba2 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      break;                       

    default:
      break;
  }
}
 80047e8:	b003      	add	sp, #12
 80047ea:	bd00      	pop	{pc}
 80047ec:	40011400 	.word	0x40011400
 80047f0:	40011c00 	.word	0x40011c00

080047f4 <NVIC_DeInit>:
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80047f4:	4b0b      	ldr	r3, [pc, #44]	(8004824 <NVIC_DeInit+0x30>)
 80047f6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  NVIC->ICER[1] = 0x0FFFFFFF;
 80047fa:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
*******************************************************************************/
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
 80047fe:	f8c3 1080 	str.w	r1, [r3, #128]
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004802:	4618      	mov	r0, r3
void NVIC_DeInit(void)
{
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
 8004804:	f8c3 2084 	str.w	r2, [r3, #132]
  NVIC->ICPR[0] = 0xFFFFFFFF;
 8004808:	f8c3 1180 	str.w	r1, [r3, #384]
  NVIC->ICPR[1] = 0x0FFFFFFF;
 800480c:	f8c3 2184 	str.w	r2, [r3, #388]
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004810:	2100      	movs	r1, #0
  u32 index = 0;
  
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
 8004812:	2200      	movs	r2, #0
  
  for(index = 0; index < 0x0F; index++)
  {
     NVIC->IPR[index] = 0x00000000;
 8004814:	f102 03c0 	add.w	r3, r2, #192	; 0xc0
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004818:	3201      	adds	r2, #1
 800481a:	2a0f      	cmp	r2, #15
  {
     NVIC->IPR[index] = 0x00000000;
 800481c:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
  NVIC->ICER[0] = 0xFFFFFFFF;
  NVIC->ICER[1] = 0x0FFFFFFF;
  NVIC->ICPR[0] = 0xFFFFFFFF;
  NVIC->ICPR[1] = 0x0FFFFFFF;
  
  for(index = 0; index < 0x0F; index++)
 8004820:	d1f8      	bne.n	8004814 <NVIC_DeInit+0x20>
  {
     NVIC->IPR[index] = 0x00000000;
  } 
}
 8004822:	4770      	bx	lr
 8004824:	e000e100 	.word	0xe000e100

08004828 <NVIC_SCBDeInit>:
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004828:	4a09      	ldr	r2, [pc, #36]	(8004850 <NVIC_SCBDeInit+0x28>)
 800482a:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
  SCB->VTOR = 0x00000000;
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 800482e:	4909      	ldr	r1, [pc, #36]	(8004854 <NVIC_SCBDeInit+0x2c>)
*******************************************************************************/
void NVIC_SCBDeInit(void)
{
  u32 index = 0x00;
  
  SCB->ICSR = 0x0A000000;
 8004830:	6053      	str	r3, [r2, #4]
  SCB->VTOR = 0x00000000;
 8004832:	2300      	movs	r3, #0
 8004834:	6093      	str	r3, [r2, #8]
  SCB->AIRCR = AIRCR_VECTKEY_MASK;
 8004836:	60d1      	str	r1, [r2, #12]
  SCB->SCR = 0x00000000;
 8004838:	6113      	str	r3, [r2, #16]
  SCB->CCR = 0x00000000;
 800483a:	6153      	str	r3, [r2, #20]
  for(index = 0; index < 0x03; index++)
  {
     SCB->SHPR[index] = 0;
 800483c:	6193      	str	r3, [r2, #24]
 800483e:	61d3      	str	r3, [r2, #28]
 8004840:	6213      	str	r3, [r2, #32]
  }
  SCB->SHCSR = 0x00000000;
 8004842:	6253      	str	r3, [r2, #36]
  SCB->CFSR = 0xFFFFFFFF;
 8004844:	3b01      	subs	r3, #1
 8004846:	6293      	str	r3, [r2, #40]
  SCB->HFSR = 0xFFFFFFFF;
 8004848:	62d3      	str	r3, [r2, #44]
  SCB->DFSR = 0xFFFFFFFF;
 800484a:	6313      	str	r3, [r2, #48]
}
 800484c:	4770      	bx	lr
 800484e:	46c0      	nop			(mov r8, r8)
 8004850:	e000ed00 	.word	0xe000ed00
 8004854:	05fa0000 	.word	0x05fa0000

08004858 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8004858:	f040 60be 	orr.w	r0, r0, #99614720	; 0x5f00000
 800485c:	4b02      	ldr	r3, [pc, #8]	(8004868 <NVIC_PriorityGroupConfig+0x10>)
 800485e:	f440 2020 	orr.w	r0, r0, #655360	; 0xa0000
 8004862:	60d8      	str	r0, [r3, #12]
}
 8004864:	4770      	bx	lr
 8004866:	46c0      	nop			(mov r8, r8)
 8004868:	e000ed00 	.word	0xe000ed00

0800486c <NVIC_Init>:
*                    specified NVIC peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800486c:	b530      	push	{r4, r5, lr}
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_InitStruct->NVIC_IRQChannel));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800486e:	78c3      	ldrb	r3, [r0, #3]
 8004870:	7805      	ldrb	r5, [r0, #0]
 8004872:	b35b      	cbz	r3, 80048cc <NVIC_Init+0x60>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004874:	4b1a      	ldr	r3, [pc, #104]	(80048e0 <NVIC_Init+0x74>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004876:	7841      	ldrb	r1, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004878:	68da      	ldr	r2, [r3, #12]
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 800487a:	4c1a      	ldr	r4, [pc, #104]	(80048e4 <NVIC_Init+0x78>)
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 800487c:	ea6f 0202 	mvn.w	r2, r2
 8004880:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004884:	0a12      	lsrs	r2, r2, #8
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8004886:	f1c2 0304 	rsb	r3, r2, #4	; 0x4
 800488a:	4099      	lsls	r1, r3
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 800488c:	230f      	movs	r3, #15
 800488e:	40d3      	lsrs	r3, r2
 8004890:	7882      	ldrb	r2, [r0, #2]

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 8004892:	f005 0003 	and.w	r0, r5, #3	; 0x3
    tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;
 8004896:	4013      	ands	r3, r2
 8004898:	430b      	orrs	r3, r1

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800489a:	00c0      	lsls	r0, r0, #3
    tmpsub = tmpsub >> tmppriority;
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
 800489c:	011b      	lsls	r3, r3, #4
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 800489e:	22ff      	movs	r2, #255
 80048a0:	4082      	lsls	r2, r0
    
    tmppriority = (u32)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub;

    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
 80048a2:	4083      	lsls	r3, r0
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
 80048a4:	ea4f 0c95 	mov.w	ip, r5, lsr #2
 80048a8:	f10c 0cc0 	add.w	ip, ip, #192	; 0xc0
 80048ac:	f854 102c 	ldr.w	r1, [r4, ip, lsl #2]
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80048b0:	4013      	ands	r3, r2
    tmppriority = tmppriority << 0x04;
    tmppriority = ((u32)tmppriority) << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    
    tmpreg = NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)];
    tmpmask = (u32)0xFF << ((NVIC_InitStruct->NVIC_IRQChannel & (u8)0x03) * 0x08);
    tmpreg &= ~tmpmask;
 80048b2:	ea21 0102 	bic.w	r1, r1, r2
    tmppriority &= tmpmask;  
    tmpreg |= tmppriority;
 80048b6:	430b      	orrs	r3, r1

    NVIC->IPR[(NVIC_InitStruct->NVIC_IRQChannel >> 0x02)] = tmpreg;
 80048b8:	f844 302c 	str.w	r3, [r4, ip, lsl #2]
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80048bc:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80048c0:	2301      	movs	r3, #1
 80048c2:	4093      	lsls	r3, r2
 80048c4:	0969      	lsrs	r1, r5, #5
 80048c6:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
 80048ca:	e008      	b.n	80048de <NVIC_Init+0x72>
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[(NVIC_InitStruct->NVIC_IRQChannel >> 0x05)] =
 80048cc:	f005 021f 	and.w	r2, r5, #31	; 0x1f
 80048d0:	2301      	movs	r3, #1
 80048d2:	4093      	lsls	r3, r2
 80048d4:	0969      	lsrs	r1, r5, #5
 80048d6:	4a03      	ldr	r2, [pc, #12]	(80048e4 <NVIC_Init+0x78>)
 80048d8:	3120      	adds	r1, #32
 80048da:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
      (u32)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (u8)0x1F);
  }
}
 80048de:	bd30      	pop	{r4, r5, pc}
 80048e0:	e000ed00 	.word	0xe000ed00
 80048e4:	e000e100 	.word	0xe000e100

080048e8 <NVIC_StructInit>:
* Return         : None
*******************************************************************************/
void NVIC_StructInit(NVIC_InitTypeDef* NVIC_InitStruct)
{
  /* NVIC_InitStruct members default value */
  NVIC_InitStruct->NVIC_IRQChannel = 0x00;
 80048e8:	2300      	movs	r3, #0
 80048ea:	7003      	strb	r3, [r0, #0]
  NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority = 0x00;
 80048ec:	7043      	strb	r3, [r0, #1]
  NVIC_InitStruct->NVIC_IRQChannelSubPriority = 0x00;
 80048ee:	7083      	strb	r3, [r0, #2]
  NVIC_InitStruct->NVIC_IRQChannelCmd = DISABLE;
 80048f0:	70c3      	strb	r3, [r0, #3]
}
 80048f2:	4770      	bx	lr

080048f4 <NVIC_GetCurrentPendingIRQChannel>:
* Output         : None
* Return         : Pending IRQ Channel Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentPendingIRQChannel(void)
{
  return ((u16)((SCB->ICSR & (u32)0x003FF000) >> 0x0C));
 80048f4:	4b03      	ldr	r3, [pc, #12]	(8004904 <NVIC_GetCurrentPendingIRQChannel+0x10>)
 80048f6:	4804      	ldr	r0, [pc, #16]	(8004908 <NVIC_GetCurrentPendingIRQChannel+0x14>)
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	ea03 0000 	and.w	r0, r3, r0
 80048fe:	0b00      	lsrs	r0, r0, #12
}
 8004900:	4770      	bx	lr
 8004902:	46c0      	nop			(mov r8, r8)
 8004904:	e000ed00 	.word	0xe000ed00
 8004908:	003ff000 	.word	0x003ff000

0800490c <NVIC_GetIRQChannelPendingBitStatus>:
  u32 tmp = 0x00;
  
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 800490c:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004910:	2201      	movs	r2, #1
 8004912:	409a      	lsls	r2, r3

  if (((NVIC->ISPR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp)
 8004914:	0940      	lsrs	r0, r0, #5
 8004916:	4b05      	ldr	r3, [pc, #20]	(800492c <NVIC_GetIRQChannelPendingBitStatus+0x20>)
 8004918:	3040      	adds	r0, #64
 800491a:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 800491e:	4010      	ands	r0, r2
 8004920:	4290      	cmp	r0, r2
 8004922:	bf14      	ite	ne
 8004924:	2000      	movne	r0, #0
 8004926:	2001      	moveq	r0, #1
  else
  {
    pendingirqstatus = RESET;
  }
  return pendingirqstatus;
}
 8004928:	4770      	bx	lr
 800492a:	46c0      	nop			(mov r8, r8)
 800492c:	e000e100 	.word	0xe000e100

08004930 <NVIC_SetIRQChannelPendingBit>:
void NVIC_SetIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  *(vu32*) 0xE000EF00 = (u32)NVIC_IRQChannel;
 8004930:	4b01      	ldr	r3, [pc, #4]	(8004938 <NVIC_SetIRQChannelPendingBit+0x8>)
 8004932:	6018      	str	r0, [r3, #0]
}
 8004934:	4770      	bx	lr
 8004936:	46c0      	nop			(mov r8, r8)
 8004938:	e000ef00 	.word	0xe000ef00

0800493c <NVIC_ClearIRQChannelPendingBit>:
void NVIC_ClearIRQChannelPendingBit(u8 NVIC_IRQChannel)
{
  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  NVIC->ICPR[(NVIC_IRQChannel >> 0x05)] = (u32)0x01 << (NVIC_IRQChannel & (u32)0x1F);
 800493c:	0941      	lsrs	r1, r0, #5
 800493e:	2301      	movs	r3, #1
 8004940:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004944:	4083      	lsls	r3, r0
 8004946:	4a02      	ldr	r2, [pc, #8]	(8004950 <NVIC_ClearIRQChannelPendingBit+0x14>)
 8004948:	3160      	adds	r1, #96
 800494a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
 800494e:	4770      	bx	lr
 8004950:	e000e100 	.word	0xe000e100

08004954 <NVIC_GetCurrentActiveHandler>:
* Output         : None
* Return         : Active Handler Identifier.
*******************************************************************************/
u16 NVIC_GetCurrentActiveHandler(void)
{
  return ((u16)(SCB->ICSR & (u32)0x3FF));
 8004954:	4b02      	ldr	r3, [pc, #8]	(8004960 <NVIC_GetCurrentActiveHandler+0xc>)
 8004956:	6858      	ldr	r0, [r3, #4]
 8004958:	0580      	lsls	r0, r0, #22
 800495a:	0d80      	lsrs	r0, r0, #22
}
 800495c:	4770      	bx	lr
 800495e:	46c0      	nop			(mov r8, r8)
 8004960:	e000ed00 	.word	0xe000ed00

08004964 <NVIC_GetIRQChannelActiveBitStatus>:
  u32 tmp = 0x00;

  /* Check the parameters */
  assert_param(IS_NVIC_IRQ_CHANNEL(NVIC_IRQChannel));
  
  tmp = ((u32)0x01 << (NVIC_IRQChannel & (u32)0x1F));
 8004964:	f000 031f 	and.w	r3, r0, #31	; 0x1f
 8004968:	2201      	movs	r2, #1
 800496a:	409a      	lsls	r2, r3

  if (((NVIC->IABR[(NVIC_IRQChannel >> 0x05)]) & tmp) == tmp )
 800496c:	0940      	lsrs	r0, r0, #5
 800496e:	4b05      	ldr	r3, [pc, #20]	(8004984 <NVIC_GetIRQChannelActiveBitStatus+0x20>)
 8004970:	3080      	adds	r0, #128
 8004972:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004976:	4010      	ands	r0, r2
 8004978:	4290      	cmp	r0, r2
 800497a:	bf14      	ite	ne
 800497c:	2000      	movne	r0, #0
 800497e:	2001      	moveq	r0, #1
  else
  {
    activeirqstatus = RESET;
  }
  return activeirqstatus;
}
 8004980:	4770      	bx	lr
 8004982:	46c0      	nop			(mov r8, r8)
 8004984:	e000e100 	.word	0xe000e100

08004988 <NVIC_GetCPUID>:
* Output         : None
* Return         : CPU ID.
*******************************************************************************/
u32 NVIC_GetCPUID(void)
{
  return (SCB->CPUID);
 8004988:	4b01      	ldr	r3, [pc, #4]	(8004990 <NVIC_GetCPUID+0x8>)
 800498a:	6818      	ldr	r0, [r3, #0]
}
 800498c:	4770      	bx	lr
 800498e:	46c0      	nop			(mov r8, r8)
 8004990:	e000ed00 	.word	0xe000ed00

08004994 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (u32)0x1FFFFF80);
 8004994:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8004998:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 800499c:	4b01      	ldr	r3, [pc, #4]	(80049a4 <NVIC_SetVectorTable+0x10>)
 800499e:	4301      	orrs	r1, r0
 80049a0:	6099      	str	r1, [r3, #8]
}
 80049a2:	4770      	bx	lr
 80049a4:	e000ed00 	.word	0xe000ed00

080049a8 <NVIC_GenerateSystemReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateSystemReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x04;
 80049a8:	4a01      	ldr	r2, [pc, #4]	(80049b0 <NVIC_GenerateSystemReset+0x8>)
 80049aa:	4b02      	ldr	r3, [pc, #8]	(80049b4 <NVIC_GenerateSystemReset+0xc>)
 80049ac:	60da      	str	r2, [r3, #12]
}
 80049ae:	4770      	bx	lr
 80049b0:	05fa0004 	.word	0x05fa0004
 80049b4:	e000ed00 	.word	0xe000ed00

080049b8 <NVIC_GenerateCoreReset>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_GenerateCoreReset(void)
{
  SCB->AIRCR = AIRCR_VECTKEY_MASK | (u32)0x01;
 80049b8:	4a01      	ldr	r2, [pc, #4]	(80049c0 <NVIC_GenerateCoreReset+0x8>)
 80049ba:	4b02      	ldr	r3, [pc, #8]	(80049c4 <NVIC_GenerateCoreReset+0xc>)
 80049bc:	60da      	str	r2, [r3, #12]
}
 80049be:	4770      	bx	lr
 80049c0:	05fa0001 	.word	0x05fa0001
 80049c4:	e000ed00 	.word	0xe000ed00

080049c8 <NVIC_SystemLPConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 80049c8:	b121      	cbz	r1, 80049d4 <NVIC_SystemLPConfig+0xc>
  {
    SCB->SCR |= LowPowerMode;
 80049ca:	4a05      	ldr	r2, [pc, #20]	(80049e0 <NVIC_SystemLPConfig+0x18>)
 80049cc:	6913      	ldr	r3, [r2, #16]
 80049ce:	ea40 0303 	orr.w	r3, r0, r3
 80049d2:	e003      	b.n	80049dc <NVIC_SystemLPConfig+0x14>
  }
  else
  {
    SCB->SCR &= (u32)(~(u32)LowPowerMode);
 80049d4:	4a02      	ldr	r2, [pc, #8]	(80049e0 <NVIC_SystemLPConfig+0x18>)
 80049d6:	6913      	ldr	r3, [r2, #16]
 80049d8:	ea23 0300 	bic.w	r3, r3, r0
 80049dc:	6113      	str	r3, [r2, #16]
  }
}
 80049de:	4770      	bx	lr
 80049e0:	e000ed00 	.word	0xe000ed00

080049e4 <NVIC_SystemHandlerConfig>:

  /* Check the parameters */
  assert_param(IS_CONFIG_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  tmpreg =  (u32)0x01 << (SystemHandler & (u32)0x1F);
 80049e4:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 80049e8:	2301      	movs	r3, #1
 80049ea:	fa13 f000 	lsls.w	r0, r3, r0

  if (NewState != DISABLE)
 80049ee:	b121      	cbz	r1, 80049fa <NVIC_SystemHandlerConfig+0x16>
  {
    SCB->SHCSR |= tmpreg;
 80049f0:	4a05      	ldr	r2, [pc, #20]	(8004a08 <NVIC_SystemHandlerConfig+0x24>)
 80049f2:	6a53      	ldr	r3, [r2, #36]
 80049f4:	ea40 0303 	orr.w	r3, r0, r3
 80049f8:	e003      	b.n	8004a02 <NVIC_SystemHandlerConfig+0x1e>
  }
  else
  {
    SCB->SHCSR &= ~tmpreg;
 80049fa:	4a03      	ldr	r2, [pc, #12]	(8004a08 <NVIC_SystemHandlerConfig+0x24>)
 80049fc:	6a53      	ldr	r3, [r2, #36]
 80049fe:	ea23 0300 	bic.w	r3, r3, r0
 8004a02:	6253      	str	r3, [r2, #36]
  }
}
 8004a04:	4770      	bx	lr
 8004a06:	46c0      	nop			(mov r8, r8)
 8004a08:	e000ed00 	.word	0xe000ed00

08004a0c <NVIC_SystemHandlerPriorityConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SystemHandlerPriorityConfig(u32 SystemHandler, u8 SystemHandlerPreemptionPriority,
                                      u8 SystemHandlerSubPriority)
{
 8004a0c:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_PRIORITY_SYSTEM_HANDLER(SystemHandler));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(SystemHandlerPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(SystemHandlerSubPriority));
    
  tmppriority = (0x700 - (SCB->AIRCR & (u32)0x700))>> 0x08;
 8004a0e:	4c14      	ldr	r4, [pc, #80]	(8004a60 <NVIC_SystemHandlerPriorityConfig+0x54>)
 8004a10:	68e3      	ldr	r3, [r4, #12]
 8004a12:	ea6f 0303 	mvn.w	r3, r3
 8004a16:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004a1a:	0a1b      	lsrs	r3, r3, #8
  tmp1 = (0x4 - tmppriority);
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
 8004a1c:	f1c3 0c04 	rsb	ip, r3, #4	; 0x4
 8004a20:	fa01 f10c 	lsl.w	r1, r1, ip
  tmppriority |=  SystemHandlerSubPriority & tmp2;
 8004a24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8004a28:	fa2c f303 	lsr.w	r3, ip, r3
 8004a2c:	401a      	ands	r2, r3
 8004a2e:	430a      	orrs	r2, r1

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
 8004a30:	f000 01c0 	and.w	r1, r0, #192	; 0xc0
  tmp1 = tmp1 >> 0x06; 
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
 8004a34:	0940      	lsrs	r0, r0, #5
 8004a36:	f000 0018 	and.w	r0, r0, #24	; 0x18
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004a3a:	fa0c fc00 	lsl.w	ip, ip, r0
  tmp2 = tmp2 >> tmppriority;
    
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
 8004a3e:	0112      	lsls	r2, r2, #4
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
  SCB->SHPR[tmp1] |= tmppriority;
 8004a40:	4082      	lsls	r2, r0
  tmppriority = (u32)SystemHandlerPreemptionPriority << tmp1;
  tmppriority |=  SystemHandlerSubPriority & tmp2;

  tmppriority = tmppriority << 0x04;
  tmp1 = SystemHandler & (u32)0xC0;
  tmp1 = tmp1 >> 0x06; 
 8004a42:	0989      	lsrs	r1, r1, #6
  tmp2 = (SystemHandler >> 0x08) & (u32)0x03;
  tmppriority = tmppriority << (tmp2 * 0x08);
  handlermask = (u32)0xFF << (tmp2 * 0x08);
  
  SCB->SHPR[tmp1] &= ~handlermask;
 8004a44:	3106      	adds	r1, #6
 8004a46:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004a4a:	ea23 030c 	bic.w	r3, r3, ip
 8004a4e:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  SCB->SHPR[tmp1] |= tmppriority;
 8004a52:	f854 3021 	ldr.w	r3, [r4, r1, lsl #2]
 8004a56:	431a      	orrs	r2, r3
 8004a58:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
}
 8004a5c:	bd10      	pop	{r4, pc}
 8004a5e:	46c0      	nop			(mov r8, r8)
 8004a60:	e000ed00 	.word	0xe000ed00

08004a64 <NVIC_GetSystemHandlerPendingBitStatus>:
  u32 tmp = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_GET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0A);
 8004a64:	0a80      	lsrs	r0, r0, #10
  tmppos &= (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004a66:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004a6e:	4a04      	ldr	r2, [pc, #16]	(8004a80 <NVIC_GetSystemHandlerPendingBitStatus+0x1c>)
 8004a70:	6a50      	ldr	r0, [r2, #36]
 8004a72:	ea03 0000 	and.w	r0, r3, r0
 8004a76:	4298      	cmp	r0, r3
 8004a78:	bf14      	ite	ne
 8004a7a:	2000      	movne	r0, #0
 8004a7c:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004a7e:	4770      	bx	lr
 8004a80:	e000ed00 	.word	0xe000ed00

08004a84 <NVIC_SetSystemHandlerPendingBit>:
  assert_param(IS_SET_PENDING_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Set the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << tmp);
 8004a84:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004a88:	2301      	movs	r3, #1
 8004a8a:	4083      	lsls	r3, r0
 8004a8c:	4a02      	ldr	r2, [pc, #8]	(8004a98 <NVIC_SetSystemHandlerPendingBit+0x14>)
 8004a8e:	6851      	ldr	r1, [r2, #4]
 8004a90:	430b      	orrs	r3, r1
 8004a92:	6053      	str	r3, [r2, #4]
}
 8004a94:	4770      	bx	lr
 8004a96:	46c0      	nop			(mov r8, r8)
 8004a98:	e000ed00 	.word	0xe000ed00

08004a9c <NVIC_ClearSystemHandlerPendingBit>:
  assert_param(IS_CLEAR_SYSTEM_HANDLER(SystemHandler));
  
  /* Get the System Handler pending bit position */
  tmp = SystemHandler & (u32)0x1F;
  /* Clear the corresponding System Handler pending bit */
  SCB->ICSR |= ((u32)0x01 << (tmp - 0x01));
 8004a9c:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004aa0:	3801      	subs	r0, #1
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	4083      	lsls	r3, r0
 8004aa6:	4a02      	ldr	r2, [pc, #8]	(8004ab0 <NVIC_ClearSystemHandlerPendingBit+0x14>)
 8004aa8:	6851      	ldr	r1, [r2, #4]
 8004aaa:	430b      	orrs	r3, r1
 8004aac:	6053      	str	r3, [r2, #4]
}
 8004aae:	4770      	bx	lr
 8004ab0:	e000ed00 	.word	0xe000ed00

08004ab4 <NVIC_GetSystemHandlerActiveBitStatus>:
  /* Check the parameters */
  assert_param(IS_GET_ACTIVE_SYSTEM_HANDLER(SystemHandler));
  
  tmppos = (SystemHandler >> 0x0E) & (u32)0x0F;

  tmppos = (u32)0x01 << tmppos;
 8004ab4:	0b80      	lsrs	r0, r0, #14
 8004ab6:	f000 000f 	and.w	r0, r0, #15	; 0xf
 8004aba:	2301      	movs	r3, #1
 8004abc:	4083      	lsls	r3, r0

  tmp = SCB->SHCSR & tmppos;
 8004abe:	4a04      	ldr	r2, [pc, #16]	(8004ad0 <NVIC_GetSystemHandlerActiveBitStatus+0x1c>)
 8004ac0:	6a50      	ldr	r0, [r2, #36]
 8004ac2:	ea03 0000 	and.w	r0, r3, r0
 8004ac6:	4298      	cmp	r0, r3
 8004ac8:	bf14      	ite	ne
 8004aca:	2000      	movne	r0, #0
 8004acc:	2001      	moveq	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004ace:	4770      	bx	lr
 8004ad0:	e000ed00 	.word	0xe000ed00

08004ad4 <NVIC_GetFaultHandlerSources>:
  u32 tmpreg = 0x00, tmppos = 0x00;

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
 8004ad4:	0c83      	lsrs	r3, r0, #18
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;

  if (tmpreg == 0x00)
 8004ad6:	f013 0303 	ands.w	r3, r3, #3	; 0x3
 8004ada:	d102      	bne.n	8004ae2 <NVIC_GetFaultHandlerSources+0xe>
  {
    faultsources = SCB->HFSR;
 8004adc:	4b0d      	ldr	r3, [pc, #52]	(8004b14 <NVIC_GetFaultHandlerSources+0x40>)
 8004ade:	6ad8      	ldr	r0, [r3, #44]
 8004ae0:	e017      	b.n	8004b12 <NVIC_GetFaultHandlerSources+0x3e>
  }
  else if (tmpreg == 0x01)
 8004ae2:	2b01      	cmp	r3, #1
 8004ae4:	d113      	bne.n	8004b0e <NVIC_GetFaultHandlerSources+0x3a>
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004ae6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8004aea:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 8004aee:	33fe      	adds	r3, #254

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004af0:	0d02      	lsrs	r2, r0, #20
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004af2:	3301      	adds	r3, #1

  /* Check the parameters */
  assert_param(IS_FAULT_SOURCE_SYSTEM_HANDLER(SystemHandler));
  
  tmpreg = (SystemHandler >> 0x12) & (u32)0x03;
  tmppos = (SystemHandler >> 0x14) & (u32)0x03;
 8004af4:	f002 0203 	and.w	r2, r2, #3	; 0x3
  {
    faultsources = SCB->HFSR;
  }
  else if (tmpreg == 0x01)
  {
    faultsources = SCB->CFSR >> (tmppos * 0x08);
 8004af8:	6a99      	ldr	r1, [r3, #40]
 8004afa:	00d3      	lsls	r3, r2, #3
 8004afc:	fa31 f003 	lsrs.w	r0, r1, r3
    if (tmppos != 0x02)
 8004b00:	2a02      	cmp	r2, #2
    {
      faultsources &= (u32)0x0F;
 8004b02:	bf14      	ite	ne
 8004b04:	f000 000f 	andne.w	r0, r0, #15	; 0xf
    }
    else
    {
      faultsources &= (u32)0xFF;
 8004b08:	f000 00ff 	andeq.w	r0, r0, #255	; 0xff
 8004b0c:	e001      	b.n	8004b12 <NVIC_GetFaultHandlerSources+0x3e>
    }
  }
  else
  {
    faultsources = SCB->DFSR;
 8004b0e:	4b01      	ldr	r3, [pc, #4]	(8004b14 <NVIC_GetFaultHandlerSources+0x40>)
 8004b10:	6b18      	ldr	r0, [r3, #48]
  }
  return faultsources;
}
 8004b12:	4770      	bx	lr
 8004b14:	e000ed00 	.word	0xe000ed00

08004b18 <NVIC_GetFaultAddress>:
  /* Check the parameters */
  assert_param(IS_FAULT_ADDRESS_SYSTEM_HANDLER(SystemHandler));
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
 8004b18:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
  {
    faultaddress = SCB->MMFAR;
 8004b1c:	bf0b      	itete	eq
 8004b1e:	4b02      	ldreq	r3, [pc, #8]	(8004b28 <NVIC_GetFaultAddress+0x10>)
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004b20:	4b01      	ldrne	r3, [pc, #4]	(8004b28 <NVIC_GetFaultAddress+0x10>)
  
  tmp = (SystemHandler >> 0x16) & (u32)0x01;

  if (tmp == 0x00)
  {
    faultaddress = SCB->MMFAR;
 8004b22:	6b58      	ldreq	r0, [r3, #52]
  }
  else
  {
    faultaddress = SCB->BFAR;
 8004b24:	6b98      	ldrne	r0, [r3, #56]
  }
  return faultaddress;
}
 8004b26:	4770      	bx	lr
 8004b28:	e000ed00 	.word	0xe000ed00

08004b2c <NVIC_GetBASEPRI>:
* Input          : None
* Output         : None
* Return         : BASEPRI register value
*******************************************************************************/
u32 NVIC_GetBASEPRI(void)
{
 8004b2c:	b500      	push	{lr}
 8004b2e:	b081      	sub	sp, #4
  return (__GetBASEPRI());
 8004b30:	f001 fb88 	bl	8006244 <__GetBASEPRI>
}
 8004b34:	b001      	add	sp, #4
 8004b36:	bd00      	pop	{pc}

08004b38 <NVIC_BASEPRICONFIG>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004b38:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004b3a:	0100      	lsls	r0, r0, #4
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_BASEPRICONFIG(u32 NewPriority)
{
 8004b3c:	b081      	sub	sp, #4
  /* Check the parameters */
  assert_param(IS_NVIC_BASE_PRI(NewPriority));
  
  __BASEPRICONFIG(NewPriority << 0x04);
 8004b3e:	f001 fb7e 	bl	800623e <__BASEPRICONFIG>
}
 8004b42:	b001      	add	sp, #4
 8004b44:	bd00      	pop	{pc}
 8004b46:	46c0      	nop			(mov r8, r8)

08004b48 <NVIC_RESETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETFAULTMASK(void)
{
 8004b48:	b500      	push	{lr}
 8004b4a:	b081      	sub	sp, #4
  __RESETFAULTMASK();
 8004b4c:	f001 fb75 	bl	800623a <__RESETFAULTMASK>
}
 8004b50:	b001      	add	sp, #4
 8004b52:	bd00      	pop	{pc}

08004b54 <NVIC_SETFAULTMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETFAULTMASK(void)
{
 8004b54:	b500      	push	{lr}
 8004b56:	b081      	sub	sp, #4
  __SETFAULTMASK();
 8004b58:	f001 fb6d 	bl	8006236 <__SETFAULTMASK>
}
 8004b5c:	b001      	add	sp, #4
 8004b5e:	bd00      	pop	{pc}

08004b60 <NVIC_RESETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_RESETPRIMASK(void)
{
 8004b60:	b500      	push	{lr}
 8004b62:	b081      	sub	sp, #4
  __RESETPRIMASK();
 8004b64:	f001 fb65 	bl	8006232 <__RESETPRIMASK>
}
 8004b68:	b001      	add	sp, #4
 8004b6a:	bd00      	pop	{pc}

08004b6c <NVIC_SETPRIMASK>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void NVIC_SETPRIMASK(void)
{
 8004b6c:	b500      	push	{lr}
 8004b6e:	b081      	sub	sp, #4
  __SETPRIMASK();
 8004b70:	f001 fb5d 	bl	800622e <__SETPRIMASK>
}
 8004b74:	b001      	add	sp, #4
 8004b76:	bd00      	pop	{pc}

08004b78 <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_DBP_BB = (u32)NewState;
 8004b78:	4b01      	ldr	r3, [pc, #4]	(8004b80 <PWR_BackupAccessCmd+0x8>)
 8004b7a:	6018      	str	r0, [r3, #0]
}
 8004b7c:	4770      	bx	lr
 8004b7e:	46c0      	nop			(mov r8, r8)
 8004b80:	420e0020 	.word	0x420e0020

08004b84 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PVDE_BB = (u32)NewState;
 8004b84:	4b01      	ldr	r3, [pc, #4]	(8004b8c <PWR_PVDCmd+0x8>)
 8004b86:	6018      	str	r0, [r3, #0]
}
 8004b88:	4770      	bx	lr
 8004b8a:	46c0      	nop			(mov r8, r8)
 8004b8c:	420e0010 	.word	0x420e0010

08004b90 <PWR_PVDLevelConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));

  tmpreg = PWR->CR;
 8004b90:	4a03      	ldr	r2, [pc, #12]	(8004ba0 <PWR_PVDLevelConfig+0x10>)
 8004b92:	6813      	ldr	r3, [r2, #0]

  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_Mask;
 8004b94:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0

  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8004b98:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004b9a:	6010      	str	r0, [r2, #0]
}
 8004b9c:	4770      	bx	lr
 8004b9e:	46c0      	nop			(mov r8, r8)
 8004ba0:	40007000 	.word	0x40007000

08004ba4 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_EWUP_BB = (u32)NewState;
 8004ba4:	4b01      	ldr	r3, [pc, #4]	(8004bac <PWR_WakeUpPinCmd+0x8>)
 8004ba6:	6018      	str	r0, [r3, #0]
}
 8004ba8:	4770      	bx	lr
 8004baa:	46c0      	nop			(mov r8, r8)
 8004bac:	420e00a0 	.word	0x420e00a0

08004bb0 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;

  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (u32)RESET)
 8004bb0:	4b03      	ldr	r3, [pc, #12]	(8004bc0 <PWR_GetFlagStatus+0x10>)
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	4218      	tst	r0, r3
 8004bb6:	bf0c      	ite	eq
 8004bb8:	2000      	moveq	r0, #0
 8004bba:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004bbc:	4770      	bx	lr
 8004bbe:	46c0      	nop			(mov r8, r8)
 8004bc0:	40007000 	.word	0x40007000

08004bc4 <PWR_ClearFlag>:
void PWR_ClearFlag(u32 PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 8004bc4:	4a02      	ldr	r2, [pc, #8]	(8004bd0 <PWR_ClearFlag+0xc>)
 8004bc6:	6813      	ldr	r3, [r2, #0]
 8004bc8:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
 8004bcc:	6013      	str	r3, [r2, #0]
}
 8004bce:	4770      	bx	lr
 8004bd0:	40007000 	.word	0x40007000

08004bd4 <PWR_EnterSTANDBYMode>:
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004bd4:	4a0b      	ldr	r2, [pc, #44]	(8004c04 <PWR_EnterSTANDBYMode+0x30>)
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004bd6:	b500      	push	{lr}
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004bd8:	6813      	ldr	r3, [r2, #0]
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTANDBYMode(void)
{
 8004bda:	b081      	sub	sp, #4
  /* Clear Wake-up flag */
  PWR->CR |= CR_CWUF_Set;
 8004bdc:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004be0:	6013      	str	r3, [r2, #0]

  /* Select STANDBY mode */
  PWR->CR |= CR_PDDS_Set;
 8004be2:	6813      	ldr	r3, [r2, #0]
 8004be4:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8004be8:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004bea:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004bee:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004bf2:	3210      	adds	r2, #16
 8004bf4:	6813      	ldr	r3, [r2, #0]
 8004bf6:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004bfa:	6013      	str	r3, [r2, #0]

  /* Request Wait For Interrupt */
  __WFI();
 8004bfc:	f001 faf2 	bl	80061e4 <__WFI>
}
 8004c00:	b001      	add	sp, #4
 8004c02:	bd00      	pop	{pc}
 8004c04:	40007000 	.word	0x40007000

08004c08 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004c08:	4a0c      	ldr	r2, [pc, #48]	(8004c3c <PWR_EnterSTOPMode+0x34>)
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004c0a:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8004c0c:	6813      	ldr	r3, [r2, #0]
*                       - PWR_STOPEntry_WFE: enter STOP mode with WFE instruction
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_EnterSTOPMode(u32 PWR_Regulator, u8 PWR_STOPEntry)
{
 8004c0e:	b081      	sub	sp, #4
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;

  /* Clear PDDS and LPDS bits */
  tmpreg &= CR_DS_Mask;
 8004c10:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set LPDS bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 8004c14:	4318      	orrs	r0, r3

  /* Store the new value */
  PWR->CR = tmpreg;
 8004c16:	6010      	str	r0, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004c18:	f102 4220 	add.w	r2, r2, #2684354560	; 0xa0000000
 8004c1c:	f502 42fa 	add.w	r2, r2, #32000	; 0x7d00
 8004c20:	3210      	adds	r2, #16
 8004c22:	6813      	ldr	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004c24:	2901      	cmp	r1, #1

  /* Store the new value */
  PWR->CR = tmpreg;

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  *(vu32 *) SCB_SysCtrl |= SysCtrl_SLEEPDEEP_Set;
 8004c26:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8004c2a:	6013      	str	r3, [r2, #0]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8004c2c:	d102      	bne.n	8004c34 <PWR_EnterSTOPMode+0x2c>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8004c2e:	f001 fad9 	bl	80061e4 <__WFI>
 8004c32:	e001      	b.n	8004c38 <PWR_EnterSTOPMode+0x30>
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 8004c34:	f001 fad8 	bl	80061e8 <__WFE>
  }
}
 8004c38:	b001      	add	sp, #4
 8004c3a:	bd00      	pop	{pc}
 8004c3c:	40007000 	.word	0x40007000

08004c40 <PWR_DeInit>:
* Input          : None
* Output         : None
* Return         : None
*******************************************************************************/
void PWR_DeInit(void)
{
 8004c40:	b510      	push	{r4, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8004c42:	f04f 5480 	mov.w	r4, #268435456	; 0x10000000
 8004c46:	4620      	mov	r0, r4
 8004c48:	2101      	movs	r1, #1
 8004c4a:	f000 f97d 	bl	8004f48 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 8004c4e:	4620      	mov	r0, r4
 8004c50:	2100      	movs	r1, #0
 8004c52:	f000 f979 	bl	8004f48 <RCC_APB1PeriphResetCmd>
}
 8004c56:	bd10      	pop	{r4, pc}

08004c58 <RCC_DeInit>:
* Return         : None
*******************************************************************************/
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (u32)0x00000001;
 8004c58:	4a0d      	ldr	r2, [pc, #52]	(8004c90 <RCC_DeInit+0x38>)
 8004c5a:	6813      	ldr	r3, [r2, #0]
 8004c5c:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8004c60:	6013      	str	r3, [r2, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], ADCPRE[1:0] and MCO[2:0] bits */
  RCC->CFGR &= (u32)0xF8FF0000;
 8004c62:	6851      	ldr	r1, [r2, #4]
 8004c64:	4b0b      	ldr	r3, [pc, #44]	(8004c94 <RCC_DeInit+0x3c>)
 8004c66:	ea01 0303 	and.w	r3, r1, r3
 8004c6a:	6053      	str	r3, [r2, #4]
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (u32)0xFEF6FFFF;
 8004c6c:	6813      	ldr	r3, [r2, #0]
 8004c6e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8004c72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c76:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (u32)0xFFFBFFFF;
 8004c78:	6813      	ldr	r3, [r2, #0]
 8004c7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c7e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL[3:0] and USBPRE bits */
  RCC->CFGR &= (u32)0xFF80FFFF;
 8004c80:	6853      	ldr	r3, [r2, #4]
 8004c82:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8004c86:	6053      	str	r3, [r2, #4]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	6093      	str	r3, [r2, #8]
}
 8004c8c:	4770      	bx	lr
 8004c8e:	46c0      	nop			(mov r8, r8)
 8004c90:	40021000 	.word	0x40021000
 8004c94:	f8ff0000 	.word	0xf8ff0000

08004c98 <RCC_HSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004c98:	4a0b      	ldr	r2, [pc, #44]	(8004cc8 <RCC_HSEConfig+0x30>)

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004c9a:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  /* Reset HSEON bit */
  RCC->CR &= CR_HSEON_Reset;
 8004c9e:	6813      	ldr	r3, [r2, #0]
 8004ca0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ca4:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= CR_HSEBYP_Reset;
 8004ca6:	6813      	ldr	r3, [r2, #0]
 8004ca8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004cac:	6013      	str	r3, [r2, #0]

  /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
  switch(RCC_HSE)
 8004cae:	d003      	beq.n	8004cb8 <RCC_HSEConfig+0x20>
 8004cb0:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8004cb4:	d107      	bne.n	8004cc6 <RCC_HSEConfig+0x2e>
 8004cb6:	e002      	b.n	8004cbe <RCC_HSEConfig+0x26>
  {
    case RCC_HSE_ON:
      /* Set HSEON bit */
      RCC->CR |= CR_HSEON_Set;
 8004cb8:	6813      	ldr	r3, [r2, #0]
 8004cba:	4303      	orrs	r3, r0
 8004cbc:	e002      	b.n	8004cc4 <RCC_HSEConfig+0x2c>
      break;
      
    case RCC_HSE_Bypass:
      /* Set HSEBYP and HSEON bits */
      RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 8004cbe:	6813      	ldr	r3, [r2, #0]
 8004cc0:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
 8004cc4:	6013      	str	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004cc6:	4770      	bx	lr
 8004cc8:	40021000 	.word	0x40021000

08004ccc <RCC_WaitForHSEStartUp>:
* Return         : An ErrorStatus enumuration value:
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 8004ccc:	b082      	sub	sp, #8
  vu32 StartUpCounter = 0;
 8004cce:	2300      	movs	r3, #0
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004cd0:	4909      	ldr	r1, [pc, #36]	(8004cf8 <RCC_WaitForHSEStartUp+0x2c>)
*                         - SUCCESS: HSE oscillator is stable and ready to use
*                         - ERROR: HSE oscillator not yet ready
*******************************************************************************/
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  vu32 StartUpCounter = 0;
 8004cd2:	9301      	str	r3, [sp, #4]
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004cd4:	680a      	ldr	r2, [r1, #0]
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004cd6:	9b01      	ldr	r3, [sp, #4]
 8004cd8:	3301      	adds	r3, #1
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004cda:	f412 3f00 	tst.w	r2, #131072	; 0x20000
  
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    StartUpCounter++;  
 8004cde:	9301      	str	r3, [sp, #4]
  } while((HSEStatus == RESET) && (StartUpCounter != HSEStartUp_TimeOut));
 8004ce0:	d103      	bne.n	8004cea <RCC_WaitForHSEStartUp+0x1e>
 8004ce2:	9b01      	ldr	r3, [sp, #4]
 8004ce4:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004ce8:	d1f4      	bne.n	8004cd4 <RCC_WaitForHSEStartUp+0x8>
  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8004cea:	4b03      	ldr	r3, [pc, #12]	(8004cf8 <RCC_WaitForHSEStartUp+0x2c>)
 8004cec:	6818      	ldr	r0, [r3, #0]
 8004cee:	0c40      	lsrs	r0, r0, #17
 8004cf0:	f000 0001 	and.w	r0, r0, #1	; 0x1
  {
    status = ERROR;
  }  

  return (status);
}
 8004cf4:	b002      	add	sp, #8
 8004cf6:	4770      	bx	lr
 8004cf8:	40021000 	.word	0x40021000

08004cfc <RCC_AdjustHSICalibrationValue>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8004cfc:	4a03      	ldr	r2, [pc, #12]	(8004d0c <RCC_AdjustHSICalibrationValue+0x10>)
 8004cfe:	6813      	ldr	r3, [r2, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= CR_HSITRIM_Mask;
 8004d00:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (u32)HSICalibrationValue << 3;
 8004d04:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8004d08:	6013      	str	r3, [r2, #0]
}
 8004d0a:	4770      	bx	lr
 8004d0c:	40021000 	.word	0x40021000

08004d10 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_HSION_BB = (u32)NewState;
 8004d10:	4b01      	ldr	r3, [pc, #4]	(8004d18 <RCC_HSICmd+0x8>)
 8004d12:	6018      	str	r0, [r3, #0]
}
 8004d14:	4770      	bx	lr
 8004d16:	46c0      	nop			(mov r8, r8)
 8004d18:	42420000 	.word	0x42420000

08004d1c <RCC_PLLConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
  assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));

  tmpreg = RCC->CFGR;
 8004d1c:	4a03      	ldr	r2, [pc, #12]	(8004d2c <RCC_PLLConfig+0x10>)
 8004d1e:	6853      	ldr	r3, [r2, #4]

  /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  tmpreg &= CFGR_PLL_Mask;

  /* Set the PLL configuration bits */
  tmpreg |= RCC_PLLSource | RCC_PLLMul;
 8004d20:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8004d24:	4318      	orrs	r0, r3
 8004d26:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004d28:	6050      	str	r0, [r2, #4]
}
 8004d2a:	4770      	bx	lr
 8004d2c:	40021000 	.word	0x40021000

08004d30 <RCC_PLLCmd>:
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_PLLON_BB = (u32)NewState;
 8004d30:	4b01      	ldr	r3, [pc, #4]	(8004d38 <RCC_PLLCmd+0x8>)
 8004d32:	6018      	str	r0, [r3, #0]
}
 8004d34:	4770      	bx	lr
 8004d36:	46c0      	nop			(mov r8, r8)
 8004d38:	42420060 	.word	0x42420060

08004d3c <RCC_SYSCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8004d3c:	4a03      	ldr	r2, [pc, #12]	(8004d4c <RCC_SYSCLKConfig+0x10>)
 8004d3e:	6853      	ldr	r3, [r2, #4]

  /* Clear SW[1:0] bits */
  tmpreg &= CFGR_SW_Mask;
 8004d40:	f023 0303 	bic.w	r3, r3, #3	; 0x3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8004d44:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004d46:	6050      	str	r0, [r2, #4]
}
 8004d48:	4770      	bx	lr
 8004d4a:	46c0      	nop			(mov r8, r8)
 8004d4c:	40021000 	.word	0x40021000

08004d50 <RCC_GetSYSCLKSource>:
*                       - 0x04: HSE used as system clock
*                       - 0x08: PLL used as system clock
*******************************************************************************/
u8 RCC_GetSYSCLKSource(void)
{
  return ((u8)(RCC->CFGR & CFGR_SWS_Mask));
 8004d50:	4b02      	ldr	r3, [pc, #8]	(8004d5c <RCC_GetSYSCLKSource+0xc>)
 8004d52:	6858      	ldr	r0, [r3, #4]
 8004d54:	f000 000c 	and.w	r0, r0, #12	; 0xc
}
 8004d58:	4770      	bx	lr
 8004d5a:	46c0      	nop			(mov r8, r8)
 8004d5c:	40021000 	.word	0x40021000

08004d60 <RCC_HCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8004d60:	4a03      	ldr	r2, [pc, #12]	(8004d70 <RCC_HCLKConfig+0x10>)
 8004d62:	6853      	ldr	r3, [r2, #4]

  /* Clear HPRE[3:0] bits */
  tmpreg &= CFGR_HPRE_Reset_Mask;
 8004d64:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8004d68:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004d6a:	6050      	str	r0, [r2, #4]
}
 8004d6c:	4770      	bx	lr
 8004d6e:	46c0      	nop			(mov r8, r8)
 8004d70:	40021000 	.word	0x40021000

08004d74 <RCC_PCLK1Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004d74:	4a03      	ldr	r2, [pc, #12]	(8004d84 <RCC_PCLK1Config+0x10>)
 8004d76:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= CFGR_PPRE1_Reset_Mask;
 8004d78:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8004d7c:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004d7e:	6050      	str	r0, [r2, #4]
}
 8004d80:	4770      	bx	lr
 8004d82:	46c0      	nop			(mov r8, r8)
 8004d84:	40021000 	.word	0x40021000

08004d88 <RCC_PCLK2Config>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8004d88:	4a03      	ldr	r2, [pc, #12]	(8004d98 <RCC_PCLK2Config+0x10>)
 8004d8a:	6853      	ldr	r3, [r2, #4]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= CFGR_PPRE2_Reset_Mask;
 8004d8c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8004d90:	ea43 03c0 	orr.w	r3, r3, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004d94:	6053      	str	r3, [r2, #4]
}
 8004d96:	4770      	bx	lr
 8004d98:	40021000 	.word	0x40021000

08004d9c <RCC_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004d9c:	b121      	cbz	r1, 8004da8 <RCC_ITConfig+0xc>
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to enable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8004d9e:	4a05      	ldr	r2, [pc, #20]	(8004db4 <RCC_ITConfig+0x18>)
 8004da0:	7813      	ldrb	r3, [r2, #0]
 8004da2:	ea40 0303 	orr.w	r3, r0, r3
 8004da6:	e003      	b.n	8004db0 <RCC_ITConfig+0x14>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[12:8] bits to disable the selected interrupts */
    *(vu8 *) CIR_BYTE2_ADDRESS &= (u8)~RCC_IT;
 8004da8:	4a02      	ldr	r2, [pc, #8]	(8004db4 <RCC_ITConfig+0x18>)
 8004daa:	7813      	ldrb	r3, [r2, #0]
 8004dac:	ea23 0300 	bic.w	r3, r3, r0
 8004db0:	7013      	strb	r3, [r2, #0]
  }
}
 8004db2:	4770      	bx	lr
 8004db4:	40021009 	.word	0x40021009

08004db8 <RCC_USBCLKConfig>:
void RCC_USBCLKConfig(u32 RCC_USBCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));

  *(vu32 *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 8004db8:	4b01      	ldr	r3, [pc, #4]	(8004dc0 <RCC_USBCLKConfig+0x8>)
 8004dba:	6018      	str	r0, [r3, #0]
}
 8004dbc:	4770      	bx	lr
 8004dbe:	46c0      	nop			(mov r8, r8)
 8004dc0:	424200d8 	.word	0x424200d8

08004dc4 <RCC_ADCCLKConfig>:
  u32 tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_ADCCLK(RCC_PCLK2));

  tmpreg = RCC->CFGR;
 8004dc4:	4a03      	ldr	r2, [pc, #12]	(8004dd4 <RCC_ADCCLKConfig+0x10>)
 8004dc6:	6853      	ldr	r3, [r2, #4]

  /* Clear ADCPRE[1:0] bits */
  tmpreg &= CFGR_ADCPRE_Reset_Mask;
 8004dc8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000

  /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
  tmpreg |= RCC_PCLK2;
 8004dcc:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8004dce:	6050      	str	r0, [r2, #4]
}
 8004dd0:	4770      	bx	lr
 8004dd2:	46c0      	nop			(mov r8, r8)
 8004dd4:	40021000 	.word	0x40021000

08004dd8 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004dd8:	4a06      	ldr	r2, [pc, #24]	(8004df4 <RCC_LSEConfig+0x1c>)
 8004dda:	2300      	movs	r3, #0

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004ddc:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004dde:	7013      	strb	r3, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;
 8004de0:	7013      	strb	r3, [r2, #0]
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
 8004de2:	bf08      	it	eq
 8004de4:	7010      	strbeq	r0, [r2, #0]

  /* Reset LSEBYP bit */
  *(vu8 *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch(RCC_LSE)
 8004de6:	d003      	beq.n	8004df0 <RCC_LSEConfig+0x18>
 8004de8:	2804      	cmp	r0, #4
 8004dea:	d101      	bne.n	8004df0 <RCC_LSEConfig+0x18>
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
      
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(vu8 *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 8004dec:	2305      	movs	r3, #5
 8004dee:	7013      	strb	r3, [r2, #0]
      break;            
      
    default:
      break;      
  }
}
 8004df0:	4770      	bx	lr
 8004df2:	46c0      	nop			(mov r8, r8)
 8004df4:	40021020 	.word	0x40021020

08004df8 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CSR_LSION_BB = (u32)NewState;
 8004df8:	4b01      	ldr	r3, [pc, #4]	(8004e00 <RCC_LSICmd+0x8>)
 8004dfa:	6018      	str	r0, [r3, #0]
}
 8004dfc:	4770      	bx	lr
 8004dfe:	46c0      	nop			(mov r8, r8)
 8004e00:	42420480 	.word	0x42420480

08004e04 <RCC_RTCCLKConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  /* Select the RTC clock source */
  RCC->BDCR |= RCC_RTCCLKSource;
 8004e04:	4a02      	ldr	r2, [pc, #8]	(8004e10 <RCC_RTCCLKConfig+0xc>)
 8004e06:	6a13      	ldr	r3, [r2, #32]
 8004e08:	4318      	orrs	r0, r3
 8004e0a:	6210      	str	r0, [r2, #32]
}
 8004e0c:	4770      	bx	lr
 8004e0e:	46c0      	nop			(mov r8, r8)
 8004e10:	40021000 	.word	0x40021000

08004e14 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_RTCEN_BB = (u32)NewState;
 8004e14:	4b01      	ldr	r3, [pc, #4]	(8004e1c <RCC_RTCCLKCmd+0x8>)
 8004e16:	6018      	str	r0, [r3, #0]
}
 8004e18:	4770      	bx	lr
 8004e1a:	46c0      	nop			(mov r8, r8)
 8004e1c:	4242043c 	.word	0x4242043c

08004e20 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004e20:	4929      	ldr	r1, [pc, #164]	(8004ec8 <RCC_GetClocksFreq+0xa8>)
*                    will hold the clocks frequencies.
* Output         : None
* Return         : None
*******************************************************************************/
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8004e22:	4684      	mov	ip, r0
  u32 tmp = 0, pllmull = 0, pllsource = 0, presc = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & CFGR_SWS_Mask;
 8004e24:	684b      	ldr	r3, [r1, #4]

  switch (tmp)
 8004e26:	f003 030c 	and.w	r3, r3, #12	; 0xc
 8004e2a:	2b04      	cmp	r3, #4
 8004e2c:	d021      	beq.n	8004e72 <RCC_GetClocksFreq+0x52>
 8004e2e:	2b08      	cmp	r3, #8
 8004e30:	d11f      	bne.n	8004e72 <RCC_GetClocksFreq+0x52>
      RCC_Clocks->SYSCLK_Frequency = HSE_Value;
      break;

    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 8004e32:	684b      	ldr	r3, [r1, #4]
      pllmull = ( pllmull >> 18) + 2;
 8004e34:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004e38:	0c9b      	lsrs	r3, r3, #18
 8004e3a:	1c9a      	adds	r2, r3, #2

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 8004e3c:	684b      	ldr	r3, [r1, #4]

      if (pllsource == 0x00)
 8004e3e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
      {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 8004e42:	bf08      	it	eq
 8004e44:	ebc2 1342 	rsbeq	r3, r2, r2, lsl #5
      pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
      pllmull = ( pllmull >> 18) + 2;

      pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;

      if (pllsource == 0x00)
 8004e48:	d006      	beq.n	8004e58 <RCC_GetClocksFreq+0x38>
        RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
      }
      else
      {/* HSE selected as PLL clock entry */

        if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (u32)RESET)
 8004e4a:	684b      	ldr	r3, [r1, #4]
 8004e4c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004e50:	ea4f 1342 	mov.w	r3, r2, lsl #5
 8004e54:	d006      	beq.n	8004e64 <RCC_GetClocksFreq+0x44>
        {/* HSE oscillator clock divided by 2 */

          RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 8004e56:	1a9b      	subs	r3, r3, r2
 8004e58:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004e5c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004e60:	021b      	lsls	r3, r3, #8
 8004e62:	e007      	b.n	8004e74 <RCC_GetClocksFreq+0x54>
        }
        else
        {
          RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 8004e64:	1a9b      	subs	r3, r3, r2
 8004e66:	ebc3 1383 	rsb	r3, r3, r3, lsl #6
 8004e6a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004e6e:	025b      	lsls	r3, r3, #9
 8004e70:	e000      	b.n	8004e74 <RCC_GetClocksFreq+0x54>
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004e72:	4b16      	ldr	r3, [pc, #88]	(8004ecc <RCC_GetClocksFreq+0xac>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004e74:	4814      	ldr	r0, [pc, #80]	(8004ec8 <RCC_GetClocksFreq+0xa8>)
        }
      }
      break;

    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 8004e76:	f8cc 3000 	str.w	r3, [ip]
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004e7a:	6843      	ldr	r3, [r0, #4]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004e7c:	4a14      	ldr	r2, [pc, #80]	(8004ed0 <RCC_GetClocksFreq+0xb0>)
      break;
  }

  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 8004e7e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8004e82:	091b      	lsrs	r3, r3, #4
 8004e84:	5cd3      	ldrb	r3, [r2, r3]
 8004e86:	f8dc 1000 	ldr.w	r1, [ip]
 8004e8a:	40d9      	lsrs	r1, r3
 8004e8c:	f8cc 1004 	str.w	r1, [ip, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 8004e90:	6843      	ldr	r3, [r0, #4]
 8004e92:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  tmp = tmp >> 8;
  presc = APBAHBPrescTable[tmp];

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004e96:	0a1b      	lsrs	r3, r3, #8
 8004e98:	5cd3      	ldrb	r3, [r2, r3]
 8004e9a:	fa31 f303 	lsrs.w	r3, r1, r3
 8004e9e:	f8cc 3008 	str.w	r3, [ip, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 8004ea2:	6843      	ldr	r3, [r0, #4]
 8004ea4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004ea8:	0adb      	lsrs	r3, r3, #11
 8004eaa:	5cd3      	ldrb	r3, [r2, r3]
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004eac:	4a09      	ldr	r2, [pc, #36]	(8004ed4 <RCC_GetClocksFreq+0xb4>)
  tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
  tmp = tmp >> 11;
  presc = APBAHBPrescTable[tmp];

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8004eae:	40d9      	lsrs	r1, r3
 8004eb0:	f8cc 100c 	str.w	r1, [ip, #12]

  /* Get ADCCLK prescaler */
  tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 8004eb4:	6843      	ldr	r3, [r0, #4]
 8004eb6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
  tmp = tmp >> 14;
  presc = ADCPrescTable[tmp];

  /* ADCCLK clock frequency */
  RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 8004eba:	0b9b      	lsrs	r3, r3, #14
 8004ebc:	5cd3      	ldrb	r3, [r2, r3]
 8004ebe:	fbb1 f1f3 	udiv	r1, r1, r3
 8004ec2:	f8cc 1010 	str.w	r1, [ip, #16]
}
 8004ec6:	4770      	bx	lr
 8004ec8:	40021000 	.word	0x40021000
 8004ecc:	007a1200 	.word	0x007a1200
 8004ed0:	080062a8 	.word	0x080062a8
 8004ed4:	080062b8 	.word	0x080062b8

08004ed8 <RCC_AHBPeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004ed8:	b121      	cbz	r1, 8004ee4 <RCC_AHBPeriphClockCmd+0xc>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8004eda:	4a05      	ldr	r2, [pc, #20]	(8004ef0 <RCC_AHBPeriphClockCmd+0x18>)
 8004edc:	6953      	ldr	r3, [r2, #20]
 8004ede:	ea40 0303 	orr.w	r3, r0, r3
 8004ee2:	e003      	b.n	8004eec <RCC_AHBPeriphClockCmd+0x14>
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8004ee4:	4a02      	ldr	r2, [pc, #8]	(8004ef0 <RCC_AHBPeriphClockCmd+0x18>)
 8004ee6:	6953      	ldr	r3, [r2, #20]
 8004ee8:	ea23 0300 	bic.w	r3, r3, r0
 8004eec:	6153      	str	r3, [r2, #20]
  }
}
 8004eee:	4770      	bx	lr
 8004ef0:	40021000 	.word	0x40021000

08004ef4 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004ef4:	b121      	cbz	r1, 8004f00 <RCC_APB2PeriphClockCmd+0xc>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8004ef6:	4a05      	ldr	r2, [pc, #20]	(8004f0c <RCC_APB2PeriphClockCmd+0x18>)
 8004ef8:	6993      	ldr	r3, [r2, #24]
 8004efa:	ea40 0303 	orr.w	r3, r0, r3
 8004efe:	e003      	b.n	8004f08 <RCC_APB2PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8004f00:	4a02      	ldr	r2, [pc, #8]	(8004f0c <RCC_APB2PeriphClockCmd+0x18>)
 8004f02:	6993      	ldr	r3, [r2, #24]
 8004f04:	ea23 0300 	bic.w	r3, r3, r0
 8004f08:	6193      	str	r3, [r2, #24]
  }
}
 8004f0a:	4770      	bx	lr
 8004f0c:	40021000 	.word	0x40021000

08004f10 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f10:	b121      	cbz	r1, 8004f1c <RCC_APB1PeriphClockCmd+0xc>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8004f12:	4a05      	ldr	r2, [pc, #20]	(8004f28 <RCC_APB1PeriphClockCmd+0x18>)
 8004f14:	69d3      	ldr	r3, [r2, #28]
 8004f16:	ea40 0303 	orr.w	r3, r0, r3
 8004f1a:	e003      	b.n	8004f24 <RCC_APB1PeriphClockCmd+0x14>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8004f1c:	4a02      	ldr	r2, [pc, #8]	(8004f28 <RCC_APB1PeriphClockCmd+0x18>)
 8004f1e:	69d3      	ldr	r3, [r2, #28]
 8004f20:	ea23 0300 	bic.w	r3, r3, r0
 8004f24:	61d3      	str	r3, [r2, #28]
  }
}
 8004f26:	4770      	bx	lr
 8004f28:	40021000 	.word	0x40021000

08004f2c <RCC_APB2PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f2c:	b121      	cbz	r1, 8004f38 <RCC_APB2PeriphResetCmd+0xc>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8004f2e:	4a05      	ldr	r2, [pc, #20]	(8004f44 <RCC_APB2PeriphResetCmd+0x18>)
 8004f30:	68d3      	ldr	r3, [r2, #12]
 8004f32:	ea40 0303 	orr.w	r3, r0, r3
 8004f36:	e003      	b.n	8004f40 <RCC_APB2PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8004f38:	4a02      	ldr	r2, [pc, #8]	(8004f44 <RCC_APB2PeriphResetCmd+0x18>)
 8004f3a:	68d3      	ldr	r3, [r2, #12]
 8004f3c:	ea23 0300 	bic.w	r3, r3, r0
 8004f40:	60d3      	str	r3, [r2, #12]
  }
}
 8004f42:	4770      	bx	lr
 8004f44:	40021000 	.word	0x40021000

08004f48 <RCC_APB1PeriphResetCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004f48:	b121      	cbz	r1, 8004f54 <RCC_APB1PeriphResetCmd+0xc>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 8004f4a:	4a05      	ldr	r2, [pc, #20]	(8004f60 <RCC_APB1PeriphResetCmd+0x18>)
 8004f4c:	6913      	ldr	r3, [r2, #16]
 8004f4e:	ea40 0303 	orr.w	r3, r0, r3
 8004f52:	e003      	b.n	8004f5c <RCC_APB1PeriphResetCmd+0x14>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8004f54:	4a02      	ldr	r2, [pc, #8]	(8004f60 <RCC_APB1PeriphResetCmd+0x18>)
 8004f56:	6913      	ldr	r3, [r2, #16]
 8004f58:	ea23 0300 	bic.w	r3, r3, r0
 8004f5c:	6113      	str	r3, [r2, #16]
  }
}
 8004f5e:	4770      	bx	lr
 8004f60:	40021000 	.word	0x40021000

08004f64 <RCC_BackupResetCmd>:
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) BDCR_BDRST_BB = (u32)NewState;
 8004f64:	4b01      	ldr	r3, [pc, #4]	(8004f6c <RCC_BackupResetCmd+0x8>)
 8004f66:	6018      	str	r0, [r3, #0]
}
 8004f68:	4770      	bx	lr
 8004f6a:	46c0      	nop			(mov r8, r8)
 8004f6c:	42420440 	.word	0x42420440

08004f70 <RCC_ClockSecuritySystemCmd>:
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(vu32 *) CR_CSSON_BB = (u32)NewState;
 8004f70:	4b01      	ldr	r3, [pc, #4]	(8004f78 <RCC_ClockSecuritySystemCmd+0x8>)
 8004f72:	6018      	str	r0, [r3, #0]
}
 8004f74:	4770      	bx	lr
 8004f76:	46c0      	nop			(mov r8, r8)
 8004f78:	4242004c 	.word	0x4242004c

08004f7c <RCC_MCOConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCO));

  /* Perform Byte access to MCO[2:0] bits to select the MCO source */
  *(vu8 *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 8004f7c:	4b01      	ldr	r3, [pc, #4]	(8004f84 <RCC_MCOConfig+0x8>)
 8004f7e:	7018      	strb	r0, [r3, #0]
}
 8004f80:	4770      	bx	lr
 8004f82:	46c0      	nop			(mov r8, r8)
 8004f84:	40021007 	.word	0x40021007

08004f88 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8004f88:	0943      	lsrs	r3, r0, #5

  if (tmp == 1)               /* The flag to check is in CR register */
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d108      	bne.n	8004fa0 <RCC_GetFlagStatus+0x18>
  {
    statusreg = RCC->CR;
 8004f8e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004f92:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004f96:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004f9a:	3307      	adds	r3, #7
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	e00c      	b.n	8004fba <RCC_GetFlagStatus+0x32>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d108      	bne.n	8004fb6 <RCC_GetFlagStatus+0x2e>
  {
    statusreg = RCC->BDCR;
 8004fa4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004fa8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004fac:	f503 63ff 	add.w	r3, r3, #2040	; 0x7f8
 8004fb0:	3306      	adds	r3, #6
 8004fb2:	6a1b      	ldr	r3, [r3, #32]
 8004fb4:	e001      	b.n	8004fba <RCC_GetFlagStatus+0x32>
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8004fb6:	4b04      	ldr	r3, [pc, #16]	(8004fc8 <RCC_GetFlagStatus+0x40>)
 8004fb8:	6a5b      	ldr	r3, [r3, #36]
 8004fba:	f000 001f 	and.w	r0, r0, #31	; 0x1f
 8004fbe:	fa33 f000 	lsrs.w	r0, r3, r0
 8004fc2:	f000 0001 	and.w	r0, r0, #1	; 0x1
    bitstatus = RESET;
  }

  /* Return the flag status */
  return bitstatus;
}
 8004fc6:	4770      	bx	lr
 8004fc8:	40021000 	.word	0x40021000

08004fcc <RCC_ClearFlag>:
* Return         : None
*******************************************************************************/
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= CSR_RMVF_Set;
 8004fcc:	4a02      	ldr	r2, [pc, #8]	(8004fd8 <RCC_ClearFlag+0xc>)
 8004fce:	6a53      	ldr	r3, [r2, #36]
 8004fd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004fd4:	6253      	str	r3, [r2, #36]
}
 8004fd6:	4770      	bx	lr
 8004fd8:	40021000 	.word	0x40021000

08004fdc <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (u32)RESET)
 8004fdc:	4b03      	ldr	r3, [pc, #12]	(8004fec <RCC_GetITStatus+0x10>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	4218      	tst	r0, r3
 8004fe2:	bf0c      	ite	eq
 8004fe4:	2000      	moveq	r0, #0
 8004fe6:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the RCC_IT status */
  return  bitstatus;
}
 8004fe8:	4770      	bx	lr
 8004fea:	46c0      	nop			(mov r8, r8)
 8004fec:	40021000 	.word	0x40021000

08004ff0 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(vu8 *) CIR_BYTE3_ADDRESS = RCC_IT;
 8004ff0:	4b01      	ldr	r3, [pc, #4]	(8004ff8 <RCC_ClearITPendingBit+0x8>)
 8004ff2:	7018      	strb	r0, [r3, #0]
}
 8004ff4:	4770      	bx	lr
 8004ff6:	46c0      	nop			(mov r8, r8)
 8004ff8:	4002100a 	.word	0x4002100a

08004ffc <SysTick_CLKSourceConfig>:
void SysTick_CLKSourceConfig(u32 SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));

  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8004ffc:	2804      	cmp	r0, #4
 8004ffe:	d103      	bne.n	8005008 <SysTick_CLKSourceConfig+0xc>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8005000:	4a04      	ldr	r2, [pc, #16]	(8005014 <SysTick_CLKSourceConfig+0x18>)
 8005002:	6813      	ldr	r3, [r2, #0]
 8005004:	4303      	orrs	r3, r0
 8005006:	e003      	b.n	8005010 <SysTick_CLKSourceConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8005008:	4a02      	ldr	r2, [pc, #8]	(8005014 <SysTick_CLKSourceConfig+0x18>)
 800500a:	6813      	ldr	r3, [r2, #0]
 800500c:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005010:	6013      	str	r3, [r2, #0]
  }
}
 8005012:	4770      	bx	lr
 8005014:	e000e010 	.word	0xe000e010

08005018 <SysTick_SetReload>:
void SysTick_SetReload(u32 Reload)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_RELOAD(Reload));

  SysTick->LOAD = Reload;
 8005018:	4b01      	ldr	r3, [pc, #4]	(8005020 <SysTick_SetReload+0x8>)
 800501a:	6058      	str	r0, [r3, #4]
}
 800501c:	4770      	bx	lr
 800501e:	46c0      	nop			(mov r8, r8)
 8005020:	e000e010 	.word	0xe000e010

08005024 <SysTick_CounterCmd>:
void SysTick_CounterCmd(u32 SysTick_Counter)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_COUNTER(SysTick_Counter));

  if (SysTick_Counter == SysTick_Counter_Enable)
 8005024:	2801      	cmp	r0, #1
 8005026:	d103      	bne.n	8005030 <SysTick_CounterCmd+0xc>
  {
    SysTick->CTRL |= SysTick_Counter_Enable;
 8005028:	4a08      	ldr	r2, [pc, #32]	(800504c <SysTick_CounterCmd+0x28>)
 800502a:	6813      	ldr	r3, [r2, #0]
 800502c:	4303      	orrs	r3, r0
 800502e:	e006      	b.n	800503e <SysTick_CounterCmd+0x1a>
  }
  else if (SysTick_Counter == SysTick_Counter_Disable) 
 8005030:	f110 0f02 	cmn.w	r0, #2	; 0x2
 8005034:	d105      	bne.n	8005042 <SysTick_CounterCmd+0x1e>
  {
    SysTick->CTRL &= SysTick_Counter_Disable;
 8005036:	4a05      	ldr	r2, [pc, #20]	(800504c <SysTick_CounterCmd+0x28>)
 8005038:	6813      	ldr	r3, [r2, #0]
 800503a:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800503e:	6013      	str	r3, [r2, #0]
 8005040:	e002      	b.n	8005048 <SysTick_CounterCmd+0x24>
  }
  else /* SysTick_Counter == SysTick_Counter_Clear */
  {
    SysTick->VAL = SysTick_Counter_Clear;
 8005042:	4b02      	ldr	r3, [pc, #8]	(800504c <SysTick_CounterCmd+0x28>)
 8005044:	2200      	movs	r2, #0
 8005046:	609a      	str	r2, [r3, #8]
  }    
}
 8005048:	4770      	bx	lr
 800504a:	46c0      	nop			(mov r8, r8)
 800504c:	e000e010 	.word	0xe000e010

08005050 <SysTick_ITConfig>:
void SysTick_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005050:	b120      	cbz	r0, 800505c <SysTick_ITConfig+0xc>
  {
    SysTick->CTRL |= CTRL_TICKINT_Set;
 8005052:	4a05      	ldr	r2, [pc, #20]	(8005068 <SysTick_ITConfig+0x18>)
 8005054:	6813      	ldr	r3, [r2, #0]
 8005056:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800505a:	e003      	b.n	8005064 <SysTick_ITConfig+0x14>
  }
  else
  {
    SysTick->CTRL &= CTRL_TICKINT_Reset;
 800505c:	4a02      	ldr	r2, [pc, #8]	(8005068 <SysTick_ITConfig+0x18>)
 800505e:	6813      	ldr	r3, [r2, #0]
 8005060:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005064:	6013      	str	r3, [r2, #0]
  }
}
 8005066:	4770      	bx	lr
 8005068:	e000e010 	.word	0xe000e010

0800506c <SysTick_GetCounter>:
* Output         : None
* Return         : SysTick current value
*******************************************************************************/
u32 SysTick_GetCounter(void)
{
  return(SysTick->VAL);
 800506c:	4b01      	ldr	r3, [pc, #4]	(8005074 <SysTick_GetCounter+0x8>)
 800506e:	6898      	ldr	r0, [r3, #8]
}
 8005070:	4770      	bx	lr
 8005072:	46c0      	nop			(mov r8, r8)
 8005074:	e000e010 	.word	0xe000e010

08005078 <SysTick_GetFlagStatus>:
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 8005078:	08c3      	lsrs	r3, r0, #3
 800507a:	2b02      	cmp	r3, #2
*                       - SysTick_FLAG_NOREF
* Output         : None
* Return         : None
*******************************************************************************/
FlagStatus SysTick_GetFlagStatus(u8 SysTick_FLAG)
{
 800507c:	4602      	mov	r2, r0
  assert_param(IS_SYSTICK_FLAG(SysTick_FLAG));

  /* Get the SysTick register index */
  tmp = SysTick_FLAG >> 3;

  if (tmp == 2) /* The flag to check is in CTRL register */
 800507e:	d106      	bne.n	800508e <SysTick_GetFlagStatus+0x16>
  {
    statusreg = SysTick->CTRL;
 8005080:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8005084:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8005088:	330e      	adds	r3, #14
 800508a:	6818      	ldr	r0, [r3, #0]
 800508c:	e001      	b.n	8005092 <SysTick_GetFlagStatus+0x1a>
  }
  else          /* The flag to check is in CALIB register */
  {
    statusreg = SysTick->CALIB;
 800508e:	4b03      	ldr	r3, [pc, #12]	(800509c <SysTick_GetFlagStatus+0x24>)
 8005090:	68d8      	ldr	r0, [r3, #12]
 8005092:	40d0      	lsrs	r0, r2
 8005094:	f000 0001 	and.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005098:	4770      	bx	lr
 800509a:	46c0      	nop			(mov r8, r8)
 800509c:	e000e010 	.word	0xe000e010

080050a0 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80050a0:	8803      	ldrh	r3, [r0, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80050a2:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
 80050a4:	f003 038f 	and.w	r3, r3, #143	; 0x8f
 80050a8:	8003      	strh	r3, [r0, #0]
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80050aa:	8803      	ldrh	r3, [r0, #0]
 80050ac:	88ca      	ldrh	r2, [r1, #6]
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	4313      	orrs	r3, r2
 80050b2:	884a      	ldrh	r2, [r1, #2]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80050b4:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
 80050b6:	4313      	orrs	r3, r2
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	8003      	strh	r3, [r0, #0]
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80050bc:	888b      	ldrh	r3, [r1, #4]
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80050be:	4a0b      	ldr	r2, [pc, #44]	(80050ec <TIM_TimeBaseInit+0x4c>)
  /* Select the Counter Mode and set the clock division */
  TIMx->CR1 &= CR1_CKD_Mask & CR1_CounterMode_Mask;
  TIMx->CR1 |= (u32)TIM_TimeBaseInitStruct->TIM_ClockDivision |
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80050c0:	8583      	strh	r3, [r0, #44]

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80050c2:	880b      	ldrh	r3, [r1, #0]
*                   the specified TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 80050c4:	468c      	mov	ip, r1
                TIM_TimeBaseInitStruct->TIM_CounterMode;
  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;

  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80050c6:	8503      	strh	r3, [r0, #40]

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;
 80050c8:	f04f 0301 	mov.w	r3, #1	; 0x1
 80050cc:	8283      	strh	r3, [r0, #20]
    
  if (((*(u32*)&TIMx) == TIM1_BASE) || ((*(u32*)&TIMx) == TIM8_BASE))  
 80050ce:	4b08      	ldr	r3, [pc, #32]	(80050f0 <TIM_TimeBaseInit+0x50>)
 80050d0:	4298      	cmp	r0, r3
 80050d2:	bf14      	ite	ne
 80050d4:	2300      	movne	r3, #0
 80050d6:	2301      	moveq	r3, #1
 80050d8:	4290      	cmp	r0, r2
 80050da:	bf08      	it	eq
 80050dc:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
 80050e0:	b113      	cbz	r3, 80050e8 <TIM_TimeBaseInit+0x48>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80050e2:	f89c 3008 	ldrb.w	r3, [ip, #8]
 80050e6:	8603      	strh	r3, [r0, #48]
  }        
}
 80050e8:	b002      	add	sp, #8
 80050ea:	4770      	bx	lr
 80050ec:	40012c00 	.word	0x40012c00
 80050f0:	40013400 	.word	0x40013400

080050f4 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80050f4:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80050f6:	468c      	mov	ip, r1
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80050f8:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80050fc:	041b      	lsls	r3, r3, #16
 80050fe:	0c1b      	lsrs	r3, r3, #16
 8005100:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005102:	8c01      	ldrh	r1, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005104:	8883      	ldrh	r3, [r0, #4]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005106:	b5f0      	push	{r4, r5, r6, r7, lr}
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005108:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800510a:	8b03      	ldrh	r3, [r0, #24]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800510c:	f8bc 2008 	ldrh.w	r2, [ip, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005110:	b29e      	uxth	r6, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8005112:	f8bc 3002 	ldrh.w	r3, [ip, #2]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005116:	f021 0102 	bic.w	r1, r1, #2	; 0x2

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800511a:	4313      	orrs	r3, r2
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 800511c:	0409      	lsls	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 800511e:	b29b      	uxth	r3, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC1P_Reset;
 8005120:	0c09      	lsrs	r1, r1, #16

  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8005122:	ea43 0401 	orr.w	r4, r3, r1
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8005126:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800512a:	f8bc 7000 	ldrh.w	r7, [ip]
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 800512e:	8683      	strh	r3, [r0, #52]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005130:	4b1a      	ldr	r3, [pc, #104]	(800519c <TIM_OC1Init+0xa8>)
 8005132:	4a1b      	ldr	r2, [pc, #108]	(80051a0 <TIM_OC1Init+0xac>)
 8005134:	4298      	cmp	r0, r3
 8005136:	bf14      	ite	ne
 8005138:	2300      	movne	r3, #0
 800513a:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800513c:	b083      	sub	sp, #12
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800513e:	4290      	cmp	r0, r2
 8005140:	bf08      	it	eq
 8005142:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005146:	9001      	str	r0, [sp, #4]
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005148:	b1eb      	cbz	r3, 8005186 <TIM_OC1Init+0x92>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 800514a:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 800514e:	f5a2 5230 	sub.w	r2, r2, #11264	; 0x2c00

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8005152:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC1NP_Reset;
 8005156:	3a09      	subs	r2, #9
 8005158:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 800515c:	431a      	orrs	r2, r3

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
 800515e:	f64f 73fb 	movw	r3, #65531	; 0xfffb
 8005162:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8005166:	f8bc 2004 	ldrh.w	r2, [ip, #4]

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800516a:	f647 41ff 	movw	r1, #31999	; 0x7cff

    /* Reset the Output N State */
    tmpccer &= CCER_CC1NE_Reset;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 800516e:	ea43 0402 	orr.w	r4, r3, r2
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8005172:	f8bc 300e 	ldrh.w	r3, [ip, #14]
 8005176:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS1_Reset;
    tmpcr2 &= CR2_OIS1N_Reset;
 800517a:	ea05 0101 	and.w	r1, r5, r1

    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 800517e:	4313      	orrs	r3, r2
 8005180:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8005182:	ea43 0501 	orr.w	r5, r3, r1
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 8005186:	f64f 738f 	movw	r3, #65423	; 0xff8f
 800518a:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800518e:	433b      	orrs	r3, r7

    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005190:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005192:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005194:	8404      	strh	r4, [r0, #32]
}
 8005196:	b003      	add	sp, #12
 8005198:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800519a:	46c0      	nop			(mov r8, r8)
 800519c:	40013400 	.word	0x40013400
 80051a0:	40012c00 	.word	0x40012c00

080051a4 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80051a4:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051a6:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80051a8:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80051ac:	041b      	lsls	r3, r3, #16
 80051ae:	0c1b      	lsrs	r3, r3, #16
 80051b0:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 80051b2:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051b4:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80051b6:	f023 0320 	bic.w	r3, r3, #32	; 0x20
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051ba:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051bc:	8b02      	ldrh	r2, [r0, #24]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80051be:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051c0:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80051c2:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;
 80051c4:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80051c6:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80051ca:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC2P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 80051cc:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
 80051ce:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80051d2:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80051d4:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 80051d6:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 80051d8:	8703      	strh	r3, [r0, #56]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80051da:	4b1e      	ldr	r3, [pc, #120]	(8005254 <TIM_OC2Init+0xb0>)
 80051dc:	4a1e      	ldr	r2, [pc, #120]	(8005258 <TIM_OC2Init+0xb4>)
 80051de:	4298      	cmp	r0, r3
 80051e0:	bf14      	ite	ne
 80051e2:	2300      	movne	r3, #0
 80051e4:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051e6:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80051e8:	4290      	cmp	r0, r2
 80051ea:	bf08      	it	eq
 80051ec:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80051f0:	9001      	str	r0, [sp, #4]
 80051f2:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 4);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80051f4:	b30b      	cbz	r3, 800523a <TIM_OC2Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 80051f6:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80051fa:	f5a2 5232 	sub.w	r2, r2, #11392	; 0x2c80

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 80051fe:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC2NP_Reset;
 8005202:	3a01      	subs	r2, #1
 8005204:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8005208:	ea42 1203 	orr.w	r2, r2, r3, lsl #4

    /* Reset the Output N State */
    tmpccer &= CCER_CC2NE_Reset;
 800520c:	f64f 73bf 	movw	r3, #65471	; 0xffbf
 8005210:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8005214:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 8005218:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800521c:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800521e:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 4);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;
 8005222:	f247 33ff 	movw	r3, #29695	; 0x73ff
 8005226:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 800522a:	ea43 0382 	orr.w	r3, r3, r2, lsl #2

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 800522e:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS2_Reset;
    tmpcr2 &= CR2_OIS2N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8005232:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8005234:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
 8005238:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 800523a:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800523e:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005242:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8005246:	b29b      	uxth	r3, r3
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005248:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800524a:	8303      	strh	r3, [r0, #24]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800524c:	8404      	strh	r4, [r0, #32]
}
 800524e:	b003      	add	sp, #12
 8005250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005252:	46c0      	nop			(mov r8, r8)
 8005254:	40013400 	.word	0x40013400
 8005258:	40012c00 	.word	0x40012c00

0800525c <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800525c:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800525e:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 8005260:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005264:	041b      	lsls	r3, r3, #16
 8005266:	0c1b      	lsrs	r3, r3, #16
 8005268:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800526a:	8c03      	ldrh	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800526c:	8882      	ldrh	r2, [r0, #4]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800526e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005272:	b295      	uxth	r5, r2
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005274:	8b82      	ldrh	r2, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 8005276:	041b      	lsls	r3, r3, #16

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005278:	b296      	uxth	r6, r2
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800527a:	890a      	ldrh	r2, [r1, #8]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;
 800527c:	0c1b      	lsrs	r3, r3, #16

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 800527e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005282:	884a      	ldrh	r2, [r1, #2]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC3P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8005284:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
 8005286:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800528a:	b29c      	uxth	r4, r3
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 800528c:	88cb      	ldrh	r3, [r1, #6]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 800528e:	880f      	ldrh	r7, [r1, #0]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8005290:	8783      	strh	r3, [r0, #60]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005292:	4b1d      	ldr	r3, [pc, #116]	(8005308 <TIM_OC3Init+0xac>)
 8005294:	4a1d      	ldr	r2, [pc, #116]	(800530c <TIM_OC3Init+0xb0>)
 8005296:	4298      	cmp	r0, r3
 8005298:	bf14      	ite	ne
 800529a:	2300      	movne	r3, #0
 800529c:	2301      	moveq	r3, #1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 800529e:	b083      	sub	sp, #12
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052a0:	4290      	cmp	r0, r2
 80052a2:	bf08      	it	eq
 80052a4:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 80052a8:	9001      	str	r0, [sp, #4]
 80052aa:	468c      	mov	ip, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 8);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 80052ac:	b30b      	cbz	r3, 80052f2 <TIM_OC3Init+0x96>
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80052ae:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
 80052b2:	f5a2 5250 	sub.w	r2, r2, #13312	; 0x3400

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80052b6:	f8bc 300a 	ldrh.w	r3, [ip, #10]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= CCER_CC3NP_Reset;
 80052ba:	3a01      	subs	r2, #1
 80052bc:	ea04 0202 	and.w	r2, r4, r2

    /* Set the Output N Polarity */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 80052c0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8

    /* Reset the Output N State */
    tmpccer &= CCER_CC3NE_Reset;
 80052c4:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80052c8:	ea02 0303 	and.w	r3, r2, r3
    
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);
 80052cc:	f8bc 2004 	ldrh.w	r2, [ip, #4]
 80052d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80052d4:	b29c      	uxth	r4, r3
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80052d6:	f8bc 200c 	ldrh.w	r2, [ip, #12]
    /* Set the Output N State */
    tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputNState << 8);

    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;
 80052da:	f644 73ff 	movw	r3, #20479	; 0x4fff
 80052de:	ea05 0303 	and.w	r3, r5, r3

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80052e2:	ea43 1302 	orr.w	r3, r3, r2, lsl #4

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80052e6:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    /* Reset the Ouput Compare and Output Compare N IDLE State */
    tmpcr2 &= CR2_OIS3_Reset;
    tmpcr2 &= CR2_OIS3N_Reset;

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 80052ea:	b29b      	uxth	r3, r3

    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 80052ec:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80052f0:	b29d      	uxth	r5, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC13M_Mask;
 80052f2:	f64f 738f 	movw	r3, #65423	; 0xff8f
 80052f6:	ea06 0303 	and.w	r3, r6, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 80052fa:	433b      	orrs	r3, r7
    /* Set the Output N Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052fc:	8085      	strh	r5, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052fe:	8383      	strh	r3, [r0, #28]
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005300:	8404      	strh	r4, [r0, #32]
}
 8005302:	b003      	add	sp, #12
 8005304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005306:	46c0      	nop			(mov r8, r8)
 8005308:	40013400 	.word	0x40013400
 800530c:	40012c00 	.word	0x40012c00

08005310 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005310:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005312:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 8005314:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005318:	041b      	lsls	r3, r3, #16
 800531a:	0c1b      	lsrs	r3, r3, #16
 800531c:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531e:	8c03      	ldrh	r3, [r0, #32]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005320:	b085      	sub	sp, #20

  /* Disable the Channel 2: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005322:	b29b      	uxth	r3, r3
 8005324:	9302      	str	r3, [sp, #8]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005326:	8883      	ldrh	r3, [r0, #4]

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 8005328:	884a      	ldrh	r2, [r1, #2]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800532a:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800532e:	8b83      	ldrh	r3, [r0, #28]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005330:	880e      	ldrh	r6, [r1, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005332:	b29d      	uxth	r5, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005334:	88cb      	ldrh	r3, [r1, #6]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005336:	890f      	ldrh	r7, [r1, #8]
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8005338:	f8a0 3040 	strh.w	r3, [r0, #64]
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 800533c:	4b17      	ldr	r3, [pc, #92]	(800539c <TIM_OC4Init+0x8c>)

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800533e:	9201      	str	r2, [sp, #4]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005340:	4a17      	ldr	r2, [pc, #92]	(80053a0 <TIM_OC4Init+0x90>)
 8005342:	4298      	cmp	r0, r3
 8005344:	bf14      	ite	ne
 8005346:	2300      	movne	r3, #0
 8005348:	2301      	moveq	r3, #1
 800534a:	4290      	cmp	r0, r2
 800534c:	bf08      	it	eq
 800534e:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8005352:	9003      	str	r0, [sp, #12]
 8005354:	460c      	mov	r4, r1
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
  
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
 8005356:	b13b      	cbz	r3, 8005368 <TIM_OC4Init+0x58>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 8005358:	ea4f 438c 	mov.w	r3, ip, lsl #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 800535c:	89a2      	ldrh	r2, [r4, #12]
  if((*(u32*)&TIMx == TIM1_BASE) || (*(u32*)&TIMx == TIM8_BASE))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));

    /* Reset the Ouput Compare IDLE State */
    tmpcr2 &= CR2_OIS4_Reset;
 800535e:	0c9b      	lsrs	r3, r3, #18

    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8005360:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8005364:	fa1f fc83 	uxth.w	ip, r3
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= CCMR_OC24M_Mask;
 8005368:	f648 73ff 	movw	r3, #36863	; 0x8fff
 800536c:	ea05 0303 	and.w	r3, r5, r3
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
 8005370:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
 8005374:	b29b      	uxth	r3, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 8005376:	9a02      	ldr	r2, [sp, #8]
    /* Set the Output Idle state */
    tmpcr2 |= (u16)(TIM_OCInitStruct->TIM_OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005378:	f8a0 c004 	strh.w	ip, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 800537c:	8383      	strh	r3, [r0, #28]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (u16)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;
 800537e:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8005382:	ea02 0303 	and.w	r3, r2, r3

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8005386:	ea43 3307 	orr.w	r3, r3, r7, lsl #12
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800538a:	9a01      	ldr	r2, [sp, #4]
  
  /* Reset the Output Polarity level */
  tmpccer &= CCER_CC4P_Reset;

  /* Set the Output Compare Polarity */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 800538c:	b29b      	uxth	r3, r3
  
  /* Set the Output State */
  tmpccer |= (u16)(TIM_OCInitStruct->TIM_OutputState << 12);
 800538e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8005392:	b29b      	uxth	r3, r3
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005394:	8403      	strh	r3, [r0, #32]
}
 8005396:	b005      	add	sp, #20
 8005398:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800539a:	46c0      	nop			(mov r8, r8)
 800539c:	40013400 	.word	0x40013400
 80053a0:	40012c00 	.word	0x40012c00

080053a4 <TIM_ICInit>:
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80053a4:	880b      	ldrh	r3, [r1, #0]
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 80053a6:	b530      	push	{r4, r5, lr}
 80053a8:	4604      	mov	r4, r0
 80053aa:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 80053ac:	bb43      	cbnz	r3, 8005400 <TIM_ICInit+0x5c>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80053ae:	8c23      	ldrh	r3, [r4, #32]
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80053b0:	8849      	ldrh	r1, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80053b2:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80053b6:	041b      	lsls	r3, r3, #16
 80053b8:	0c1b      	lsrs	r3, r3, #16
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 80053ba:	f8b5 c004 	ldrh.w	ip, [r5, #4]
 80053be:	8928      	ldrh	r0, [r5, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80053c0:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 80053c2:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 80053c4:	8c22      	ldrh	r2, [r4, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80053c6:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80053ca:	041b      	lsls	r3, r3, #16
 80053cc:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80053ce:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80053d2:	ea43 1300 	orr.w	r3, r3, r0, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80053d6:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80053d8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 80053da:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80053dc:	f041 0101 	orr.w	r1, r1, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80053e0:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80053e4:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053e6:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80053e8:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80053ea:	8b23      	ldrh	r3, [r4, #24]
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80053ec:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 80053ee:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80053f2:	041b      	lsls	r3, r3, #16
 80053f4:	0c1b      	lsrs	r3, r3, #16
 80053f6:	8323      	strh	r3, [r4, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 80053f8:	8b23      	ldrh	r3, [r4, #24]
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	4313      	orrs	r3, r2
 80053fe:	e02e      	b.n	800545e <TIM_ICInit+0xba>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8005400:	2b04      	cmp	r3, #4
 8005402:	d12e      	bne.n	8005462 <TIM_ICInit+0xbe>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005404:	8c23      	ldrh	r3, [r4, #32]
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005406:	f8b1 c002 	ldrh.w	ip, [r1, #2]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800540a:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800540e:	041b      	lsls	r3, r3, #16
 8005410:	0c1b      	lsrs	r3, r3, #16
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
  {
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005412:	8888      	ldrh	r0, [r1, #4]
 8005414:	8909      	ldrh	r1, [r1, #8]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005416:	8423      	strh	r3, [r4, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005418:	8b23      	ldrh	r3, [r4, #24]
  tmpccer = TIMx->CCER;
 800541a:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800541c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005420:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005422:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005426:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005428:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800542a:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800542e:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 8005430:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005432:	ea42 120c 	orr.w	r2, r2, ip, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 8005436:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800543a:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 800543c:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800543e:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005442:	8323      	strh	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8005444:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005446:	8b23      	ldrh	r3, [r4, #24]
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005448:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800544a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800544e:	041b      	lsls	r3, r3, #16
 8005450:	0c1b      	lsrs	r3, r3, #16
 8005452:	8323      	strh	r3, [r4, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005454:	8b23      	ldrh	r3, [r4, #24]
 8005456:	b29b      	uxth	r3, r3
 8005458:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800545c:	b29b      	uxth	r3, r3
 800545e:	8323      	strh	r3, [r4, #24]
 8005460:	e055      	b.n	800550e <TIM_ICInit+0x16a>
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8005462:	2b08      	cmp	r3, #8
 8005464:	f8b1 c002 	ldrh.w	ip, [r1, #2]
 8005468:	8888      	ldrh	r0, [r1, #4]
 800546a:	8909      	ldrh	r1, [r1, #8]
 800546c:	d125      	bne.n	80054ba <TIM_ICInit+0x116>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= CCER_CC3E_Reset;
 800546e:	8c23      	ldrh	r3, [r4, #32]
 8005470:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005474:	041b      	lsls	r3, r3, #16
 8005476:	0c1b      	lsrs	r3, r3, #16
 8005478:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 800547a:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 800547c:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800547e:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005482:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005486:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005488:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800548a:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800548c:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800548e:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005492:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005496:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 8005498:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr2 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800549a:	4303      	orrs	r3, r0

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= CCER_CC3P_Reset;
  tmpccer |= tmp | CCER_CC3E_Set;
 800549c:	f442 7280 	orr.w	r2, r2, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80054a0:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer;
 80054a2:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80054a4:	8ba3      	ldrh	r3, [r4, #28]
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80054a6:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 80054a8:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 80054ac:	041b      	lsls	r3, r3, #16
 80054ae:	0c1b      	lsrs	r3, r3, #16
 80054b0:	83a3      	strh	r3, [r4, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80054b2:	8ba3      	ldrh	r3, [r4, #28]
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	4313      	orrs	r3, r2
 80054b8:	e028      	b.n	800550c <TIM_ICInit+0x168>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= CCER_CC4E_Reset;
 80054ba:	8c23      	ldrh	r3, [r4, #32]
 80054bc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80054c0:	041b      	lsls	r3, r3, #16
 80054c2:	0c1b      	lsrs	r3, r3, #16
 80054c4:	8423      	strh	r3, [r4, #32]

  tmpccmr2 = TIMx->CCMR2;
 80054c6:	8ba3      	ldrh	r3, [r4, #28]
  tmpccer = TIMx->CCER;
 80054c8:	8c22      	ldrh	r2, [r4, #32]
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80054ce:	051b      	lsls	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80054d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054d4:	0d1b      	lsrs	r3, r3, #20

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80054d6:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054d8:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80054dc:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054de:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80054e0:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054e4:	ea43 3301 	orr.w	r3, r3, r1, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80054e8:	b292      	uxth	r2, r2
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr2 |= (u16)(TIM_ICSelection << 8) | (u16)(TIM_ICFilter << 12);
 80054ea:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= CCER_CC4P_Reset;
  tmpccer |= tmp | CCER_CC4E_Set;
 80054ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80054f0:	83a3      	strh	r3, [r4, #28]
  TIMx->CCER = tmpccer ;
 80054f2:	8422      	strh	r2, [r4, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80054f4:	8ba3      	ldrh	r3, [r4, #28]
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80054f6:	88ea      	ldrh	r2, [r5, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 80054f8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80054fc:	041b      	lsls	r3, r3, #16
 80054fe:	0c1b      	lsrs	r3, r3, #16
 8005500:	83a3      	strh	r3, [r4, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005502:	8ba3      	ldrh	r3, [r4, #28]
 8005504:	b29b      	uxth	r3, r3
 8005506:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800550a:	b29b      	uxth	r3, r3
 800550c:	83a3      	strh	r3, [r4, #28]
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800550e:	bd30      	pop	{r4, r5, pc}

08005510 <TIM_PWMIConfig>:
*                    TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005510:	468c      	mov	ip, r1
 8005512:	b5f0      	push	{r4, r5, r6, r7, lr}
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005514:	f8bc 3000 	ldrh.w	r3, [ip]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005518:	884c      	ldrh	r4, [r1, #2]
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 800551a:	8889      	ldrh	r1, [r1, #4]

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 800551c:	2c00      	cmp	r4, #0
 800551e:	bf0c      	ite	eq
 8005520:	2702      	moveq	r7, #2
 8005522:	2700      	movne	r7, #0
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }

  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005524:	2901      	cmp	r1, #1
 8005526:	bf0c      	ite	eq
 8005528:	2602      	moveq	r6, #2
 800552a:	2601      	movne	r6, #1
 800552c:	f8bc 5008 	ldrh.w	r5, [ip, #8]
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }

  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005530:	2b00      	cmp	r3, #0
 8005532:	d14b      	bne.n	80055cc <TIM_PWMIConfig+0xbc>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005534:	8c03      	ldrh	r3, [r0, #32]
 8005536:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 800553a:	041b      	lsls	r3, r3, #16
 800553c:	0c1b      	lsrs	r3, r3, #16
 800553e:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 8005540:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005542:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005544:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005548:	041b      	lsls	r3, r3, #16
 800554a:	0c1b      	lsrs	r3, r3, #16
 800554c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005550:	f022 0202 	bic.w	r2, r2, #2	; 0x2
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005554:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005556:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005558:	430b      	orrs	r3, r1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
 800555a:	0c12      	lsrs	r2, r2, #16
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800555c:	f044 0101 	orr.w	r1, r4, #1	; 0x1
 8005560:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005562:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005564:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005566:	8b03      	ldrh	r3, [r0, #24]
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005568:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 800556c:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005570:	041b      	lsls	r3, r3, #16
 8005572:	0c1b      	lsrs	r3, r3, #16
 8005574:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005576:	8b03      	ldrh	r3, [r0, #24]
 8005578:	b29b      	uxth	r3, r3
 800557a:	430b      	orrs	r3, r1
 800557c:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 800557e:	8c03      	ldrh	r3, [r0, #32]
 8005580:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005584:	041b      	lsls	r3, r3, #16
 8005586:	0c1b      	lsrs	r3, r3, #16
 8005588:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800558a:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 800558c:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 800558e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005592:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 8005594:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 8005598:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 800559a:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 800559c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055a0:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80055a2:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055a4:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80055a8:	ea43 2306 	orr.w	r3, r3, r6, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055ac:	ea42 1207 	orr.w	r2, r2, r7, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80055b0:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80055b2:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 80055b4:	8b03      	ldrh	r3, [r0, #24]
 80055b6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80055ba:	041b      	lsls	r3, r3, #16
 80055bc:	0c1b      	lsrs	r3, r3, #16
 80055be:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 80055c0:	8b03      	ldrh	r3, [r0, #24]
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	e04c      	b.n	8005666 <TIM_PWMIConfig+0x156>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 80055cc:	8c03      	ldrh	r3, [r0, #32]
 80055ce:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 80055d2:	041b      	lsls	r3, r3, #16
 80055d4:	0c1b      	lsrs	r3, r3, #16
 80055d6:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80055d8:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80055da:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80055dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055e0:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055e2:	f022 0220 	bic.w	r2, r2, #32	; 0x20
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80055e6:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055e8:	0412      	lsls	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80055ea:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055ee:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80055f0:	b29b      	uxth	r3, r3
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055f2:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80055f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055fa:	b292      	uxth	r2, r2
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80055fc:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80055fe:	f042 0210 	orr.w	r2, r2, #16	; 0x10

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005602:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005604:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005606:	8b03      	ldrh	r3, [r0, #24]
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005608:	f8bc 1006 	ldrh.w	r1, [ip, #6]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 800560c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005610:	041b      	lsls	r3, r3, #16
 8005612:	0c1b      	lsrs	r3, r3, #16
 8005614:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005616:	8b03      	ldrh	r3, [r0, #24]
 8005618:	b29b      	uxth	r3, r3
 800561a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800561e:	b29b      	uxth	r3, r3
 8005620:	8303      	strh	r3, [r0, #24]
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 8005622:	8c03      	ldrh	r3, [r0, #32]
 8005624:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 8005628:	041b      	lsls	r3, r3, #16
 800562a:	0c1b      	lsrs	r3, r3, #16
 800562c:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 800562e:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 8005630:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005632:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 8005636:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005638:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800563c:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800563e:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005640:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005644:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 8005646:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 8005648:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 800564c:	4333      	orrs	r3, r6

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 800564e:	433a      	orrs	r2, r7

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005650:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005652:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005654:	8b03      	ldrh	r3, [r0, #24]
 8005656:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 800565a:	041b      	lsls	r3, r3, #16
 800565c:	0c1b      	lsrs	r3, r3, #16
 800565e:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005660:	8b03      	ldrh	r3, [r0, #24]
 8005662:	b29b      	uxth	r3, r3
 8005664:	430b      	orrs	r3, r1
 8005666:	8303      	strh	r3, [r0, #24]
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);

    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005668:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800566a:	46c0      	nop			(mov r8, r8)

0800566c <TIM_BDTRConfig>:
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  TIMx->BDTR = (u32)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 800566c:	880a      	ldrh	r2, [r1, #0]
 800566e:	884b      	ldrh	r3, [r1, #2]
 8005670:	4313      	orrs	r3, r2
 8005672:	888a      	ldrh	r2, [r1, #4]
 8005674:	4313      	orrs	r3, r2
 8005676:	88ca      	ldrh	r2, [r1, #6]
 8005678:	4313      	orrs	r3, r2
 800567a:	890a      	ldrh	r2, [r1, #8]
 800567c:	4313      	orrs	r3, r2
 800567e:	894a      	ldrh	r2, [r1, #10]
 8005680:	4313      	orrs	r3, r2
 8005682:	898a      	ldrh	r2, [r1, #12]
 8005684:	4313      	orrs	r3, r2
 8005686:	b29b      	uxth	r3, r3
 8005688:	f8a0 3044 	strh.w	r3, [r0, #68]
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;

}
 800568c:	4770      	bx	lr
 800568e:	46c0      	nop			(mov r8, r8)

08005690 <TIM_TimeBaseStructInit>:
* Return         : None
*******************************************************************************/
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 8005690:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005694:	8083      	strh	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8005696:	f04f 0300 	mov.w	r3, #0	; 0x0
 800569a:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 800569c:	80c3      	strh	r3, [r0, #6]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 800569e:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 80056a0:	2300      	movs	r3, #0
 80056a2:	7203      	strb	r3, [r0, #8]
}
 80056a4:	4770      	bx	lr
 80056a6:	46c0      	nop			(mov r8, r8)

080056a8 <TIM_OCStructInit>:
* Return         : None
*******************************************************************************/
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 80056a8:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056ac:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 80056ae:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 80056b0:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x0000;
 80056b2:	80c3      	strh	r3, [r0, #6]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 80056b4:	8103      	strh	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 80056b6:	8143      	strh	r3, [r0, #10]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 80056b8:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 80056ba:	81c3      	strh	r3, [r0, #14]
}
 80056bc:	4770      	bx	lr
 80056be:	46c0      	nop			(mov r8, r8)

080056c0 <TIM_ICStructInit>:
* Return         : None
*******************************************************************************/
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 80056c0:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056c4:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 80056c6:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 80056c8:	f04f 0301 	mov.w	r3, #1	; 0x1
 80056cc:	8083      	strh	r3, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 80056ce:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056d2:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 80056d4:	8103      	strh	r3, [r0, #8]
}
 80056d6:	4770      	bx	lr

080056d8 <TIM_BDTRStructInit>:
* Return         : None
*******************************************************************************/
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80056d8:	f04f 0300 	mov.w	r3, #0	; 0x0
 80056dc:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80056de:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80056e0:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80056e2:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80056e4:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80056e6:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80056e8:	8183      	strh	r3, [r0, #12]
}
 80056ea:	4770      	bx	lr

080056ec <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80056ec:	b121      	cbz	r1, 80056f8 <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= CR1_CEN_Set;
 80056ee:	8803      	ldrh	r3, [r0, #0]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 80056f6:	e004      	b.n	8005702 <TIM_Cmd+0x16>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= CR1_CEN_Reset;
 80056f8:	8803      	ldrh	r3, [r0, #0]
 80056fa:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80056fe:	059b      	lsls	r3, r3, #22
 8005700:	0d9b      	lsrs	r3, r3, #22
 8005702:	8003      	strh	r3, [r0, #0]
  }
}
 8005704:	4770      	bx	lr
 8005706:	46c0      	nop			(mov r8, r8)

08005708 <TIM_CtrlPWMOutputs>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005708:	b129      	cbz	r1, 8005716 <TIM_CtrlPWMOutputs+0xe>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= BDTR_MOE_Set;
 800570a:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 800570e:	b29b      	uxth	r3, r3
 8005710:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005714:	e003      	b.n	800571e <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= BDTR_MOE_Reset;
 8005716:	f8b0 3044 	ldrh.w	r3, [r0, #68]
 800571a:	045b      	lsls	r3, r3, #17
 800571c:	0c5b      	lsrs	r3, r3, #17
 800571e:	f8a0 3044 	strh.w	r3, [r0, #68]
  }  
}
 8005722:	4770      	bx	lr

08005724 <TIM_ITConfig>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT((TIMx), (TIM_IT)));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005724:	b122      	cbz	r2, 8005730 <TIM_ITConfig+0xc>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005726:	8983      	ldrh	r3, [r0, #12]
 8005728:	b29b      	uxth	r3, r3
 800572a:	ea41 0303 	orr.w	r3, r1, r3
 800572e:	e003      	b.n	8005738 <TIM_ITConfig+0x14>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (u16)~TIM_IT;
 8005730:	8983      	ldrh	r3, [r0, #12]
 8005732:	b29b      	uxth	r3, r3
 8005734:	ea23 0301 	bic.w	r3, r3, r1
 8005738:	8183      	strh	r3, [r0, #12]
  }
}
 800573a:	4770      	bx	lr

0800573c <TIM_GenerateEvent>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
  assert_param(IS_TIM_PERIPH_EVENT((TIMx), (TIM_EventSource)));

  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 800573c:	8281      	strh	r1, [r0, #20]
}
 800573e:	4770      	bx	lr

08005740 <TIM_DMAConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005740:	430a      	orrs	r2, r1
 8005742:	f8a0 2048 	strh.w	r2, [r0, #72]
}
 8005746:	4770      	bx	lr

08005748 <TIM_DMACmd>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_TIM_PERIPH_DMA(TIMx, TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005748:	b122      	cbz	r2, 8005754 <TIM_DMACmd+0xc>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800574a:	8983      	ldrh	r3, [r0, #12]
 800574c:	b29b      	uxth	r3, r3
 800574e:	ea41 0303 	orr.w	r3, r1, r3
 8005752:	e003      	b.n	800575c <TIM_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (u16)~TIM_DMASource;
 8005754:	8983      	ldrh	r3, [r0, #12]
 8005756:	b29b      	uxth	r3, r3
 8005758:	ea23 0301 	bic.w	r3, r3, r1
 800575c:	8183      	strh	r3, [r0, #12]
  }
}
 800575e:	4770      	bx	lr

08005760 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  SMCR_SMS_Mask;
 8005760:	8903      	ldrh	r3, [r0, #8]
 8005762:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005766:	041b      	lsls	r3, r3, #16
 8005768:	0c1b      	lsrs	r3, r3, #16
 800576a:	8103      	strh	r3, [r0, #8]
}
 800576c:	4770      	bx	lr
 800576e:	46c0      	nop			(mov r8, r8)

08005770 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005770:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005772:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005776:	041b      	lsls	r3, r3, #16
 8005778:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800577a:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800577c:	8101      	strh	r1, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 800577e:	8903      	ldrh	r3, [r0, #8]
 8005780:	b29b      	uxth	r3, r3
 8005782:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 8005786:	8103      	strh	r3, [r0, #8]
}
 8005788:	4770      	bx	lr
 800578a:	46c0      	nop			(mov r8, r8)

0800578c <TIM_TIxExternalClockConfig>:
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 800578c:	b510      	push	{r4, lr}
 800578e:	460c      	mov	r4, r1
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005790:	2c60      	cmp	r4, #96
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, u16 TIM_TIxExternalCLKSource,
                                u16 TIM_ICPolarity, u16 ICFilter)
{
 8005792:	4611      	mov	r1, r2
 8005794:	469c      	mov	ip, r3
  assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 8005796:	d11a      	bne.n	80057ce <TIM_TIxExternalClockConfig+0x42>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= CCER_CC2E_Reset;
 8005798:	8c03      	ldrh	r3, [r0, #32]
 800579a:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 800579e:	041b      	lsls	r3, r3, #16
 80057a0:	0c1b      	lsrs	r3, r3, #16
 80057a2:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80057a4:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80057a6:	8c02      	ldrh	r2, [r0, #32]
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80057a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057ac:	f022 0230 	bic.w	r2, r2, #48	; 0x30
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80057b0:	051b      	lsls	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057b2:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
 80057b4:	0d1b      	lsrs	r3, r3, #20
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057b6:	0c12      	lsrs	r2, r2, #16
  tmpccer = TIMx->CCER;
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
 80057b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057bc:	f042 0210 	orr.w	r2, r2, #16	; 0x10
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80057c0:	ea43 330c 	orr.w	r3, r3, ip, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057c4:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
  tmp = (u16)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC24S_Mask & CCMR_IC24F_Mask;
  tmpccmr1 |= (u16)(TIM_ICFilter << 12);
  tmpccmr1 |= (u16)(TIM_ICSelection << 8);
 80057c8:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= CCER_CC2P_Reset;
  tmpccer |=  tmp | CCER_CC2E_Set;
 80057ca:	b292      	uxth	r2, r2
 80057cc:	e017      	b.n	80057fe <TIM_TIxExternalClockConfig+0x72>
                       u16 TIM_ICFilter)
{
  u16 tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= CCER_CC1E_Reset;
 80057ce:	8c03      	ldrh	r3, [r0, #32]
 80057d0:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80057d4:	041b      	lsls	r3, r3, #16
 80057d6:	0c1b      	lsrs	r3, r3, #16
 80057d8:	8403      	strh	r3, [r0, #32]

  tmpccmr1 = TIMx->CCMR1;
 80057da:	8b03      	ldrh	r3, [r0, #24]
  tmpccer = TIMx->CCER;
 80057dc:	8c02      	ldrh	r2, [r0, #32]

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80057de:	f023 03f3 	bic.w	r3, r3, #243	; 0xf3
 80057e2:	041b      	lsls	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80057e4:	f022 0203 	bic.w	r2, r2, #3	; 0x3
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80057e8:	0c1b      	lsrs	r3, r3, #16

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80057ea:	0412      	lsls	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80057ec:	f043 0301 	orr.w	r3, r3, #1	; 0x1

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80057f0:	0c12      	lsrs	r2, r2, #16
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80057f2:	ea43 130c 	orr.w	r3, r3, ip, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80057f6:	f042 0201 	orr.w	r2, r2, #1	; 0x1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_IC13F_Mask;
  tmpccmr1 |= TIM_ICSelection | (u16)(TIM_ICFilter << 4);
 80057fa:	b29b      	uxth	r3, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= CCER_CC1P_Reset;
  tmpccer |= TIM_ICPolarity | CCER_CC1E_Set;
 80057fc:	430a      	orrs	r2, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057fe:	8303      	strh	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005800:	8402      	strh	r2, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005802:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 8005804:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005808:	041b      	lsls	r3, r3, #16
 800580a:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800580c:	ea44 0303 	orr.w	r3, r4, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005810:	8103      	strh	r3, [r0, #8]

  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005812:	8903      	ldrh	r3, [r0, #8]
 8005814:	b29b      	uxth	r3, r3
 8005816:	f043 0307 	orr.w	r3, r3, #7	; 0x7
 800581a:	8103      	strh	r3, [r0, #8]
}
 800581c:	bd10      	pop	{r4, pc}
 800581e:	46c0      	nop			(mov r8, r8)

08005820 <TIM_ETRClockMode1Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005820:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005824:	fa5f fc8c 	uxtb.w	ip, ip
 8005828:	ea41 010c 	orr.w	r1, r1, ip
 800582c:	430a      	orrs	r2, r1
 800582e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005832:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005834:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005836:	8903      	ldrh	r3, [r0, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= SMCR_SMS_Mask;
  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 8005838:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800583c:	041b      	lsls	r3, r3, #16
 800583e:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= SMCR_TS_Mask;
  tmpsmcr |= TIM_TS_ETRF;
 8005840:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005844:	8103      	strh	r3, [r0, #8]
}
 8005846:	4770      	bx	lr

08005848 <TIM_ETRClockMode2Config>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005848:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 800584c:	fa5f fc8c 	uxtb.w	ip, ip
 8005850:	ea41 010c 	orr.w	r1, r1, ip
 8005854:	430a      	orrs	r2, r1
 8005856:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800585a:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800585c:	8102      	strh	r2, [r0, #8]

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);

  /* Enable the External clock mode2 */
  TIMx->SMCR |= SMCR_ECE_Set;
 800585e:	8903      	ldrh	r3, [r0, #8]
 8005860:	b29b      	uxth	r3, r3
 8005862:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005866:	8103      	strh	r3, [r0, #8]
}
 8005868:	4770      	bx	lr
 800586a:	46c0      	nop			(mov r8, r8)

0800586c <TIM_ETRConfig>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 800586c:	f8b0 c008 	ldrh.w	ip, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_Mask;

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= TIM_ExtTRGPrescaler | TIM_ExtTRGPolarity | (u16)(ExtTRGFilter << 8);
 8005870:	fa5f fc8c 	uxtb.w	ip, ip
 8005874:	ea41 010c 	orr.w	r1, r1, ip
 8005878:	430a      	orrs	r2, r1
 800587a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800587e:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005880:	8102      	strh	r2, [r0, #8]
}
 8005882:	4770      	bx	lr

08005884 <TIM_PrescalerConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));

  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8005884:	8501      	strh	r1, [r0, #40]

  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8005886:	8282      	strh	r2, [r0, #20]
}
 8005888:	4770      	bx	lr
 800588a:	46c0      	nop			(mov r8, r8)

0800588c <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 800588c:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= CR1_CounterMode_Mask;
 800588e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005892:	059b      	lsls	r3, r3, #22
 8005894:	0d9b      	lsrs	r3, r3, #22

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8005896:	4319      	orrs	r1, r3

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8005898:	8001      	strh	r1, [r0, #0]
}
 800589a:	4770      	bx	lr

0800589c <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800589c:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= SMCR_TS_Mask;
 800589e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058a2:	041b      	lsls	r3, r3, #16
 80058a4:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80058a6:	4319      	orrs	r1, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058a8:	8101      	strh	r1, [r0, #8]
}
 80058aa:	4770      	bx	lr

080058ac <TIM_EncoderInterfaceConfig>:
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80058ac:	f8b0 c008 	ldrh.w	ip, [r0, #8]
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, u16 TIM_EncoderMode,
                                u16 TIM_IC1Polarity, u16 TIM_IC2Polarity)
{
 80058b0:	b530      	push	{r4, r5, lr}

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80058b2:	8b04      	ldrh	r4, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058b4:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80058b6:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058ba:	f025 0522 	bic.w	r5, r5, #34	; 0x22
  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80058be:	f024 0403 	bic.w	r4, r4, #3	; 0x3
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058c2:	042d      	lsls	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80058c4:	f02c 0c07 	bic.w	ip, ip, #7	; 0x7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80058c8:	0424      	lsls	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058ca:	0c2d      	lsrs	r5, r5, #16

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80058cc:	ea4f 4c0c 	mov.w	ip, ip, lsl #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
 80058d0:	0c24      	lsrs	r4, r4, #16
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058d2:	432a      	orrs	r2, r5

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
 80058d4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80058d8:	f444 7480 	orr.w	r4, r4, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058dc:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= SMCR_SMS_Mask;
  tmpsmcr |= TIM_EncoderMode;
 80058e0:	ea41 010c 	orr.w	r1, r1, ip

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= CCMR_CC13S_Mask & CCMR_CC24S_Mask;
  tmpccmr1 |= CCMR_TI13Direct_Set | CCMR_TI24Direct_Set;
 80058e4:	f044 0401 	orr.w	r4, r4, #1	; 0x1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= CCER_CC1P_Reset & CCER_CC2P_Reset;
  tmpccer |= (TIM_IC1Polarity | (u16)(TIM_IC2Polarity << 4));
 80058e8:	b292      	uxth	r2, r2

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ea:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80058ec:	8304      	strh	r4, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ee:	8402      	strh	r2, [r0, #32]
}
 80058f0:	bd30      	pop	{r4, r5, pc}
 80058f2:	46c0      	nop			(mov r8, r8)

080058f4 <TIM_ForcedOC1Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 80058f4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= CCMR_OC13M_Mask;
 80058f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058fa:	041b      	lsls	r3, r3, #16
 80058fc:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 80058fe:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005900:	8301      	strh	r1, [r0, #24]
}
 8005902:	4770      	bx	lr

08005904 <TIM_ForcedOC2Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr1 = TIMx->CCMR1;
 8005904:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= CCMR_OC24M_Mask;
 8005906:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800590a:	041b      	lsls	r3, r3, #16
 800590c:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (u16)(TIM_ForcedAction << 8);
 800590e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005912:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005914:	8303      	strh	r3, [r0, #24]
}
 8005916:	4770      	bx	lr

08005918 <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8005918:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= CCMR_OC13M_Mask;
 800591a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800591e:	041b      	lsls	r3, r3, #16
 8005920:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8005922:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005924:	8381      	strh	r1, [r0, #28]
}
 8005926:	4770      	bx	lr

08005928 <TIM_ForcedOC4Config>:
  u16 tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8005928:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= CCMR_OC24M_Mask;
 800592a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800592e:	041b      	lsls	r3, r3, #16
 8005930:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (u16)(TIM_ForcedAction << 8);
 8005932:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005936:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005938:	8383      	strh	r3, [r0, #28]
}
 800593a:	4770      	bx	lr

0800593c <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800593c:	b121      	cbz	r1, 8005948 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= CR1_ARPE_Set;
 800593e:	8803      	ldrh	r3, [r0, #0]
 8005940:	b29b      	uxth	r3, r3
 8005942:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005946:	e004      	b.n	8005952 <TIM_ARRPreloadConfig+0x16>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= CR1_ARPE_Reset;
 8005948:	8803      	ldrh	r3, [r0, #0]
 800594a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800594e:	059b      	lsls	r3, r3, #22
 8005950:	0d9b      	lsrs	r3, r3, #22
 8005952:	8003      	strh	r3, [r0, #0]
  }
}
 8005954:	4770      	bx	lr
 8005956:	46c0      	nop			(mov r8, r8)

08005958 <TIM_SelectCOM>:
{
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005958:	b121      	cbz	r1, 8005964 <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= CR2_CCUS_Set;
 800595a:	8883      	ldrh	r3, [r0, #4]
 800595c:	b29b      	uxth	r3, r3
 800595e:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005962:	e004      	b.n	800596e <TIM_SelectCOM+0x16>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= CR2_CCUS_Reset;
 8005964:	8883      	ldrh	r3, [r0, #4]
 8005966:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 800596a:	041b      	lsls	r3, r3, #16
 800596c:	0c1b      	lsrs	r3, r3, #16
 800596e:	8083      	strh	r3, [r0, #4]
  }
}
 8005970:	4770      	bx	lr
 8005972:	46c0      	nop			(mov r8, r8)

08005974 <TIM_SelectCCDMA>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005974:	b121      	cbz	r1, 8005980 <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= CR2_CCDS_Set;
 8005976:	8883      	ldrh	r3, [r0, #4]
 8005978:	b29b      	uxth	r3, r3
 800597a:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 800597e:	e004      	b.n	800598a <TIM_SelectCCDMA+0x16>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= CR2_CCDS_Reset;
 8005980:	8883      	ldrh	r3, [r0, #4]
 8005982:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005986:	041b      	lsls	r3, r3, #16
 8005988:	0c1b      	lsrs	r3, r3, #16
 800598a:	8083      	strh	r3, [r0, #4]
  }
}
 800598c:	4770      	bx	lr
 800598e:	46c0      	nop			(mov r8, r8)

08005990 <TIM_CCPreloadControl>:
{ 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005990:	b121      	cbz	r1, 800599c <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= CR2_CCPC_Set;
 8005992:	8883      	ldrh	r3, [r0, #4]
 8005994:	b29b      	uxth	r3, r3
 8005996:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 800599a:	e004      	b.n	80059a6 <TIM_CCPreloadControl+0x16>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= CR2_CCPC_Reset;
 800599c:	8883      	ldrh	r3, [r0, #4]
 800599e:	f023 0301 	bic.w	r3, r3, #1	; 0x1
 80059a2:	041b      	lsls	r3, r3, #16
 80059a4:	0c1b      	lsrs	r3, r3, #16
 80059a6:	8083      	strh	r3, [r0, #4]
  }
}
 80059a8:	4770      	bx	lr
 80059aa:	46c0      	nop			(mov r8, r8)

080059ac <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80059ac:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= CCMR_OC13PE_Reset;
 80059ae:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80059b2:	041b      	lsls	r3, r3, #16
 80059b4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 80059b6:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80059b8:	8301      	strh	r1, [r0, #24]
}
 80059ba:	4770      	bx	lr

080059bc <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 80059bc:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= CCMR_OC24PE_Reset;
 80059be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059c2:	041b      	lsls	r3, r3, #16
 80059c4:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (u16)(TIM_OCPreload << 8);
 80059c6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80059ca:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 80059cc:	8303      	strh	r3, [r0, #24]
}
 80059ce:	4770      	bx	lr

080059d0 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80059d0:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= CCMR_OC13PE_Reset;
 80059d2:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 80059d6:	041b      	lsls	r3, r3, #16
 80059d8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 80059da:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80059dc:	8381      	strh	r1, [r0, #28]
}
 80059de:	4770      	bx	lr

080059e0 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 80059e0:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= CCMR_OC24PE_Reset;
 80059e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80059e6:	041b      	lsls	r3, r3, #16
 80059e8:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (u16)(TIM_OCPreload << 8);
 80059ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80059ee:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 80059f0:	8383      	strh	r3, [r0, #28]
}
 80059f2:	4770      	bx	lr

080059f4 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80059f4:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= CCMR_OC13FE_Reset;
 80059f6:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 80059fa:	041b      	lsls	r3, r3, #16
 80059fc:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 80059fe:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005a00:	8301      	strh	r1, [r0, #24]
}
 8005a02:	4770      	bx	lr

08005a04 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8005a04:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= CCMR_OC24FE_Reset;
 8005a06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a0a:	041b      	lsls	r3, r3, #16
 8005a0c:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (u16)(TIM_OCFast << 8);
 8005a0e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a12:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005a14:	8303      	strh	r3, [r0, #24]
}
 8005a16:	4770      	bx	lr

08005a18 <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005a18:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= CCMR_OC13FE_Reset;
 8005a1a:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005a1e:	041b      	lsls	r3, r3, #16
 8005a20:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005a22:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005a24:	8381      	strh	r1, [r0, #28]
}
 8005a26:	4770      	bx	lr

08005a28 <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 8005a28:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= CCMR_OC24FE_Reset;
 8005a2a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005a2e:	041b      	lsls	r3, r3, #16
 8005a30:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (u16)(TIM_OCFast << 8);
 8005a32:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a36:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005a38:	8383      	strh	r3, [r0, #28]
}
 8005a3a:	4770      	bx	lr

08005a3c <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005a3c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= CCMR_OC13CE_Reset;
 8005a3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a42:	041b      	lsls	r3, r3, #16
 8005a44:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005a46:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a48:	8301      	strh	r1, [r0, #24]
}
 8005a4a:	4770      	bx	lr

08005a4c <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 8005a4c:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= CCMR_OC24CE_Reset;
 8005a4e:	045b      	lsls	r3, r3, #17
 8005a50:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (u16)(TIM_OCClear << 8);
 8005a52:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a56:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8005a58:	8303      	strh	r3, [r0, #24]
}
 8005a5a:	4770      	bx	lr

08005a5c <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005a5c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= CCMR_OC13CE_Reset;
 8005a5e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005a62:	041b      	lsls	r3, r3, #16
 8005a64:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005a66:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a68:	8381      	strh	r1, [r0, #28]
}
 8005a6a:	4770      	bx	lr

08005a6c <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 8005a6c:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= CCMR_OC24CE_Reset;
 8005a6e:	045b      	lsls	r3, r3, #17
 8005a70:	0c5b      	lsrs	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (u16)(TIM_OCClear << 8);
 8005a72:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005a76:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8005a78:	8383      	strh	r3, [r0, #28]
}
 8005a7a:	4770      	bx	lr

08005a7c <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005a7c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= CCER_CC1P_Reset;
 8005a7e:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005a82:	041b      	lsls	r3, r3, #16
 8005a84:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005a86:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005a88:	8401      	strh	r1, [r0, #32]
}
 8005a8a:	4770      	bx	lr

08005a8c <TIM_OC1NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 8005a8c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= CCER_CC1NP_Reset;
 8005a8e:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005a92:	041b      	lsls	r3, r3, #16
 8005a94:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005a96:	4319      	orrs	r1, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005a98:	8401      	strh	r1, [r0, #32]
}
 8005a9a:	4770      	bx	lr

08005a9c <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005a9c:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= CCER_CC2P_Reset;
 8005a9e:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005aa2:	041b      	lsls	r3, r3, #16
 8005aa4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 4);
 8005aa6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005aaa:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005aac:	8403      	strh	r3, [r0, #32]
}
 8005aae:	4770      	bx	lr

08005ab0 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 8005ab0:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= CCER_CC2NP_Reset;
 8005ab2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ab6:	041b      	lsls	r3, r3, #16
 8005ab8:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 4);
 8005aba:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 8005abe:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005ac0:	8403      	strh	r3, [r0, #32]
}
 8005ac2:	4770      	bx	lr

08005ac4 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005ac4:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= CCER_CC3P_Reset;
 8005ac6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005aca:	041b      	lsls	r3, r3, #16
 8005acc:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 8);
 8005ace:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005ad2:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005ad4:	8403      	strh	r3, [r0, #32]
}
 8005ad6:	4770      	bx	lr

08005ad8 <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 8005ad8:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= CCER_CC3NP_Reset;
 8005ada:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005ade:	041b      	lsls	r3, r3, #16
 8005ae0:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCNPolarity << 8);
 8005ae2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005ae6:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005ae8:	8403      	strh	r3, [r0, #32]
}
 8005aea:	4770      	bx	lr

08005aec <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 8005aec:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= CCER_CC4P_Reset;
 8005aee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005af2:	041b      	lsls	r3, r3, #16
 8005af4:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (u16)(TIM_OCPolarity << 12);
 8005af6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 8005afa:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 8005afc:	8403      	strh	r3, [r0, #32]
}
 8005afe:	4770      	bx	lr

08005b00 <TIM_CCxCmd>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b00:	2301      	movs	r3, #1
 8005b02:	408b      	lsls	r3, r1

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005b04:	408a      	lsls	r2, r1
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  /* Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b06:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005b0a:	fa1f fc8c 	uxth.w	ip, ip
 8005b0e:	ea2c 0c03 	bic.w	ip, ip, r3
 8005b12:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCx << TIM_Channel);
 8005b16:	8c03      	ldrh	r3, [r0, #32]
 8005b18:	431a      	orrs	r2, r3
 8005b1a:	b292      	uxth	r2, r2
 8005b1c:	8402      	strh	r2, [r0, #32]
}
 8005b1e:	4770      	bx	lr

08005b20 <TIM_CCxNCmd>:
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005b20:	2304      	movs	r3, #4
 8005b22:	408b      	lsls	r3, r1

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005b24:	408a      	lsls	r2, r1
  assert_param(IS_TIM_18_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCNE_Set << TIM_Channel)));
 8005b26:	f8b0 c020 	ldrh.w	ip, [r0, #32]
 8005b2a:	fa1f fc8c 	uxth.w	ip, ip
 8005b2e:	ea2c 0c03 	bic.w	ip, ip, r3
 8005b32:	f8a0 c020 	strh.w	ip, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (u16)(TIM_CCxN << TIM_Channel);
 8005b36:	8c03      	ldrh	r3, [r0, #32]
 8005b38:	431a      	orrs	r2, r3
 8005b3a:	b292      	uxth	r2, r2
 8005b3c:	8402      	strh	r2, [r0, #32]
}
 8005b3e:	4770      	bx	lr

08005b40 <TIM_SelectOCxM>:
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b40:	2301      	movs	r3, #1
 8005b42:	408b      	lsls	r3, r1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005b44:	4694      	mov	ip, r2
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b46:	8c02      	ldrh	r2, [r0, #32]
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005b48:	b082      	sub	sp, #8
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b4a:	b292      	uxth	r2, r2
 8005b4c:	ea22 0203 	bic.w	r2, r2, r3

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005b50:	2908      	cmp	r1, #8
 8005b52:	bf14      	ite	ne
 8005b54:	2300      	movne	r3, #0
 8005b56:	2301      	moveq	r3, #1
 8005b58:	2900      	cmp	r1, #0
 8005b5a:	bf08      	it	eq
 8005b5c:	f043 0301 	orreq.w	r3, r3, #1	; 0x1
*                       - TIM_ForcedAction_InActive
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_SelectOCxM(TIM_TypeDef* TIMx, u16 TIM_Channel, u16 TIM_OCMode)
{
 8005b60:	9001      	str	r0, [sp, #4]
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));
  
  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (u16)(~((u16)(CCER_CCE_Set << TIM_Channel)));
 8005b62:	8402      	strh	r2, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8005b64:	b16b      	cbz	r3, 8005b82 <TIM_SelectOCxM+0x42>
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) &= CCMR_OC13M_Mask;
 8005b66:	f110 0218 	adds.w	r2, r0, #24	; 0x18
 8005b6a:	0849      	lsrs	r1, r1, #1
 8005b6c:	5850      	ldr	r0, [r2, r1]
 8005b6e:	f64f 738f 	movw	r3, #65423	; 0xff8f
 8005b72:	ea00 0303 	and.w	r3, r0, r3
 8005b76:	5053      	str	r3, [r2, r1]
   
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + (TIM_Channel>>1))) |= TIM_OCMode;
 8005b78:	5853      	ldr	r3, [r2, r1]
 8005b7a:	ea43 030c 	orr.w	r3, r3, ip
 8005b7e:	5053      	str	r3, [r2, r1]
 8005b80:	e010      	b.n	8005ba4 <TIM_SelectOCxM+0x64>

  }
  else
  {
    /* Reset the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) &= CCMR_OC24M_Mask;
 8005b82:	9801      	ldr	r0, [sp, #4]
 8005b84:	1f0a      	subs	r2, r1, #4
 8005b86:	b292      	uxth	r2, r2
 8005b88:	3018      	adds	r0, #24
 8005b8a:	0852      	lsrs	r2, r2, #1
 8005b8c:	5881      	ldr	r1, [r0, r2]
 8005b8e:	f648 73ff 	movw	r3, #36863	; 0x8fff
 8005b92:	ea01 0303 	and.w	r3, r1, r3
 8005b96:	5083      	str	r3, [r0, r2]
    
    /* Configure the OCxM bits in the CCMRx register */
    *((vu32 *)((*(u32*)&TIMx) + CCMR_Offset + ((u16)(TIM_Channel - 4)>> 1))) |= (u16)(TIM_OCMode << 8);
 8005b98:	5881      	ldr	r1, [r0, r2]
 8005b9a:	ea4f 230c 	mov.w	r3, ip, lsl #8
 8005b9e:	b29b      	uxth	r3, r3
 8005ba0:	4319      	orrs	r1, r3
 8005ba2:	5081      	str	r1, [r0, r2]
  }
}
 8005ba4:	b002      	add	sp, #8
 8005ba6:	4770      	bx	lr

08005ba8 <TIM_UpdateDisableConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005ba8:	b121      	cbz	r1, 8005bb4 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= CR1_UDIS_Set;
 8005baa:	8803      	ldrh	r3, [r0, #0]
 8005bac:	b29b      	uxth	r3, r3
 8005bae:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005bb2:	e004      	b.n	8005bbe <TIM_UpdateDisableConfig+0x16>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= CR1_UDIS_Reset;
 8005bb4:	8803      	ldrh	r3, [r0, #0]
 8005bb6:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005bba:	059b      	lsls	r3, r3, #22
 8005bbc:	0d9b      	lsrs	r3, r3, #22
 8005bbe:	8003      	strh	r3, [r0, #0]
  }
}
 8005bc0:	4770      	bx	lr
 8005bc2:	46c0      	nop			(mov r8, r8)

08005bc4 <TIM_UpdateRequestConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8005bc4:	b121      	cbz	r1, 8005bd0 <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= CR1_URS_Set;
 8005bc6:	8803      	ldrh	r3, [r0, #0]
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	f043 0304 	orr.w	r3, r3, #4	; 0x4
 8005bce:	e004      	b.n	8005bda <TIM_UpdateRequestConfig+0x16>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= CR1_URS_Reset;
 8005bd0:	8803      	ldrh	r3, [r0, #0]
 8005bd2:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8005bd6:	059b      	lsls	r3, r3, #22
 8005bd8:	0d9b      	lsrs	r3, r3, #22
 8005bda:	8003      	strh	r3, [r0, #0]
  }
}
 8005bdc:	4770      	bx	lr
 8005bde:	46c0      	nop			(mov r8, r8)

08005be0 <TIM_SelectHallSensor>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005be0:	b121      	cbz	r1, 8005bec <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= CR2_TI1S_Set;
 8005be2:	8883      	ldrh	r3, [r0, #4]
 8005be4:	b29b      	uxth	r3, r3
 8005be6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005bea:	e004      	b.n	8005bf6 <TIM_SelectHallSensor+0x16>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= CR2_TI1S_Reset;
 8005bec:	8883      	ldrh	r3, [r0, #4]
 8005bee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005bf2:	041b      	lsls	r3, r3, #16
 8005bf4:	0c1b      	lsrs	r3, r3, #16
 8005bf6:	8083      	strh	r3, [r0, #4]
  }
}
 8005bf8:	4770      	bx	lr
 8005bfa:	46c0      	nop			(mov r8, r8)

08005bfc <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= CR1_OPM_Reset;
 8005bfc:	8803      	ldrh	r3, [r0, #0]
 8005bfe:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8005c02:	059b      	lsls	r3, r3, #22
 8005c04:	0d9b      	lsrs	r3, r3, #22
 8005c06:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8005c08:	8803      	ldrh	r3, [r0, #0]
 8005c0a:	b29b      	uxth	r3, r3
 8005c0c:	4319      	orrs	r1, r3
 8005c0e:	8001      	strh	r1, [r0, #0]
}
 8005c10:	4770      	bx	lr
 8005c12:	46c0      	nop			(mov r8, r8)

08005c14 <TIM_SelectOutputTrigger>:
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
  assert_param(IS_TIM_PERIPH_TRGO(TIMx, TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= CR2_MMS_Mask;
 8005c14:	8883      	ldrh	r3, [r0, #4]
 8005c16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c1a:	041b      	lsls	r3, r3, #16
 8005c1c:	0c1b      	lsrs	r3, r3, #16
 8005c1e:	8083      	strh	r3, [r0, #4]

  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8005c20:	8883      	ldrh	r3, [r0, #4]
 8005c22:	b29b      	uxth	r3, r3
 8005c24:	4319      	orrs	r1, r3
 8005c26:	8081      	strh	r1, [r0, #4]
}
 8005c28:	4770      	bx	lr
 8005c2a:	46c0      	nop			(mov r8, r8)

08005c2c <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= SMCR_SMS_Mask;
 8005c2c:	8903      	ldrh	r3, [r0, #8]
 8005c2e:	f023 0307 	bic.w	r3, r3, #7	; 0x7
 8005c32:	041b      	lsls	r3, r3, #16
 8005c34:	0c1b      	lsrs	r3, r3, #16
 8005c36:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005c38:	8903      	ldrh	r3, [r0, #8]
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	4319      	orrs	r1, r3
 8005c3e:	8101      	strh	r1, [r0, #8]
}
 8005c40:	4770      	bx	lr
 8005c42:	46c0      	nop			(mov r8, r8)

08005c44 <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= SMCR_MSM_Reset;
 8005c44:	8903      	ldrh	r3, [r0, #8]
 8005c46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c4a:	041b      	lsls	r3, r3, #16
 8005c4c:	0c1b      	lsrs	r3, r3, #16
 8005c4e:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 8005c50:	8903      	ldrh	r3, [r0, #8]
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	4319      	orrs	r1, r3
 8005c56:	8101      	strh	r1, [r0, #8]
}
 8005c58:	4770      	bx	lr
 8005c5a:	46c0      	nop			(mov r8, r8)

08005c5c <TIM_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8005c5c:	8481      	strh	r1, [r0, #36]
}
 8005c5e:	4770      	bx	lr

08005c60 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8005c60:	8581      	strh	r1, [r0, #44]
}
 8005c62:	4770      	bx	lr

08005c64 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8005c64:	8681      	strh	r1, [r0, #52]
}
 8005c66:	4770      	bx	lr

08005c68 <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8005c68:	8701      	strh	r1, [r0, #56]
}
 8005c6a:	4770      	bx	lr

08005c6c <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8005c6c:	8781      	strh	r1, [r0, #60]
}
 8005c6e:	4770      	bx	lr

08005c70 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8005c70:	f8a0 1040 	strh.w	r1, [r0, #64]
}
 8005c74:	4770      	bx	lr
 8005c76:	46c0      	nop			(mov r8, r8)

08005c78 <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= CCMR_IC13PSC_Mask;
 8005c78:	8b03      	ldrh	r3, [r0, #24]
 8005c7a:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005c7e:	041b      	lsls	r3, r3, #16
 8005c80:	0c1b      	lsrs	r3, r3, #16
 8005c82:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 8005c84:	8b03      	ldrh	r3, [r0, #24]
 8005c86:	b29b      	uxth	r3, r3
 8005c88:	4319      	orrs	r1, r3
 8005c8a:	8301      	strh	r1, [r0, #24]
}
 8005c8c:	4770      	bx	lr
 8005c8e:	46c0      	nop			(mov r8, r8)

08005c90 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= CCMR_IC24PSC_Mask;
 8005c90:	8b03      	ldrh	r3, [r0, #24]
 8005c92:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005c96:	041b      	lsls	r3, r3, #16
 8005c98:	0c1b      	lsrs	r3, r3, #16
 8005c9a:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (u16)(TIM_ICPSC << 8);
 8005c9c:	8b03      	ldrh	r3, [r0, #24]
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005ca4:	b29b      	uxth	r3, r3
 8005ca6:	8303      	strh	r3, [r0, #24]
}
 8005ca8:	4770      	bx	lr
 8005caa:	46c0      	nop			(mov r8, r8)

08005cac <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= CCMR_IC13PSC_Mask;
 8005cac:	8b83      	ldrh	r3, [r0, #28]
 8005cae:	f023 030c 	bic.w	r3, r3, #12	; 0xc
 8005cb2:	041b      	lsls	r3, r3, #16
 8005cb4:	0c1b      	lsrs	r3, r3, #16
 8005cb6:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 8005cb8:	8b83      	ldrh	r3, [r0, #28]
 8005cba:	b29b      	uxth	r3, r3
 8005cbc:	4319      	orrs	r1, r3
 8005cbe:	8381      	strh	r1, [r0, #28]
}
 8005cc0:	4770      	bx	lr
 8005cc2:	46c0      	nop			(mov r8, r8)

08005cc4 <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= CCMR_IC24PSC_Mask;
 8005cc4:	8b83      	ldrh	r3, [r0, #28]
 8005cc6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005cca:	041b      	lsls	r3, r3, #16
 8005ccc:	0c1b      	lsrs	r3, r3, #16
 8005cce:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (u16)(TIM_ICPSC << 8);
 8005cd0:	8b83      	ldrh	r3, [r0, #28]
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005cd8:	b29b      	uxth	r3, r3
 8005cda:	8383      	strh	r3, [r0, #28]
}
 8005cdc:	4770      	bx	lr
 8005cde:	46c0      	nop			(mov r8, r8)

08005ce0 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= CR1_CKD_Mask;
 8005ce0:	8803      	ldrh	r3, [r0, #0]
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8005ce6:	8803      	ldrh	r3, [r0, #0]
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	4319      	orrs	r1, r3
 8005cec:	8001      	strh	r1, [r0, #0]
}
 8005cee:	4770      	bx	lr

08005cf0 <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 8005cf0:	8e80      	ldrh	r0, [r0, #52]
 8005cf2:	b280      	uxth	r0, r0
}
 8005cf4:	4770      	bx	lr
 8005cf6:	46c0      	nop			(mov r8, r8)

08005cf8 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005cf8:	8f00      	ldrh	r0, [r0, #56]
 8005cfa:	b280      	uxth	r0, r0
}
 8005cfc:	4770      	bx	lr
 8005cfe:	46c0      	nop			(mov r8, r8)

08005d00 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005d00:	8f80      	ldrh	r0, [r0, #60]
 8005d02:	b280      	uxth	r0, r0
}
 8005d04:	4770      	bx	lr
 8005d06:	46c0      	nop			(mov r8, r8)

08005d08 <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_123458_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 8005d08:	f8b0 0040 	ldrh.w	r0, [r0, #64]
 8005d0c:	b280      	uxth	r0, r0
}
 8005d0e:	4770      	bx	lr

08005d10 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8005d10:	8c80      	ldrh	r0, [r0, #36]
 8005d12:	b280      	uxth	r0, r0
}
 8005d14:	4770      	bx	lr
 8005d16:	46c0      	nop			(mov r8, r8)

08005d18 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8005d18:	8d00      	ldrh	r0, [r0, #40]
 8005d1a:	b280      	uxth	r0, r0
}
 8005d1c:	4770      	bx	lr
 8005d1e:	46c0      	nop			(mov r8, r8)

08005d20 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
  assert_param(IS_TIM_PERIPH_FLAG(TIMx, TIM_FLAG));
  
  if ((TIMx->SR & TIM_FLAG) != (u16)RESET)
 8005d20:	8a03      	ldrh	r3, [r0, #16]
 8005d22:	4219      	tst	r1, r3
 8005d24:	bf0c      	ite	eq
 8005d26:	2000      	moveq	r0, #0
 8005d28:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005d2a:	4770      	bx	lr

08005d2c <TIM_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_CLEAR_FLAG(TIMx, TIM_FLAG));
   
  /* Clear the flags */
  TIMx->SR = (u16)~TIM_FLAG;
 8005d2c:	ea6f 0101 	mvn.w	r1, r1
 8005d30:	b289      	uxth	r1, r1
 8005d32:	8201      	strh	r1, [r0, #16]
}
 8005d34:	4770      	bx	lr
 8005d36:	46c0      	nop			(mov r8, r8)

08005d38 <TIM_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005d38:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8005d3a:	8982      	ldrh	r2, [r0, #12]

  if ((itstatus != (u16)RESET) && (itenable != (u16)RESET))
 8005d3c:	4219      	tst	r1, r3
 8005d3e:	bf0c      	ite	eq
 8005d40:	2000      	moveq	r0, #0
 8005d42:	2001      	movne	r0, #1
 8005d44:	4211      	tst	r1, r2
 8005d46:	bf0c      	ite	eq
 8005d48:	2000      	moveq	r0, #0
 8005d4a:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005d4e:	4770      	bx	lr

08005d50 <TIM_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PERIPH_IT(TIMx, TIM_IT));

  /* Clear the IT pending Bit */
  TIMx->SR = (u16)~TIM_IT;
 8005d50:	ea6f 0101 	mvn.w	r1, r1
 8005d54:	b289      	uxth	r1, r1
 8005d56:	8201      	strh	r1, [r0, #16]
}
 8005d58:	4770      	bx	lr
 8005d5a:	46c0      	nop			(mov r8, r8)

08005d5c <TIM_DeInit>:
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005d5c:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005d5e:	4b2f      	ldr	r3, [pc, #188]	(8005e1c <TIM_DeInit+0xc0>)
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005d60:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005d62:	4298      	cmp	r0, r3
* Input          : - TIMx: where x can be 1 to 8 to select the TIM peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8005d64:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  switch (*(u32*)&TIMx)
 8005d66:	d037      	beq.n	8005dd8 <TIM_DeInit+0x7c>
 8005d68:	d80b      	bhi.n	8005d82 <TIM_DeInit+0x26>
 8005d6a:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8005d6e:	4298      	cmp	r0, r3
 8005d70:	d026      	beq.n	8005dc0 <TIM_DeInit+0x64>
 8005d72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d76:	4298      	cmp	r0, r3
 8005d78:	d028      	beq.n	8005dcc <TIM_DeInit+0x70>
 8005d7a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005d7e:	d14a      	bne.n	8005e16 <TIM_DeInit+0xba>
 8005d80:	e018      	b.n	8005db4 <TIM_DeInit+0x58>
 8005d82:	4b27      	ldr	r3, [pc, #156]	(8005e20 <TIM_DeInit+0xc4>)
 8005d84:	4298      	cmp	r0, r3
 8005d86:	d033      	beq.n	8005df0 <TIM_DeInit+0x94>
 8005d88:	d804      	bhi.n	8005d94 <TIM_DeInit+0x38>
 8005d8a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005d8e:	4298      	cmp	r0, r3
 8005d90:	d141      	bne.n	8005e16 <TIM_DeInit+0xba>
 8005d92:	e027      	b.n	8005de4 <TIM_DeInit+0x88>
 8005d94:	4b23      	ldr	r3, [pc, #140]	(8005e24 <TIM_DeInit+0xc8>)
 8005d96:	4298      	cmp	r0, r3
 8005d98:	d004      	beq.n	8005da4 <TIM_DeInit+0x48>
 8005d9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d9e:	4298      	cmp	r0, r3
 8005da0:	d139      	bne.n	8005e16 <TIM_DeInit+0xba>
 8005da2:	e02e      	b.n	8005e02 <TIM_DeInit+0xa6>
  {
    case TIM1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8005da4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005da8:	2101      	movs	r1, #1
 8005daa:	f7ff f8bf 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8005dae:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005db2:	e02d      	b.n	8005e10 <TIM_DeInit+0xb4>
      break; 
      
    case TIM2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8005db4:	2001      	movs	r0, #1
 8005db6:	2101      	movs	r1, #1
 8005db8:	f7ff f8c6 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8005dbc:	2001      	movs	r0, #1
 8005dbe:	e01c      	b.n	8005dfa <TIM_DeInit+0x9e>
      break;
 
    case TIM3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8005dc0:	2002      	movs	r0, #2
 8005dc2:	2101      	movs	r1, #1
 8005dc4:	f7ff f8c0 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8005dc8:	2002      	movs	r0, #2
 8005dca:	e016      	b.n	8005dfa <TIM_DeInit+0x9e>
      break;
 
    case TIM4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8005dcc:	2004      	movs	r0, #4
 8005dce:	2101      	movs	r1, #1
 8005dd0:	f7ff f8ba 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8005dd4:	2004      	movs	r0, #4
 8005dd6:	e010      	b.n	8005dfa <TIM_DeInit+0x9e>
      break;
      
    case TIM5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8005dd8:	2008      	movs	r0, #8
 8005dda:	2101      	movs	r1, #1
 8005ddc:	f7ff f8b4 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8005de0:	2008      	movs	r0, #8
 8005de2:	e00a      	b.n	8005dfa <TIM_DeInit+0x9e>
      break;
      
    case TIM6_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8005de4:	2010      	movs	r0, #16
 8005de6:	2101      	movs	r1, #1
 8005de8:	f7ff f8ae 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8005dec:	2010      	movs	r0, #16
 8005dee:	e004      	b.n	8005dfa <TIM_DeInit+0x9e>
      break;
      
    case TIM7_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8005df0:	2020      	movs	r0, #32
 8005df2:	2101      	movs	r1, #1
 8005df4:	f7ff f8a8 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8005df8:	2020      	movs	r0, #32
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	f7ff f8a4 	bl	8004f48 <RCC_APB1PeriphResetCmd>
 8005e00:	e009      	b.n	8005e16 <TIM_DeInit+0xba>
      break;
      
    case TIM8_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8005e02:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005e06:	2101      	movs	r1, #1
 8005e08:	f7ff f890 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8005e0c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005e10:	2100      	movs	r1, #0
 8005e12:	f7ff f88b 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      break; 
      
    default:
      break;
  }
}
 8005e16:	b003      	add	sp, #12
 8005e18:	bd00      	pop	{pc}
 8005e1a:	46c0      	nop			(mov r8, r8)
 8005e1c:	40000c00 	.word	0x40000c00
 8005e20:	40001400 	.word	0x40001400
 8005e24:	40012c00 	.word	0x40012c00

08005e28 <USART_StructInit>:
* Return         : None
*******************************************************************************/
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005e28:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005e2c:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005e2e:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005e32:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 8005e34:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 8005e36:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005e38:	f04f 030c 	mov.w	r3, #12	; 0xc
 8005e3c:	8143      	strh	r3, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005e3e:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005e42:	8183      	strh	r3, [r0, #12]
}
 8005e44:	4770      	bx	lr
 8005e46:	46c0      	nop			(mov r8, r8)

08005e48 <USART_ClockInit>:
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e48:	f8b1 c000 	ldrh.w	ip, [r1]
 8005e4c:	884b      	ldrh	r3, [r1, #2]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005e4e:	8a02      	ldrh	r2, [r0, #16]
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e50:	ea43 030c 	orr.w	r3, r3, ip
 8005e54:	f8b1 c004 	ldrh.w	ip, [r1, #4]
 8005e58:	88c9      	ldrh	r1, [r1, #6]
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005e5a:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e5e:	ea43 030c 	orr.w	r3, r3, ip
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005e62:	0412      	lsls	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e64:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));              
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= CR2_CLOCK_CLEAR_Mask;
 8005e66:	0c12      	lsrs	r2, r2, #16
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (u32)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;

  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 8005e68:	b29b      	uxth	r3, r3
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	8203      	strh	r3, [r0, #16]
}
 8005e6e:	4770      	bx	lr

08005e70 <USART_ClockStructInit>:
* Return         : None
*******************************************************************************/
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 8005e70:	f04f 0300 	mov.w	r3, #0	; 0x0
 8005e74:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 8005e76:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 8005e78:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 8005e7a:	80c3      	strh	r3, [r0, #6]
}
 8005e7c:	4770      	bx	lr
 8005e7e:	46c0      	nop			(mov r8, r8)

08005e80 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005e80:	b121      	cbz	r1, 8005e8c <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= CR1_UE_Set;
 8005e82:	8983      	ldrh	r3, [r0, #12]
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005e8a:	e004      	b.n	8005e96 <USART_Cmd+0x16>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= CR1_UE_Reset;
 8005e8c:	8983      	ldrh	r3, [r0, #12]
 8005e8e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005e92:	041b      	lsls	r3, r3, #16
 8005e94:	0c1b      	lsrs	r3, r3, #16
 8005e96:	8183      	strh	r3, [r0, #12]
  }
}
 8005e98:	4770      	bx	lr
 8005e9a:	46c0      	nop			(mov r8, r8)

08005e9c <USART_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  usartxbase = (*(u32*)&(USARTx));

  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8005e9c:	b2cb      	uxtb	r3, r1
 8005e9e:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005ea2:	f001 011f 	and.w	r1, r1, #31	; 0x1f
 8005ea6:	2301      	movs	r3, #1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005ea8:	b082      	sub	sp, #8
  usartreg = (((u8)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
 8005eaa:	fa13 f101 	lsls.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005eae:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
*                    This parameter can be: ENABLE or DISABLE.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_ITConfig(USART_TypeDef* USARTx, u16 USART_IT, FunctionalState NewState)
{
 8005eb2:	9001      	str	r0, [sp, #4]
  /* Get the interrupt position */
  itpos = USART_IT & IT_Mask;

  itmask = (((u32)0x01) << itpos);
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005eb4:	d101      	bne.n	8005eba <USART_ITConfig+0x1e>
  {
    usartxbase += 0x0C;
 8005eb6:	300c      	adds	r0, #12
 8005eb8:	e005      	b.n	8005ec6 <USART_ITConfig+0x2a>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8005eba:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
 8005ebe:	d101      	bne.n	8005ec4 <USART_ITConfig+0x28>
  {
    usartxbase += 0x10;
 8005ec0:	3010      	adds	r0, #16
 8005ec2:	e000      	b.n	8005ec6 <USART_ITConfig+0x2a>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005ec4:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8005ec6:	b112      	cbz	r2, 8005ece <USART_ITConfig+0x32>
  {
    *(vu32*)usartxbase  |= itmask;
 8005ec8:	6803      	ldr	r3, [r0, #0]
 8005eca:	430b      	orrs	r3, r1
 8005ecc:	e002      	b.n	8005ed4 <USART_ITConfig+0x38>
  }
  else
  {
    *(vu32*)usartxbase &= ~itmask;
 8005ece:	6803      	ldr	r3, [r0, #0]
 8005ed0:	ea23 0301 	bic.w	r3, r3, r1
 8005ed4:	6003      	str	r3, [r0, #0]
  }
}
 8005ed6:	b002      	add	sp, #8
 8005ed8:	4770      	bx	lr
 8005eda:	46c0      	nop			(mov r8, r8)

08005edc <USART_DMACmd>:
  /* Check the parameters */
  assert_param(IS_USART_1234_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005edc:	b122      	cbz	r2, 8005ee8 <USART_DMACmd+0xc>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005ede:	8a83      	ldrh	r3, [r0, #20]
 8005ee0:	b29b      	uxth	r3, r3
 8005ee2:	ea41 0303 	orr.w	r3, r1, r3
 8005ee6:	e003      	b.n	8005ef0 <USART_DMACmd+0x14>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (u16)~USART_DMAReq;
 8005ee8:	8a83      	ldrh	r3, [r0, #20]
 8005eea:	b29b      	uxth	r3, r3
 8005eec:	ea23 0301 	bic.w	r3, r3, r1
 8005ef0:	8283      	strh	r3, [r0, #20]
  }
}
 8005ef2:	4770      	bx	lr

08005ef4 <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= CR2_Address_Mask;
 8005ef4:	8a03      	ldrh	r3, [r0, #16]
 8005ef6:	f023 030f 	bic.w	r3, r3, #15	; 0xf
 8005efa:	041b      	lsls	r3, r3, #16
 8005efc:	0c1b      	lsrs	r3, r3, #16
 8005efe:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005f00:	8a03      	ldrh	r3, [r0, #16]
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	430b      	orrs	r3, r1
 8005f06:	8203      	strh	r3, [r0, #16]
}
 8005f08:	4770      	bx	lr
 8005f0a:	46c0      	nop			(mov r8, r8)

08005f0c <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= CR1_WAKE_Mask;
 8005f0c:	8983      	ldrh	r3, [r0, #12]
 8005f0e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005f12:	041b      	lsls	r3, r3, #16
 8005f14:	0c1b      	lsrs	r3, r3, #16
 8005f16:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8005f18:	8983      	ldrh	r3, [r0, #12]
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	4319      	orrs	r1, r3
 8005f1e:	8181      	strh	r1, [r0, #12]
}
 8005f20:	4770      	bx	lr
 8005f22:	46c0      	nop			(mov r8, r8)

08005f24 <USART_ReceiverWakeUpCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8005f24:	b121      	cbz	r1, 8005f30 <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= CR1_RWU_Set;
 8005f26:	8983      	ldrh	r3, [r0, #12]
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 8005f2e:	e004      	b.n	8005f3a <USART_ReceiverWakeUpCmd+0x16>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= CR1_RWU_Reset;
 8005f30:	8983      	ldrh	r3, [r0, #12]
 8005f32:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8005f36:	041b      	lsls	r3, r3, #16
 8005f38:	0c1b      	lsrs	r3, r3, #16
 8005f3a:	8183      	strh	r3, [r0, #12]
  }
}
 8005f3c:	4770      	bx	lr
 8005f3e:	46c0      	nop			(mov r8, r8)

08005f40 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= CR2_LBDL_Mask;
 8005f40:	8a03      	ldrh	r3, [r0, #16]
 8005f42:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005f46:	041b      	lsls	r3, r3, #16
 8005f48:	0c1b      	lsrs	r3, r3, #16
 8005f4a:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 8005f4c:	8a03      	ldrh	r3, [r0, #16]
 8005f4e:	b29b      	uxth	r3, r3
 8005f50:	4319      	orrs	r1, r3
 8005f52:	8201      	strh	r1, [r0, #16]
}
 8005f54:	4770      	bx	lr
 8005f56:	46c0      	nop			(mov r8, r8)

08005f58 <USART_LINCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005f58:	b121      	cbz	r1, 8005f64 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= CR2_LINEN_Set;
 8005f5a:	8a03      	ldrh	r3, [r0, #16]
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f62:	e004      	b.n	8005f6e <USART_LINCmd+0x16>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= CR2_LINEN_Reset;
 8005f64:	8a03      	ldrh	r3, [r0, #16]
 8005f66:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f6a:	041b      	lsls	r3, r3, #16
 8005f6c:	0c1b      	lsrs	r3, r3, #16
 8005f6e:	8203      	strh	r3, [r0, #16]
  }
}
 8005f70:	4770      	bx	lr
 8005f72:	46c0      	nop			(mov r8, r8)

08005f74 <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (u16)0x01FF);
 8005f74:	05c9      	lsls	r1, r1, #23
 8005f76:	0dc9      	lsrs	r1, r1, #23
 8005f78:	8081      	strh	r1, [r0, #4]
}
 8005f7a:	4770      	bx	lr

08005f7c <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (u16)(USARTx->DR & (u16)0x01FF);
 8005f7c:	8880      	ldrh	r0, [r0, #4]
 8005f7e:	05c0      	lsls	r0, r0, #23
 8005f80:	0dc0      	lsrs	r0, r0, #23
}
 8005f82:	4770      	bx	lr

08005f84 <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= CR1_SBK_Set;
 8005f84:	8983      	ldrh	r3, [r0, #12]
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	f043 0301 	orr.w	r3, r3, #1	; 0x1
 8005f8c:	8183      	strh	r3, [r0, #12]
}
 8005f8e:	4770      	bx	lr

08005f90 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= GTPR_LSB_Mask;
 8005f90:	8b03      	ldrh	r3, [r0, #24]
 8005f92:	b2db      	uxtb	r3, r3
 8005f94:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (u16)((u16)USART_GuardTime << 0x08);
 8005f96:	8b03      	ldrh	r3, [r0, #24]
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005f9e:	8303      	strh	r3, [r0, #24]
}
 8005fa0:	4770      	bx	lr
 8005fa2:	46c0      	nop			(mov r8, r8)

08005fa4 <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= GTPR_MSB_Mask;
 8005fa4:	8b03      	ldrh	r3, [r0, #24]
 8005fa6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8005faa:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 8005fac:	8b03      	ldrh	r3, [r0, #24]
 8005fae:	b29b      	uxth	r3, r3
 8005fb0:	430b      	orrs	r3, r1
 8005fb2:	8303      	strh	r3, [r0, #24]
}
 8005fb4:	4770      	bx	lr
 8005fb6:	46c0      	nop			(mov r8, r8)

08005fb8 <USART_SmartCardCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005fb8:	b121      	cbz	r1, 8005fc4 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= CR3_SCEN_Set;
 8005fba:	8a83      	ldrh	r3, [r0, #20]
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	f043 0320 	orr.w	r3, r3, #32	; 0x20
 8005fc2:	e004      	b.n	8005fce <USART_SmartCardCmd+0x16>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= CR3_SCEN_Reset;
 8005fc4:	8a83      	ldrh	r3, [r0, #20]
 8005fc6:	f023 0320 	bic.w	r3, r3, #32	; 0x20
 8005fca:	041b      	lsls	r3, r3, #16
 8005fcc:	0c1b      	lsrs	r3, r3, #16
 8005fce:	8283      	strh	r3, [r0, #20]
  }
}
 8005fd0:	4770      	bx	lr
 8005fd2:	46c0      	nop			(mov r8, r8)

08005fd4 <USART_SmartCardNACKCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_123_PERIPH(USARTx));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005fd4:	b121      	cbz	r1, 8005fe0 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= CR3_NACK_Set;
 8005fd6:	8a83      	ldrh	r3, [r0, #20]
 8005fd8:	b29b      	uxth	r3, r3
 8005fda:	f043 0310 	orr.w	r3, r3, #16	; 0x10
 8005fde:	e004      	b.n	8005fea <USART_SmartCardNACKCmd+0x16>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= CR3_NACK_Reset;
 8005fe0:	8a83      	ldrh	r3, [r0, #20]
 8005fe2:	f023 0310 	bic.w	r3, r3, #16	; 0x10
 8005fe6:	041b      	lsls	r3, r3, #16
 8005fe8:	0c1b      	lsrs	r3, r3, #16
 8005fea:	8283      	strh	r3, [r0, #20]
  }
}
 8005fec:	4770      	bx	lr
 8005fee:	46c0      	nop			(mov r8, r8)

08005ff0 <USART_HalfDuplexCmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005ff0:	b121      	cbz	r1, 8005ffc <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= CR3_HDSEL_Set;
 8005ff2:	8a83      	ldrh	r3, [r0, #20]
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	f043 0308 	orr.w	r3, r3, #8	; 0x8
 8005ffa:	e004      	b.n	8006006 <USART_HalfDuplexCmd+0x16>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= CR3_HDSEL_Reset;
 8005ffc:	8a83      	ldrh	r3, [r0, #20]
 8005ffe:	f023 0308 	bic.w	r3, r3, #8	; 0x8
 8006002:	041b      	lsls	r3, r3, #16
 8006004:	0c1b      	lsrs	r3, r3, #16
 8006006:	8283      	strh	r3, [r0, #20]
  }
}
 8006008:	4770      	bx	lr
 800600a:	46c0      	nop			(mov r8, r8)

0800600c <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= CR3_IRLP_Mask;
 800600c:	8a83      	ldrh	r3, [r0, #20]
 800600e:	f023 0304 	bic.w	r3, r3, #4	; 0x4
 8006012:	041b      	lsls	r3, r3, #16
 8006014:	0c1b      	lsrs	r3, r3, #16
 8006016:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8006018:	8a83      	ldrh	r3, [r0, #20]
 800601a:	b29b      	uxth	r3, r3
 800601c:	4319      	orrs	r1, r3
 800601e:	8281      	strh	r1, [r0, #20]
}
 8006020:	4770      	bx	lr
 8006022:	46c0      	nop			(mov r8, r8)

08006024 <USART_IrDACmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8006024:	b121      	cbz	r1, 8006030 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= CR3_IREN_Set;
 8006026:	8a83      	ldrh	r3, [r0, #20]
 8006028:	b29b      	uxth	r3, r3
 800602a:	f043 0302 	orr.w	r3, r3, #2	; 0x2
 800602e:	e004      	b.n	800603a <USART_IrDACmd+0x16>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= CR3_IREN_Reset;
 8006030:	8a83      	ldrh	r3, [r0, #20]
 8006032:	f023 0302 	bic.w	r3, r3, #2	; 0x2
 8006036:	041b      	lsls	r3, r3, #16
 8006038:	0c1b      	lsrs	r3, r3, #16
 800603a:	8283      	strh	r3, [r0, #20]
  }
}
 800603c:	4770      	bx	lr
 800603e:	46c0      	nop			(mov r8, r8)

08006040 <USART_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   

  if ((USARTx->SR & USART_FLAG) != (u16)RESET)
 8006040:	8803      	ldrh	r3, [r0, #0]
 8006042:	4219      	tst	r1, r3
 8006044:	bf0c      	ite	eq
 8006046:	2000      	moveq	r0, #0
 8006048:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800604a:	4770      	bx	lr

0800604c <USART_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CLEAR_FLAG(USART_FLAG));
  assert_param(IS_USART_PERIPH_FLAG(USARTx, USART_FLAG)); /* The CTS flag is not available for UART4 and UART5 */   
   
  USARTx->SR = (u16)~USART_FLAG;
 800604c:	ea6f 0101 	mvn.w	r1, r1
 8006050:	b289      	uxth	r1, r1
 8006052:	8001      	strh	r1, [r0, #0]
}
 8006054:	4770      	bx	lr
 8006056:	46c0      	nop			(mov r8, r8)

08006058 <USART_GetITStatus>:
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT));
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */  
  
  /* Get the USART register index */
  usartreg = (((u8)USART_IT) >> 0x05);
 8006058:	b2cb      	uxtb	r3, r1
 800605a:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
 800605e:	f001 021f 	and.w	r2, r1, #31	; 0x1f
 8006062:	2301      	movs	r3, #1
 8006064:	fa13 f202 	lsls.w	r2, r3, r2
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006068:	f1bc 0f01 	cmp.w	ip, #1	; 0x1
  {
    itmask &= USARTx->CR1;
 800606c:	bf08      	it	eq
 800606e:	8983      	ldrheq	r3, [r0, #12]
  /* Get the interrupt position */
  itmask = USART_IT & IT_Mask;

  itmask = (u32)0x01 << itmask;
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8006070:	d004      	beq.n	800607c <USART_GetITStatus+0x24>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8006072:	f1bc 0f02 	cmp.w	ip, #2	; 0x2
  {
    itmask &= USARTx->CR2;
 8006076:	bf0c      	ite	eq
 8006078:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 800607a:	8a83      	ldrhne	r3, [r0, #20]
 800607c:	b29b      	uxth	r3, r3
 800607e:	ea02 0c03 	and.w	ip, r2, r3
  }
  
  bitpos = USART_IT >> 0x08;

  bitpos = (u32)0x01 << bitpos;
 8006082:	0a0b      	lsrs	r3, r1, #8
 8006084:	2201      	movs	r2, #1
 8006086:	409a      	lsls	r2, r3
  bitpos &= USARTx->SR;
 8006088:	8803      	ldrh	r3, [r0, #0]
 800608a:	b29b      	uxth	r3, r3

  if ((itmask != (u16)RESET)&&(bitpos != (u16)RESET))
 800608c:	421a      	tst	r2, r3
 800608e:	bf0c      	ite	eq
 8006090:	2000      	moveq	r0, #0
 8006092:	2001      	movne	r0, #1
 8006094:	f1bc 0f00 	cmp.w	ip, #0	; 0x0
 8006098:	bf0c      	ite	eq
 800609a:	2000      	moveq	r0, #0
 800609c:	f000 0001 	andne.w	r0, r0, #1	; 0x1
  {
    bitstatus = RESET;
  }
  
  return bitstatus;  
}
 80060a0:	4770      	bx	lr
 80060a2:	46c0      	nop			(mov r8, r8)

080060a4 <USART_ClearITPendingBit>:
  assert_param(IS_USART_PERIPH_IT(USARTx, USART_IT)); /* The CTS interrupt is not available for UART4 and UART5 */
  
  bitpos = USART_IT >> 0x08;

  itmask = (u16)((u16)0x01 << bitpos);
  USARTx->SR = (u16)~itmask;
 80060a4:	0a09      	lsrs	r1, r1, #8
 80060a6:	2301      	movs	r3, #1
 80060a8:	408b      	lsls	r3, r1
 80060aa:	ea6f 0303 	mvn.w	r3, r3
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	8003      	strh	r3, [r0, #0]
}
 80060b2:	4770      	bx	lr

080060b4 <USART_Init>:
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80060b4:	8a03      	ldrh	r3, [r0, #16]
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80060b6:	88ca      	ldrh	r2, [r1, #6]
  usartxbase = (*(u32*)&USARTx);

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear STOP[13:12] bits */
  tmpreg &= CR2_STOP_CLEAR_Mask;
 80060b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80060bc:	041b      	lsls	r3, r3, #16
 80060be:	0c1b      	lsrs	r3, r3, #16
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (u32)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (u16)tmpreg;
 80060c0:	4313      	orrs	r3, r2
 80060c2:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80060c4:	8982      	ldrh	r2, [r0, #12]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80060c6:	b570      	push	{r4, r5, r6, lr}
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060c8:	890b      	ldrh	r3, [r1, #8]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80060ca:	460e      	mov	r6, r1
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060cc:	8889      	ldrh	r1, [r1, #4]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80060ce:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060d2:	430b      	orrs	r3, r1
 80060d4:	8971      	ldrh	r1, [r6, #10]
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80060d6:	f022 020c 	bic.w	r2, r2, #12	; 0xc
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060da:	430b      	orrs	r3, r1
  USARTx->CR2 = (u16)tmpreg;

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= CR1_CLEAR_Mask;
 80060dc:	0412      	lsls	r2, r2, #16
 80060de:	0c12      	lsrs	r2, r2, #16
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (u32)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (u16)tmpreg;
 80060e0:	b29b      	uxth	r3, r3
 80060e2:	4313      	orrs	r3, r2
 80060e4:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80060e6:	8a83      	ldrh	r3, [r0, #20]
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80060e8:	89b2      	ldrh	r2, [r6, #12]
  USARTx->CR1 = (u16)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
  /* Clear CTSE and RTSE bits */
  tmpreg &= CR3_CLEAR_Mask;
 80060ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060ee:	041b      	lsls	r3, r3, #16
 80060f0:	0c1b      	lsrs	r3, r3, #16
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80060f2:	b088      	sub	sp, #32
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80060f4:	4313      	orrs	r3, r2
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80060f6:	4605      	mov	r5, r0
  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;
 80060f8:	8283      	strh	r3, [r0, #20]
*                    specified USART peripheral.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80060fa:	9001      	str	r0, [sp, #4]
  assert_param(IS_USART_MODE(USART_InitStruct->USART_Mode));
  assert_param(IS_USART_HARDWARE_FLOW_CONTROL(USART_InitStruct->USART_HardwareFlowControl));
  /* The hardware flow control is available only for USART1, USART2 and USART3 */          
  assert_param(IS_USART_PERIPH_HFC(USARTx, USART_InitStruct->USART_HardwareFlowControl));
  
  usartxbase = (*(u32*)&USARTx);
 80060fc:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80060fe:	a803      	add	r0, sp, #12
 8006100:	f7fe fe8e 	bl	8004e20 <RCC_GetClocksFreq>
  if (usartxbase == USART1_BASE)
 8006104:	4b10      	ldr	r3, [pc, #64]	(8006148 <USART_Init+0x94>)
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006106:	4811      	ldr	r0, [pc, #68]	(800614c <USART_Init+0x98>)
  USARTx->CR3 = (u16)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
  if (usartxbase == USART1_BASE)
 8006108:	429d      	cmp	r5, r3
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800610a:	bf0c      	ite	eq
 800610c:	9b06      	ldreq	r3, [sp, #24]
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 800610e:	9b05      	ldrne	r3, [sp, #20]
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
 8006110:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8006114:	6833      	ldr	r3, [r6, #0]
 8006116:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	fbb1 f1f3 	udiv	r1, r1, r3
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006120:	fba1 2300 	umull	r2, r3, r1, r0

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 8006124:	2264      	movs	r2, #100
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }

  /* Determine the integer part */
  integerdivider = ((0x19 * apbclock) / (0x04 * (USART_InitStruct->USART_BaudRate)));
  tmpreg = (integerdivider / 0x64) << 0x04;
 8006126:	ea4f 1c53 	mov.w	ip, r3, lsr #5

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (0x64 * (tmpreg >> 0x04));
  tmpreg |= ((((fractionaldivider * 0x10) + 0x32) / 0x64)) & ((u8)0x0F);
 800612a:	fb0c 1212 	mls	r2, ip, r2, r1
 800612e:	0112      	lsls	r2, r2, #4
 8006130:	3232      	adds	r2, #50
 8006132:	fba2 2300 	umull	r2, r3, r2, r0
 8006136:	095b      	lsrs	r3, r3, #5
 8006138:	f003 030f 	and.w	r3, r3, #15	; 0xf

  /* Write to USART BRR */
  USARTx->BRR = (u16)tmpreg;
 800613c:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8006140:	b29b      	uxth	r3, r3
 8006142:	812b      	strh	r3, [r5, #8]
}
 8006144:	b008      	add	sp, #32
 8006146:	bd70      	pop	{r4, r5, r6, pc}
 8006148:	40013800 	.word	0x40013800
 800614c:	51eb851f 	.word	0x51eb851f

08006150 <USART_DeInit>:
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006150:	b500      	push	{lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006152:	4b22      	ldr	r3, [pc, #136]	(80061dc <USART_DeInit+0x8c>)
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006154:	b083      	sub	sp, #12
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 8006156:	4298      	cmp	r0, r3
*                     - USART1, USART2, USART3, UART4 or UART5.
* Output         : None
* Return         : None
*******************************************************************************/
void USART_DeInit(USART_TypeDef* USARTx)
{
 8006158:	9001      	str	r0, [sp, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  switch (*(u32*)&USARTx)
 800615a:	d02b      	beq.n	80061b4 <USART_DeInit+0x64>
 800615c:	d808      	bhi.n	8006170 <USART_DeInit+0x20>
 800615e:	f5a3 6300 	sub.w	r3, r3, #2048	; 0x800
 8006162:	4298      	cmp	r0, r3
 8006164:	d016      	beq.n	8006194 <USART_DeInit+0x44>
 8006166:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800616a:	4298      	cmp	r0, r3
 800616c:	d134      	bne.n	80061d8 <USART_DeInit+0x88>
 800616e:	e019      	b.n	80061a4 <USART_DeInit+0x54>
 8006170:	4b1b      	ldr	r3, [pc, #108]	(80061e0 <USART_DeInit+0x90>)
 8006172:	4298      	cmp	r0, r3
 8006174:	d026      	beq.n	80061c4 <USART_DeInit+0x74>
 8006176:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
 800617a:	4298      	cmp	r0, r3
 800617c:	d12c      	bne.n	80061d8 <USART_DeInit+0x88>
  {
    case USART1_BASE:
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 800617e:	2101      	movs	r1, #1
 8006180:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006184:	f7fe fed2 	bl	8004f2c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8006188:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800618c:	2100      	movs	r1, #0
 800618e:	f7fe fecd 	bl	8004f2c <RCC_APB2PeriphResetCmd>
 8006192:	e021      	b.n	80061d8 <USART_DeInit+0x88>
      break;

    case USART2_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 8006194:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006198:	2101      	movs	r1, #1
 800619a:	f7fe fed5 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 800619e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80061a2:	e016      	b.n	80061d2 <USART_DeInit+0x82>
      break;

    case USART3_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 80061a4:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80061a8:	2101      	movs	r1, #1
 80061aa:	f7fe fecd 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 80061ae:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80061b2:	e00e      	b.n	80061d2 <USART_DeInit+0x82>
      break;
    
    case UART4_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 80061b4:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80061b8:	2101      	movs	r1, #1
 80061ba:	f7fe fec5 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 80061be:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80061c2:	e006      	b.n	80061d2 <USART_DeInit+0x82>
      break;
    
    case UART5_BASE:
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 80061c4:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80061c8:	2101      	movs	r1, #1
 80061ca:	f7fe febd 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 80061ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80061d2:	2100      	movs	r1, #0
 80061d4:	f7fe feb8 	bl	8004f48 <RCC_APB1PeriphResetCmd>
      break;            

    default:
      break;
  }
}
 80061d8:	b003      	add	sp, #12
 80061da:	bd00      	pop	{pc}
 80061dc:	40004c00 	.word	0x40004c00
 80061e0:	40005000 	.word	0x40005000

080061e4 <__WFI>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFI: 
 
    WFI
 80061e4:	bf30      	wfi
    BX r14
 80061e6:	4770      	bx	lr

080061e8 <__WFE>:
; Return         : None
;******************************************************************************/
.thumb_func
__WFE:

    WFE
 80061e8:	bf20      	wfe
    BX r14
 80061ea:	4770      	bx	lr

080061ec <__SEV>:
; Return         : None
;******************************************************************************/
.thumb_func
__SEV:

    SEV
 80061ec:	bf40      	sev
    BX r14
 80061ee:	4770      	bx	lr

080061f0 <__ISB>:
; Return         : None
;******************************************************************************/
.thumb_func
__ISB:

    ISB
 80061f0:	f3bf 8f6f 	isb	sy
    BX r14
 80061f4:	4770      	bx	lr

080061f6 <__DSB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DSB:

    DSB
 80061f6:	f3bf 8f4f 	dsb	sy
    BX r14
 80061fa:	4770      	bx	lr

080061fc <__DMB>:
; Return         : None
;******************************************************************************/
.thumb_func
__DMB:

    DMB
 80061fc:	f3bf 8f5f 	dmb	sy
    BX r14
 8006200:	4770      	bx	lr

08006202 <__SVC>:
; Return         : None
;******************************************************************************/
.thumb_func
__SVC:

    SVC 0x01
 8006202:	df01      	svc	1
    BX r14
 8006204:	4770      	bx	lr

08006206 <__MRS_CONTROL>:
; Return         : - r4 : Cortex-M3 CONTROL register value.
;******************************************************************************/
.thumb_func
__MRS_CONTROL:

  MRS  r0,control
 8006206:	f3ef 8014 	mrs	r0, CONTROL
  BX r14
 800620a:	4770      	bx	lr

0800620c <__MSR_CONTROL>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_CONTROL:

  MSR control, r0
 800620c:	f380 8814 	msr	CONTROL, r0
  ISB
 8006210:	f3bf 8f6f 	isb	sy
  BX r14
 8006214:	4770      	bx	lr

08006216 <__MRS_PSP>:
; Return         : - r0 : Process Stack value.
;******************************************************************************/
.thumb_func
__MRS_PSP:

  MRS r0, psp
 8006216:	f3ef 8009 	mrs	r0, PSP
  BX r14
 800621a:	4770      	bx	lr

0800621c <__MSR_PSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_PSP:
 
    MSR psp,  r0      /* set Process Stack value*/
 800621c:	f380 8809 	msr	PSP, r0
    BX r14
 8006220:	4770      	bx	lr

08006222 <__MRS_MSP>:
; Return         : - r0 : Main Stack value.
;******************************************************************************/
.thumb_func
__MRS_MSP:

  MRS r0, msp
 8006222:	f3ef 8008 	mrs	r0, MSP
  BX r14
 8006226:	4770      	bx	lr

08006228 <__MSR_MSP>:
; Return         : None
;******************************************************************************/
.thumb_func
__MSR_MSP: 
 
    MSR msp, r0  /*; set Main Stack value*/
 8006228:	f380 8808 	msr	MSP, r0
    BX r14
 800622c:	4770      	bx	lr

0800622e <__SETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETPRIMASK:

  CPSID i
 800622e:	b672      	cpsid	i
  BX r14
 8006230:	4770      	bx	lr

08006232 <__RESETPRIMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETPRIMASK:

  CPSIE i
 8006232:	b662      	cpsie	i
  BX r14
 8006234:	4770      	bx	lr

08006236 <__SETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__SETFAULTMASK:

  CPSID f
 8006236:	b671      	cpsid	f
  BX r14
 8006238:	4770      	bx	lr

0800623a <__RESETFAULTMASK>:
; Return         : None
;******************************************************************************/
.thumb_func
__RESETFAULTMASK:

  CPSIE f
 800623a:	b661      	cpsie	f
  BX r14
 800623c:	4770      	bx	lr

0800623e <__BASEPRICONFIG>:
; Return         : None
;******************************************************************************/
.thumb_func
__BASEPRICONFIG:

  MSR basepri, r0
 800623e:	f380 8811 	msr	BASEPRI, r0
  BX r14
 8006242:	4770      	bx	lr

08006244 <__GetBASEPRI>:
; Return         : - r0 : Base Priority value 
;******************************************************************************/
.thumb_func
__GetBASEPRI:

  MRS r0, basepri_max
 8006244:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  BX r14
 8006248:	4770      	bx	lr

0800624a <__REV_HalfWord>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_HalfWord: 
 
  REV16 r0, r0
 800624a:	ba40      	rev16	r0, r0
  BX r14
 800624c:	4770      	bx	lr

0800624e <__REV_Word>:
; Return         : - r0 : holds tve variable value after byte reversing.
;******************************************************************************/
.thumb_func
__REV_Word: 
 
  REV r0, r0
 800624e:	ba00      	rev	r0, r0
  BX r14
 8006250:	4770      	bx	lr
	...

08006254 <Reset_Handler>:
* Input          :
* Output         :
* Return         :
*******************************************************************************/
void Reset_Handler(void)
{
 8006254:	f02d 0107 	bic.w	r1, sp, #7	; 0x7
 8006258:	4668      	mov	r0, sp
 800625a:	468d      	mov	sp, r1
 800625c:	b501      	push	{r0, lr}
 800625e:	2200      	movs	r2, #0

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8006260:	490c      	ldr	r1, [pc, #48]	(8006294 <Reset_Handler+0x40>)
 8006262:	f8df c034 	ldr.w	ip, [pc, #52]	; 8006298 <Reset_Handler+0x44>
    {
        *(pulDest++) = *(pulSrc++);
 8006266:	480d      	ldr	r0, [pc, #52]	(800629c <Reset_Handler+0x48>)
 8006268:	e002      	b.n	8006270 <Reset_Handler+0x1c>
 800626a:	5883      	ldr	r3, [r0, r2]
 800626c:	508b      	str	r3, [r1, r2]
 800626e:	3204      	adds	r2, #4

    //
    // Copy the data segment initializers from flash to SRAM.
    //
    pulSrc = &_sidata;
    for(pulDest = &_sdata; pulDest < &_edata; )
 8006270:	eb01 0302 	add.w	r3, r1, r2
 8006274:	4563      	cmp	r3, ip
 8006276:	d3f8      	bcc.n	800626a <Reset_Handler+0x16>
 8006278:	4b09      	ldr	r3, [pc, #36]	(80062a0 <Reset_Handler+0x4c>)
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 800627a:	490a      	ldr	r1, [pc, #40]	(80062a4 <Reset_Handler+0x50>)
    {
        *(pulDest++) = 0;
 800627c:	2200      	movs	r2, #0
 800627e:	e001      	b.n	8006284 <Reset_Handler+0x30>
 8006280:	f843 2b04 	str.w	r2, [r3], #4
    }

    //
    // Zero fill the bss segment.
    //
    for(pulDest = &_sbss; pulDest < &_ebss; )
 8006284:	428b      	cmp	r3, r1
 8006286:	d3fb      	bcc.n	8006280 <Reset_Handler+0x2c>
    }

    //
    // Call the application's entry point.
    //
    main();
 8006288:	f7fc ff72 	bl	8003170 <main>
}
 800628c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
 8006290:	4685      	mov	sp, r0
 8006292:	4770      	bx	lr
 8006294:	20000000 	.word	0x20000000
 8006298:	2000000c 	.word	0x2000000c
 800629c:	080062e4 	.word	0x080062e4
 80062a0:	2000000c 	.word	0x2000000c
 80062a4:	20000070 	.word	0x20000070

080062a8 <APBAHBPrescTable>:
 80062a8:	00000000 	.word	0x00000000
 80062ac:	04030201 	.word	0x04030201
 80062b0:	04030201 	.word	0x04030201
 80062b4:	09080706 	.word	0x09080706

080062b8 <ADCPrescTable>:
 80062b8:	08060402 	.word	0x08060402
 80062bc:	324d4954 	.word	0x324d4954
 80062c0:	52534920 	.word	0x52534920
 80062c4:	000d200a 	.word	0x000d200a
 80062c8:	4c454820 	.word	0x4c454820
 80062cc:	3a204f4c 	.word	0x3a204f4c
 80062d0:	000d0a29 	.word	0x000d0a29
 80062d4:	72617473 	.word	0x72617473
 80062d8:	676e6974 	.word	0x676e6974
 80062dc:	43444120 	.word	0x43444120
 80062e0:	00000d0a 	.word	0x00000d0a

Disassembly of section .data:

20000000 <Baudrate_DXL>:
20000000:	000f4240 	.word	0x000f4240

20000004 <Baudrate_PC>:
20000004:	0000e100 	.word	0x0000e100

20000008 <SCALE>:
20000008:	3f333333 	.word	0x3f333333

Disassembly of section .bss:

2000000c <_sbss>:
	...

2000000e <ADCres_buf>:
	...

20000024 <PC_RX_buff_index>:
20000024:	00000000 	.word	0x00000000

20000028 <PC_data_rdy>:
20000028:	00000000 	.word	0x00000000

2000002c <gwTimingDelay>:
2000002c:	00000000 	.word	0x00000000

20000030 <gw1msCounter>:
20000030:	00000000 	.word	0x00000000

20000034 <PC_RX_com_buf>:
	...

20000044 <DXL_RX_buff_index>:
20000044:	00000000 	.word	0x00000000

20000048 <DXL_TX_buff_index>:
20000048:	00000000 	.word	0x00000000

2000004c <DXL_RX_com_buf>:
	...

2000005b <DXL_TX_com_buf>:
	...

2000006c <old_speed>:
2000006c:	00000000 	.word	0x00000000

Disassembly of section ._usrstack:

20000070 <_susrstack>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	43434700 	movtmi	r4, #14080	; 0x3700
   4:	5728203a 	undefined
   8:	52416e69 	subpl	r6, r1, #1680	; 0x690
   c:	614d204d 	cmpvs	sp, sp, asr #32
  10:	20686372 	rsbcs	r6, r8, r2, ror r3
  14:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  18:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  1c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  20:	43434700 	movtmi	r4, #14080	; 0x3700
  24:	5728203a 	undefined
  28:	52416e69 	subpl	r6, r1, #1680	; 0x690
  2c:	614d204d 	cmpvs	sp, sp, asr #32
  30:	20686372 	rsbcs	r6, r8, r2, ror r3
  34:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  38:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  3c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  40:	43434700 	movtmi	r4, #14080	; 0x3700
  44:	5728203a 	undefined
  48:	52416e69 	subpl	r6, r1, #1680	; 0x690
  4c:	614d204d 	cmpvs	sp, sp, asr #32
  50:	20686372 	rsbcs	r6, r8, r2, ror r3
  54:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  58:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  5c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  60:	43434700 	movtmi	r4, #14080	; 0x3700
  64:	5728203a 	undefined
  68:	52416e69 	subpl	r6, r1, #1680	; 0x690
  6c:	614d204d 	cmpvs	sp, sp, asr #32
  70:	20686372 	rsbcs	r6, r8, r2, ror r3
  74:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  78:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  7c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  80:	43434700 	movtmi	r4, #14080	; 0x3700
  84:	5728203a 	undefined
  88:	52416e69 	subpl	r6, r1, #1680	; 0x690
  8c:	614d204d 	cmpvs	sp, sp, asr #32
  90:	20686372 	rsbcs	r6, r8, r2, ror r3
  94:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  98:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  9c:	00302e33 	eorseq	r2, r0, r3, lsr lr
  a0:	43434700 	movtmi	r4, #14080	; 0x3700
  a4:	5728203a 	undefined
  a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ac:	614d204d 	cmpvs	sp, sp, asr #32
  b0:	20686372 	rsbcs	r6, r8, r2, ror r3
  b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  c0:	43434700 	movtmi	r4, #14080	; 0x3700
  c4:	5728203a 	undefined
  c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  cc:	614d204d 	cmpvs	sp, sp, asr #32
  d0:	20686372 	rsbcs	r6, r8, r2, ror r3
  d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
  e0:	43434700 	movtmi	r4, #14080	; 0x3700
  e4:	5728203a 	undefined
  e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
  ec:	614d204d 	cmpvs	sp, sp, asr #32
  f0:	20686372 	rsbcs	r6, r8, r2, ror r3
  f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
  f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 100:	43434700 	movtmi	r4, #14080	; 0x3700
 104:	5728203a 	undefined
 108:	52416e69 	subpl	r6, r1, #1680	; 0x690
 10c:	614d204d 	cmpvs	sp, sp, asr #32
 110:	20686372 	rsbcs	r6, r8, r2, ror r3
 114:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 118:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 11c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 120:	43434700 	movtmi	r4, #14080	; 0x3700
 124:	5728203a 	undefined
 128:	52416e69 	subpl	r6, r1, #1680	; 0x690
 12c:	614d204d 	cmpvs	sp, sp, asr #32
 130:	20686372 	rsbcs	r6, r8, r2, ror r3
 134:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 138:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 13c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 140:	43434700 	movtmi	r4, #14080	; 0x3700
 144:	5728203a 	undefined
 148:	52416e69 	subpl	r6, r1, #1680	; 0x690
 14c:	614d204d 	cmpvs	sp, sp, asr #32
 150:	20686372 	rsbcs	r6, r8, r2, ror r3
 154:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 158:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 15c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 160:	43434700 	movtmi	r4, #14080	; 0x3700
 164:	5728203a 	undefined
 168:	52416e69 	subpl	r6, r1, #1680	; 0x690
 16c:	614d204d 	cmpvs	sp, sp, asr #32
 170:	20686372 	rsbcs	r6, r8, r2, ror r3
 174:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 178:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 17c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 180:	43434700 	movtmi	r4, #14080	; 0x3700
 184:	5728203a 	undefined
 188:	52416e69 	subpl	r6, r1, #1680	; 0x690
 18c:	614d204d 	cmpvs	sp, sp, asr #32
 190:	20686372 	rsbcs	r6, r8, r2, ror r3
 194:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 198:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 19c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1a0:	43434700 	movtmi	r4, #14080	; 0x3700
 1a4:	5728203a 	undefined
 1a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ac:	614d204d 	cmpvs	sp, sp, asr #32
 1b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1c0:	43434700 	movtmi	r4, #14080	; 0x3700
 1c4:	5728203a 	undefined
 1c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1cc:	614d204d 	cmpvs	sp, sp, asr #32
 1d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 1e0:	43434700 	movtmi	r4, #14080	; 0x3700
 1e4:	5728203a 	undefined
 1e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 1ec:	614d204d 	cmpvs	sp, sp, asr #32
 1f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 1f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 1f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 1fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 200:	43434700 	movtmi	r4, #14080	; 0x3700
 204:	5728203a 	undefined
 208:	52416e69 	subpl	r6, r1, #1680	; 0x690
 20c:	614d204d 	cmpvs	sp, sp, asr #32
 210:	20686372 	rsbcs	r6, r8, r2, ror r3
 214:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 218:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 21c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 220:	43434700 	movtmi	r4, #14080	; 0x3700
 224:	5728203a 	undefined
 228:	52416e69 	subpl	r6, r1, #1680	; 0x690
 22c:	614d204d 	cmpvs	sp, sp, asr #32
 230:	20686372 	rsbcs	r6, r8, r2, ror r3
 234:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 238:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 23c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 240:	43434700 	movtmi	r4, #14080	; 0x3700
 244:	5728203a 	undefined
 248:	52416e69 	subpl	r6, r1, #1680	; 0x690
 24c:	614d204d 	cmpvs	sp, sp, asr #32
 250:	20686372 	rsbcs	r6, r8, r2, ror r3
 254:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 258:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 25c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 260:	43434700 	movtmi	r4, #14080	; 0x3700
 264:	5728203a 	undefined
 268:	52416e69 	subpl	r6, r1, #1680	; 0x690
 26c:	614d204d 	cmpvs	sp, sp, asr #32
 270:	20686372 	rsbcs	r6, r8, r2, ror r3
 274:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 278:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 27c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 280:	43434700 	movtmi	r4, #14080	; 0x3700
 284:	5728203a 	undefined
 288:	52416e69 	subpl	r6, r1, #1680	; 0x690
 28c:	614d204d 	cmpvs	sp, sp, asr #32
 290:	20686372 	rsbcs	r6, r8, r2, ror r3
 294:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 298:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 29c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2a0:	43434700 	movtmi	r4, #14080	; 0x3700
 2a4:	5728203a 	undefined
 2a8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ac:	614d204d 	cmpvs	sp, sp, asr #32
 2b0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2b4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2b8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2bc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2c0:	43434700 	movtmi	r4, #14080	; 0x3700
 2c4:	5728203a 	undefined
 2c8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2cc:	614d204d 	cmpvs	sp, sp, asr #32
 2d0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2d4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2d8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2dc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 2e0:	43434700 	movtmi	r4, #14080	; 0x3700
 2e4:	5728203a 	undefined
 2e8:	52416e69 	subpl	r6, r1, #1680	; 0x690
 2ec:	614d204d 	cmpvs	sp, sp, asr #32
 2f0:	20686372 	rsbcs	r6, r8, r2, ror r3
 2f4:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 2f8:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 2fc:	00302e33 	eorseq	r2, r0, r3, lsr lr
 300:	43434700 	movtmi	r4, #14080	; 0x3700
 304:	5728203a 	undefined
 308:	52416e69 	subpl	r6, r1, #1680	; 0x690
 30c:	614d204d 	cmpvs	sp, sp, asr #32
 310:	20686372 	rsbcs	r6, r8, r2, ror r3
 314:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 318:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 31c:	00302e33 	eorseq	r2, r0, r3, lsr lr
 320:	43434700 	movtmi	r4, #14080	; 0x3700
 324:	5728203a 	undefined
 328:	52416e69 	subpl	r6, r1, #1680	; 0x690
 32c:	614d204d 	cmpvs	sp, sp, asr #32
 330:	20686372 	rsbcs	r6, r8, r2, ror r3
 334:	38303032 	ldmdacc	r0!, {r1, r4, r5, ip, sp}
 338:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
 33c:	00302e33 	eorseq	r2, r0, r3, lsr lr

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	00000024 	andeq	r0, r0, r4, lsr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
	...
  14:	0000000c 	andeq	r0, r0, ip
  18:	00000000 	andeq	r0, r0, r0
  1c:	0000000c 	andeq	r0, r0, ip
	...
  28:	0000001c 	andeq	r0, r0, ip, lsl r0
  2c:	004d0002 	subeq	r0, sp, r2
  30:	00040000 	andeq	r0, r4, r0
	...
  3c:	00000104 	andeq	r0, r0, r4, lsl #2
	...
  48:	0000001c 	andeq	r0, r0, ip, lsl r0
  4c:	00d10002 	sbcseq	r0, r1, r2
  50:	00040000 	andeq	r0, r4, r0
  54:	00000000 	andeq	r0, r0, r0
  58:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
  5c:	0000013c 	andeq	r0, r0, ip, lsr r1
	...
  68:	0000001c 	andeq	r0, r0, ip, lsl r0
  6c:	05450002 	strbeq	r0, [r5, #-2]
  70:	00040000 	andeq	r0, r4, r0
  74:	00000000 	andeq	r0, r0, r0
  78:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
  7c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
  88:	0000001c 	andeq	r0, r0, ip, lsl r0
  8c:	0af10002 	beq	ffc4009c <SCS_BASE+0x1fc3209c>
  90:	00040000 	andeq	r0, r4, r0
  94:	00000000 	andeq	r0, r0, r0
  98:	080033a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, sp}
  9c:	00000210 	andeq	r0, r0, r0, lsl r2
	...
  a8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ac:	10190002 	andsne	r0, r9, r2
  b0:	00040000 	andeq	r0, r4, r0
  b4:	00000000 	andeq	r0, r0, r0
  b8:	080035b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip, sp}
  bc:	0000015c 	andeq	r0, r0, ip, asr r1
	...
  c8:	0000001c 	andeq	r0, r0, ip, lsl r0
  cc:	13c40002 	bicne	r0, r4, #2	; 0x2
  d0:	00040000 	andeq	r0, r4, r0
  d4:	00000000 	andeq	r0, r0, r0
  d8:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
  dc:	000001ec 	andeq	r0, r0, ip, ror #3
	...
  e8:	0000001c 	andeq	r0, r0, ip, lsl r0
  ec:	17e20002 	strbne	r0, [r2, r2]!
  f0:	00040000 	andeq	r0, r4, r0
  f4:	00000000 	andeq	r0, r0, r0
  f8:	080038fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, fp, ip, sp}
  fc:	000000ec 	andeq	r0, r0, ip, ror #1
	...
 108:	0000001c 	andeq	r0, r0, ip, lsl r0
 10c:	194b0002 	stmdbne	fp, {r1}^
 110:	00040000 	andeq	r0, r4, r0
 114:	00000000 	andeq	r0, r0, r0
 118:	080039e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, ip, sp}
 11c:	000002c8 	andeq	r0, r0, r8, asr #5
	...
 128:	0000001c 	andeq	r0, r0, ip, lsl r0
 12c:	1c3c0002 	ldcne	0, cr0, [ip], #-8
 130:	00040000 	andeq	r0, r4, r0
 134:	00000000 	andeq	r0, r0, r0
 138:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
 13c:	00000394 	muleq	r0, r4, r3
	...
 148:	0000001c 	andeq	r0, r0, ip, lsl r0
 14c:	275b0002 	ldrbcs	r0, [fp, -r2]
 150:	00040000 	andeq	r0, r4, r0
 154:	00000000 	andeq	r0, r0, r0
 158:	08004044 	stmdaeq	r0, {r2, r6, lr}
 15c:	00000528 	andeq	r0, r0, r8, lsr #10
	...
 168:	0000001c 	andeq	r0, r0, ip, lsl r0
 16c:	2e950002 	cdpcs	0, 9, cr0, cr5, cr2, {0}
 170:	00040000 	andeq	r0, r4, r0
 174:	00000000 	andeq	r0, r0, r0
 178:	0800456c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, lr}
 17c:	00000288 	andeq	r0, r0, r8, lsl #5
	...
 188:	0000001c 	andeq	r0, r0, ip, lsl r0
 18c:	34dd0002 	ldrbcc	r0, [sp], #2
 190:	00040000 	andeq	r0, r4, r0
 194:	00000000 	andeq	r0, r0, r0
 198:	080047f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, lr}
 19c:	00000384 	andeq	r0, r0, r4, lsl #7
	...
 1a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ac:	3dc40002 	stclcc	0, cr0, [r4, #8]
 1b0:	00040000 	andeq	r0, r4, r0
 1b4:	00000000 	andeq	r0, r0, r0
 1b8:	08004b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, lr}
 1bc:	000000e0 	andeq	r0, r0, r0, ror #1
	...
 1c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1cc:	400b0002 	andmi	r0, fp, r2
 1d0:	00040000 	andeq	r0, r4, r0
 1d4:	00000000 	andeq	r0, r0, r0
 1d8:	08004c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, lr}
 1dc:	000003a4 	andeq	r0, r0, r4, lsr #7
	...
 1e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 1ec:	48c80002 	stmiami	r8, {r1}^
 1f0:	00040000 	andeq	r0, r4, r0
 1f4:	00000000 	andeq	r0, r0, r0
 1f8:	08004ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1fc:	000000a4 	andeq	r0, r0, r4, lsr #1
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	4ab70002 	bmi	fedc021c <SCS_BASE+0x1edb221c>
 210:	00040000 	andeq	r0, r4, r0
 214:	00000000 	andeq	r0, r0, r0
 218:	080050a0 	stmdaeq	r0, {r5, r7, ip, lr}
 21c:	00000d88 	andeq	r0, r0, r8, lsl #27
	...
 228:	0000001c 	andeq	r0, r0, ip, lsl r0
 22c:	6c000002 	stcvs	0, cr0, [r0], {2}
 230:	00040000 	andeq	r0, r4, r0
 234:	00000000 	andeq	r0, r0, r0
 238:	08005e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, ip, lr}
 23c:	000003bc 	strheq	r0, [r0], -ip
	...
 248:	0000001c 	andeq	r0, r0, ip, lsl r0
 24c:	75500002 	ldrbvc	r0, [r0, #-2]
 250:	00040000 	andeq	r0, r4, r0
 254:	00000000 	andeq	r0, r0, r0
 258:	080061e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sp, lr}
 25c:	0000006e 	andeq	r0, r0, lr, rrx
	...
 268:	0000001c 	andeq	r0, r0, ip, lsl r0
 26c:	75e10002 	strbvc	r0, [r1, #2]!
 270:	00040000 	andeq	r0, r4, r0
 274:	00000000 	andeq	r0, r0, r0
 278:	08006254 	stmdaeq	r0, {r2, r4, r6, r9, sp, lr}
 27c:	00000054 	andeq	r0, r0, r4, asr r0
	...
 288:	0000001c 	andeq	r0, r0, ip, lsl r0
 28c:	76e70002 	strbtvc	r0, [r7], r2
 290:	00040000 	andeq	r0, r4, r0
	...
 29c:	00000028 	andeq	r0, r0, r8, lsr #32
	...
 2a8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ac:	77ac0002 	strvc	r0, [ip, r2]!
 2b0:	00040000 	andeq	r0, r4, r0
	...
 2bc:	00000030 	andeq	r0, r0, r0, lsr r0
	...
 2c8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2cc:	8a200002 	bhi	8002dc <__Stack_Size+0x7ffedc>
 2d0:	00040000 	andeq	r0, r4, r0
	...
 2dc:	000000c8 	andeq	r0, r0, r8, asr #1
	...
 2e8:	0000001c 	andeq	r0, r0, ip, lsl r0
 2ec:	8b660002 	blhi	19802fc <__Stack_Size+0x197fefc>
 2f0:	00040000 	andeq	r0, r4, r0
	...
 2fc:	000000d0 	ldrdeq	r0, [r0], -r0
	...
 308:	0000001c 	andeq	r0, r0, ip, lsl r0
 30c:	8c790002 	ldclhi	0, cr0, [r9], #-8
 310:	00040000 	andeq	r0, r4, r0
	...
 31c:	0000009c 	muleq	r0, ip, r0
	...
 328:	0000001c 	andeq	r0, r0, ip, lsl r0
 32c:	961e0002 	ldrls	r0, [lr], -r2
 330:	00040000 	andeq	r0, r4, r0
	...
 33c:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
 348:	00000024 	andeq	r0, r0, r4, lsr #32
 34c:	9fd00002 	svcls	0x00d00002
 350:	00040000 	andeq	r0, r4, r0
	...
 35c:	0000000c 	andeq	r0, r0, ip
 360:	00000000 	andeq	r0, r0, r0
 364:	0000000c 	andeq	r0, r0, ip
	...

Disassembly of section .debug_pubnames:

00000000 <.debug_pubnames>:
       0:	00000079 	andeq	r0, r0, r9, ror r0
       4:	00d10002 	sbcseq	r0, r1, r2
       8:	04740000 	ldrbteq	r0, [r4]
       c:	03660000 	cmneq	r6, #0	; 0x0
      10:	5f5f0000 	svcpl	0x005f0000
      14:	5f525349 	svcpl	0x00525349
      18:	414c4544 	cmpmi	ip, r4, asr #10
      1c:	03790059 	cmneq	r9, #89	; 0x59
      20:	5f5f0000 	svcpl	0x005f0000
      24:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
      28:	5253495f 	subspl	r4, r3, #1556480	; 0x17c000
      2c:	00038d00 	andeq	r8, r3, r0, lsl #26
      30:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      34:	0402006e 	streq	r0, [r2], #-110
      38:	61420000 	cmpvs	r2, r0
      3c:	61726475 	cmnvs	r2, r5, ror r4
      40:	445f6574 	ldrbmi	r6, [pc], #1396	; 48 <_Minimum_Stack_Size-0xb8>
      44:	14004c58 	strne	r4, [r0], #-3160
      48:	42000004 	andmi	r0, r0, #4	; 0x4
      4c:	72647561 	rsbvc	r7, r4, #406847488	; 0x18400000
      50:	5f657461 	svcpl	0x00657461
      54:	36004350 	undefined
      58:	41000004 	tstmi	r0, r4
      5c:	65724344 	ldrbvs	r4, [r2, #-836]!
      60:	75625f73 	strbvc	r5, [r2, #-3955]!
      64:	04480066 	strbeq	r0, [r8], #-102
      68:	69640000 	stmdbvs	r4!, {}^
      6c:	5a006666 	bpl	19a0c <__Stack_Size+0x1960c>
      70:	53000004 	movwpl	r0, #4	; 0x4
      74:	454c4143 	strbmi	r4, [ip, #-323]
      78:	00000000 	andeq	r0, r0, r0
      7c:	00063800 	andeq	r3, r6, r0, lsl #16
      80:	45000200 	strmi	r0, [r0, #-512]
      84:	ac000005 	stcge	0, cr0, [r0], {5}
      88:	52000005 	andpl	r0, r0, #5	; 0x5
      8c:	4e000000 	cdpmi	0, 0, cr0, cr0, cr0, {0}
      90:	7845494d 	stmdavc	r5, {r0, r2, r3, r6, r8, fp, lr}^
      94:	74706563 	ldrbtvc	r6, [r0], #-1379
      98:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      9c:	00000065 	andeq	r0, r0, r5, rrx
      a0:	64726148 	ldrbtvs	r6, [r2], #-328
      a4:	6c756146 	ldfvse	f6, [r5], #-280
      a8:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
      ac:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
      b0:	78006e6f 	stmdavc	r0, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}
      b4:	4d000000 	stcmi	0, cr0, [r0]
      b8:	614d6d65 	cmpvs	sp, r5, ror #26
      bc:	6567616e 	strbvs	r6, [r7, #-366]!
      c0:	65637845 	strbvs	r7, [r3, #-2117]!
      c4:	6f697470 	svcvs	0x00697470
      c8:	008b006e 	addeq	r0, fp, lr, rrx
      cc:	75420000 	strbvc	r0, [r2]
      d0:	75614673 	strbvc	r4, [r1, #-1651]!
      d4:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
      d8:	74706563 	ldrbtvc	r6, [r0], #-1379
      dc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      e0:	0000009e 	muleq	r0, lr, r0
      e4:	67617355 	undefined
      e8:	75614665 	strbvc	r4, [r1, #-1637]!
      ec:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
      f0:	74706563 	ldrbtvc	r6, [r0], #-1379
      f4:	006e6f69 	rsbeq	r6, lr, r9, ror #30
      f8:	000000b1 	strheq	r0, [r0], -r1
      fc:	75626544 	strbvc	r6, [r2, #-1348]!
     100:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     104:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
     108:	0000c400 	andeq	ip, r0, r0, lsl #8
     10c:	43565300 	cmpmi	r6, #0	; 0x0
     110:	646e6148 	strbtvs	r6, [lr], #-328
     114:	0072656c 	rsbseq	r6, r2, ip, ror #10
     118:	000000d7 	ldrdeq	r0, [r0], -r7
     11c:	646e6550 	strbtvs	r6, [lr], #-1360
     120:	00435653 	subeq	r5, r3, r3, asr r6
     124:	000000ea 	andeq	r0, r0, sl, ror #1
     128:	47445757 	smlsldmi	r5, r4, r7, r7
     12c:	5152495f 	cmppl	r2, pc, asr r9
     130:	646e6148 	strbtvs	r6, [lr], #-328
     134:	0072656c 	rsbseq	r6, r2, ip, ror #10
     138:	000000fd 	strdeq	r0, [r0], -sp
     13c:	5f445650 	svcpl	0x00445650
     140:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     144:	6c646e61 	stclvs	14, cr6, [r4], #-388
     148:	10007265 	andne	r7, r0, r5, ror #4
     14c:	54000001 	strpl	r0, [r0], #-1
     150:	45504d41 	ldrbmi	r4, [r0, #-3393]
     154:	52495f52 	subpl	r5, r9, #328	; 0x148
     158:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     15c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     160:	00012300 	andeq	r2, r1, r0, lsl #6
     164:	43545200 	cmpmi	r4, #0	; 0x0
     168:	5152495f 	cmppl	r2, pc, asr r9
     16c:	646e6148 	strbtvs	r6, [lr], #-328
     170:	0072656c 	rsbseq	r6, r2, ip, ror #10
     174:	00000136 	andeq	r0, r0, r6, lsr r1
     178:	53414c46 	movtpl	r4, #7238	; 0x1c46
     17c:	52495f48 	subpl	r5, r9, #288	; 0x120
     180:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     184:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     188:	00014900 	andeq	r4, r1, r0, lsl #18
     18c:	43435200 	movtmi	r5, #12800	; 0x3200
     190:	5152495f 	cmppl	r2, pc, asr r9
     194:	646e6148 	strbtvs	r6, [lr], #-328
     198:	0072656c 	rsbseq	r6, r2, ip, ror #10
     19c:	0000015c 	andeq	r0, r0, ip, asr r1
     1a0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     1a4:	52495f30 	subpl	r5, r9, #192	; 0xc0
     1a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     1ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     1b0:	00016f00 	andeq	r6, r1, r0, lsl #30
     1b4:	54584500 	ldrbpl	r4, [r8], #-1280
     1b8:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     1bc:	61485152 	cmpvs	r8, r2, asr r1
     1c0:	656c646e 	strbvs	r6, [ip, #-1134]!
     1c4:	01820072 	orreq	r0, r2, r2, ror r0
     1c8:	58450000 	stmdapl	r5, {}^
     1cc:	5f324954 	svcpl	0x00324954
     1d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     1d4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     1d8:	95007265 	strls	r7, [r0, #-613]
     1dc:	45000001 	strmi	r0, [r0, #-1]
     1e0:	33495458 	movtcc	r5, #37976	; 0x9458
     1e4:	5152495f 	cmppl	r2, pc, asr r9
     1e8:	646e6148 	strbtvs	r6, [lr], #-328
     1ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
     1f0:	000001a8 	andeq	r0, r0, r8, lsr #3
     1f4:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     1f8:	52495f34 	subpl	r5, r9, #208	; 0xd0
     1fc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     200:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     204:	0001bc00 	andeq	fp, r1, r0, lsl #24
     208:	414d4400 	cmpmi	sp, r0, lsl #8
     20c:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     210:	656e6e61 	strbvs	r6, [lr, #-3681]!
     214:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     218:	61485152 	cmpvs	r8, r2, asr r1
     21c:	656c646e 	strbvs	r6, [ip, #-1134]!
     220:	01d00072 	bicseq	r0, r0, r2, ror r0
     224:	4d440000 	stclmi	0, cr0, [r4]
     228:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     22c:	6e6e6168 	powvsez	f6, f6, #0.0
     230:	5f326c65 	svcpl	0x00326c65
     234:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     238:	6c646e61 	stclvs	14, cr6, [r4], #-388
     23c:	e4007265 	str	r7, [r0], #-613
     240:	44000001 	strmi	r0, [r0], #-1
     244:	5f31414d 	svcpl	0x0031414d
     248:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     24c:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
     250:	5152495f 	cmppl	r2, pc, asr r9
     254:	646e6148 	strbtvs	r6, [lr], #-328
     258:	0072656c 	rsbseq	r6, r2, ip, ror #10
     25c:	000001f8 	strdeq	r0, [r0], -r8
     260:	31414d44 	cmpcc	r1, r4, asr #26
     264:	6168435f 	cmnvs	r8, pc, asr r3
     268:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     26c:	52495f34 	subpl	r5, r9, #208	; 0xd0
     270:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     274:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     278:	00020c00 	andeq	r0, r2, r0, lsl #24
     27c:	414d4400 	cmpmi	sp, r0, lsl #8
     280:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     284:	656e6e61 	strbvs	r6, [lr, #-3681]!
     288:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^
     28c:	61485152 	cmpvs	r8, r2, asr r1
     290:	656c646e 	strbvs	r6, [ip, #-1134]!
     294:	02200072 	eoreq	r0, r0, #114	; 0x72
     298:	4d440000 	stclmi	0, cr0, [r4]
     29c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     2a0:	6e6e6168 	powvsez	f6, f6, #0.0
     2a4:	5f366c65 	svcpl	0x00366c65
     2a8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2ac:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2b0:	34007265 	strcc	r7, [r0], #-613
     2b4:	44000002 	strmi	r0, [r0], #-2
     2b8:	5f31414d 	svcpl	0x0031414d
     2bc:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     2c0:	376c656e 	strbcc	r6, [ip, -lr, ror #10]!
     2c4:	5152495f 	cmppl	r2, pc, asr r9
     2c8:	646e6148 	strbtvs	r6, [lr], #-328
     2cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2d0:	00000248 	andeq	r0, r0, r8, asr #4
     2d4:	31434441 	cmpcc	r3, r1, asr #8
     2d8:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     2dc:	61485152 	cmpvs	r8, r2, asr r1
     2e0:	656c646e 	strbvs	r6, [ip, #-1134]!
     2e4:	025c0072 	subseq	r0, ip, #114	; 0x72
     2e8:	53550000 	cmppl	r5, #0	; 0x0
     2ec:	50485f42 	subpl	r5, r8, r2, asr #30
     2f0:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
     2f4:	5f58545f 	svcpl	0x0058545f
     2f8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2fc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     300:	70007265 	andvc	r7, r0, r5, ror #4
     304:	55000002 	strpl	r0, [r0, #-2]
     308:	4c5f4253 	lfmmi	f4, 2, [pc], {83}
     30c:	41435f50 	cmpmi	r3, r0, asr pc
     310:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     314:	52495f30 	subpl	r5, r9, #192	; 0xc0
     318:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     31c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     320:	00028400 	andeq	r8, r2, r0, lsl #8
     324:	4e414300 	cdpmi	3, 4, cr4, cr1, cr0, {0}
     328:	3158525f 	cmpcc	r8, pc, asr r2
     32c:	5152495f 	cmppl	r2, pc, asr r9
     330:	646e6148 	strbtvs	r6, [lr], #-328
     334:	0072656c 	rsbseq	r6, r2, ip, ror #10
     338:	00000298 	muleq	r0, r8, r2
     33c:	5f4e4143 	svcpl	0x004e4143
     340:	5f454353 	svcpl	0x00454353
     344:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     348:	6c646e61 	stclvs	14, cr6, [r4], #-388
     34c:	ac007265 	sfmge	f7, 4, [r0], {101}
     350:	45000002 	strmi	r0, [r0, #-2]
     354:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
     358:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     35c:	61485152 	cmpvs	r8, r2, asr r1
     360:	656c646e 	strbvs	r6, [ip, #-1134]!
     364:	02c00072 	sbceq	r0, r0, #114	; 0x72
     368:	49540000 	ldmdbmi	r4, {}^
     36c:	425f314d 	subsmi	r3, pc, #1073741843	; 0x40000013
     370:	495f4b52 	ldmdbmi	pc, {r1, r4, r6, r8, r9, fp, lr}^
     374:	61485152 	cmpvs	r8, r2, asr r1
     378:	656c646e 	strbvs	r6, [ip, #-1134]!
     37c:	02d40072 	sbcseq	r0, r4, #114	; 0x72
     380:	49540000 	ldmdbmi	r4, {}^
     384:	555f314d 	ldrbpl	r3, [pc, #-333]	; 23f <_Minimum_Stack_Size+0x13f>
     388:	52495f50 	subpl	r5, r9, #320	; 0x140
     38c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     390:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     394:	0002e800 	andeq	lr, r2, r0, lsl #16
     398:	4d495400 	cfstrdmi	mvd5, [r9]
     39c:	52545f31 	subspl	r5, r4, #196	; 0xc4
     3a0:	4f435f47 	svcmi	0x00435f47
     3a4:	52495f4d 	subpl	r5, r9, #308	; 0x134
     3a8:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3ac:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3b0:	0002fc00 	andeq	pc, r2, r0, lsl #24
     3b4:	4d495400 	cfstrdmi	mvd5, [r9]
     3b8:	43435f31 	movtmi	r5, #16177	; 0x3f31
     3bc:	5152495f 	cmppl	r2, pc, asr r9
     3c0:	646e6148 	strbtvs	r6, [lr], #-328
     3c4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3c8:	00000310 	andeq	r0, r0, r0, lsl r3
     3cc:	334d4954 	movtcc	r4, #55636	; 0xd954
     3d0:	5152495f 	cmppl	r2, pc, asr r9
     3d4:	646e6148 	strbtvs	r6, [lr], #-328
     3d8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3dc:	00000324 	andeq	r0, r0, r4, lsr #6
     3e0:	344d4954 	strbcc	r4, [sp], #-2388
     3e4:	5152495f 	cmppl	r2, pc, asr r9
     3e8:	646e6148 	strbtvs	r6, [lr], #-328
     3ec:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3f0:	00000338 	andeq	r0, r0, r8, lsr r3
     3f4:	31433249 	cmpcc	r3, r9, asr #4
     3f8:	5f56455f 	svcpl	0x0056455f
     3fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     400:	6c646e61 	stclvs	14, cr6, [r4], #-388
     404:	4c007265 	sfmmi	f7, 4, [r0], {101}
     408:	49000003 	stmdbmi	r0, {r0, r1}
     40c:	5f314332 	svcpl	0x00314332
     410:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^
     414:	61485152 	cmpvs	r8, r2, asr r1
     418:	656c646e 	strbvs	r6, [ip, #-1134]!
     41c:	03600072 	cmneq	r0, #114	; 0x72
     420:	32490000 	subcc	r0, r9, #0	; 0x0
     424:	455f3243 	ldrbmi	r3, [pc, #-579]	; 1e9 <_Minimum_Stack_Size+0xe9>
     428:	52495f56 	subpl	r5, r9, #344	; 0x158
     42c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     430:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     434:	00037400 	andeq	r7, r3, r0, lsl #8
     438:	43324900 	teqmi	r2, #0	; 0x0
     43c:	52455f32 	subpl	r5, r5, #200	; 0xc8
     440:	5152495f 	cmppl	r2, pc, asr r9
     444:	646e6148 	strbtvs	r6, [lr], #-328
     448:	0072656c 	rsbseq	r6, r2, ip, ror #10
     44c:	00000388 	andeq	r0, r0, r8, lsl #7
     450:	31495053 	qdaddcc	r5, r3, r9
     454:	5152495f 	cmppl	r2, pc, asr r9
     458:	646e6148 	strbtvs	r6, [lr], #-328
     45c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     460:	0000039c 	muleq	r0, ip, r3
     464:	32495053 	subcc	r5, r9, #83	; 0x53
     468:	5152495f 	cmppl	r2, pc, asr r9
     46c:	646e6148 	strbtvs	r6, [lr], #-328
     470:	0072656c 	rsbseq	r6, r2, ip, ror #10
     474:	000003b0 	strheq	r0, [r0], -r0
     478:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     47c:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^
     480:	61485152 	cmpvs	r8, r2, asr r1
     484:	656c646e 	strbvs	r6, [ip, #-1134]!
     488:	03c40072 	biceq	r0, r4, #114	; 0x72
     48c:	58450000 	stmdapl	r5, {}^
     490:	35314954 	ldrcc	r4, [r1, #-2388]!
     494:	5f30315f 	svcpl	0x0030315f
     498:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     49c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4a0:	d8007265 	stmdale	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     4a4:	52000003 	andpl	r0, r0, #3	; 0x3
     4a8:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
     4ac:	5f6d7261 	svcpl	0x006d7261
     4b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4b4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4b8:	ec007265 	sfm	f7, 4, [r0], {101}
     4bc:	55000003 	strpl	r0, [r0, #-3]
     4c0:	61574253 	cmpvs	r7, r3, asr r2
     4c4:	7055656b 	subsvc	r6, r5, fp, ror #10
     4c8:	5152495f 	cmppl	r2, pc, asr r9
     4cc:	646e6148 	strbtvs	r6, [lr], #-328
     4d0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4d4:	00000400 	andeq	r0, r0, r0, lsl #8
     4d8:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     4dc:	4b52425f 	blmi	1490e60 <__Stack_Size+0x1490a60>
     4e0:	5152495f 	cmppl	r2, pc, asr r9
     4e4:	646e6148 	strbtvs	r6, [lr], #-328
     4e8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     4ec:	00000414 	andeq	r0, r0, r4, lsl r4
     4f0:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     4f4:	5f50555f 	svcpl	0x0050555f
     4f8:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4fc:	6c646e61 	stclvs	14, cr6, [r4], #-388
     500:	28007265 	stmdacs	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     504:	54000004 	strpl	r0, [r0], #-4
     508:	5f384d49 	svcpl	0x00384d49
     50c:	5f475254 	svcpl	0x00475254
     510:	5f4d4f43 	svcpl	0x004d4f43
     514:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     518:	6c646e61 	stclvs	14, cr6, [r4], #-388
     51c:	3c007265 	sfmcc	f7, 4, [r0], {101}
     520:	54000004 	strpl	r0, [r0], #-4
     524:	5f384d49 	svcpl	0x00384d49
     528:	495f4343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^
     52c:	61485152 	cmpvs	r8, r2, asr r1
     530:	656c646e 	strbvs	r6, [ip, #-1134]!
     534:	04500072 	ldrbeq	r0, [r0], #-114
     538:	44410000 	strbmi	r0, [r1]
     53c:	495f3343 	ldmdbmi	pc, {r0, r1, r6, r8, r9, ip, sp}^
     540:	61485152 	cmpvs	r8, r2, asr r1
     544:	656c646e 	strbvs	r6, [ip, #-1134]!
     548:	04640072 	strbteq	r0, [r4], #-114
     54c:	53460000 	movtpl	r0, #24576	; 0x6000
     550:	495f434d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, r9, lr}^
     554:	61485152 	cmpvs	r8, r2, asr r1
     558:	656c646e 	strbvs	r6, [ip, #-1134]!
     55c:	04780072 	ldrbteq	r0, [r8], #-114
     560:	44530000 	ldrbmi	r0, [r3]
     564:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
     568:	61485152 	cmpvs	r8, r2, asr r1
     56c:	656c646e 	strbvs	r6, [ip, #-1134]!
     570:	048c0072 	streq	r0, [ip], #114
     574:	49540000 	ldmdbmi	r4, {}^
     578:	495f354d 	ldmdbmi	pc, {r0, r2, r3, r6, r8, sl, ip, sp}^
     57c:	61485152 	cmpvs	r8, r2, asr r1
     580:	656c646e 	strbvs	r6, [ip, #-1134]!
     584:	04a00072 	strteq	r0, [r0], #114
     588:	50530000 	subspl	r0, r3, r0
     58c:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     590:	61485152 	cmpvs	r8, r2, asr r1
     594:	656c646e 	strbvs	r6, [ip, #-1134]!
     598:	04b40072 	ldrteq	r0, [r4], #114
     59c:	41550000 	cmpmi	r5, r0
     5a0:	5f345452 	svcpl	0x00345452
     5a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     5a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     5ac:	c8007265 	stmdagt	r0, {r0, r2, r5, r6, r9, ip, sp, lr}
     5b0:	55000004 	strpl	r0, [r0, #-4]
     5b4:	35545241 	ldrbcc	r5, [r4, #-577]
     5b8:	5152495f 	cmppl	r2, pc, asr r9
     5bc:	646e6148 	strbtvs	r6, [lr], #-328
     5c0:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5c4:	000004dc 	ldrdeq	r0, [r0], -ip
     5c8:	364d4954 	undefined
     5cc:	5152495f 	cmppl	r2, pc, asr r9
     5d0:	646e6148 	strbtvs	r6, [lr], #-328
     5d4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5d8:	000004f0 	strdeq	r0, [r0], -r0
     5dc:	374d4954 	smlsldcc	r4, sp, r4, r9
     5e0:	5152495f 	cmppl	r2, pc, asr r9
     5e4:	646e6148 	strbtvs	r6, [lr], #-328
     5e8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5ec:	00000504 	andeq	r0, r0, r4, lsl #10
     5f0:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     5f4:	6168435f 	cmnvs	r8, pc, asr r3
     5f8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     5fc:	52495f31 	subpl	r5, r9, #196	; 0xc4
     600:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     604:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     608:	00051800 	andeq	r1, r5, r0, lsl #16
     60c:	414d4400 	cmpmi	sp, r0, lsl #8
     610:	68435f32 	stmdavs	r3, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^
     614:	656e6e61 	strbvs	r6, [lr, #-3681]!
     618:	495f326c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, ip, sp}^
     61c:	61485152 	cmpvs	r8, r2, asr r1
     620:	656c646e 	strbvs	r6, [ip, #-1134]!
     624:	052c0072 	streq	r0, [ip, #-114]!
     628:	4d440000 	stclmi	0, cr0, [r4]
     62c:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     630:	6e6e6168 	powvsez	f6, f6, #0.0
     634:	5f336c65 	svcpl	0x00336c65
     638:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     63c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     640:	40007265 	andmi	r7, r0, r5, ror #4
     644:	44000005 	strmi	r0, [r0], #-5
     648:	5f32414d 	svcpl	0x0032414d
     64c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     650:	346c656e 	strbtcc	r6, [ip], #-1390
     654:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     658:	61485152 	cmpvs	r8, r2, asr r1
     65c:	656c646e 	strbvs	r6, [ip, #-1134]!
     660:	05540072 	ldrbeq	r0, [r4, #-114]
     664:	53550000 	cmppl	r5, #0	; 0x0
     668:	33545241 	cmpcc	r4, #268435460	; 0x10000004
     66c:	5152495f 	cmppl	r2, pc, asr r9
     670:	646e6148 	strbtvs	r6, [lr], #-328
     674:	0072656c 	rsbseq	r6, r2, ip, ror #10
     678:	0000056a 	andeq	r0, r0, sl, ror #10
     67c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     680:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^
     684:	61485152 	cmpvs	r8, r2, asr r1
     688:	656c646e 	strbvs	r6, [ip, #-1134]!
     68c:	05800072 	streq	r0, [r0, #114]
     690:	49540000 	ldmdbmi	r4, {}^
     694:	495f324d 	ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, sp}^
     698:	61485152 	cmpvs	r8, r2, asr r1
     69c:	656c646e 	strbvs	r6, [ip, #-1134]!
     6a0:	05960072 	ldreq	r0, [r6, #114]
     6a4:	79530000 	ldmdbvc	r3, {}^
     6a8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
     6ac:	6e61486b 	cdpvs	8, 6, cr4, cr1, cr11, {3}
     6b0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6b4:	00000000 	andeq	r0, r0, r0
     6b8:	00007c00 	andeq	r7, r0, r0, lsl #24
     6bc:	f1000200 	undefined instruction 0xf1000200
     6c0:	2800000a 	stmdacs	r0, {r1, r3}
     6c4:	8f000005 	svchi	0x00000005
     6c8:	49000004 	stmdbmi	r0, {r2}
     6cc:	5f74696e 	svcpl	0x0074696e
     6d0:	656d6954 	strbvs	r6, [sp, #-2388]!
     6d4:	a1003272 	tstge	r0, r2, ror r2
     6d8:	53000004 	movwpl	r0, #4	; 0x4
     6dc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     6e0:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
     6e4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     6e8:	61727567 	cmnvs	r2, r7, ror #10
     6ec:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     6f0:	0004b600 	andeq	fp, r4, r0, lsl #12
     6f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     6f8:	6f435f4f 	svcvs	0x00435f4f
     6fc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     700:	74617275 	strbtvc	r7, [r1], #-629
     704:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     708:	000004de 	ldrdeq	r0, [r0], -lr
     70c:	4349564e 	movtmi	r5, #38478	; 0x964e
     710:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     714:	75676966 	strbvc	r6, [r7, #-2406]!
     718:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     71c:	06006e6f 	streq	r6, [r0], -pc, ror #28
     720:	52000005 	andpl	r0, r0, #5	; 0x5
     724:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
     728:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     72c:	61727567 	cmnvs	r2, r7, ror #10
     730:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     734:	00000000 	andeq	r0, r0, r0
     738:	0000d300 	andeq	sp, r0, r0, lsl #6
     73c:	19000200 	stmdbne	r0, {r9}
     740:	ab000010 	blge	788 <__Stack_Size+0x388>
     744:	ed000003 	stc	0, cr0, [r0, #-12]
     748:	5f000001 	svcpl	0x00000001
     74c:	5f43505f 	svcpl	0x0043505f
     750:	5f6d6f63 	svcpl	0x006d6f63
     754:	495f5852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, lr}^
     758:	01005253 	tsteq	r0, r3, asr r2
     75c:	75000002 	strvc	r0, [r0, #-2]
     760:	616c6544 	cmnvs	ip, r4, asr #10
     764:	022a0079 	eoreq	r0, sl, #121	; 0x79
     768:	446d0000 	strbtmi	r0, [sp]
     76c:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
     770:	00025300 	andeq	r5, r2, r0, lsl #6
     774:	44785400 	ldrbtmi	r5, [r8], #-1024
     778:	65747942 	ldrbvs	r7, [r4, #-2370]!
     77c:	0043505f 	subeq	r5, r3, pc, asr r0
     780:	0000027c 	andeq	r0, r0, ip, ror r2
     784:	72417854 	subvc	r7, r1, #5505024	; 0x540000
     788:	00796172 	rsbseq	r6, r9, r2, ror r1
     78c:	000002cc 	andeq	r0, r0, ip, asr #5
     790:	53447854 	movtpl	r7, #18516	; 0x4854
     794:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
     798:	02f50067 	rscseq	r0, r5, #103	; 0x67
     79c:	53550000 	cmppl	r5, #0	; 0x0
     7a0:	5f545241 	svcpl	0x00545241
     7a4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     7a8:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     7ac:	6f697461 	svcvs	0x00697461
     7b0:	033b006e 	teqeq	fp, #110	; 0x6e
     7b4:	77670000 	strbvc	r0, [r7, -r0]!
     7b8:	696d6954 	stmdbvs	sp!, {r2, r4, r6, r8, fp, sp, lr}^
     7bc:	6544676e 	strbvs	r6, [r4, #-1902]
     7c0:	0079616c 	rsbseq	r6, r9, ip, ror #2
     7c4:	0000034d 	andeq	r0, r0, sp, asr #6
     7c8:	6d317767 	ldcvs	7, cr7, [r1, #-412]!
     7cc:	756f4373 	strbvc	r4, [pc, #-883]!	; 461 <__Stack_Size+0x61>
     7d0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
     7d4:	00036f00 	andeq	r6, r3, r0, lsl #30
     7d8:	5f435000 	svcpl	0x00435000
     7dc:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     7e0:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     7e4:	86006675 	undefined
     7e8:	50000003 	andpl	r0, r0, r3
     7ec:	61645f43 	cmnvs	r4, r3, asr #30
     7f0:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     7f4:	98007964 	stmdals	r0, {r2, r5, r6, r8, fp, ip, sp, lr}
     7f8:	50000003 	andpl	r0, r0, r3
     7fc:	58525f43 	ldmdapl	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     800:	6675625f 	undefined
     804:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     808:	00786564 	rsbseq	r6, r8, r4, ror #10
     80c:	00000000 	andeq	r0, r0, r0
     810:	000000c8 	andeq	r0, r0, r8, asr #1
     814:	13c40002 	bicne	r0, r4, #2	; 0x2
     818:	041e0000 	ldreq	r0, [lr]
     81c:	025b0000 	subseq	r0, fp, #0	; 0x0
     820:	53550000 	cmppl	r5, #0	; 0x0
     824:	43545241 	cmpmi	r4, #268435460	; 0x10000004
     828:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     82c:	61727567 	cmnvs	r2, r7, ror #10
     830:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     834:	00029200 	andeq	r9, r2, r0, lsl #4
     838:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     83c:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     840:	02bb0074 	adcseq	r0, fp, #116	; 0x74
     844:	58440000 	stmdapl	r4, {}^
     848:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     84c:	746e695f 	strbtvc	r6, [lr], #-2399
     850:	75727265 	ldrbvc	r7, [r2, #-613]!
     854:	d0007470 	andle	r7, r0, r0, ror r4
     858:	44000002 	strmi	r0, [r0], #-2
     85c:	545f4c58 	ldrbpl	r4, [pc], #3160	; 864 <__Stack_Size+0x464>
     860:	02f90058 	rscseq	r0, r9, #88	; 0x58
     864:	58440000 	stmdapl	r4, {}^
     868:	65725f4c 	ldrbvs	r5, [r2, #-3916]!
     86c:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     870:	00657479 	rsbeq	r7, r5, r9, ror r4
     874:	0000034d 	andeq	r0, r0, sp, asr #6
     878:	5f4c5844 	svcpl	0x004c5844
     87c:	646e6573 	strbtvs	r6, [lr], #-1395
     880:	726f775f 	rsbvc	r7, pc, #24903680	; 0x17c0000
     884:	03c00064 	biceq	r0, r0, #100	; 0x64
     888:	58440000 	stmdapl	r4, {}^
     88c:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     890:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     894:	6675625f 	undefined
     898:	0003e700 	andeq	lr, r3, r0, lsl #14
     89c:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     8a0:	5f58545f 	svcpl	0x0058545f
     8a4:	5f6d6f63 	svcpl	0x006d6f63
     8a8:	00667562 	rsbeq	r7, r6, r2, ror #10
     8ac:	000003f9 	strdeq	r0, [r0], -r9
     8b0:	5f4c5844 	svcpl	0x004c5844
     8b4:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     8b8:	5f666675 	svcpl	0x00666675
     8bc:	65646e69 	strbvs	r6, [r4, #-3689]!
     8c0:	040b0078 	streq	r0, [fp], #-120
     8c4:	58440000 	stmdapl	r4, {}^
     8c8:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     8cc:	6675625f 	undefined
     8d0:	6e695f66 	cdpvs	15, 6, cr5, cr9, cr6, {3}
     8d4:	00786564 	rsbseq	r6, r8, r4, ror #10
     8d8:	00000000 	andeq	r0, r0, r0
     8dc:	00000080 	andeq	r0, r0, r0, lsl #1
     8e0:	17e20002 	strbne	r0, [r2, r2]!
     8e4:	01690000 	cmneq	r9, r0
     8e8:	005d0000 	subseq	r0, sp, r0
     8ec:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
     8f0:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     8f4:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     8f8:	006f0073 	rsbeq	r0, pc, r3, ror r0
     8fc:	6f6d0000 	svcvs	0x006d0000
     900:	725f6576 	subsvc	r6, pc, #494927872	; 0x1d800000
     904:	74686769 	strbtvc	r6, [r8], #-1897
     908:	00009800 	andeq	r9, r0, r0, lsl #16
     90c:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     910:	656c5f65 	strbvs	r5, [ip, #-3941]!
     914:	c1007466 	tstgt	r0, r6, ror #8
     918:	6d000000 	stcvs	0, cr0, [r0]
     91c:	5f65766f 	svcpl	0x0065766f
     920:	6b636162 	blvs	18d8eb0 <__Stack_Size+0x18d8ab0>
     924:	64726177 	ldrbtvs	r6, [r2], #-375
     928:	0000f500 	andeq	pc, r0, r0, lsl #10
     92c:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     930:	6f665f65 	svcvs	0x00665f65
     934:	72617772 	rsbvc	r7, r1, #29884416	; 0x1c80000
     938:	012d0064 	teqeq	sp, r4, rrx
     93c:	65730000 	ldrbvs	r0, [r3]!
     940:	52495f74 	subpl	r5, r9, #464	; 0x1d0
     944:	736f705f 	cmnvc	pc, #95	; 0x5f
     948:	6f697469 	svcvs	0x00697469
     94c:	0156006e 	cmpeq	r6, lr, rrx
     950:	6c6f0000 	stclvs	0, cr0, [pc]
     954:	70735f64 	rsbsvc	r5, r3, r4, ror #30
     958:	00646565 	rsbeq	r6, r4, r5, ror #10
     95c:	00000000 	andeq	r0, r0, r0
     960:	00000029 	andeq	r0, r0, r9, lsr #32
     964:	194b0002 	stmdbne	fp, {r1}^
     968:	02f10000 	rscseq	r0, r1, #0	; 0x0
     96c:	02910000 	addseq	r0, r1, #0	; 0x0
     970:	6e690000 	cdpvs	0, 6, cr0, cr9, cr0, {0}
     974:	415f7469 	cmpmi	pc, r9, ror #8
     978:	b8004344 	stmdalt	r0, {r2, r6, r8, r9, lr}
     97c:	73000002 	movwvc	r0, #2	; 0x2
     980:	6c706d61 	ldclvs	13, cr6, [r0], #-388
     984:	43444165 	movtmi	r4, #16741	; 0x4165
     988:	00000000 	andeq	r0, r0, r0
     98c:	0003fd00 	andeq	pc, r3, r0, lsl #26
     990:	3c000200 	sfmcc	f0, 4, [r0], {0}
     994:	1f00001c 	svcne	0x0000001c
     998:	5400000b 	strpl	r0, [r0], #-11
     99c:	41000002 	tstmi	r0, r2
     9a0:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     9a4:	0074696e 	rsbseq	r6, r4, lr, ror #18
     9a8:	000002ac 	andeq	r0, r0, ip, lsr #5
     9ac:	5f434441 	svcpl	0x00434441
     9b0:	75727453 	ldrbvc	r7, [r2, #-1107]!
     9b4:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
     9b8:	d1007469 	tstle	r0, r9, ror #8
     9bc:	41000002 	tstmi	r0, r2
     9c0:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     9c4:	0600646d 	streq	r6, [r0], -sp, ror #8
     9c8:	41000003 	tstmi	r0, r3
     9cc:	445f4344 	ldrbmi	r4, [pc], #836	; 9d4 <__Stack_Size+0x5d4>
     9d0:	6d43414d 	stfvse	f4, [r3, #-308]
     9d4:	033b0064 	teqeq	fp, #100	; 0x64
     9d8:	44410000 	strbmi	r0, [r1]
     9dc:	54495f43 	strbpl	r5, [r9], #-3907
     9e0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     9e4:	8e006769 	cdphi	7, 0, cr6, cr0, cr9, {3}
     9e8:	41000003 	tstmi	r0, r3
     9ec:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
     9f0:	74657365 	strbtvc	r7, [r5], #-869
     9f4:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     9f8:	74617262 	strbtvc	r7, [r1], #-610
     9fc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     a00:	000003b5 	strheq	r0, [r0], -r5
     a04:	5f434441 	svcpl	0x00434441
     a08:	52746547 	rsbspl	r6, r4, #297795584	; 0x11c00000
     a0c:	74657365 	strbtvc	r7, [r5], #-869
     a10:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     a14:	74617262 	strbtvc	r7, [r1], #-610
     a18:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     a1c:	75746174 	ldrbvc	r6, [r4, #-372]!
     a20:	03ee0073 	mvneq	r0, #115	; 0x73
     a24:	44410000 	strbmi	r0, [r1]
     a28:	74535f43 	ldrbvc	r5, [r3], #-3907
     a2c:	43747261 	cmnmi	r4, #268435462	; 0x10000006
     a30:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     a34:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     a38:	15006e6f 	strne	r6, [r0, #-3695]
     a3c:	41000004 	tstmi	r0, r4
     a40:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     a44:	61437465 	cmpvs	r3, r5, ror #8
     a48:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
     a4c:	6f697461 	svcvs	0x00697461
     a50:	6174536e 	cmnvs	r4, lr, ror #6
     a54:	00737574 	rsbseq	r7, r3, r4, ror r5
     a58:	0000044e 	andeq	r0, r0, lr, asr #8
     a5c:	5f434441 	svcpl	0x00434441
     a60:	74666f53 	strbtvc	r6, [r6], #-3923
     a64:	65726177 	ldrbvs	r6, [r2, #-375]!
     a68:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     a6c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     a70:	646d4376 	strbtvs	r4, [sp], #-886
     a74:	00048300 	andeq	r8, r4, r0, lsl #6
     a78:	43444100 	movtmi	r4, #16640	; 0x4100
     a7c:	7465475f 	strbtvc	r4, [r5], #-1887
     a80:	74666f53 	strbtvc	r6, [r6], #-3923
     a84:	65726177 	ldrbvs	r6, [r2, #-375]!
     a88:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
     a8c:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     a90:	61745376 	cmnvs	r4, r6, ror r3
     a94:	00737574 	rsbseq	r7, r3, r4, ror r5
     a98:	000004bc 	strheq	r0, [r0], -ip
     a9c:	5f434441 	svcpl	0x00434441
     aa0:	63736944 	cmnvs	r3, #1114112	; 0x110000
     aa4:	65646f4d 	strbvs	r6, [r4, #-3917]!
     aa8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     aac:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     ab0:	746e756f 	strbtvc	r7, [lr], #-1391
     ab4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ab8:	0d006769 	stceq	7, cr6, [r0, #-420]
     abc:	41000005 	tstmi	r0, r5
     ac0:	445f4344 	ldrbmi	r4, [pc], #836	; ac8 <__Stack_Size+0x6c8>
     ac4:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     ac8:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     acc:	4200646d 	andmi	r6, r0, #1828716544	; 0x6d000000
     ad0:	41000005 	tstmi	r0, r5
     ad4:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
     ad8:	6c756765 	ldclvs	7, cr6, [r5], #-404
     adc:	68437261 	stmdavs	r3, {r0, r5, r6, r9, ip, sp, lr}^
     ae0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     ae4:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     ae8:	00676966 	rsbeq	r6, r7, r6, ror #18
     aec:	000005b7 	strheq	r0, [r0], -r7
     af0:	5f434441 	svcpl	0x00434441
     af4:	65747845 	ldrbvs	r7, [r4, #-2117]!
     af8:	6c616e72 	stclvs	14, cr6, [r1], #-456
     afc:	67697254 	undefined
     b00:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     b04:	00646d43 	rsbeq	r6, r4, r3, asr #26
     b08:	000005ec 	andeq	r0, r0, ip, ror #11
     b0c:	5f434441 	svcpl	0x00434441
     b10:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     b14:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     b18:	6f697372 	svcvs	0x00697372
     b1c:	6c61566e 	stclvs	6, cr5, [r1], #-440
     b20:	19006575 	stmdbne	r0, {r0, r2, r4, r5, r6, r8, sl, sp, lr}
     b24:	41000006 	tstmi	r0, r6
     b28:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     b2c:	75447465 	strbvc	r7, [r4, #-1125]
     b30:	6f4d6c61 	svcvs	0x004d6c61
     b34:	6f436564 	svcvs	0x00436564
     b38:	7265766e 	rsbvc	r7, r5, #115343360	; 0x6e00000
     b3c:	6e6f6973 	mcrvs	9, 3, r6, cr15, cr3, {3}
     b40:	756c6156 	strbvc	r6, [ip, #-342]!
     b44:	06310065 	ldrteq	r0, [r1], -r5, rrx
     b48:	44410000 	strbmi	r0, [r1]
     b4c:	75415f43 	strbvc	r5, [r1, #-3907]
     b50:	6e496f74 	mcrvs	15, 2, r6, cr9, cr4, {3}
     b54:	7463656a 	strbtvc	r6, [r3], #-1386
     b58:	6f436465 	svcvs	0x00436465
     b5c:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     b60:	06660064 	strbteq	r0, [r6], -r4, rrx
     b64:	44410000 	strbmi	r0, [r1]
     b68:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     b6c:	7463656a 	strbtvc	r6, [r3], #-1386
     b70:	69446465 	stmdbvs	r4, {r0, r2, r5, r6, sl, sp, lr}^
     b74:	6f4d6373 	svcvs	0x004d6373
     b78:	6d436564 	cfstr64vs	mvdx6, [r3, #-400]
     b7c:	069b0064 	ldreq	r0, [fp], r4, rrx
     b80:	44410000 	strbmi	r0, [r1]
     b84:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     b88:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     b8c:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     b90:	6e496769 	cdpvs	7, 4, cr6, cr9, cr9, {3}
     b94:	7463656a 	strbtvc	r6, [r3], #-1386
     b98:	6f436465 	svcvs	0x00436465
     b9c:	6f43766e 	svcvs	0x0043766e
     ba0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     ba4:	0006e200 	andeq	lr, r6, r0, lsl #4
     ba8:	43444100 	movtmi	r4, #16640	; 0x4100
     bac:	7478455f 	ldrbtvc	r4, [r8], #-1375
     bb0:	616e7265 	cmnvs	lr, r5, ror #4
     bb4:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
     bb8:	6a6e4967 	bvs	1b9315c <__Stack_Size+0x1b92d5c>
     bbc:	65746365 	ldrbvs	r6, [r4, #-869]!
     bc0:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     bc4:	646d4376 	strbtvs	r4, [sp], #-886
     bc8:	00071700 	andeq	r1, r7, r0, lsl #14
     bcc:	43444100 	movtmi	r4, #16640	; 0x4100
     bd0:	666f535f 	undefined
     bd4:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     bd8:	61745365 	cmnvs	r4, r5, ror #6
     bdc:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     be0:	7463656a 	strbtvc	r6, [r3], #-1386
     be4:	6f436465 	svcvs	0x00436465
     be8:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     bec:	074c0064 	strbeq	r0, [ip, -r4, rrx]
     bf0:	44410000 	strbmi	r0, [r1]
     bf4:	65475f43 	strbvs	r5, [r7, #-3907]
     bf8:	666f5374 	undefined
     bfc:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
     c00:	61745365 	cmnvs	r4, r5, ror #6
     c04:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
     c08:	7463656a 	strbtvc	r6, [r3], #-1386
     c0c:	6f436465 	svcvs	0x00436465
     c10:	6d43766e 	stclvs	6, cr7, [r3, #-440]
     c14:	61745364 	cmnvs	r4, r4, ror #6
     c18:	00737574 	rsbseq	r7, r3, r4, ror r5
     c1c:	00000785 	andeq	r0, r0, r5, lsl #15
     c20:	5f434441 	svcpl	0x00434441
     c24:	656a6e49 	strbvs	r6, [sl, #-3657]!
     c28:	64657463 	strbtvs	r7, [r5], #-1123
     c2c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     c30:	436c656e 	cmnmi	ip, #461373440	; 0x1b800000
     c34:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     c38:	08060067 	stmdaeq	r6, {r0, r1, r2, r5, r6}
     c3c:	44410000 	strbmi	r0, [r1]
     c40:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
     c44:	7463656a 	strbtvc	r6, [r3], #-1386
     c48:	65536465 	ldrbvs	r6, [r3, #-1125]
     c4c:	6e657571 	mcrvs	5, 3, r7, cr5, cr1, {3}
     c50:	4c726563 	cfldr64mi	mvdx6, [r2], #-396
     c54:	74676e65 	strbtvc	r6, [r7], #-3685
     c58:	6e6f4368 	cdpvs	3, 6, cr4, cr15, cr8, {3}
     c5c:	00676966 	rsbeq	r6, r7, r6, ror #18
     c60:	00000857 	andeq	r0, r0, r7, asr r8
     c64:	5f434441 	svcpl	0x00434441
     c68:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
     c6c:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     c70:	4f646574 	svcmi	0x00646574
     c74:	65736666 	ldrbvs	r6, [r3, #-1638]!
     c78:	089e0074 	ldmeq	lr, {r2, r4, r5, r6}
     c7c:	44410000 	strbmi	r0, [r1]
     c80:	65475f43 	strbvs	r5, [r7, #-3907]
     c84:	6a6e4974 	bvs	1b9325c <__Stack_Size+0x1b92e5c>
     c88:	65746365 	ldrbvs	r6, [r4, #-869]!
     c8c:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
     c90:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     c94:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     c98:	65756c61 	ldrbvs	r6, [r5, #-3169]!
     c9c:	0008db00 	andeq	sp, r8, r0, lsl #22
     ca0:	43444100 	movtmi	r4, #16640	; 0x4100
     ca4:	616e415f 	cmnvs	lr, pc, asr r1
     ca8:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     cac:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     cb0:	43676f64 	cmnmi	r7, #400	; 0x190
     cb4:	2200646d 	andcs	r6, r0, #1828716544	; 0x6d000000
     cb8:	41000009 	tstmi	r0, r9
     cbc:	415f4344 	cmpmi	pc, r4, asr #6
     cc0:	6f6c616e 	svcvs	0x006c616e
     cc4:	74615767 	strbtvc	r5, [r1], #-1895
     cc8:	6f646863 	svcvs	0x00646863
     ccc:	72685467 	rsbvc	r5, r8, #1728053248	; 0x67000000
     cd0:	6f687365 	svcvs	0x00687365
     cd4:	4373646c 	cmnmi	r3, #1811939328	; 0x6c000000
     cd8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     cdc:	09650067 	stmdbeq	r5!, {r0, r1, r2, r5, r6}^
     ce0:	44410000 	strbmi	r0, [r1]
     ce4:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
     ce8:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
     cec:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
     cf0:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
     cf4:	676e6953 	undefined
     cf8:	6843656c 	stmdavs	r3, {r2, r3, r5, r6, r8, sl, sp, lr}^
     cfc:	656e6e61 	strbvs	r6, [lr, #-3681]!
     d00:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     d04:	00676966 	rsbeq	r6, r7, r6, ror #18
     d08:	000009ac 	andeq	r0, r0, ip, lsr #19
     d0c:	5f434441 	svcpl	0x00434441
     d10:	706d6554 	rsbvc	r6, sp, r4, asr r5
     d14:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
     d18:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
     d1c:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
     d20:	646d4374 	strbtvs	r4, [sp], #-884
     d24:	0009d300 	andeq	sp, r9, r0, lsl #6
     d28:	43444100 	movtmi	r4, #16640	; 0x4100
     d2c:	7465475f 	strbtvc	r4, [r5], #-1887
     d30:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     d34:	74617453 	strbtvc	r7, [r1], #-1107
     d38:	1a007375 	bne	1db14 <__Stack_Size+0x1d714>
     d3c:	4100000a 	tstmi	r0, sl
     d40:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     d44:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     d48:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     d4c:	000a5100 	andeq	r5, sl, r0, lsl #2
     d50:	43444100 	movtmi	r4, #16640	; 0x4100
     d54:	7465475f 	strbtvc	r4, [r5], #-1887
     d58:	74535449 	ldrbvc	r5, [r3], #-1097
     d5c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     d60:	000ab600 	andeq	fp, sl, r0, lsl #12
     d64:	43444100 	movtmi	r4, #16640	; 0x4100
     d68:	656c435f 	strbvs	r4, [ip, #-863]!
     d6c:	54497261 	strbpl	r7, [r9], #-609
     d70:	646e6550 	strbtvs	r6, [lr], #-1360
     d74:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
     d78:	f9007469 	undefined instruction 0xf9007469
     d7c:	4100000a 	tstmi	r0, sl
     d80:	445f4344 	ldrbmi	r4, [pc], #836	; d88 <__Stack_Size+0x988>
     d84:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
     d88:	00000074 	andeq	r0, r0, r4, ror r0
     d8c:	026a0000 	rsbeq	r0, sl, #0	; 0x0
     d90:	00020000 	andeq	r0, r2, r0
     d94:	0000275b 	andeq	r2, r0, fp, asr r7
     d98:	0000073a 	andeq	r0, r0, sl, lsr r7
     d9c:	00000237 	andeq	r0, r0, r7, lsr r2
     da0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     da4:	65535f48 	ldrbvs	r5, [r3, #-3912]
     da8:	74614c74 	strbtvc	r4, [r1], #-3188
     dac:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
     db0:	00025e00 	andeq	r5, r2, r0, lsl #28
     db4:	414c4600 	cmpmi	ip, r0, lsl #12
     db8:	485f4853 	ldmdami	pc, {r0, r1, r4, r6, fp, lr}^
     dbc:	43666c61 	cmnmi	r6, #24832	; 0x6100
     dc0:	656c6379 	strbvs	r6, [ip, #-889]!
     dc4:	65636341 	strbvs	r6, [r3, #-833]!
     dc8:	6d437373 	stclvs	3, cr7, [r3, #-460]
     dcc:	02850064 	addeq	r0, r5, #100	; 0x64
     dd0:	4c460000 	marmi	acc0, r0, r6
     dd4:	5f485341 	svcpl	0x00485341
     dd8:	66657250 	undefined
     ddc:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
     de0:	66667542 	strbtvs	r7, [r6], -r2, asr #10
     de4:	6d437265 	sfmvs	f7, 2, [r3, #-404]
     de8:	02ac0064 	adceq	r0, ip, #100	; 0x64
     dec:	4c460000 	marmi	acc0, r0, r6
     df0:	5f485341 	svcpl	0x00485341
     df4:	6f6c6e55 	svcvs	0x006c6e55
     df8:	bf006b63 	svclt	0x00006b63
     dfc:	46000002 	strmi	r0, [r0], -r2
     e00:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     e04:	636f4c5f 	cmnvs	pc, #24320	; 0x5f00
     e08:	02d2006b 	sbcseq	r0, r2, #107	; 0x6b
     e0c:	4c460000 	marmi	acc0, r0, r6
     e10:	5f485341 	svcpl	0x00485341
     e14:	55746547 	ldrbpl	r6, [r4, #-1351]!
     e18:	4f726573 	svcmi	0x00726573
     e1c:	6f697470 	svcvs	0x00697470
     e20:	7479426e 	ldrbtvc	r4, [r9], #-622
     e24:	02ea0065 	rsceq	r0, sl, #101	; 0x65
     e28:	4c460000 	marmi	acc0, r0, r6
     e2c:	5f485341 	svcpl	0x00485341
     e30:	57746547 	ldrbpl	r6, [r4, -r7, asr #10]!
     e34:	65746972 	ldrbvs	r6, [r4, #-2418]!
     e38:	746f7250 	strbtvc	r7, [pc], #592	; e40 <__Stack_Size+0xa40>
     e3c:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
     e40:	704f6e6f 	subvc	r6, pc, pc, ror #28
     e44:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     e48:	65747942 	ldrbvs	r7, [r4, #-2370]!
     e4c:	00030200 	andeq	r0, r3, r0, lsl #4
     e50:	414c4600 	cmpmi	ip, r0, lsl #12
     e54:	475f4853 	undefined
     e58:	65527465 	ldrbvs	r7, [r2, #-1125]
     e5c:	754f6461 	strbvc	r6, [pc, #-1121]	; a03 <__Stack_Size+0x603>
     e60:	6f725074 	svcvs	0x00725074
     e64:	74636574 	strbtvc	r6, [r3], #-1396
     e68:	536e6f69 	cmnpl	lr, #420	; 0x1a4
     e6c:	75746174 	ldrbvc	r6, [r4, #-372]!
     e70:	032b0073 	teqeq	fp, #115	; 0x73
     e74:	4c460000 	marmi	acc0, r0, r6
     e78:	5f485341 	svcpl	0x00485341
     e7c:	50746547 	rsbspl	r6, r4, r7, asr #10
     e80:	65666572 	strbvs	r6, [r6, #-1394]!
     e84:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
     e88:	65666675 	strbvs	r6, [r6, #-1653]!
     e8c:	61745372 	cmnvs	r4, r2, ror r3
     e90:	00737574 	rsbseq	r7, r3, r4, ror r5
     e94:	00000354 	andeq	r0, r0, r4, asr r3
     e98:	53414c46 	movtpl	r4, #7238	; 0x1c46
     e9c:	54495f48 	strbpl	r5, [r9], #-3912
     ea0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     ea4:	89006769 	stmdbhi	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
     ea8:	46000003 	strmi	r0, [r0], -r3
     eac:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     eb0:	7465475f 	strbtvc	r4, [r5], #-1887
     eb4:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
     eb8:	74617453 	strbtvc	r7, [r1], #-1107
     ebc:	c6007375 	undefined
     ec0:	46000003 	strmi	r0, [r0], -r3
     ec4:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ec8:	656c435f 	strbvs	r4, [ip, #-863]!
     ecc:	6c467261 	sfmvs	f7, 2, [r6], {97}
     ed0:	ed006761 	stc	7, cr6, [r0, #-388]
     ed4:	46000003 	strmi	r0, [r0], -r3
     ed8:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     edc:	7465475f 	strbtvc	r4, [r5], #-1887
     ee0:	74617453 	strbtvc	r7, [r1], #-1107
     ee4:	0a007375 	beq	1dcc0 <__Stack_Size+0x1d8c0>
     ee8:	46000004 	strmi	r0, [r0], -r4
     eec:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     ef0:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
     ef4:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
     ef8:	7473614c 	ldrbtvc	r6, [r3], #-332
     efc:	7265704f 	rsbvc	r7, r5, #79	; 0x4f
     f00:	6f697461 	svcvs	0x00697461
     f04:	049d006e 	ldreq	r0, [sp], #110
     f08:	4c460000 	marmi	acc0, r0, r6
     f0c:	5f485341 	svcpl	0x00485341
     f10:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
     f14:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     f18:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f1c:	6f436574 	svcvs	0x00436574
     f20:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     f24:	0004fc00 	andeq	pc, r4, r0, lsl #24
     f28:	414c4600 	cmpmi	ip, r0, lsl #12
     f2c:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
     f30:	4f646165 	svcmi	0x00646165
     f34:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
     f38:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     f3c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f40:	00053b00 	andeq	r3, r5, r0, lsl #22
     f44:	414c4600 	cmpmi	ip, r0, lsl #12
     f48:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 6fd <__Stack_Size+0x2fd>
     f4c:	6c62616e 	stfvse	f6, [r2], #-440
     f50:	69725765 	ldmdbvs	r2!, {r0, r2, r5, r6, r8, r9, sl, ip, lr}^
     f54:	72506574 	subsvc	r6, r0, #486539264	; 0x1d000000
     f58:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
     f5c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f60:	0005ba00 	andeq	fp, r5, r0, lsl #20
     f64:	414c4600 	cmpmi	ip, r0, lsl #12
     f68:	505f4853 	subspl	r4, pc, r3, asr r8
     f6c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     f70:	704f6d61 	subvc	r6, pc, r1, ror #26
     f74:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     f78:	65747942 	ldrbvs	r7, [r4, #-2370]!
     f7c:	61746144 	cmnvs	r4, r4, asr #2
     f80:	00060900 	andeq	r0, r6, r0, lsl #18
     f84:	414c4600 	cmpmi	ip, r0, lsl #12
     f88:	505f4853 	subspl	r4, pc, r3, asr r8
     f8c:	72676f72 	rsbvc	r6, r7, #456	; 0x1c8
     f90:	61486d61 	cmpvs	r8, r1, ror #26
     f94:	6f57666c 	svcvs	0x0057666c
     f98:	58006472 	stmdapl	r0, {r1, r4, r5, r6, sl, sp, lr}
     f9c:	46000006 	strmi	r0, [r0], -r6
     fa0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
     fa4:	6f72505f 	svcvs	0x0072505f
     fa8:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
     fac:	64726f57 	ldrbtvs	r6, [r2], #-3927
     fb0:	0006a700 	andeq	sl, r6, r0, lsl #14
     fb4:	414c4600 	cmpmi	ip, r0, lsl #12
     fb8:	455f4853 	ldrbmi	r4, [pc, #-2131]	; 76d <__Stack_Size+0x36d>
     fbc:	65736172 	ldrbvs	r6, [r3, #-370]!
     fc0:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
     fc4:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     fc8:	00736574 	rsbseq	r6, r3, r4, ror r5
     fcc:	000006d4 	ldrdeq	r0, [r0], -r4
     fd0:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fd4:	72455f48 	subvc	r5, r5, #288	; 0x120
     fd8:	41657361 	cmnmi	r5, r1, ror #6
     fdc:	61506c6c 	cmpvs	r0, ip, ror #24
     fe0:	00736567 	rsbseq	r6, r3, r7, ror #10
     fe4:	00000701 	andeq	r0, r0, r1, lsl #14
     fe8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     fec:	72455f48 	subvc	r5, r5, #288	; 0x120
     ff0:	50657361 	rsbpl	r7, r5, r1, ror #6
     ff4:	00656761 	rsbeq	r6, r5, r1, ror #14
     ff8:	00000000 	andeq	r0, r0, r0
     ffc:	00000177 	andeq	r0, r0, r7, ror r1
    1000:	2e950002 	cdpcs	0, 9, cr0, cr5, cr2, {0}
    1004:	06480000 	strbeq	r0, [r8], -r0
    1008:	022b0000 	eoreq	r0, fp, #0	; 0x0
    100c:	50470000 	subpl	r0, r7, r0
    1010:	495f4f49 	ldmdbmi	pc, {r0, r3, r6, r8, r9, sl, fp, lr}^
    1014:	0074696e 	rsbseq	r6, r4, lr, ror #18
    1018:	000002bb 	strheq	r0, [r0], -fp
    101c:	4f495047 	svcmi	0x00495047
    1020:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    1024:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    1028:	0074696e 	rsbseq	r6, r4, lr, ror #18
    102c:	000002e0 	andeq	r0, r0, r0, ror #5
    1030:	4f495047 	svcmi	0x00495047
    1034:	6165525f 	cmnvs	r5, pc, asr r2
    1038:	706e4964 	rsbvc	r4, lr, r4, ror #18
    103c:	61447475 	cmpvs	r4, r5, ror r4
    1040:	69426174 	stmdbvs	r2, {r2, r4, r5, r6, r8, sp, lr}^
    1044:	03230074 	teqeq	r3, #116	; 0x74
    1048:	50470000 	subpl	r0, r7, r0
    104c:	525f4f49 	subspl	r4, pc, #292	; 0x124
    1050:	49646165 	stmdbmi	r4!, {r0, r2, r5, r6, r8, sp, lr}^
    1054:	7475706e 	ldrbtvc	r7, [r5], #-110
    1058:	61746144 	cmnvs	r4, r4, asr #2
    105c:	00035000 	andeq	r5, r3, r0
    1060:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1064:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    1068:	754f6461 	strbvc	r6, [pc, #-1121]	; c0f <__Stack_Size+0x80f>
    106c:	74757074 	ldrbtvc	r7, [r5], #-116
    1070:	61746144 	cmnvs	r4, r4, asr #2
    1074:	00746942 	rsbseq	r6, r4, r2, asr #18
    1078:	00000397 	muleq	r0, r7, r3
    107c:	4f495047 	svcmi	0x00495047
    1080:	6165525f 	cmnvs	r5, pc, asr r2
    1084:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1088:	44747570 	ldrbtmi	r7, [r4], #-1392
    108c:	00617461 	rsbeq	r7, r1, r1, ror #8
    1090:	000003c4 	andeq	r0, r0, r4, asr #7
    1094:	4f495047 	svcmi	0x00495047
    1098:	7465535f 	strbtvc	r5, [r5], #-863
    109c:	73746942 	cmnvc	r4, #1081344	; 0x108000
    10a0:	0003f900 	andeq	pc, r3, r0, lsl #18
    10a4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10a8:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    10ac:	42746573 	rsbsmi	r6, r4, #482344960	; 0x1cc00000
    10b0:	00737469 	rsbseq	r7, r3, r9, ror #8
    10b4:	0000042e 	andeq	r0, r0, lr, lsr #8
    10b8:	4f495047 	svcmi	0x00495047
    10bc:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    10c0:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    10c4:	04710074 	ldrbteq	r0, [r1], #-116
    10c8:	50470000 	subpl	r0, r7, r0
    10cc:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    10d0:	65746972 	ldrbvs	r6, [r4, #-2418]!
    10d4:	0004a600 	andeq	sl, r4, r0, lsl #12
    10d8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    10dc:	69505f4f 	ldmdbvs	r0, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    10e0:	636f4c6e 	cmnvs	pc, #28160	; 0x6e00
    10e4:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    10e8:	00676966 	rsbeq	r6, r7, r6, ror #18
    10ec:	000004e9 	andeq	r0, r0, r9, ror #9
    10f0:	4f495047 	svcmi	0x00495047
    10f4:	6576455f 	ldrbvs	r4, [r6, #-1375]!
    10f8:	754f746e 	strbvc	r7, [pc, #-1134]	; c92 <__Stack_Size+0x892>
    10fc:	74757074 	ldrbtvc	r7, [r5], #-116
    1100:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1104:	30006769 	andcc	r6, r0, r9, ror #14
    1108:	47000005 	strmi	r0, [r0, -r5]
    110c:	5f4f4950 	svcpl	0x004f4950
    1110:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1114:	74754f74 	ldrbtvc	r4, [r5], #-3956
    1118:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    111c:	5700646d 	strpl	r6, [r0, -sp, ror #8]
    1120:	47000005 	strmi	r0, [r0, -r5]
    1124:	5f4f4950 	svcpl	0x004f4950
    1128:	526e6950 	rsbpl	r6, lr, #1310720	; 0x140000
    112c:	70616d65 	rsbvc	r6, r1, r5, ror #26
    1130:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1134:	c6006769 	strgt	r6, [r0], -r9, ror #14
    1138:	47000005 	strmi	r0, [r0, -r5]
    113c:	5f4f4950 	svcpl	0x004f4950
    1140:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
    1144:	656e694c 	strbvs	r6, [lr, #-2380]!
    1148:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    114c:	0d006769 	stceq	7, cr6, [r0, #-420]
    1150:	47000006 	strmi	r0, [r0, -r6]
    1154:	5f4f4950 	svcpl	0x004f4950
    1158:	4f494641 	svcmi	0x00494641
    115c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1160:	22007469 	andcs	r7, r0, #1761607680	; 0x69000000
    1164:	47000006 	strmi	r0, [r0, -r6]
    1168:	5f4f4950 	svcpl	0x004f4950
    116c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1170:	00007469 	andeq	r7, r0, r9, ror #8
    1174:	5c000000 	stcpl	0, cr0, [r0], {0}
    1178:	02000003 	andeq	r0, r0, #3	; 0x3
    117c:	0034dd00 	eorseq	sp, r4, r0, lsl #26
    1180:	0008e700 	andeq	lr, r8, r0, lsl #14
    1184:	00031000 	andeq	r1, r3, r0
    1188:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    118c:	65445f43 	strbvs	r5, [r4, #-3907]
    1190:	74696e49 	strbtvc	r6, [r9], #-3657
    1194:	00033500 	andeq	r3, r3, r0, lsl #10
    1198:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    119c:	43535f43 	cmpmi	r3, #268	; 0x10c
    11a0:	49654442 	stmdbmi	r5!, {r1, r6, sl, lr}^
    11a4:	0074696e 	rsbseq	r6, r4, lr, ror #18
    11a8:	00000358 	andeq	r0, r0, r8, asr r3
    11ac:	4349564e 	movtmi	r5, #38478	; 0x964e
    11b0:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
    11b4:	7469726f 	strbtvc	r7, [r9], #-623
    11b8:	6f724779 	svcvs	0x00724779
    11bc:	6f437075 	svcvs	0x00437075
    11c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    11c4:	00037f00 	andeq	r7, r3, r0, lsl #30
    11c8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    11cc:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    11d0:	f1007469 	undefined instruction 0xf1007469
    11d4:	4e000003 	cdpmi	0, 0, cr0, cr0, cr3, {0}
    11d8:	5f434956 	svcpl	0x00434956
    11dc:	75727453 	ldrbvc	r7, [r2, #-1107]!
    11e0:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    11e4:	16007469 	strne	r7, [r0], -r9, ror #8
    11e8:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    11ec:	5f434956 	svcpl	0x00434956
    11f0:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    11f4:	65727275 	ldrbvs	r7, [r2, #-629]!
    11f8:	6550746e 	ldrbvs	r7, [r0, #-1134]
    11fc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1200:	51524967 	cmppl	r2, r7, ror #18
    1204:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1208:	006c656e 	rsbeq	r6, ip, lr, ror #10
    120c:	0000042e 	andeq	r0, r0, lr, lsr #8
    1210:	4349564e 	movtmi	r5, #38478	; 0x964e
    1214:	7465475f 	strbtvc	r4, [r5], #-1887
    1218:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    121c:	6e6e6168 	powvsez	f6, f6, #0.0
    1220:	65506c65 	ldrbvs	r6, [r0, #-3173]
    1224:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    1228:	74694267 	strbtvc	r4, [r9], #-615
    122c:	74617453 	strbtvc	r7, [r1], #-1107
    1230:	75007375 	strvc	r7, [r0, #-885]
    1234:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    1238:	5f434956 	svcpl	0x00434956
    123c:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    1240:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    1244:	656e6e61 	strbvs	r6, [lr, #-3681]!
    1248:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    124c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1250:	00746942 	rsbseq	r6, r4, r2, asr #18
    1254:	0000049c 	muleq	r0, ip, r4
    1258:	4349564e 	movtmi	r5, #38478	; 0x964e
    125c:	656c435f 	strbvs	r4, [ip, #-863]!
    1260:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    1264:	61684351 	cmnvs	r8, r1, asr r3
    1268:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    126c:	646e6550 	strbtvs	r6, [lr], #-1360
    1270:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1274:	c5007469 	strgt	r7, [r0, #-1129]
    1278:	4e000004 	cdpmi	0, 0, cr0, cr0, cr4, {0}
    127c:	5f434956 	svcpl	0x00434956
    1280:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1284:	65727275 	ldrbvs	r7, [r2, #-629]!
    1288:	6341746e 	movtvs	r7, #5230	; 0x146e
    128c:	65766974 	ldrbvs	r6, [r6, #-2420]!
    1290:	646e6148 	strbtvs	r6, [lr], #-328
    1294:	0072656c 	rsbseq	r6, r2, ip, ror #10
    1298:	000004dd 	ldrdeq	r0, [r0], -sp
    129c:	4349564e 	movtmi	r5, #38478	; 0x964e
    12a0:	7465475f 	strbtvc	r4, [r5], #-1887
    12a4:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
    12a8:	6e6e6168 	powvsez	f6, f6, #0.0
    12ac:	63416c65 	movtvs	r6, #7269	; 0x1c65
    12b0:	65766974 	ldrbvs	r6, [r6, #-2420]!
    12b4:	53746942 	cmnpl	r4, #1081344	; 0x108000
    12b8:	75746174 	ldrbvc	r6, [r4, #-372]!
    12bc:	05240073 	streq	r0, [r4, #-115]!
    12c0:	564e0000 	strbpl	r0, [lr], -r0
    12c4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    12c8:	50437465 	subpl	r7, r3, r5, ror #8
    12cc:	00444955 	subeq	r4, r4, r5, asr r9
    12d0:	0000053c 	andeq	r0, r0, ip, lsr r5
    12d4:	4349564e 	movtmi	r5, #38478	; 0x964e
    12d8:	7465535f 	strbtvc	r5, [r5], #-863
    12dc:	74636556 	strbtvc	r6, [r3], #-1366
    12e0:	6154726f 	cmpvs	r4, pc, ror #4
    12e4:	00656c62 	rsbeq	r6, r5, r2, ror #24
    12e8:	00000573 	andeq	r0, r0, r3, ror r5
    12ec:	4349564e 	movtmi	r5, #38478	; 0x964e
    12f0:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    12f4:	74617265 	strbtvc	r7, [r1], #-613
    12f8:	73795365 	cmnvc	r9, #-1811939327	; 0x94000001
    12fc:	526d6574 	rsbpl	r6, sp, #486539264	; 0x1d000000
    1300:	74657365 	strbtvc	r7, [r5], #-869
    1304:	00058700 	andeq	r8, r5, r0, lsl #14
    1308:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    130c:	65475f43 	strbvs	r5, [r7, #-3907]
    1310:	6172656e 	cmnvs	r2, lr, ror #10
    1314:	6f436574 	svcvs	0x00436574
    1318:	65526572 	ldrbvs	r6, [r2, #-1394]
    131c:	00746573 	rsbseq	r6, r4, r3, ror r5
    1320:	0000059b 	muleq	r0, fp, r5
    1324:	4349564e 	movtmi	r5, #38478	; 0x964e
    1328:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    132c:	4c6d6574 	cfstr64mi	mvdx6, [sp], #-464
    1330:	6e6f4350 	mcrvs	3, 3, r4, cr15, cr0, {2}
    1334:	00676966 	rsbeq	r6, r7, r6, ror #18
    1338:	000005d0 	ldrdeq	r0, [r0], -r0
    133c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1340:	7379535f 	cmnvc	r9, #2080374785	; 0x7c000001
    1344:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1348:	6c646e61 	stclvs	14, cr6, [r4], #-388
    134c:	6f437265 	svcvs	0x00437265
    1350:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1354:	00061500 	andeq	r1, r6, r0, lsl #10
    1358:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    135c:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1360:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1364:	646e6148 	strbtvs	r6, [lr], #-328
    1368:	5072656c 	rsbspl	r6, r2, ip, ror #10
    136c:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    1370:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1374:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1378:	06980067 	ldreq	r0, [r8], r7, rrx
    137c:	564e0000 	strbpl	r0, [lr], -r0
    1380:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1384:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1388:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    138c:	646e6148 	strbtvs	r6, [lr], #-328
    1390:	5072656c 	rsbspl	r6, r2, ip, ror #10
    1394:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1398:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    139c:	61745374 	cmnvs	r4, r4, ror r3
    13a0:	00737574 	rsbseq	r7, r3, r4, ror r5
    13a4:	000006ed 	andeq	r0, r0, sp, ror #13
    13a8:	4349564e 	movtmi	r5, #38478	; 0x964e
    13ac:	7465535f 	strbtvc	r5, [r5], #-863
    13b0:	74737953 	ldrbtvc	r7, [r3], #-2387
    13b4:	61486d65 	cmpvs	r8, r5, ror #26
    13b8:	656c646e 	strbvs	r6, [ip, #-1134]!
    13bc:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    13c0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    13c4:	00746942 	rsbseq	r6, r4, r2, asr #18
    13c8:	00000722 	andeq	r0, r0, r2, lsr #14
    13cc:	4349564e 	movtmi	r5, #38478	; 0x964e
    13d0:	656c435f 	strbvs	r4, [ip, #-863]!
    13d4:	79537261 	ldmdbvc	r3, {r0, r5, r6, r9, ip, sp, lr}^
    13d8:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    13dc:	646e6148 	strbtvs	r6, [lr], #-328
    13e0:	5072656c 	rsbspl	r6, r2, ip, ror #10
    13e4:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    13e8:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    13ec:	07570074 	undefined
    13f0:	564e0000 	strbpl	r0, [lr], -r0
    13f4:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    13f8:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    13fc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1400:	646e6148 	strbtvs	r6, [lr], #-328
    1404:	4172656c 	cmnmi	r2, ip, ror #10
    1408:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    140c:	74694265 	strbtvc	r4, [r9], #-613
    1410:	74617453 	strbtvc	r7, [r1], #-1107
    1414:	aa007375 	bge	1e1f0 <__Stack_Size+0x1ddf0>
    1418:	4e000007 	cdpmi	0, 0, cr0, cr0, cr7, {0}
    141c:	5f434956 	svcpl	0x00434956
    1420:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1424:	746c7561 	strbtvc	r7, [ip], #-1377
    1428:	646e6148 	strbtvs	r6, [lr], #-328
    142c:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    1430:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1434:	07007365 	streq	r7, [r0, -r5, ror #6]
    1438:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    143c:	5f434956 	svcpl	0x00434956
    1440:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1444:	746c7561 	strbtvc	r7, [ip], #-1377
    1448:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    144c:	00737365 	rsbseq	r7, r3, r5, ror #6
    1450:	00000850 	andeq	r0, r0, r0, asr r8
    1454:	4349564e 	movtmi	r5, #38478	; 0x964e
    1458:	7465475f 	strbtvc	r4, [r5], #-1887
    145c:	45534142 	ldrbmi	r4, [r3, #-322]
    1460:	00495250 	subeq	r5, r9, r0, asr r2
    1464:	00000869 	andeq	r0, r0, r9, ror #16
    1468:	4349564e 	movtmi	r5, #38478	; 0x964e
    146c:	5341425f 	movtpl	r4, #4703	; 0x125f
    1470:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
    1474:	464e4f43 	strbmi	r4, [lr], -r3, asr #30
    1478:	92004749 	andls	r4, r0, #19136512	; 0x1240000
    147c:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1480:	5f434956 	svcpl	0x00434956
    1484:	45534552 	ldrbmi	r4, [r3, #-1362]
    1488:	55414654 	strbpl	r4, [r1, #-1620]
    148c:	414d544c 	cmpmi	sp, ip, asr #8
    1490:	a7004b53 	smlsdge	r0, r3, fp, r4
    1494:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    1498:	5f434956 	svcpl	0x00434956
    149c:	46544553 	undefined
    14a0:	544c5541 	strbpl	r5, [ip], #-1345
    14a4:	4b53414d 	blmi	14d19e0 <__Stack_Size+0x14d15e0>
    14a8:	0008bc00 	andeq	fp, r8, r0, lsl #24
    14ac:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    14b0:	45525f43 	ldrbmi	r5, [r2, #-3907]
    14b4:	50544553 	subspl	r4, r4, r3, asr r5
    14b8:	414d4952 	cmpmi	sp, r2, asr r9
    14bc:	d1004b53 	tstle	r0, r3, asr fp
    14c0:	4e000008 	cdpmi	0, 0, cr0, cr0, cr8, {0}
    14c4:	5f434956 	svcpl	0x00434956
    14c8:	50544553 	subspl	r4, r4, r3, asr r5
    14cc:	414d4952 	cmpmi	sp, r2, asr r9
    14d0:	00004b53 	andeq	r4, r0, r3, asr fp
    14d4:	c7000000 	strgt	r0, [r0, -r0]
    14d8:	02000000 	andeq	r0, r0, #0	; 0x0
    14dc:	003dc400 	eorseq	ip, sp, r0, lsl #8
    14e0:	00024700 	andeq	r4, r2, r0, lsl #14
    14e4:	0000d300 	andeq	sp, r0, r0, lsl #6
    14e8:	52575000 	subspl	r5, r7, #0	; 0x0
    14ec:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    14f0:	4170756b 	cmnmi	r0, fp, ror #10
    14f4:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    14f8:	646d4373 	strbtvs	r4, [sp], #-883
    14fc:	0000f800 	andeq	pc, r0, r0, lsl #16
    1500:	52575000 	subspl	r5, r7, #0	; 0x0
    1504:	4456505f 	ldrbmi	r5, [r6], #-95
    1508:	00646d43 	rsbeq	r6, r4, r3, asr #26
    150c:	0000011d 	andeq	r0, r0, sp, lsl r1
    1510:	5f525750 	svcpl	0x00525750
    1514:	4c445650 	mcrrmi	6, 5, r5, r4, cr0
    1518:	6c657665 	stclvs	6, cr7, [r5], #-404
    151c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1520:	53006769 	movwpl	r6, #1897	; 0x769
    1524:	50000001 	andpl	r0, r0, r1
    1528:	575f5257 	undefined
    152c:	55656b61 	strbpl	r6, [r5, #-2913]!
    1530:	6e695070 	mcrvs	0, 3, r5, cr9, cr0, {3}
    1534:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1538:	00000178 	andeq	r0, r0, r8, ror r1
    153c:	5f525750 	svcpl	0x00525750
    1540:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1544:	5367616c 	cmnpl	r7, #27	; 0x1b
    1548:	75746174 	ldrbvc	r6, [r4, #-372]!
    154c:	01ae0073 	undefined instruction 0x01ae0073
    1550:	57500000 	ldrbpl	r0, [r0, -r0]
    1554:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    1558:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    155c:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1560:	000001d5 	ldrdeq	r0, [r0], -r5
    1564:	5f525750 	svcpl	0x00525750
    1568:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    156c:	41545372 	cmpmi	r4, r2, ror r3
    1570:	5942444e 	stmdbpl	r2, {r1, r2, r3, r6, sl, lr}^
    1574:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1578:	0001ea00 	andeq	lr, r1, r0, lsl #20
    157c:	52575000 	subspl	r5, r7, #0	; 0x0
    1580:	746e455f 	strbtvc	r4, [lr], #-1375
    1584:	54537265 	ldrbpl	r7, [r3], #-613
    1588:	6f4d504f 	svcvs	0x004d504f
    158c:	31006564 	tstcc	r0, r4, ror #10
    1590:	50000002 	andpl	r0, r0, r2
    1594:	445f5257 	ldrbmi	r5, [pc], #599	; 159c <__Stack_Size+0x119c>
    1598:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    159c:	00000074 	andeq	r0, r0, r4, ror r0
    15a0:	02c00000 	sbceq	r0, r0, #0	; 0x0
    15a4:	00020000 	andeq	r0, r2, r0
    15a8:	0000400b 	andeq	r4, r0, fp
    15ac:	000008bd 	strheq	r0, [r0], -sp
    15b0:	00000214 	andeq	r0, r0, r4, lsl r2
    15b4:	5f434352 	svcpl	0x00434352
    15b8:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    15bc:	27007469 	strcs	r7, [r0, -r9, ror #8]
    15c0:	52000002 	andpl	r0, r0, #2	; 0x2
    15c4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    15c8:	6f434553 	svcvs	0x00434553
    15cc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    15d0:	00024c00 	andeq	r4, r2, r0, lsl #24
    15d4:	43435200 	movtmi	r5, #12800	; 0x3200
    15d8:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    15dc:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    15e0:	53455348 	movtpl	r5, #21320	; 0x5348
    15e4:	74726174 	ldrbtvc	r6, [r2], #-372
    15e8:	f1007055 	undefined instruction 0xf1007055
    15ec:	52000002 	andpl	r0, r0, #2	; 0x2
    15f0:	415f4343 	cmpmi	pc, r3, asr #6
    15f4:	73756a64 	cmnvc	r5, #409600	; 0x64000
    15f8:	49534874 	ldmdbmi	r3, {r2, r4, r5, r6, fp, lr}^
    15fc:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
    1600:	74617262 	strbtvc	r7, [r1], #-610
    1604:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    1608:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    160c:	00032300 	andeq	r2, r3, r0, lsl #6
    1610:	43435200 	movtmi	r5, #12800	; 0x3200
    1614:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    1618:	00646d43 	rsbeq	r6, r4, r3, asr #26
    161c:	0000034a 	andeq	r0, r0, sl, asr #6
    1620:	5f434352 	svcpl	0x00434352
    1624:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1628:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    162c:	03910067 	orrseq	r0, r1, #103	; 0x67
    1630:	43520000 	cmpmi	r2, #0	; 0x0
    1634:	4c505f43 	mrrcmi	15, 4, r5, r0, cr3
    1638:	646d434c 	strbtvs	r4, [sp], #-844
    163c:	0003b800 	andeq	fp, r3, r0, lsl #16
    1640:	43435200 	movtmi	r5, #12800	; 0x3200
    1644:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1648:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    164c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1650:	03f10067 	mvnseq	r0, #103	; 0x67
    1654:	43520000 	cmpmi	r2, #0	; 0x0
    1658:	65475f43 	strbvs	r5, [r7, #-3907]
    165c:	53595374 	cmppl	r9, #-805306367	; 0xd0000001
    1660:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1664:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1668:	04090065 	streq	r0, [r9], #-101
    166c:	43520000 	cmpmi	r2, #0	; 0x0
    1670:	43485f43 	movtmi	r5, #36675	; 0x8f43
    1674:	6f434b4c 	svcvs	0x00434b4c
    1678:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    167c:	00044200 	andeq	r4, r4, r0, lsl #4
    1680:	43435200 	movtmi	r5, #12800	; 0x3200
    1684:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    1688:	6f43314b 	svcvs	0x0043314b
    168c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1690:	00047b00 	andeq	r7, r4, r0, lsl #22
    1694:	43435200 	movtmi	r5, #12800	; 0x3200
    1698:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    169c:	6f43324b 	svcvs	0x0043324b
    16a0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    16a4:	0004b000 	andeq	fp, r4, r0
    16a8:	43435200 	movtmi	r5, #12800	; 0x3200
    16ac:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    16b0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16b4:	04e50067 	strbteq	r0, [r5], #103
    16b8:	43520000 	cmpmi	r2, #0	; 0x0
    16bc:	53555f43 	cmppl	r5, #268	; 0x10c
    16c0:	4b4c4342 	blmi	13123d0 <__Stack_Size+0x1311fd0>
    16c4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    16c8:	0c006769 	stceq	7, cr6, [r0], {105}
    16cc:	52000005 	andpl	r0, r0, #5	; 0x5
    16d0:	415f4343 	cmpmi	pc, r3, asr #6
    16d4:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    16d8:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    16dc:	00676966 	rsbeq	r6, r7, r6, ror #18
    16e0:	00000545 	andeq	r0, r0, r5, asr #10
    16e4:	5f434352 	svcpl	0x00434352
    16e8:	4345534c 	movtmi	r5, #21324	; 0x534c
    16ec:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16f0:	056c0067 	strbeq	r0, [ip, #-103]!
    16f4:	43520000 	cmpmi	r2, #0	; 0x0
    16f8:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    16fc:	646d4349 	strbtvs	r4, [sp], #-841
    1700:	00059300 	andeq	r9, r5, r0, lsl #6
    1704:	43435200 	movtmi	r5, #12800	; 0x3200
    1708:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    170c:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1710:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1714:	05bc0067 	ldreq	r0, [ip, #103]!
    1718:	43520000 	cmpmi	r2, #0	; 0x0
    171c:	54525f43 	ldrbpl	r5, [r2], #-3907
    1720:	4b4c4343 	blmi	1312434 <__Stack_Size+0x1312034>
    1724:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1728:	000005e3 	andeq	r0, r0, r3, ror #11
    172c:	5f434352 	svcpl	0x00434352
    1730:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1734:	6b636f6c 	blvs	18dd4ec <__Stack_Size+0x18dd0ec>
    1738:	65724673 	ldrbvs	r4, [r2, #-1651]!
    173c:	064a0071 	undefined
    1740:	43520000 	cmpmi	r2, #0	; 0x0
    1744:	48415f43 	stmdami	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1748:	72655042 	rsbvc	r5, r5, #66	; 0x42
    174c:	43687069 	cmnmi	r8, #105	; 0x69
    1750:	6b636f6c 	blvs	18dd508 <__Stack_Size+0x18dd108>
    1754:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1758:	0000067f 	andeq	r0, r0, pc, ror r6
    175c:	5f434352 	svcpl	0x00434352
    1760:	32425041 	subcc	r5, r2, #65	; 0x41
    1764:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1768:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    176c:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1770:	b400646d 	strlt	r6, [r0], #-1133
    1774:	52000006 	andpl	r0, r0, #6	; 0x6
    1778:	415f4343 	cmpmi	pc, r3, asr #6
    177c:	50314250 	eorspl	r4, r1, r0, asr r2
    1780:	70697265 	rsbvc	r7, r9, r5, ror #4
    1784:	6f6c4368 	svcvs	0x006c4368
    1788:	6d436b63 	vstrvs	d22, [r3, #-396]
    178c:	06e90064 	strbteq	r0, [r9], r4, rrx
    1790:	43520000 	cmpmi	r2, #0	; 0x0
    1794:	50415f43 	subpl	r5, r1, r3, asr #30
    1798:	65503242 	ldrbvs	r3, [r0, #-578]
    179c:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    17a0:	65736552 	ldrbvs	r6, [r3, #-1362]!
    17a4:	646d4374 	strbtvs	r4, [sp], #-884
    17a8:	00071e00 	andeq	r1, r7, r0, lsl #28
    17ac:	43435200 	movtmi	r5, #12800	; 0x3200
    17b0:	4250415f 	subsmi	r4, r0, #-1073741801	; 0xc0000017
    17b4:	72655031 	rsbvc	r5, r5, #49	; 0x31
    17b8:	52687069 	rsbpl	r7, r8, #105	; 0x69
    17bc:	74657365 	strbtvc	r7, [r5], #-869
    17c0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    17c4:	00000753 	andeq	r0, r0, r3, asr r7
    17c8:	5f434352 	svcpl	0x00434352
    17cc:	6b636142 	blvs	18d9cdc <__Stack_Size+0x18d98dc>
    17d0:	65527075 	ldrbvs	r7, [r2, #-117]
    17d4:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    17d8:	7a00646d 	bvc	1a994 <__Stack_Size+0x1a594>
    17dc:	52000007 	andpl	r0, r0, #7	; 0x7
    17e0:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    17e4:	6b636f6c 	blvs	18dd59c <__Stack_Size+0x18dd19c>
    17e8:	75636553 	strbvc	r6, [r3, #-1363]!
    17ec:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    17f0:	74737953 	ldrbtvc	r7, [r3], #-2387
    17f4:	6d436d65 	stclvs	13, cr6, [r3, #-404]
    17f8:	07a10064 	streq	r0, [r1, r4, rrx]!
    17fc:	43520000 	cmpmi	r2, #0	; 0x0
    1800:	434d5f43 	movtmi	r5, #57155	; 0xdf43
    1804:	6e6f434f 	cdpvs	3, 6, cr4, cr15, cr15, {2}
    1808:	00676966 	rsbeq	r6, r7, r6, ror #18
    180c:	000007c8 	andeq	r0, r0, r8, asr #15
    1810:	5f434352 	svcpl	0x00434352
    1814:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1818:	5367616c 	cmnpl	r7, #27	; 0x1b
    181c:	75746174 	ldrbvc	r6, [r4, #-372]!
    1820:	07fc0073 	undefined
    1824:	43520000 	cmpmi	r2, #0	; 0x0
    1828:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    182c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1830:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1834:	00000810 	andeq	r0, r0, r0, lsl r8
    1838:	5f434352 	svcpl	0x00434352
    183c:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    1840:	61745354 	cmnvs	r4, r4, asr r3
    1844:	00737574 	rsbseq	r7, r3, r4, ror r5
    1848:	00000849 	andeq	r0, r0, r9, asr #16
    184c:	5f434352 	svcpl	0x00434352
    1850:	61656c43 	cmnvs	r5, r3, asr #24
    1854:	50544972 	subspl	r4, r4, r2, ror r9
    1858:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    185c:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1860:	00000074 	andeq	r0, r0, r4, ror r0
    1864:	009d0000 	addseq	r0, sp, r0
    1868:	00020000 	andeq	r0, r2, r0
    186c:	000048c8 	andeq	r4, r0, r8, asr #17
    1870:	000001ef 	andeq	r0, r0, pc, ror #3
    1874:	000000f7 	strdeq	r0, [r0], -r7
    1878:	54737953 	ldrbtpl	r7, [r3], #-2387
    187c:	5f6b6369 	svcpl	0x006b6369
    1880:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1884:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1888:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    188c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1890:	0000011c 	andeq	r0, r0, ip, lsl r1
    1894:	54737953 	ldrbtpl	r7, [r3], #-2387
    1898:	5f6b6369 	svcpl	0x006b6369
    189c:	52746553 	rsbspl	r6, r4, #348127232	; 0x14c00000
    18a0:	616f6c65 	cmnvs	pc, r5, ror #24
    18a4:	01410064 	cmpeq	r1, r4, rrx
    18a8:	79530000 	ldmdbvc	r3, {}^
    18ac:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    18b0:	6f435f6b 	svcvs	0x00435f6b
    18b4:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    18b8:	646d4372 	strbtvs	r4, [sp], #-882
    18bc:	00016600 	andeq	r6, r1, r0, lsl #12
    18c0:	73795300 	cmnvc	r9, #0	; 0x0
    18c4:	6b636954 	blvs	18dbe1c <__Stack_Size+0x18dba1c>
    18c8:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    18cc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    18d0:	018b0067 	orreq	r0, fp, r7, rrx
    18d4:	79530000 	ldmdbvc	r3, {}^
    18d8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    18dc:	65475f6b 	strbvs	r5, [r7, #-3947]
    18e0:	756f4374 	strbvc	r4, [pc, #-884]!	; 1574 <__Stack_Size+0x1174>
    18e4:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    18e8:	0001a200 	andeq	sl, r1, r0, lsl #4
    18ec:	73795300 	cmnvc	r9, #0	; 0x0
    18f0:	6b636954 	blvs	18dbe48 <__Stack_Size+0x18dba48>
    18f4:	7465475f 	strbtvc	r4, [r5], #-1887
    18f8:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    18fc:	74617453 	strbtvc	r7, [r1], #-1107
    1900:	00007375 	andeq	r7, r0, r5, ror r3
    1904:	ac000000 	stcge	0, cr0, [r0], {0}
    1908:	02000007 	andeq	r0, r0, #7	; 0x7
    190c:	004ab700 	subeq	fp, sl, r0, lsl #14
    1910:	00214900 	eoreq	r4, r1, r0, lsl #18
    1914:	00077800 	andeq	r7, r7, r0, lsl #16
    1918:	4d495400 	cfstrdmi	mvd5, [r9]
    191c:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    1920:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    1924:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    1928:	07b60074 	undefined
    192c:	49540000 	ldmdbmi	r4, {}^
    1930:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1934:	696e4931 	stmdbvs	lr!, {r0, r4, r5, r8, fp, lr}^
    1938:	08210074 	stmdaeq	r1!, {r2, r4, r5, r6}
    193c:	49540000 	ldmdbmi	r4, {}^
    1940:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1944:	696e4932 	stmdbvs	lr!, {r1, r4, r5, r8, fp, lr}^
    1948:	088c0074 	stmeq	ip, {r2, r4, r5, r6}
    194c:	49540000 	ldmdbmi	r4, {}^
    1950:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1954:	696e4933 	stmdbvs	lr!, {r0, r1, r4, r5, r8, fp, lr}^
    1958:	08f70074 	ldmeq	r7!, {r2, r4, r5, r6}^
    195c:	49540000 	ldmdbmi	r4, {}^
    1960:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1964:	696e4934 	stmdbvs	lr!, {r2, r4, r5, r8, fp, lr}^
    1968:	09620074 	stmdbeq	r2!, {r2, r4, r5, r6}^
    196c:	49540000 	ldmdbmi	r4, {}^
    1970:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    1974:	74696e49 	strbtvc	r6, [r9], #-3657
    1978:	000b2e00 	andeq	r2, fp, r0, lsl #28
    197c:	4d495400 	cfstrdmi	mvd5, [r9]
    1980:	4d57505f 	ldclmi	0, cr5, [r7, #-380]
    1984:	6e6f4349 	cdpvs	3, 6, cr4, cr15, cr9, {2}
    1988:	00676966 	rsbeq	r6, r7, r6, ror #18
    198c:	00000d17 	andeq	r0, r0, r7, lsl sp
    1990:	5f4d4954 	svcpl	0x004d4954
    1994:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    1998:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    199c:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    19a0:	5400000d 	strpl	r0, [r0], #-13
    19a4:	545f4d49 	ldrbpl	r4, [pc], #3401	; 19ac <__Stack_Size+0x15ac>
    19a8:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    19ac:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    19b0:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    19b4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    19b8:	0d790074 	ldcleq	0, cr0, [r9, #-464]!
    19bc:	49540000 	ldmdbmi	r4, {}^
    19c0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    19c4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    19c8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    19cc:	a0007469 	andge	r7, r0, r9, ror #8
    19d0:	5400000d 	strpl	r0, [r0], #-13
    19d4:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    19d8:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    19dc:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    19e0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    19e4:	00000dc7 	andeq	r0, r0, r7, asr #27
    19e8:	5f4d4954 	svcpl	0x004d4954
    19ec:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    19f0:	75727453 	ldrbvc	r7, [r2, #-1107]!
    19f4:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    19f8:	ee007469 	cdp	4, 0, cr7, cr0, cr9, {3}
    19fc:	5400000d 	strpl	r0, [r0], #-13
    1a00:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1a04:	2300646d 	movwcs	r6, #1133	; 0x46d
    1a08:	5400000e 	strpl	r0, [r0], #-14
    1a0c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1a10:	506c7274 	rsbpl	r7, ip, r4, ror r2
    1a14:	754f4d57 	strbvc	r4, [pc, #-3415]	; cc5 <__Stack_Size+0x8c5>
    1a18:	74757074 	ldrbtvc	r7, [r5], #-116
    1a1c:	0e580073 	mrceq	0, 2, r0, cr8, cr3, {3}
    1a20:	49540000 	ldmdbmi	r4, {}^
    1a24:	54495f4d 	strbpl	r5, [r9], #-3917
    1a28:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a2c:	9b006769 	blls	1b7d8 <__Stack_Size+0x1b3d8>
    1a30:	5400000e 	strpl	r0, [r0], #-14
    1a34:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    1a38:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1a3c:	45657461 	strbmi	r7, [r5, #-1121]!
    1a40:	746e6576 	strbtvc	r6, [lr], #-1398
    1a44:	000ed000 	andeq	sp, lr, r0
    1a48:	4d495400 	cfstrdmi	mvd5, [r9]
    1a4c:	414d445f 	cmpmi	sp, pc, asr r4
    1a50:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1a54:	15006769 	strne	r6, [r0, #-1897]
    1a58:	5400000f 	strpl	r0, [r0], #-15
    1a5c:	445f4d49 	ldrbmi	r4, [pc], #3401	; 1a64 <__Stack_Size+0x1664>
    1a60:	6d43414d 	stfvse	f4, [r3, #-308]
    1a64:	0f580064 	svceq	0x00580064
    1a68:	49540000 	ldmdbmi	r4, {}^
    1a6c:	6e495f4d 	cdpvs	15, 4, cr5, cr9, cr13, {2}
    1a70:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1a74:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    1a78:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1a7c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1a80:	0f7f0067 	svceq	0x007f0067
    1a84:	49540000 	ldmdbmi	r4, {}^
    1a88:	54495f4d 	strbpl	r5, [r9], #-3917
    1a8c:	78457852 	stmdavc	r5, {r1, r4, r6, fp, ip, sp, lr}^
    1a90:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
    1a94:	6c436c61 	mcrrvs	12, 6, r6, r3, cr1
    1a98:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1a9c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1aa0:	0fe40067 	svceq	0x00e40067
    1aa4:	49540000 	ldmdbmi	r4, {}^
    1aa8:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    1aac:	74784578 	ldrbtvc	r4, [r8], #-1400
    1ab0:	616e7265 	cmnvs	lr, r5, ror #4
    1ab4:	6f6c436c 	svcvs	0x006c436c
    1ab8:	6f436b63 	svcvs	0x00436b63
    1abc:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ac0:	0010f800 	andseq	pc, r0, r0, lsl #16
    1ac4:	4d495400 	cfstrdmi	mvd5, [r9]
    1ac8:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1acc:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1ad0:	646f4d6b 	strbtvs	r4, [pc], #3435	; 1ad8 <__Stack_Size+0x16d8>
    1ad4:	6f433165 	svcvs	0x00433165
    1ad8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1adc:	00119300 	andseq	r9, r1, r0, lsl #6
    1ae0:	4d495400 	cfstrdmi	mvd5, [r9]
    1ae4:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1ae8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1aec:	646f4d6b 	strbtvs	r4, [pc], #3435	; 1af4 <__Stack_Size+0x16f4>
    1af0:	6f433265 	svcvs	0x00433265
    1af4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1af8:	00122000 	andseq	r2, r2, r0
    1afc:	4d495400 	cfstrdmi	mvd5, [r9]
    1b00:	5254455f 	subspl	r4, r4, #398458880	; 0x17c00000
    1b04:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b08:	5b006769 	blpl	1b8b4 <__Stack_Size+0x1b4b4>
    1b0c:	54000012 	strpl	r0, [r0], #-18
    1b10:	505f4d49 	subspl	r4, pc, r9, asr #26
    1b14:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1b18:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1b1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b20:	9e006769 	cdpls	7, 0, cr6, cr0, cr9, {3}
    1b24:	54000012 	strpl	r0, [r0], #-18
    1b28:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1b2c:	746e756f 	strbtvc	r7, [lr], #-1391
    1b30:	6f4d7265 	svcvs	0x004d7265
    1b34:	6f436564 	svcvs	0x00436564
    1b38:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1b3c:	0012e500 	andseq	lr, r2, r0, lsl #10
    1b40:	4d495400 	cfstrdmi	mvd5, [r9]
    1b44:	6c65535f 	stclvs	3, cr5, [r5], #-380
    1b48:	49746365 	ldmdbmi	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    1b4c:	7475706e 	ldrbtvc	r7, [r5], #-110
    1b50:	67697254 	undefined
    1b54:	00726567 	rsbseq	r6, r2, r7, ror #10
    1b58:	00001312 	andeq	r1, r0, r2, lsl r3
    1b5c:	5f4d4954 	svcpl	0x004d4954
    1b60:	6f636e45 	svcvs	0x00636e45
    1b64:	49726564 	ldmdbmi	r2!, {r2, r5, r6, r8, sl, sp, lr}^
    1b68:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    1b6c:	65636166 	strbvs	r6, [r3, #-358]!
    1b70:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b74:	95006769 	strls	r6, [r0, #-1897]
    1b78:	54000013 	strpl	r0, [r0], #-19
    1b7c:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1b80:	6563726f 	strbvs	r7, [r3, #-623]!
    1b84:	31434f64 	cmpcc	r3, r4, ror #30
    1b88:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1b8c:	dc006769 	stcle	7, cr6, [r0], {105}
    1b90:	54000013 	strpl	r0, [r0], #-19
    1b94:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1b98:	6563726f 	strbvs	r7, [r3, #-623]!
    1b9c:	32434f64 	subcc	r4, r3, #400	; 0x190
    1ba0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ba4:	21006769 	tstcs	r0, r9, ror #14
    1ba8:	54000014 	strpl	r0, [r0], #-20
    1bac:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1bb0:	6563726f 	strbvs	r7, [r3, #-623]!
    1bb4:	33434f64 	movtcc	r4, #16228	; 0x3f64
    1bb8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1bbc:	68006769 	stmdavs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1bc0:	54000014 	strpl	r0, [r0], #-20
    1bc4:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    1bc8:	6563726f 	strbvs	r7, [r3, #-623]!
    1bcc:	34434f64 	strbcc	r4, [r3], #-3940
    1bd0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1bd4:	ad006769 	stcge	7, cr6, [r0, #-420]
    1bd8:	54000014 	strpl	r0, [r0], #-20
    1bdc:	415f4d49 	cmpmi	pc, r9, asr #26
    1be0:	72505252 	subsvc	r5, r0, #536870917	; 0x20000005
    1be4:	616f6c65 	cmnvs	pc, r5, ror #24
    1be8:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1bec:	00676966 	rsbeq	r6, r7, r6, ror #18
    1bf0:	000014e2 	andeq	r1, r0, r2, ror #9
    1bf4:	5f4d4954 	svcpl	0x004d4954
    1bf8:	656c6553 	strbvs	r6, [ip, #-1363]!
    1bfc:	4f437463 	svcmi	0x00437463
    1c00:	1517004d 	ldrne	r0, [r7, #-77]
    1c04:	49540000 	ldmdbmi	r4, {}^
    1c08:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1c0c:	7463656c 	strbtvc	r6, [r3], #-1388
    1c10:	4d444343 	stclmi	3, cr4, [r4, #-268]
    1c14:	154c0041 	strbne	r0, [ip, #-65]
    1c18:	49540000 	ldmdbmi	r4, {}^
    1c1c:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    1c20:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1c24:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1c28:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    1c2c:	81006c6f 	tsthi	r0, pc, ror #24
    1c30:	54000015 	strpl	r0, [r0], #-21
    1c34:	4f5f4d49 	svcmi	0x005f4d49
    1c38:	72503143 	subsvc	r3, r0, #-1073741808	; 0xc0000010
    1c3c:	616f6c65 	cmnvs	pc, r5, ror #24
    1c40:	6e6f4364 	cdpvs	3, 6, cr4, cr15, cr4, {3}
    1c44:	00676966 	rsbeq	r6, r7, r6, ror #18
    1c48:	000015c8 	andeq	r1, r0, r8, asr #11
    1c4c:	5f4d4954 	svcpl	0x004d4954
    1c50:	5032434f 	eorspl	r4, r2, pc, asr #6
    1c54:	6f6c6572 	svcvs	0x006c6572
    1c58:	6f436461 	svcvs	0x00436461
    1c5c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c60:	00160d00 	andseq	r0, r6, r0, lsl #26
    1c64:	4d495400 	cfstrdmi	mvd5, [r9]
    1c68:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1c6c:	6c657250 	sfmvs	f7, 2, [r5], #-320
    1c70:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    1c74:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1c78:	16540067 	ldrbne	r0, [r4], -r7, rrx
    1c7c:	49540000 	ldmdbmi	r4, {}^
    1c80:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1c84:	65725034 	ldrbvs	r5, [r2, #-52]!
    1c88:	64616f6c 	strbtvs	r6, [r1], #-3948
    1c8c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1c90:	99006769 	stmdbls	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    1c94:	54000016 	strpl	r0, [r0], #-22
    1c98:	4f5f4d49 	svcmi	0x005f4d49
    1c9c:	61463143 	cmpvs	r6, r3, asr #2
    1ca0:	6f437473 	svcvs	0x00437473
    1ca4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ca8:	0016e000 	andseq	lr, r6, r0
    1cac:	4d495400 	cfstrdmi	mvd5, [r9]
    1cb0:	32434f5f 	subcc	r4, r3, #380	; 0x17c
    1cb4:	74736146 	ldrbtvc	r6, [r3], #-326
    1cb8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1cbc:	25006769 	strcs	r6, [r0, #-1897]
    1cc0:	54000017 	strpl	r0, [r0], #-23
    1cc4:	4f5f4d49 	svcmi	0x005f4d49
    1cc8:	61463343 	cmpvs	r6, r3, asr #6
    1ccc:	6f437473 	svcvs	0x00437473
    1cd0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1cd4:	00176c00 	andseq	r6, r7, r0, lsl #24
    1cd8:	4d495400 	cfstrdmi	mvd5, [r9]
    1cdc:	34434f5f 	strbcc	r4, [r3], #-3935
    1ce0:	74736146 	ldrbtvc	r6, [r3], #-326
    1ce4:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1ce8:	b1006769 	tstlt	r0, r9, ror #14
    1cec:	54000017 	strpl	r0, [r0], #-23
    1cf0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1cf4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1cf8:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    1cfc:	f8006665 	undefined instruction 0xf8006665
    1d00:	54000017 	strpl	r0, [r0], #-23
    1d04:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d08:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d0c:	5232434f 	eorspl	r4, r2, #1006632961	; 0x3c000001
    1d10:	3d006665 	stccc	6, cr6, [r0, #-404]
    1d14:	54000018 	strpl	r0, [r0], #-24
    1d18:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d1c:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d20:	5233434f 	eorspl	r4, r3, #1006632961	; 0x3c000001
    1d24:	84006665 	strhi	r6, [r0], #-1637
    1d28:	54000018 	strpl	r0, [r0], #-24
    1d2c:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1d30:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1d34:	5234434f 	eorspl	r4, r4, #1006632961	; 0x3c000001
    1d38:	c9006665 	stmdbgt	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
    1d3c:	54000018 	strpl	r0, [r0], #-24
    1d40:	4f5f4d49 	svcmi	0x005f4d49
    1d44:	6f503143 	svcvs	0x00503143
    1d48:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1d4c:	6f437974 	svcvs	0x00437974
    1d50:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d54:	00191000 	andseq	r1, r9, r0
    1d58:	4d495400 	cfstrdmi	mvd5, [r9]
    1d5c:	31434f5f 	cmpcc	r3, pc, asr pc
    1d60:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    1d64:	74697261 	strbtvc	r7, [r9], #-609
    1d68:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1d6c:	00676966 	rsbeq	r6, r7, r6, ror #18
    1d70:	00001957 	andeq	r1, r0, r7, asr r9
    1d74:	5f4d4954 	svcpl	0x004d4954
    1d78:	5032434f 	eorspl	r4, r2, pc, asr #6
    1d7c:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1d80:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1d84:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d88:	199c0067 	ldmibne	ip, {r0, r1, r2, r5, r6}
    1d8c:	49540000 	ldmdbmi	r4, {}^
    1d90:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1d94:	6f504e32 	svcvs	0x00504e32
    1d98:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    1d9c:	6f437974 	svcvs	0x00437974
    1da0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1da4:	0019e100 	andseq	lr, r9, r0, lsl #2
    1da8:	4d495400 	cfstrdmi	mvd5, [r9]
    1dac:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    1db0:	616c6f50 	cmnvs	ip, r0, asr pc
    1db4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1db8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1dbc:	26006769 	strcs	r6, [r0], -r9, ror #14
    1dc0:	5400001a 	strpl	r0, [r0], #-26
    1dc4:	4f5f4d49 	svcmi	0x005f4d49
    1dc8:	504e3343 	subpl	r3, lr, r3, asr #6
    1dcc:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    1dd0:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    1dd4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1dd8:	1a6b0067 	bne	1ac1f7c <__Stack_Size+0x1ac1b7c>
    1ddc:	49540000 	ldmdbmi	r4, {}^
    1de0:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    1de4:	6c6f5034 	stclvs	0, cr5, [pc], #-208
    1de8:	74697261 	strbtvc	r7, [r9], #-609
    1dec:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    1df0:	00676966 	rsbeq	r6, r7, r6, ror #18
    1df4:	00001ab0 	strheq	r1, [r0], -r0
    1df8:	5f4d4954 	svcpl	0x004d4954
    1dfc:	43784343 	cmnmi	r8, #201326593	; 0xc000001
    1e00:	f500646d 	undefined instruction 0xf500646d
    1e04:	5400001a 	strpl	r0, [r0], #-26
    1e08:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    1e0c:	434e7843 	movtmi	r7, #59459	; 0xe843
    1e10:	3a00646d 	bcc	1afcc <__Stack_Size+0x1abcc>
    1e14:	5400001b 	strpl	r0, [r0], #-27
    1e18:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1e1c:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1e20:	78434f74 	stmdavc	r3, {r2, r4, r5, r6, r8, r9, sl, fp, lr}^
    1e24:	1b85004d 	blne	fe141f60 <SCS_BASE+0x1e133f60>
    1e28:	49540000 	ldmdbmi	r4, {}^
    1e2c:	70555f4d 	subsvc	r5, r5, sp, asr #30
    1e30:	65746164 	ldrbvs	r6, [r4, #-356]!
    1e34:	61736944 	cmnvs	r3, r4, asr #18
    1e38:	43656c62 	cmnmi	r5, #25088	; 0x6200
    1e3c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e40:	1bba0067 	blne	fee81fe4 <SCS_BASE+0x1ee73fe4>
    1e44:	49540000 	ldmdbmi	r4, {}^
    1e48:	70555f4d 	subsvc	r5, r5, sp, asr #30
    1e4c:	65746164 	ldrbvs	r6, [r4, #-356]!
    1e50:	75716552 	ldrbvc	r6, [r1, #-1362]!
    1e54:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    1e58:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1e5c:	1bef0067 	blne	ffbc2000 <SCS_BASE+0x1fbb4000>
    1e60:	49540000 	ldmdbmi	r4, {}^
    1e64:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1e68:	7463656c 	strbtvc	r6, [r3], #-1388
    1e6c:	6c6c6148 	stfvse	f6, [ip], #-288
    1e70:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    1e74:	2400726f 	strcs	r7, [r0], #-623
    1e78:	5400001c 	strpl	r0, [r0], #-28
    1e7c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1e80:	63656c65 	cmnvs	r5, #25856	; 0x6500
    1e84:	656e4f74 	strbvs	r4, [lr, #-3956]!
    1e88:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    1e8c:	646f4d65 	strbtvs	r4, [pc], #3429	; 1e94 <__Stack_Size+0x1a94>
    1e90:	1c5b0065 	mrrcne	0, 6, r0, fp, cr5
    1e94:	49540000 	ldmdbmi	r4, {}^
    1e98:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1e9c:	7463656c 	strbtvc	r6, [r3], #-1388
    1ea0:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1ea4:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    1ea8:	65676769 	strbvs	r6, [r7, #-1897]!
    1eac:	1c920072 	ldcne	0, cr0, [r2], {114}
    1eb0:	49540000 	ldmdbmi	r4, {}^
    1eb4:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1eb8:	7463656c 	strbtvc	r6, [r3], #-1388
    1ebc:	76616c53 	undefined
    1ec0:	646f4d65 	strbtvs	r4, [pc], #3429	; 1ec8 <__Stack_Size+0x1ac8>
    1ec4:	1cc90065 	stclne	0, cr0, [r9], {101}
    1ec8:	49540000 	ldmdbmi	r4, {}^
    1ecc:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    1ed0:	7463656c 	strbtvc	r6, [r3], #-1388
    1ed4:	7473614d 	ldrbtvc	r6, [r3], #-333
    1ed8:	6c537265 	lfmvs	f7, 2, [r3], {101}
    1edc:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    1ee0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    1ee4:	00001d00 	andeq	r1, r0, r0, lsl #26
    1ee8:	5f4d4954 	svcpl	0x004d4954
    1eec:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    1ef0:	746e756f 	strbtvc	r7, [lr], #-1391
    1ef4:	35007265 	strcc	r7, [r0, #-613]
    1ef8:	5400001d 	strpl	r0, [r0], #-29
    1efc:	535f4d49 	cmppl	pc, #4672	; 0x1240
    1f00:	75417465 	strbvc	r7, [r1, #-1125]
    1f04:	65726f74 	ldrbvs	r6, [r2, #-3956]!
    1f08:	64616f6c 	strbtvs	r6, [r1], #-3948
    1f0c:	001d6a00 	andseq	r6, sp, r0, lsl #20
    1f10:	4d495400 	cfstrdmi	mvd5, [r9]
    1f14:	7465535f 	strbtvc	r5, [r5], #-863
    1f18:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1f1c:	31657261 	cmncc	r5, r1, ror #4
    1f20:	001d9f00 	andseq	r9, sp, r0, lsl #30
    1f24:	4d495400 	cfstrdmi	mvd5, [r9]
    1f28:	7465535f 	strbtvc	r5, [r5], #-863
    1f2c:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1f30:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    1f34:	001dd400 	andseq	sp, sp, r0, lsl #8
    1f38:	4d495400 	cfstrdmi	mvd5, [r9]
    1f3c:	7465535f 	strbtvc	r5, [r5], #-863
    1f40:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1f44:	33657261 	cmncc	r5, #268435462	; 0x10000006
    1f48:	001e0900 	andseq	r0, lr, r0, lsl #18
    1f4c:	4d495400 	cfstrdmi	mvd5, [r9]
    1f50:	7465535f 	strbtvc	r5, [r5], #-863
    1f54:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    1f58:	34657261 	strbtcc	r7, [r5], #-609
    1f5c:	001e3e00 	andseq	r3, lr, r0, lsl #28
    1f60:	4d495400 	cfstrdmi	mvd5, [r9]
    1f64:	7465535f 	strbtvc	r5, [r5], #-863
    1f68:	50314349 	eorspl	r4, r1, r9, asr #6
    1f6c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1f70:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1f74:	001e6200 	andseq	r6, lr, r0, lsl #4
    1f78:	4d495400 	cfstrdmi	mvd5, [r9]
    1f7c:	7465535f 	strbtvc	r5, [r5], #-863
    1f80:	50324349 	eorspl	r4, r2, r9, asr #6
    1f84:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1f88:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1f8c:	001e8400 	andseq	r8, lr, r0, lsl #8
    1f90:	4d495400 	cfstrdmi	mvd5, [r9]
    1f94:	7465535f 	strbtvc	r5, [r5], #-863
    1f98:	50334349 	eorspl	r4, r3, r9, asr #6
    1f9c:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1fa0:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1fa4:	001ea800 	andseq	sl, lr, r0, lsl #16
    1fa8:	4d495400 	cfstrdmi	mvd5, [r9]
    1fac:	7465535f 	strbtvc	r5, [r5], #-863
    1fb0:	50344349 	eorspl	r4, r4, r9, asr #6
    1fb4:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    1fb8:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    1fbc:	001eca00 	andseq	ip, lr, r0, lsl #20
    1fc0:	4d495400 	cfstrdmi	mvd5, [r9]
    1fc4:	7465535f 	strbtvc	r5, [r5], #-863
    1fc8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1fcc:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    1fd0:	6f697369 	svcvs	0x00697369
    1fd4:	1f01006e 	svcne	0x0001006e
    1fd8:	49540000 	ldmdbmi	r4, {}^
    1fdc:	65475f4d 	strbvs	r5, [r7, #-3917]
    1fe0:	70614374 	rsbvc	r4, r1, r4, ror r3
    1fe4:	65727574 	ldrbvs	r7, [r2, #-1396]!
    1fe8:	1f2e0031 	svcne	0x002e0031
    1fec:	49540000 	ldmdbmi	r4, {}^
    1ff0:	65475f4d 	strbvs	r5, [r7, #-3917]
    1ff4:	70614374 	rsbvc	r4, r1, r4, ror r3
    1ff8:	65727574 	ldrbvs	r7, [r2, #-1396]!
    1ffc:	1f5b0032 	svcne	0x005b0032
    2000:	49540000 	ldmdbmi	r4, {}^
    2004:	65475f4d 	strbvs	r5, [r7, #-3917]
    2008:	70614374 	rsbvc	r4, r1, r4, ror r3
    200c:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2010:	1f880033 	svcne	0x00880033
    2014:	49540000 	ldmdbmi	r4, {}^
    2018:	65475f4d 	strbvs	r5, [r7, #-3917]
    201c:	70614374 	rsbvc	r4, r1, r4, ror r3
    2020:	65727574 	ldrbvs	r7, [r2, #-1396]!
    2024:	1fb50034 	svcne	0x00b50034
    2028:	49540000 	ldmdbmi	r4, {}^
    202c:	65475f4d 	strbvs	r5, [r7, #-3917]
    2030:	756f4374 	strbvc	r4, [pc, #-884]!	; 1cc4 <__Stack_Size+0x18c4>
    2034:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    2038:	001fe200 	andseq	lr, pc, r0, lsl #4
    203c:	4d495400 	cfstrdmi	mvd5, [r9]
    2040:	7465475f 	strbtvc	r4, [r5], #-1887
    2044:	73657250 	cmnvc	r5, #5	; 0x5
    2048:	656c6163 	strbvs	r6, [ip, #-355]!
    204c:	200f0072 	andcs	r0, pc, r2, ror r0
    2050:	49540000 	ldmdbmi	r4, {}^
    2054:	65475f4d 	strbvs	r5, [r7, #-3917]
    2058:	616c4674 	smcvs	50276
    205c:	61745367 	cmnvs	r4, r7, ror #6
    2060:	00737574 	rsbseq	r7, r3, r4, ror r5
    2064:	00002056 	andeq	r2, r0, r6, asr r0
    2068:	5f4d4954 	svcpl	0x004d4954
    206c:	61656c43 	cmnvs	r5, r3, asr #24
    2070:	616c4672 	smcvs	50274
    2074:	208d0067 	addcs	r0, sp, r7, rrx
    2078:	49540000 	ldmdbmi	r4, {}^
    207c:	65475f4d 	strbvs	r5, [r7, #-3917]
    2080:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    2084:	75746174 	ldrbvc	r6, [r4, #-372]!
    2088:	20ec0073 	rsccs	r0, ip, r3, ror r0
    208c:	49540000 	ldmdbmi	r4, {}^
    2090:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    2094:	49726165 	ldmdbmi	r2!, {r0, r2, r5, r6, r8, sp, lr}^
    2098:	6e655054 	mcrvs	0, 3, r5, cr5, cr4, {2}
    209c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    20a0:	00746942 	rsbseq	r6, r4, r2, asr #18
    20a4:	00002123 	andeq	r2, r0, r3, lsr #2
    20a8:	5f4d4954 	svcpl	0x004d4954
    20ac:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    20b0:	00007469 	andeq	r7, r0, r9, ror #8
    20b4:	5b000000 	blpl	20bc <__Stack_Size+0x1cbc>
    20b8:	02000002 	andeq	r0, r0, #2	; 0x2
    20bc:	006c0000 	rsbeq	r0, ip, r0
    20c0:	00095000 	andeq	r5, r9, r0
    20c4:	0002b600 	andeq	fp, r2, r0, lsl #12
    20c8:	41535500 	cmpmi	r3, r0, lsl #10
    20cc:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    20d0:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    20d4:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    20d8:	02e10074 	rsceq	r0, r1, #116	; 0x74
    20dc:	53550000 	cmppl	r5, #0	; 0x0
    20e0:	5f545241 	svcpl	0x00545241
    20e4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    20e8:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    20ec:	03300074 	teqeq	r0, #116	; 0x74
    20f0:	53550000 	cmppl	r5, #0	; 0x0
    20f4:	5f545241 	svcpl	0x00545241
    20f8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    20fc:	7274536b 	rsbsvc	r5, r4, #-1409286143	; 0xac000001
    2100:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2104:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2108:	00000357 	andeq	r0, r0, r7, asr r3
    210c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2110:	6d435f54 	stclvs	15, cr5, [r3, #-336]
    2114:	038c0064 	orreq	r0, ip, #100	; 0x64
    2118:	53550000 	cmppl	r5, #0	; 0x0
    211c:	5f545241 	svcpl	0x00545241
    2120:	6f435449 	svcvs	0x00435449
    2124:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2128:	00040d00 	andeq	r0, r4, r0, lsl #26
    212c:	41535500 	cmpmi	r3, r0, lsl #10
    2130:	445f5452 	ldrbmi	r5, [pc], #1106	; 2138 <__Stack_Size+0x1d38>
    2134:	6d43414d 	stfvse	f4, [r3, #-308]
    2138:	04500064 	ldrbeq	r0, [r0], #-100
    213c:	53550000 	cmppl	r5, #0	; 0x0
    2140:	5f545241 	svcpl	0x00545241
    2144:	41746553 	cmnmi	r4, r3, asr r5
    2148:	65726464 	ldrbvs	r6, [r2, #-1124]!
    214c:	85007373 	strhi	r7, [r0, #-883]
    2150:	55000004 	strpl	r0, [r0, #-4]
    2154:	54524153 	ldrbpl	r4, [r2], #-339
    2158:	6b61575f 	blvs	1857edc <__Stack_Size+0x1857adc>
    215c:	43705565 	cmnmi	r0, #423624704	; 0x19400000
    2160:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2164:	04bc0067 	ldrteq	r0, [ip], #103
    2168:	53550000 	cmppl	r5, #0	; 0x0
    216c:	5f545241 	svcpl	0x00545241
    2170:	65636552 	strbvs	r6, [r3, #-1362]!
    2174:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
    2178:	656b6157 	strbvs	r6, [fp, #-343]!
    217c:	6d437055 	stclvs	0, cr7, [r3, #-340]
    2180:	04f10064 	ldrbteq	r0, [r1], #100
    2184:	53550000 	cmppl	r5, #0	; 0x0
    2188:	5f545241 	svcpl	0x00545241
    218c:	424e494c 	submi	r4, lr, #1245184	; 0x130000
    2190:	6b616572 	blvs	185b760 <__Stack_Size+0x185b360>
    2194:	65746544 	ldrbvs	r6, [r4, #-1348]!
    2198:	654c7463 	strbvs	r7, [ip, #-1123]
    219c:	6874676e 	ldmdavs	r4!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    21a0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    21a4:	28006769 	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, sp, lr}
    21a8:	55000005 	strpl	r0, [r0, #-5]
    21ac:	54524153 	ldrbpl	r4, [r2], #-339
    21b0:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    21b4:	00646d43 	rsbeq	r6, r4, r3, asr #26
    21b8:	0000055d 	andeq	r0, r0, sp, asr r5
    21bc:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    21c0:	65535f54 	ldrbvs	r5, [r3, #-3924]
    21c4:	6144646e 	cmpvs	r4, lr, ror #8
    21c8:	94006174 	strls	r6, [r0], #-372
    21cc:	55000005 	strpl	r0, [r0, #-5]
    21d0:	54524153 	ldrbpl	r4, [r2], #-339
    21d4:	6365525f 	cmnvs	r5, #-268435451	; 0xf0000005
    21d8:	65766965 	ldrbvs	r6, [r6, #-2405]!
    21dc:	61746144 	cmnvs	r4, r4, asr #2
    21e0:	0005c100 	andeq	ip, r5, r0, lsl #2
    21e4:	41535500 	cmpmi	r3, r0, lsl #10
    21e8:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    21ec:	42646e65 	rsbmi	r6, r4, #1616	; 0x650
    21f0:	6b616572 	blvs	185b7c0 <__Stack_Size+0x185b3c0>
    21f4:	0005e800 	andeq	lr, r5, r0, lsl #16
    21f8:	41535500 	cmpmi	r3, r0, lsl #10
    21fc:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2200:	75477465 	strbvc	r7, [r7, #-1125]
    2204:	54647261 	strbtpl	r7, [r4], #-609
    2208:	00656d69 	rsbeq	r6, r5, r9, ror #26
    220c:	0000061d 	andeq	r0, r0, sp, lsl r6
    2210:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2214:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2218:	65725074 	ldrbvs	r5, [r2, #-116]!
    221c:	6c616373 	stclvs	3, cr6, [r1], #-460
    2220:	52007265 	andpl	r7, r0, #1342177286	; 0x50000006
    2224:	55000006 	strpl	r0, [r0, #-6]
    2228:	54524153 	ldrbpl	r4, [r2], #-339
    222c:	616d535f 	cmnvs	sp, pc, asr r3
    2230:	61437472 	cmpvs	r3, r2, ror r4
    2234:	6d436472 	cfstrdvs	mvd6, [r3, #-456]
    2238:	06870064 	streq	r0, [r7], r4, rrx
    223c:	53550000 	cmppl	r5, #0	; 0x0
    2240:	5f545241 	svcpl	0x00545241
    2244:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    2248:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    224c:	43414e64 	movtmi	r4, #7780	; 0x1e64
    2250:	646d434b 	strbtvs	r4, [sp], #-843
    2254:	0006bc00 	andeq	fp, r6, r0, lsl #24
    2258:	41535500 	cmpmi	r3, r0, lsl #10
    225c:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
    2260:	44666c61 	strbtmi	r6, [r6], #-3169
    2264:	656c7075 	strbvs	r7, [ip, #-117]!
    2268:	646d4378 	strbtvs	r4, [sp], #-888
    226c:	0006f100 	andeq	pc, r6, r0, lsl #2
    2270:	41535500 	cmpmi	r3, r0, lsl #10
    2274:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2278:	43414472 	movtmi	r4, #5234	; 0x1472
    227c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2280:	07280067 	streq	r0, [r8, -r7, rrx]!
    2284:	53550000 	cmppl	r5, #0	; 0x0
    2288:	5f545241 	svcpl	0x00545241
    228c:	41447249 	cmpmi	r4, r9, asr #4
    2290:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2294:	0000075d 	andeq	r0, r0, sp, asr r7
    2298:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    229c:	65475f54 	strbvs	r5, [r7, #-3924]
    22a0:	616c4674 	smcvs	50276
    22a4:	61745367 	cmnvs	r4, r7, ror #6
    22a8:	00737574 	rsbseq	r7, r3, r4, ror r5
    22ac:	000007a4 	andeq	r0, r0, r4, lsr #15
    22b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    22b4:	6c435f54 	mcrrvs	15, 5, r5, r3, cr4
    22b8:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    22bc:	0067616c 	rsbeq	r6, r7, ip, ror #2
    22c0:	000007db 	ldrdeq	r0, [r0], -fp
    22c4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    22c8:	65475f54 	strbvs	r5, [r7, #-3924]
    22cc:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    22d0:	75746174 	ldrbvc	r6, [r4, #-372]!
    22d4:	08520073 	ldmdaeq	r2, {r0, r1, r4, r5, r6}^
    22d8:	53550000 	cmppl	r5, #0	; 0x0
    22dc:	5f545241 	svcpl	0x00545241
    22e0:	61656c43 	cmnvs	r5, r3, asr #24
    22e4:	50544972 	subspl	r4, r4, r2, ror r9
    22e8:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    22ec:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    22f0:	08a10074 	stmiaeq	r1!, {r2, r4, r5, r6}
    22f4:	53550000 	cmppl	r5, #0	; 0x0
    22f8:	5f545241 	svcpl	0x00545241
    22fc:	74696e49 	strbtvc	r6, [r9], #-3657
    2300:	00092a00 	andeq	r2, r9, r0, lsl #20
    2304:	41535500 	cmpmi	r3, r0, lsl #10
    2308:	445f5452 	ldrbmi	r5, [pc], #1106	; 2310 <__Stack_Size+0x1f10>
    230c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2310:	00000074 	andeq	r0, r0, r4, ror r0
    2314:	00310000 	eorseq	r0, r1, r0
    2318:	00020000 	andeq	r0, r2, r0
    231c:	000075e1 	andeq	r7, r0, r1, ror #11
    2320:	00000106 	andeq	r0, r0, r6, lsl #2
    2324:	00000052 	andeq	r0, r0, r2, asr r0
    2328:	65736552 	ldrbvs	r6, [r3, #-1362]!
    232c:	61485f74 	cmpvs	r8, r4, ror pc
    2330:	656c646e 	strbvs	r6, [ip, #-1134]!
    2334:	00ee0072 	rsceq	r0, lr, r2, ror r0
    2338:	5f670000 	svcpl	0x00670000
    233c:	566e6670 	undefined
    2340:	6f746365 	svcvs	0x00746365
    2344:	00007372 	andeq	r7, r0, r2, ror r3
    2348:	19000000 	stmdbne	r0, {}
    234c:	02000000 	andeq	r0, r0, #0	; 0x0
    2350:	0076e700 	rsbseq	lr, r6, r0, lsl #14
    2354:	0000c500 	andeq	ip, r0, r0, lsl #10
    2358:	00009c00 	andeq	r9, r0, r0, lsl #24
    235c:	65746100 	ldrbvs	r6, [r4, #-256]!
    2360:	00746978 	rsbseq	r6, r4, r8, ror r9
    2364:	00000000 	andeq	r0, r0, r0
    2368:	00000017 	andeq	r0, r0, r7, lsl r0
    236c:	77ac0002 	strvc	r0, [ip, r2]!
    2370:	093a0000 	ldmdbeq	sl!, {}
    2374:	08ff0000 	ldmeq	pc!, {}^
    2378:	78650000 	stmdavc	r5!, {}^
    237c:	00007469 	andeq	r7, r0, r9, ror #8
    2380:	35000000 	strcc	r0, [r0]
    2384:	02000000 	andeq	r0, r0, #0	; 0x0
    2388:	0080e600 	addeq	lr, r0, r0, lsl #12
    238c:	00093a00 	andeq	r3, r9, r0, lsl #20
    2390:	00091000 	andeq	r1, r9, r0
    2394:	6d695f00 	stclvs	15, cr5, [r9]
    2398:	65727570 	ldrbvs	r7, [r2, #-1392]!
    239c:	7274705f 	rsbsvc	r7, r4, #95	; 0x5f
    23a0:	00092200 	andeq	r2, r9, r0, lsl #4
    23a4:	6c675f00 	stclvs	15, cr5, [r7]
    23a8:	6c61626f 	sfmvs	f6, 2, [r1], #-444
    23ac:	706d695f 	rsbvc	r6, sp, pc, asr r9
    23b0:	5f657275 	svcpl	0x00657275
    23b4:	00727470 	rsbseq	r7, r2, r0, ror r4
    23b8:	00000000 	andeq	r0, r0, r0
    23bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    23c0:	8a200002 	bhi	8023d0 <__Stack_Size+0x801fd0>
    23c4:	01460000 	cmpeq	r6, r0
    23c8:	00800000 	addeq	r0, r0, r0
    23cc:	5f5f0000 	svcpl	0x005f0000
    23d0:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    23d4:	6e69665f 	mcrvs	6, 3, r6, cr9, cr15, {2}
    23d8:	72615f69 	rsbvc	r5, r1, #420	; 0x1a4
    23dc:	00796172 	rsbseq	r6, r9, r2, ror r1
    23e0:	000000b2 	strheq	r0, [r0], -r2
    23e4:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    23e8:	695f6362 	ldmdbvs	pc, {r1, r5, r6, r8, r9, sp, lr}^
    23ec:	5f74696e 	svcpl	0x0074696e
    23f0:	61727261 	cmnvs	r2, r1, ror #4
    23f4:	00000079 	andeq	r0, r0, r9, ror r0
    23f8:	00190000 	andseq	r0, r9, r0
    23fc:	00020000 	andeq	r0, r2, r0
    2400:	00008b66 	andeq	r8, r0, r6, ror #22
    2404:	00000113 	andeq	r0, r0, r3, lsl r1
    2408:	00000088 	andeq	r0, r0, r8, lsl #1
    240c:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    2410:	00007465 	andeq	r7, r0, r5, ror #8
    2414:	26000000 	strcs	r0, [r0], -r0
    2418:	02000000 	andeq	r0, r0, #0	; 0x0
    241c:	008c7900 	addeq	r7, ip, r0, lsl #18
    2420:	0009a500 	andeq	sl, r9, r0, lsl #10
    2424:	00091e00 	andeq	r1, r9, r0, lsl #28
    2428:	725f5f00 	subsvc	r5, pc, #0	; 0x0
    242c:	73696765 	cmnvc	r9, #26476544	; 0x1940000
    2430:	5f726574 	svcpl	0x00726574
    2434:	74697865 	strbtvc	r7, [r9], #-2149
    2438:	636f7270 	cmnvs	pc, #7	; 0x7
    243c:	00000000 	andeq	r0, r0, r0
    2440:	00002300 	andeq	r2, r0, r0, lsl #6
    2444:	1e000200 	cdpne	2, 0, cr0, cr0, cr0, {0}
    2448:	b2000096 	andlt	r0, r0, #150	; 0x96
    244c:	ff000009 	undefined instruction 0xff000009
    2450:	5f000008 	svcpl	0x00000008
    2454:	6c61635f 	stclvs	3, cr6, [r1], #-380
    2458:	78655f6c 	stmdavc	r5!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^
    245c:	72707469 	rsbsvc	r7, r0, #1761607680	; 0x69000000
    2460:	0073636f 	rsbseq	r6, r3, pc, ror #6
    2464:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	00000049 	andeq	r0, r0, r9, asr #32
       4:	00000002 	andeq	r0, r0, r2
       8:	01040000 	tsteq	r4, r0
	...
      14:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      18:	6d73612e 	ldfvse	f6, [r3, #-184]!
      1c:	5c3a6300 	ldcpl	3, cr6, [sl]
      20:	616e6977 	smcvs	59031
      24:	5c736d72 	ldclpl	13, cr6, [r3], #-456
      28:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      2c:	63675c64 	cmnvs	r7, #25600	; 0x6400
      30:	75622d63 	strbvc	r2, [r2, #-3427]!
      34:	5c646c69 	stclpl	12, cr6, [r4], #-420
      38:	00636367 	rsbeq	r6, r3, r7, ror #6
      3c:	20554e47 	subscs	r4, r5, r7, asr #28
      40:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      44:	2e38312e 	rsfcsep	f3, f0, #0.5
      48:	01003035 	tsteq	r0, r5, lsr r0
      4c:	00008080 	andeq	r8, r0, r0, lsl #1
      50:	12000200 	andne	r0, r0, #0	; 0x0
      54:	04000000 	streq	r0, [r0]
      58:	00004901 	andeq	r4, r0, r1, lsl #18
	...
      64:	2f2e2e00 	svccs	0x002e2e00
      68:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      6c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
      74:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
      78:	6c2f302e 	stcvs	0, cr3, [pc], #-184
      7c:	6c676269 	sfmvs	f6, 2, [r7], #-420
      80:	2f73736f 	svccs	0x0073736f
      84:	2f6d7261 	svccs	0x006d7261
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	6300532e 	movwvs	r5, #814	; 0x32e
      90:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
      94:	6d72616e 	ldfvse	f6, [r2, #-440]!
      98:	75625c73 	strbvc	r5, [r2, #-3187]!
      9c:	5c646c69 	stclpl	12, cr6, [r4], #-420
      a0:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      a4:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
      a8:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
      ac:	61652d6d 	cmnvs	r5, sp, ror #26
      b0:	6c5c6962 	mrrcvs	9, 6, r6, ip, cr2
      b4:	6c676269 	sfmvs	f6, 2, [r7], #-420
      b8:	5c73736f 	ldclpl	3, cr7, [r3], #-444
      bc:	006d7261 	rsbeq	r7, sp, r1, ror #4
      c0:	20554e47 	subscs	r4, r5, r7, asr #28
      c4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
      c8:	2e38312e 	rsfcsep	f3, f0, #0.5
      cc:	01003035 	tsteq	r0, r5, lsr r0
      d0:	00047080 	andeq	r7, r4, r0, lsl #1
      d4:	26000200 	strcs	r0, [r0], -r0, lsl #4
      d8:	04000000 	streq	r0, [r0]
      dc:	00000001 	andeq	r0, r0, r1
      e0:	02050100 	andeq	r0, r5, #0	; 0x0
      e4:	00440000 	subeq	r0, r4, r0
      e8:	31340000 	teqcc	r4, r0
      ec:	32700800 	rsbscc	r0, r0, #0	; 0x0
      f0:	00e30800 	rsceq	r0, r3, r0, lsl #16
      f4:	04020000 	streq	r0, [r2]
      f8:	002fae05 	eoreq	sl, pc, r5, lsl #28
      fc:	31730300 	cmncc	r3, r0, lsl #6
     100:	18020036 	stmdane	r2, {r1, r2, r4, r5}
     104:	00000037 	andeq	r0, r0, r7, lsr r0
     108:	3a050202 	bcc	140918 <__Stack_Size+0x140518>
     10c:	02000000 	andeq	r0, r0, #0	; 0x0
     110:	01000601 	tsteq	r0, r1, lsl #12
     114:	75030000 	strvc	r0, [r3]
     118:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
     11c:	00005027 	andeq	r5, r0, r7, lsr #32
     120:	07040200 	streq	r0, [r4, -r0, lsl #4]
     124:	00003028 	andeq	r3, r0, r8, lsr #32
     128:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
     12c:	62280200 	eorvs	r0, r8, #0	; 0x0
     130:	02000000 	andeq	r0, r0, #0	; 0x0
     134:	017a0702 	cmneq	sl, r2, lsl #14
     138:	01020000 	tsteq	r2, r0
     13c:	0000fe08 	andeq	pc, r0, r8, lsl #28
     140:	00500400 	subseq	r0, r0, r0, lsl #8
     144:	62040000 	andvs	r0, r4, #0	; 0x0
     148:	05000000 	streq	r0, [r0]
     14c:	8f390201 	svchi	0x00390201
     150:	06000000 	streq	r0, [r0], -r0
     154:	0000154e 	andeq	r1, r0, lr, asr #10
     158:	45530700 	ldrbmi	r0, [r3, #-1792]
     15c:	00010054 	andeq	r0, r1, r4, asr r0
     160:	09070408 	stmdbeq	r7, {r3, sl}
     164:	014f031c 	cmpeq	pc, ip, lsl r3
     168:	00000105 	andeq	r0, r0, r5, lsl #2
     16c:	4c52430a 	mrrcmi	3, 0, r4, r2, cr10
     170:	01500300 	cmpeq	r0, r0, lsl #6
     174:	00000070 	andeq	r0, r0, r0, ror r0
     178:	0a002302 	beq	8d88 <__Stack_Size+0x8988>
     17c:	00485243 	subeq	r5, r8, r3, asr #4
     180:	70015103 	andvc	r5, r1, r3, lsl #2
     184:	02000000 	andeq	r0, r0, #0	; 0x0
     188:	490a0423 	stmdbmi	sl, {r0, r1, r5, sl}
     18c:	03005244 	movweq	r5, #580	; 0x244
     190:	00700152 	rsbseq	r0, r0, r2, asr r1
     194:	23020000 	movwcs	r0, #8192	; 0x2000
     198:	444f0a08 	strbmi	r0, [pc], #2568	; 1a0 <_Minimum_Stack_Size+0xa0>
     19c:	53030052 	movwpl	r0, #12370	; 0x3052
     1a0:	00007001 	andeq	r7, r0, r1
     1a4:	0c230200 	sfmeq	f0, 4, [r3]
     1a8:	0000ce0b 	andeq	ip, r0, fp, lsl #28
     1ac:	01540300 	cmpeq	r4, r0, lsl #6
     1b0:	00000070 	andeq	r0, r0, r0, ror r0
     1b4:	0a102302 	beq	408dc4 <__Stack_Size+0x4089c4>
     1b8:	00525242 	subseq	r5, r2, r2, asr #4
     1bc:	70015503 	andvc	r5, r1, r3, lsl #10
     1c0:	02000000 	andeq	r0, r0, #0	; 0x0
     1c4:	140b1423 	strne	r1, [fp], #-1059
     1c8:	03000002 	movweq	r0, #2	; 0x2
     1cc:	00700156 	rsbseq	r0, r0, r6, asr r1
     1d0:	23020000 	movwcs	r0, #8192	; 0x2000
     1d4:	50090018 	andpl	r0, r9, r8, lsl r0
     1d8:	66020c03 	strvs	r0, [r2], -r3, lsl #24
     1dc:	0a000003 	beq	1f0 <_Minimum_Stack_Size+0xf0>
     1e0:	00315243 	eorseq	r5, r1, r3, asr #4
     1e4:	75020d03 	strvc	r0, [r2, #-3331]
     1e8:	02000000 	andeq	r0, r0, #0	; 0x0
     1ec:	a80b0023 	stmdage	fp, {r0, r1, r5}
     1f0:	03000001 	movweq	r0, #1	; 0x1
     1f4:	0057020e 	subseq	r0, r7, lr, lsl #4
     1f8:	23020000 	movwcs	r0, #8192	; 0x2000
     1fc:	52430a02 	subpl	r0, r3, #8192	; 0x2000
     200:	0f030032 	svceq	0x00030032
     204:	00007502 	andeq	r7, r0, r2, lsl #10
     208:	04230200 	strteq	r0, [r3], #-512
     20c:	0001b20b 	andeq	fp, r1, fp, lsl #4
     210:	02100300 	andseq	r0, r0, #0	; 0x0
     214:	00000057 	andeq	r0, r0, r7, asr r0
     218:	0b062302 	bleq	188e28 <__Stack_Size+0x188a28>
     21c:	000000f9 	strdeq	r0, [r0], -r9
     220:	75021103 	strvc	r1, [r2, #-259]
     224:	02000000 	andeq	r0, r0, #0	; 0x0
     228:	890b0823 	stmdbhi	fp, {r0, r1, r5, fp}
     22c:	03000000 	movweq	r0, #0	; 0x0
     230:	00570212 	subseq	r0, r7, r2, lsl r2
     234:	23020000 	movwcs	r0, #8192	; 0x2000
     238:	01750b0a 	cmneq	r5, sl, lsl #22
     23c:	13030000 	movwne	r0, #12288	; 0x3000
     240:	00007502 	andeq	r7, r0, r2, lsl #10
     244:	0c230200 	sfmeq	f0, 4, [r3]
     248:	0001bc0b 	andeq	fp, r1, fp, lsl #24
     24c:	02140300 	andseq	r0, r4, #0	; 0x0
     250:	00000057 	andeq	r0, r0, r7, asr r0
     254:	0a0e2302 	beq	388e64 <__Stack_Size+0x388a64>
     258:	03005253 	movweq	r5, #595	; 0x253
     25c:	00750215 	rsbseq	r0, r5, r5, lsl r2
     260:	23020000 	movwcs	r0, #8192	; 0x2000
     264:	00930b10 	addseq	r0, r3, r0, lsl fp
     268:	16030000 	strne	r0, [r3], -r0
     26c:	00005702 	andeq	r5, r0, r2, lsl #14
     270:	12230200 	eorne	r0, r3, #0	; 0x0
     274:	5247450a 	subpl	r4, r7, #41943040	; 0x2800000
     278:	02170300 	andseq	r0, r7, #0	; 0x0
     27c:	00000075 	andeq	r0, r0, r5, ror r0
     280:	0b142302 	bleq	508e90 <__Stack_Size+0x508a90>
     284:	000001d3 	ldrdeq	r0, [r0], -r3
     288:	57021803 	strpl	r1, [r2, -r3, lsl #16]
     28c:	02000000 	andeq	r0, r0, #0	; 0x0
     290:	1b0b1623 	blne	2c5b24 <__Stack_Size+0x2c5724>
     294:	03000000 	movweq	r0, #0	; 0x0
     298:	00750219 	rsbseq	r0, r5, r9, lsl r2
     29c:	23020000 	movwcs	r0, #8192	; 0x2000
     2a0:	01dd0b18 	bicseq	r0, sp, r8, lsl fp
     2a4:	1a030000 	bne	c02ac <__Stack_Size+0xbfeac>
     2a8:	00005702 	andeq	r5, r0, r2, lsl #14
     2ac:	1a230200 	bne	8c0ab4 <__Stack_Size+0x8c06b4>
     2b0:	0000210b 	andeq	r2, r0, fp, lsl #2
     2b4:	021b0300 	andseq	r0, fp, #0	; 0x0
     2b8:	00000075 	andeq	r0, r0, r5, ror r0
     2bc:	0b1c2302 	bleq	708ecc <__Stack_Size+0x708acc>
     2c0:	000001e7 	andeq	r0, r0, r7, ror #3
     2c4:	57021c03 	strpl	r1, [r2, -r3, lsl #24]
     2c8:	02000000 	andeq	r0, r0, #0	; 0x0
     2cc:	0c0b1e23 	stceq	14, cr1, [fp], {35}
     2d0:	03000000 	movweq	r0, #0	; 0x0
     2d4:	0075021d 	rsbseq	r0, r5, sp, lsl r2
     2d8:	23020000 	movwcs	r0, #8192	; 0x2000
     2dc:	01f10b20 	mvnseq	r0, r0, lsr #22
     2e0:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
     2e4:	00005702 	andeq	r5, r0, r2, lsl #14
     2e8:	22230200 	eorcs	r0, r3, #0	; 0x0
     2ec:	544e430a 	strbpl	r4, [lr], #-778
     2f0:	021f0300 	andseq	r0, pc, #0	; 0x0
     2f4:	00000075 	andeq	r0, r0, r5, ror r0
     2f8:	0b242302 	bleq	908f08 <__Stack_Size+0x908b08>
     2fc:	000001fb 	strdeq	r0, [r0], -fp
     300:	57022003 	strpl	r2, [r2, -r3]
     304:	02000000 	andeq	r0, r0, #0	; 0x0
     308:	500a2623 	andpl	r2, sl, r3, lsr #12
     30c:	03004353 	movweq	r4, #851	; 0x353
     310:	00750221 	rsbseq	r0, r5, r1, lsr #4
     314:	23020000 	movwcs	r0, #8192	; 0x2000
     318:	010c0b28 	tsteq	ip, r8, lsr #22
     31c:	22030000 	andcs	r0, r3, #0	; 0x0
     320:	00005702 	andeq	r5, r0, r2, lsl #14
     324:	2a230200 	bcs	8c0b2c <__Stack_Size+0x8c072c>
     328:	5252410a 	subspl	r4, r2, #-2147483646	; 0x80000002
     32c:	02230300 	eoreq	r0, r3, #0	; 0x0
     330:	00000075 	andeq	r0, r0, r5, ror r0
     334:	0b2c2302 	bleq	b08f44 <__Stack_Size+0xb08b44>
     338:	00000117 	andeq	r0, r0, r7, lsl r1
     33c:	57022403 	strpl	r2, [r2, -r3, lsl #8]
     340:	02000000 	andeq	r0, r0, #0	; 0x0
     344:	520a2e23 	andpl	r2, sl, #560	; 0x230
     348:	03005243 	movweq	r5, #579	; 0x243
     34c:	00750225 	rsbseq	r0, r5, r5, lsr #4
     350:	23020000 	movwcs	r0, #8192	; 0x2000
     354:	01220b30 	teqeq	r2, r0, lsr fp
     358:	26030000 	strcs	r0, [r3], -r0
     35c:	00005702 	andeq	r5, r0, r2, lsl #14
     360:	32230200 	eorcc	r0, r3, #0	; 0x0
     364:	0000af0b 	andeq	sl, r0, fp, lsl #30
     368:	02270300 	eoreq	r0, r7, #0	; 0x0
     36c:	00000075 	andeq	r0, r0, r5, ror r0
     370:	0b342302 	bleq	d08f80 <__Stack_Size+0xd08b80>
     374:	0000012d 	andeq	r0, r0, sp, lsr #2
     378:	57022803 	strpl	r2, [r2, -r3, lsl #16]
     37c:	02000000 	andeq	r0, r0, #0	; 0x0
     380:	b40b3623 	strlt	r3, [fp], #-1571
     384:	03000000 	movweq	r0, #0	; 0x0
     388:	00750229 	rsbseq	r0, r5, r9, lsr #4
     38c:	23020000 	movwcs	r0, #8192	; 0x2000
     390:	01380b38 	teqeq	r8, r8, lsr fp
     394:	2a030000 	bcs	c039c <__Stack_Size+0xbff9c>
     398:	00005702 	andeq	r5, r0, r2, lsl #14
     39c:	3a230200 	bcc	8c0ba4 <__Stack_Size+0x8c07a4>
     3a0:	0000b90b 	andeq	fp, r0, fp, lsl #18
     3a4:	022b0300 	eoreq	r0, fp, #0	; 0x0
     3a8:	00000075 	andeq	r0, r0, r5, ror r0
     3ac:	0b3c2302 	bleq	f08fbc <__Stack_Size+0xf08bbc>
     3b0:	00000143 	andeq	r0, r0, r3, asr #2
     3b4:	57022c03 	strpl	r2, [r2, -r3, lsl #24]
     3b8:	02000000 	andeq	r0, r0, #0	; 0x0
     3bc:	be0b3e23 	cdplt	14, 0, cr3, cr11, cr3, {1}
     3c0:	03000000 	movweq	r0, #0	; 0x0
     3c4:	0075022d 	rsbseq	r0, r5, sp, lsr #4
     3c8:	23020000 	movwcs	r0, #8192	; 0x2000
     3cc:	014e0b40 	cmpeq	lr, r0, asr #22
     3d0:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
     3d4:	00005702 	andeq	r5, r0, r2, lsl #14
     3d8:	42230200 	eormi	r0, r3, #0	; 0x0
     3dc:	00018d0b 	andeq	r8, r1, fp, lsl #26
     3e0:	022f0300 	eoreq	r0, pc, #0	; 0x0
     3e4:	00000075 	andeq	r0, r0, r5, ror r0
     3e8:	0b442302 	bleq	1108ff8 <__Stack_Size+0x1108bf8>
     3ec:	000000c3 	andeq	r0, r0, r3, asr #1
     3f0:	57023003 	strpl	r3, [r2, -r3]
     3f4:	02000000 	andeq	r0, r0, #0	; 0x0
     3f8:	440a4623 	strmi	r4, [sl], #-1571
     3fc:	03005243 	movweq	r5, #579	; 0x243
     400:	00750231 	rsbseq	r0, r5, r1, lsr r2
     404:	23020000 	movwcs	r0, #8192	; 0x2000
     408:	01590b48 	cmpeq	r9, r8, asr #22
     40c:	32030000 	andcc	r0, r3, #0	; 0x0
     410:	00005702 	andeq	r5, r0, r2, lsl #14
     414:	4a230200 	bmi	8c0c1c <__Stack_Size+0x8c081c>
     418:	0000110b 	andeq	r1, r0, fp, lsl #2
     41c:	02330300 	eorseq	r0, r3, #0	; 0x0
     420:	00000075 	andeq	r0, r0, r5, ror r0
     424:	0b4c2302 	bleq	1309034 <__Stack_Size+0x1308c34>
     428:	00000164 	andeq	r0, r0, r4, ror #2
     42c:	57023403 	strpl	r3, [r2, -r3, lsl #8]
     430:	02000000 	andeq	r0, r0, #0	; 0x0
     434:	0c004e23 	stceq	14, cr4, [r0], {35}
     438:	00009d01 	andeq	r9, r0, r1, lsl #26
     43c:	01b80100 	undefined instruction 0x01b80100
     440:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
     444:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
     448:	010d5d01 	tsteq	sp, r1, lsl #26
     44c:	000000d3 	ldrdeq	r0, [r0], -r3
     450:	3148ae01 	cmpcc	r8, r1, lsl #28
     454:	31700800 	cmncc	r0, r0, lsl #16
     458:	00000800 	andeq	r0, r0, r0, lsl #16
     45c:	010e0000 	tsteq	lr, r0
     460:	00000035 	andeq	r0, r0, r5, lsr r0
     464:	cc012d01 	stcgt	13, cr2, [r1], {1}
     468:	70000003 	andvc	r0, r0, r3
     46c:	70080031 	andvc	r0, r8, r1, lsr r0
     470:	1f080032 	svcne	0x00080032
     474:	cc000000 	stcgt	0, cr0, [r0], {0}
     478:	0f000003 	svceq	0x00000003
     47c:	2e010069 	cdpcs	0, 0, cr0, cr1, cr9, {3}
     480:	0000002c 	andeq	r0, r0, ip, lsr #32
     484:	00019210 	andeq	r9, r1, r0, lsl r2
     488:	572f0100 	strpl	r0, [pc, -r0, lsl #2]!
     48c:	11000000 	tstne	r0, r0
     490:	2f01006a 	svccs	0x0001006a
     494:	00000057 	andeq	r0, r0, r7, asr r0
     498:	0000004a 	andeq	r0, r0, sl, asr #32
     49c:	05041200 	streq	r1, [r4, #-512]
     4a0:	00746e69 	rsbseq	r6, r4, r9, ror #28
     4a4:	00002713 	andeq	r2, r0, r3, lsl r7
     4a8:	70190400 	andsvc	r0, r9, r0, lsl #8
     4ac:	01000000 	tsteq	r0, r0
     4b0:	00691401 	rsbeq	r1, r9, r1, lsl #8
     4b4:	03f00000 	mvnseq	r0, #0	; 0x0
     4b8:	8f150000 	svchi	0x00150000
     4bc:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     4c0:	00de1300 	sbcseq	r1, lr, r0, lsl #6
     4c4:	14050000 	strne	r0, [r5]
     4c8:	000003fd 	strdeq	r0, [r0], -sp
     4cc:	e0040101 	and	r0, r4, r1, lsl #2
     4d0:	16000003 	strne	r0, [r0], -r3
     4d4:	000001c6 	andeq	r0, r0, r6, asr #3
     4d8:	00452001 	subeq	r2, r5, r1
     4dc:	05010000 	streq	r0, [r1]
     4e0:	00000003 	andeq	r0, r0, r3
     4e4:	00ed1620 	rsceq	r1, sp, r0, lsr #12
     4e8:	21010000 	tstcs	r1, r0
     4ec:	00000045 	andeq	r0, r0, r5, asr #32
     4f0:	04030501 	streq	r0, [r3], #-1281
     4f4:	14200000 	strtne	r0, [r0]
     4f8:	00000057 	andeq	r0, r0, r7, asr r0
     4fc:	00000436 	andeq	r0, r0, r6, lsr r4
     500:	00008f15 	andeq	r8, r0, r5, lsl pc
     504:	16000900 	strne	r0, [r0], -r0, lsl #18
     508:	0000019d 	muleq	r0, sp, r1
     50c:	04262201 	strteq	r2, [r6], #-513
     510:	05010000 	streq	r0, [r1]
     514:	00000e03 	andeq	r0, r0, r3, lsl #28
     518:	00161620 	andseq	r1, r6, r0, lsr #12
     51c:	23010000 	movwcs	r0, #4096	; 0x1000
     520:	00000057 	andeq	r0, r0, r7, asr r0
     524:	0c030501 	cfstr32eq	mvfx0, [r3], {1}
     528:	16200000 	strtne	r0, [r0], -r0
     52c:	0000016f 	andeq	r0, r0, pc, ror #2
     530:	046c2401 	strbteq	r2, [ip], #-1025
     534:	05010000 	streq	r0, [r1]
     538:	00000803 	andeq	r0, r0, r3, lsl #16
     53c:	04040220 	streq	r0, [r4], #-544
     540:	000000a9 	andeq	r0, r0, r9, lsr #1
     544:	0005a800 	andeq	sl, r5, r0, lsl #16
     548:	55000200 	strpl	r0, [r0, #-512]
     54c:	04000001 	streq	r0, [r0], #-1
     550:	00000001 	andeq	r0, r0, r1
     554:	022c0100 	eoreq	r0, ip, #0	; 0x0
     558:	00440000 	subeq	r0, r4, r0
     55c:	32700000 	rsbscc	r0, r0, #0	; 0x0
     560:	33a40800 	undefined instruction 0x33a40800
     564:	01a10800 	undefined instruction 0x01a10800
     568:	04020000 	streq	r0, [r2]
     56c:	002fae05 	eoreq	sl, pc, r5, lsl #28
     570:	05020200 	streq	r0, [r2, #-512]
     574:	0000003a 	andeq	r0, r0, sl, lsr r0
     578:	00060102 	andeq	r0, r6, r2, lsl #2
     57c:	02000001 	andeq	r0, r0, #1	; 0x1
     580:	30280704 	eorcc	r0, r8, r4, lsl #14
     584:	02020000 	andeq	r0, r2, #0	; 0x0
     588:	00017a07 	andeq	r7, r1, r7, lsl #20
     58c:	08010200 	stmdaeq	r1, {r9}
     590:	000000fe 	strdeq	r0, [r0], -lr
     594:	04070403 	streq	r0, [r7], #-1027
     598:	00065201 	andeq	r5, r6, r1, lsl #4
     59c:	01250100 	teqeq	r5, r0, lsl #2
     5a0:	08003270 	stmdaeq	r0, {r4, r5, r6, r9, ip, sp}
     5a4:	08003272 	stmdaeq	r0, {r1, r4, r5, r6, r9, ip, sp}
     5a8:	01045d01 	tsteq	r4, r1, lsl #26
     5ac:	00000511 	andeq	r0, r0, r1, lsl r5
     5b0:	74013001 	strvc	r3, [r1], #-1
     5b4:	76080032 	undefined
     5b8:	01080032 	tsteq	r8, r2, lsr r0
     5bc:	3301045d 	movwcc	r0, #5213	; 0x145d
     5c0:	01000007 	tsteq	r0, r7
     5c4:	3278013f 	rsbscc	r0, r8, #-1073741809	; 0xc000000f
     5c8:	327a0800 	rsbscc	r0, sl, #0	; 0x0
     5cc:	5d010800 	stcpl	8, cr0, [r1]
     5d0:	032f0104 	teqeq	pc, #1	; 0x1
     5d4:	4e010000 	cdpmi	0, 0, cr0, cr1, cr0, {0}
     5d8:	00327c01 	eorseq	r7, r2, r1, lsl #24
     5dc:	00327e08 	eorseq	r7, r2, r8, lsl #28
     5e0:	045d0108 	ldrbeq	r0, [sp], #-264
     5e4:	00026f01 	andeq	r6, r2, r1, lsl #30
     5e8:	015d0100 	cmpeq	sp, r0, lsl #2
     5ec:	08003280 	stmdaeq	r0, {r7, r9, ip, sp}
     5f0:	08003282 	stmdaeq	r0, {r1, r7, r9, ip, sp}
     5f4:	01045d01 	tsteq	r4, r1, lsl #26
     5f8:	00000610 	andeq	r0, r0, r0, lsl r6
     5fc:	84016c01 	strhi	r6, [r1], #-3073
     600:	86080032 	undefined
     604:	01080032 	tsteq	r8, r2, lsr r0
     608:	9301045d 	movwls	r0, #5213	; 0x145d
     60c:	01000004 	tsteq	r0, r4
     610:	32880177 	addcc	r0, r8, #-1073741795	; 0xc000001d
     614:	328a0800 	addcc	r0, sl, #0	; 0x0
     618:	5d010800 	stcpl	8, cr0, [r1]
     61c:	064a0104 	strbeq	r0, [sl], -r4, lsl #2
     620:	82010000 	andhi	r0, r1, #0	; 0x0
     624:	00328c01 	eorseq	r8, r2, r1, lsl #24
     628:	00328e08 	eorseq	r8, r2, r8, lsl #28
     62c:	045d0108 	ldrbeq	r0, [sp], #-264
     630:	00055f01 	andeq	r5, r5, r1, lsl #30
     634:	01990100 	orrseq	r0, r9, r0, lsl #2
     638:	08003290 	stmdaeq	r0, {r4, r7, r9, ip, sp}
     63c:	08003292 	stmdaeq	r0, {r1, r4, r7, r9, ip, sp}
     640:	01045d01 	tsteq	r4, r1, lsl #26
     644:	0000037a 	andeq	r0, r0, sl, ror r3
     648:	9401a401 	strls	sl, [r1], #-1025
     64c:	96080032 	undefined
     650:	01080032 	tsteq	r8, r2, lsr r0
     654:	6f01045d 	svcvs	0x0001045d
     658:	01000005 	tsteq	r0, r5
     65c:	329801af 	addscc	r0, r8, #-1073741781	; 0xc000002b
     660:	329a0800 	addscc	r0, sl, #0	; 0x0
     664:	5d010800 	stcpl	8, cr0, [r1]
     668:	02ac0104 	adceq	r0, ip, #1	; 0x1
     66c:	ba010000 	blt	40674 <__Stack_Size+0x40274>
     670:	00329c01 	eorseq	r9, r2, r1, lsl #24
     674:	00329e08 	eorseq	r9, r2, r8, lsl #28
     678:	045d0108 	ldrbeq	r0, [sp], #-264
     67c:	0005a801 	andeq	sl, r5, r1, lsl #16
     680:	01c50100 	biceq	r0, r5, r0, lsl #2
     684:	080032a0 	stmdaeq	r0, {r5, r7, r9, ip, sp}
     688:	080032a2 	stmdaeq	r0, {r1, r5, r7, r9, ip, sp}
     68c:	01045d01 	tsteq	r4, r1, lsl #26
     690:	00000524 	andeq	r0, r0, r4, lsr #10
     694:	a401d001 	strge	sp, [r1], #-1
     698:	a6080032 	undefined
     69c:	01080032 	tsteq	r8, r2, lsr r0
     6a0:	af01045d 	svcge	0x0001045d
     6a4:	01000006 	tsteq	r0, r6
     6a8:	32a801db 	adccc	r0, r8, #-1073741770	; 0xc0000036
     6ac:	32aa0800 	adccc	r0, sl, #0	; 0x0
     6b0:	5d010800 	stcpl	8, cr0, [r1]
     6b4:	04150104 	ldreq	r0, [r5], #-260
     6b8:	e6010000 	str	r0, [r1], -r0
     6bc:	0032ac01 	eorseq	sl, r2, r1, lsl #24
     6c0:	0032ae08 	eorseq	sl, r2, r8, lsl #28
     6c4:	045d0108 	ldrbeq	r0, [sp], #-264
     6c8:	00043f01 	andeq	r3, r4, r1, lsl #30
     6cc:	01f10100 	mvnseq	r0, r0, lsl #2
     6d0:	080032b0 	stmdaeq	r0, {r4, r5, r7, r9, ip, sp}
     6d4:	080032b2 	stmdaeq	r0, {r1, r4, r5, r7, r9, ip, sp}
     6d8:	01045d01 	tsteq	r4, r1, lsl #26
     6dc:	0000049e 	muleq	r0, lr, r4
     6e0:	b401fc01 	strlt	pc, [r1], #-3073
     6e4:	b6080032 	undefined
     6e8:	01080032 	tsteq	r8, r2, lsr r0
     6ec:	ed01055d 	cfstr32	mvfx0, [r1, #-372]
     6f0:	01000004 	tsteq	r0, r4
     6f4:	b8010107 	stmdalt	r1, {r0, r1, r2, r8}
     6f8:	ba080032 	blt	2007c8 <__Stack_Size+0x2003c8>
     6fc:	01080032 	tsteq	r8, r2, lsr r0
     700:	d501055d 	strle	r0, [r1, #-1373]
     704:	01000006 	tsteq	r0, r6
     708:	bc010112 	stflts	f0, [r1], {18}
     70c:	be080032 	mcrlt	0, 0, r0, cr8, cr2, {1}
     710:	01080032 	tsteq	r8, r2, lsr r0
     714:	ee01055d 	cfrshl32	mvfx1, mvfx13, r0
     718:	01000006 	tsteq	r0, r6
     71c:	c001011d 	andgt	r0, r1, sp, lsl r1
     720:	c2080032 	andgt	r0, r8, #50	; 0x32
     724:	01080032 	tsteq	r8, r2, lsr r0
     728:	1a01055d 	bne	41ca4 <__Stack_Size+0x418a4>
     72c:	01000007 	tsteq	r0, r7
     730:	c4010128 	strgt	r0, [r1], #-296
     734:	c6080032 	undefined
     738:	01080032 	tsteq	r8, r2, lsr r0
     73c:	8401055d 	strhi	r0, [r1], #-1373
     740:	01000006 	tsteq	r0, r6
     744:	c8010133 	stmdagt	r1, {r0, r1, r4, r5, r8}
     748:	ca080032 	bgt	200818 <__Stack_Size+0x200418>
     74c:	01080032 	tsteq	r8, r2, lsr r0
     750:	8301055d 	movwhi	r0, #5469	; 0x155d
     754:	01000002 	tsteq	r0, r2
     758:	cc01013e 	stfgts	f0, [r1], {62}
     75c:	ce080032 	mcrgt	0, 0, r0, cr8, cr2, {1}
     760:	01080032 	tsteq	r8, r2, lsr r0
     764:	3301055d 	movwcc	r0, #5469	; 0x155d
     768:	01000005 	tsteq	r0, r5
     76c:	d0010149 	andle	r0, r1, r9, asr #2
     770:	d2080032 	andle	r0, r8, #50	; 0x32
     774:	01080032 	tsteq	r8, r2, lsr r0
     778:	5001055d 	andpl	r0, r1, sp, asr r5
     77c:	01000004 	tsteq	r0, r4
     780:	d4010154 	strle	r0, [r1], #-340
     784:	d6080032 	undefined
     788:	01080032 	tsteq	r8, r2, lsr r0
     78c:	ad01055d 	cfstr32ge	mvfx0, [r1, #-372]
     790:	01000003 	tsteq	r0, r3
     794:	d8010160 	stmdale	r1, {r5, r6, r8}
     798:	da080032 	ble	200868 <__Stack_Size+0x200468>
     79c:	01080032 	tsteq	r8, r2, lsr r0
     7a0:	5101055d 	tstpl	r1, sp, asr r5
     7a4:	01000003 	tsteq	r0, r3
     7a8:	dc01016c 	stfles	f0, [r1], {108}
     7ac:	de080032 	mcrle	0, 0, r0, cr8, cr2, {1}
     7b0:	01080032 	tsteq	r8, r2, lsr r0
     7b4:	7901055d 	stmdbvc	r1, {r0, r2, r3, r4, r6, r8, sl}
     7b8:	01000004 	tsteq	r0, r4
     7bc:	e0010178 	and	r0, r1, r8, ror r1
     7c0:	e2080032 	and	r0, r8, #50	; 0x32
     7c4:	01080032 	tsteq	r8, r2, lsr r0
     7c8:	da01055d 	ble	41d44 <__Stack_Size+0x41944>
     7cc:	01000004 	tsteq	r0, r4
     7d0:	e4010183 	str	r0, [r1], #-387
     7d4:	e6080032 	undefined
     7d8:	01080032 	tsteq	r8, r2, lsr r0
     7dc:	0701055d 	smlsdeq	r1, sp, r5, r0
     7e0:	01000007 	tsteq	r0, r7
     7e4:	e801018e 	stmda	r1, {r1, r2, r3, r7, r8}
     7e8:	ea080032 	b	2008b8 <__Stack_Size+0x2004b8>
     7ec:	01080032 	tsteq	r8, r2, lsr r0
     7f0:	af01055d 	svcge	0x0001055d
     7f4:	01000004 	tsteq	r0, r4
     7f8:	ec010199 	stfs	f0, [r1], {153}
     7fc:	ee080032 	mcr	0, 0, r0, cr8, cr2, {1}
     800:	01080032 	tsteq	r8, r2, lsr r0
     804:	4301055d 	movwmi	r0, #5469	; 0x155d
     808:	01000002 	tsteq	r0, r2
     80c:	f00101a4 	undefined instruction 0xf00101a4
     810:	f2080032 	vqadd.s8	d0, d8, d18
     814:	01080032 	tsteq	r8, r2, lsr r0
     818:	fe01055d 	mcr2	5, 0, r0, cr1, cr13, {2}
     81c:	01000004 	tsteq	r0, r4
     820:	f40101b0 	vst4.32	{d0,d2,d4,d6}, [r1, :256], r0
     824:	f6080032 	undefined instruction 0xf6080032
     828:	01080032 	tsteq	r8, r2, lsr r0
     82c:	5701055d 	smlsdpl	r1, sp, r5, r0
     830:	01000002 	tsteq	r0, r2
     834:	f80101bc 	undefined instruction 0xf80101bc
     838:	fa080032 	blx	200908 <__Stack_Size+0x200508>
     83c:	01080032 	tsteq	r8, r2, lsr r0
     840:	8901055d 	stmdbhi	r1, {r0, r2, r3, r4, r6, r8, sl}
     844:	01000003 	tsteq	r0, r3
     848:	fc0101c7 	stc2	1, cr0, [r1], {199}
     84c:	fe080032 	mcr2	0, 0, r0, cr8, cr2, {1}
     850:	01080032 	tsteq	r8, r2, lsr r0
     854:	bb01055d 	bllt	41dd0 <__Stack_Size+0x419d0>
     858:	01000002 	tsteq	r0, r2
     85c:	000101de 	ldrdeq	r0, [r1], -lr
     860:	02080033 	andeq	r0, r8, #51	; 0x33
     864:	01080033 	tsteq	r8, r3, lsr r0
     868:	ea01055d 	b	41de4 <__Stack_Size+0x419e4>
     86c:	01000002 	tsteq	r0, r2
     870:	040101e9 	streq	r0, [r1], #-489
     874:	06080033 	undefined
     878:	01080033 	tsteq	r8, r3, lsr r0
     87c:	8101055d 	tsthi	r1, sp, asr r5
     880:	01000005 	tsteq	r0, r5
     884:	080101f4 	stmdaeq	r1, {r2, r4, r5, r6, r7, r8}
     888:	0a080033 	beq	20095c <__Stack_Size+0x20055c>
     88c:	01080033 	tsteq	r8, r3, lsr r0
     890:	1901055d 	stmdbne	r1, {r0, r2, r3, r4, r6, r8, sl}
     894:	01000002 	tsteq	r0, r2
     898:	0c0101ff 	stfeqs	f0, [r1], {255}
     89c:	0e080033 	mcreq	0, 0, r0, cr8, cr3, {1}
     8a0:	01080033 	tsteq	r8, r3, lsr r0
     8a4:	e901055d 	stmdb	r1, {r0, r2, r3, r4, r6, r8, sl}
     8a8:	01000003 	tsteq	r0, r3
     8ac:	1001020a 	andne	r0, r1, sl, lsl #4
     8b0:	12080033 	andne	r0, r8, #51	; 0x33
     8b4:	01080033 	tsteq	r8, r3, lsr r0
     8b8:	ed01055d 	cfstr32	mvfx0, [r1, #-372]
     8bc:	01000005 	tsteq	r0, r5
     8c0:	14010215 	strne	r0, [r1], #-533
     8c4:	16080033 	undefined
     8c8:	01080033 	tsteq	r8, r3, lsr r0
     8cc:	1f01055d 	svcne	0x0001055d
     8d0:	01000003 	tsteq	r0, r3
     8d4:	18010220 	stmdane	r1, {r5, r9}
     8d8:	1a080033 	bne	2009ac <__Stack_Size+0x2005ac>
     8dc:	01080033 	tsteq	r8, r3, lsr r0
     8e0:	4101055d 	tstmi	r1, sp, asr r5
     8e4:	01000003 	tsteq	r0, r3
     8e8:	1c01022b 	sfmne	f0, 4, [r1], {43}
     8ec:	1e080033 	mcrne	0, 0, r0, cr8, cr3, {1}
     8f0:	01080033 	tsteq	r8, r3, lsr r0
     8f4:	7201055d 	andvc	r0, r1, #390070272	; 0x17400000
     8f8:	01000006 	tsteq	r0, r6
     8fc:	20010243 	andcs	r0, r1, r3, asr #4
     900:	22080033 	andcs	r0, r8, #51	; 0x33
     904:	01080033 	tsteq	r8, r3, lsr r0
     908:	c001055d 	andgt	r0, r1, sp, asr r5
     90c:	01000006 	tsteq	r0, r6
     910:	2401025a 	strcs	r0, [r1], #-602
     914:	26080033 	undefined
     918:	01080033 	tsteq	r8, r3, lsr r0
     91c:	c901055d 	stmdbgt	r1, {r0, r2, r3, r4, r6, r8, sl}
     920:	01000005 	tsteq	r0, r5
     924:	28010265 	stmdacs	r1, {r0, r2, r5, r6, r9}
     928:	2a080033 	bcs	2009fc <__Stack_Size+0x2005fc>
     92c:	01080033 	tsteq	r8, r3, lsr r0
     930:	fa01055d 	blx	41eac <__Stack_Size+0x41aac>
     934:	01000002 	tsteq	r0, r2
     938:	2c010270 	sfmcs	f0, 4, [r1], {112}
     93c:	2e080033 	mcrcs	0, 0, r0, cr8, cr3, {1}
     940:	01080033 	tsteq	r8, r3, lsr r0
     944:	9401055d 	strls	r0, [r1], #-1373
     948:	01000005 	tsteq	r0, r5
     94c:	3001027b 	andcc	r0, r1, fp, ror r2
     950:	32080033 	andcc	r0, r8, #51	; 0x33
     954:	01080033 	tsteq	r8, r3, lsr r0
     958:	5f01055d 	svcpl	0x0001055d
     95c:	01000006 	tsteq	r0, r6
     960:	34010287 	strcc	r0, [r1], #-647
     964:	36080033 	undefined
     968:	01080033 	tsteq	r8, r3, lsr r0
     96c:	c201055d 	andgt	r0, r1, #390070272	; 0x17400000
     970:	01000004 	tsteq	r0, r4
     974:	38010293 	stmdacc	r1, {r0, r1, r4, r7, r9}
     978:	3a080033 	bcc	200a4c <__Stack_Size+0x20064c>
     97c:	01080033 	tsteq	r8, r3, lsr r0
     980:	4c01055d 	cfstr32mi	mvfx0, [r1], {93}
     984:	01000005 	tsteq	r0, r5
     988:	3c01029e 	sfmcc	f0, 4, [r1], {158}
     98c:	3e080033 	mcrcc	0, 0, r0, cr8, cr3, {1}
     990:	01080033 	tsteq	r8, r3, lsr r0
     994:	0001055d 	andeq	r0, r1, sp, asr r5
     998:	01000006 	tsteq	r0, r6
     99c:	400102a9 	andmi	r0, r1, r9, lsr #5
     9a0:	42080033 	andmi	r0, r8, #51	; 0x33
     9a4:	01080033 	tsteq	r8, r3, lsr r0
     9a8:	cb01055d 	blgt	41f24 <__Stack_Size+0x41b24>
     9ac:	01000002 	tsteq	r0, r2
     9b0:	440102b4 	strmi	r0, [r1], #-692
     9b4:	46080033 	undefined
     9b8:	01080033 	tsteq	r8, r3, lsr r0
     9bc:	6901055d 	stmdbvs	r1, {r0, r2, r3, r4, r6, r8, sl}
     9c0:	01000004 	tsteq	r0, r4
     9c4:	480102bf 	stmdami	r1, {r0, r1, r2, r3, r4, r5, r7, r9}
     9c8:	4a080033 	bmi	200a9c <__Stack_Size+0x20069c>
     9cc:	01080033 	tsteq	r8, r3, lsr r0
     9d0:	0f01055d 	svceq	0x0001055d
     9d4:	01000003 	tsteq	r0, r3
     9d8:	4c0102ca 	sfmmi	f0, 4, [r1], {202}
     9dc:	4e080033 	mcrmi	0, 0, r0, cr8, cr3, {1}
     9e0:	01080033 	tsteq	r8, r3, lsr r0
     9e4:	6a01055d 	bvs	41f60 <__Stack_Size+0x41b60>
     9e8:	01000003 	tsteq	r0, r3
     9ec:	500102d5 	ldrdpl	r0, [r1], -r5
     9f0:	52080033 	andpl	r0, r8, #51	; 0x33
     9f4:	01080033 	tsteq	r8, r3, lsr r0
     9f8:	9c01055d 	cfstr32ls	mvfx0, [r1], {93}
     9fc:	01000003 	tsteq	r0, r3
     a00:	540102e0 	strpl	r0, [r1], #-736
     a04:	56080033 	undefined
     a08:	01080033 	tsteq	r8, r3, lsr r0
     a0c:	bf01055d 	svclt	0x0001055d
     a10:	01000003 	tsteq	r0, r3
     a14:	580102eb 	stmdapl	r1, {r0, r1, r3, r5, r6, r7, r9}
     a18:	5a080033 	bpl	200aec <__Stack_Size+0x2006ec>
     a1c:	01080033 	tsteq	r8, r3, lsr r0
     a20:	b901055d 	stmdblt	r1, {r0, r2, r3, r4, r6, r8, sl}
     a24:	01000005 	tsteq	r0, r5
     a28:	5c0102f6 	sfmpl	f0, 4, [r1], {246}
     a2c:	5e080033 	mcrpl	0, 0, r0, cr8, cr3, {1}
     a30:	01080033 	tsteq	r8, r3, lsr r0
     a34:	dd01055d 	cfstr32le	mvfx0, [r1, #-372]
     a38:	01000005 	tsteq	r0, r5
     a3c:	60010301 	andvs	r0, r1, r1, lsl #6
     a40:	62080033 	andvs	r0, r8, #51	; 0x33
     a44:	01080033 	tsteq	r8, r3, lsr r0
     a48:	d001055d 	andle	r0, r1, sp, asr r5
     a4c:	01000003 	tsteq	r0, r3
     a50:	6401030c 	strvs	r0, [r1], #-780
     a54:	66080033 	undefined
     a58:	01080033 	tsteq	r8, r3, lsr r0
     a5c:	fc01055d 	stc2	5, cr0, [r1], {93}
     a60:	01000003 	tsteq	r0, r3
     a64:	68010317 	stmdavs	r1, {r0, r1, r2, r4, r8, r9}
     a68:	6a080033 	bvs	200b3c <__Stack_Size+0x20073c>
     a6c:	01080033 	tsteq	r8, r3, lsr r0
     a70:	2601055d 	undefined
     a74:	01000004 	tsteq	r0, r4
     a78:	6c010322 	stcvs	3, cr0, [r1], {34}
     a7c:	6e080033 	mcrvs	0, 0, r0, cr8, cr3, {1}
     a80:	01080033 	tsteq	r8, r3, lsr r0
     a84:	2f01055d 	svccs	0x0001055d
     a88:	01000006 	tsteq	r0, r6
     a8c:	7001032e 	andvc	r0, r1, lr, lsr #6
     a90:	72080033 	andvc	r0, r8, #51	; 0x33
     a94:	01080033 	tsteq	r8, r3, lsr r0
     a98:	9d01065d 	stcls	6, cr0, [r1, #-372]
     a9c:	01000006 	tsteq	r0, r6
     aa0:	7401024e 	strvc	r0, [r1], #-590
     aa4:	80080033 	andhi	r0, r8, r3, lsr r0
     aa8:	73080033 	movwvc	r0, #32819	; 0x8033
     aac:	06000000 	streq	r0, [r0], -r0
     ab0:	00061d01 	andeq	r1, r6, r1, lsl #26
     ab4:	02360100 	eorseq	r0, r6, #0	; 0x0
     ab8:	00338001 	eorseq	r8, r3, r1
     abc:	00338c08 	eorseq	r8, r3, r8, lsl #24
     ac0:	00009e08 	andeq	r9, r0, r8, lsl #28
     ac4:	9c010600 	stcls	6, cr0, [r1], {0}
     ac8:	01000002 	tsteq	r0, r2
     acc:	8c0101d2 	stfhis	f0, [r1], {210}
     ad0:	98080033 	stmdals	r8, {r0, r1, r4, r5}
     ad4:	c9080033 	stmdbgt	r8, {r0, r1, r4, r5}
     ad8:	07000000 	streq	r0, [r0, -r0]
     adc:	0002db01 	andeq	sp, r2, r1, lsl #22
     ae0:	018d0100 	orreq	r0, sp, r0, lsl #2
     ae4:	08003398 	stmdaeq	r0, {r3, r4, r7, r8, r9, ip, sp}
     ae8:	080033a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, sp}
     aec:	000000f4 	strdeq	r0, [r0], -r4
     af0:	00052400 	andeq	r2, r5, r0, lsl #8
     af4:	d1000200 	tstle	r0, r0, lsl #4
     af8:	04000001 	streq	r0, [r0], #-1
     afc:	00000001 	andeq	r0, r0, r1
     b00:	07620100 	strbeq	r0, [r2, -r0, lsl #2]!
     b04:	00440000 	subeq	r0, r4, r0
     b08:	33a40000 	undefined instruction 0x33a40000
     b0c:	35b40800 	ldrcc	r0, [r4, #2048]!
     b10:	02fb0800 	rscseq	r0, fp, #0	; 0x0
     b14:	04020000 	streq	r0, [r2]
     b18:	002fae05 	eoreq	sl, pc, r5, lsl #28
     b1c:	05020200 	streq	r0, [r2, #-512]
     b20:	0000003a 	andeq	r0, r0, sl, lsr r0
     b24:	00060102 	andeq	r0, r6, r2, lsl #2
     b28:	02000001 	andeq	r0, r0, #1	; 0x1
     b2c:	30280704 	eorcc	r0, r8, r4, lsl #14
     b30:	75030000 	strvc	r0, [r3]
     b34:	02003631 	andeq	r3, r0, #51380224	; 0x3100000
     b38:	00004c28 	andeq	r4, r0, r8, lsr #24
     b3c:	07020200 	streq	r0, [r2, -r0, lsl #4]
     b40:	0000017a 	andeq	r0, r0, sl, ror r1
     b44:	00387503 	eorseq	r7, r8, r3, lsl #10
     b48:	005d2902 	subseq	r2, sp, r2, lsl #18
     b4c:	01020000 	tsteq	r2, r0
     b50:	0000fe08 	andeq	pc, r0, r8, lsl #28
     b54:	003a0400 	eorseq	r0, sl, r0, lsl #8
     b58:	4c040000 	stcmi	0, cr0, [r4], {0}
     b5c:	05000000 	streq	r0, [r0]
     b60:	83390201 	teqhi	r9, #268435456	; 0x10000000
     b64:	06000000 	streq	r0, [r0], -r0
     b68:	0000154e 	andeq	r1, r0, lr, asr #10
     b6c:	45530700 	ldrbmi	r0, [r3, #-1792]
     b70:	00010054 	andeq	r0, r1, r4, asr r0
     b74:	3b020105 	blcc	80f90 <__Stack_Size+0x80b90>
     b78:	00000098 	muleq	r0, r8, r0
     b7c:	00077506 	andeq	r7, r7, r6, lsl #10
     b80:	95060000 	strls	r0, [r6]
     b84:	01000007 	tsteq	r0, r7
     b88:	08f70800 	ldmeq	r7!, {fp}^
     b8c:	3b020000 	blcc	80b94 <__Stack_Size+0x80794>
     b90:	00000083 	andeq	r0, r0, r3, lsl #1
     b94:	3e020105 	adfccs	f0, f2, f5
     b98:	000000b8 	strheq	r0, [r0], -r8
     b9c:	0007de06 	andeq	sp, r7, r6, lsl #28
     ba0:	8d060000 	stchi	0, cr0, [r6]
     ba4:	01000007 	tsteq	r0, r7
     ba8:	07ad0800 	streq	r0, [sp, r0, lsl #16]!
     bac:	3e020000 	cdpcc	0, 0, cr0, cr2, cr0, {0}
     bb0:	000000a3 	andeq	r0, r0, r3, lsr #1
     bb4:	0a070409 	beq	1c1be0 <__Stack_Size+0x1c17e0>
     bb8:	014f031c 	cmpeq	pc, ip, lsl r3
     bbc:	00000139 	andeq	r0, r0, r9, lsr r1
     bc0:	4c52430b 	mrrcmi	3, 0, r4, r2, cr11
     bc4:	01500300 	cmpeq	r0, r0, lsl #6
     bc8:	00000064 	andeq	r0, r0, r4, rrx
     bcc:	0b002302 	bleq	97dc <__Stack_Size+0x93dc>
     bd0:	00485243 	subeq	r5, r8, r3, asr #4
     bd4:	64015103 	strvs	r5, [r1], #-259
     bd8:	02000000 	andeq	r0, r0, #0	; 0x0
     bdc:	490b0423 	stmdbmi	fp, {r0, r1, r5, sl}
     be0:	03005244 	movweq	r5, #580	; 0x244
     be4:	00640152 	rsbeq	r0, r4, r2, asr r1
     be8:	23020000 	movwcs	r0, #8192	; 0x2000
     bec:	444f0b08 	strbmi	r0, [pc], #2824	; bf4 <__Stack_Size+0x7f4>
     bf0:	53030052 	movwpl	r0, #12370	; 0x3052
     bf4:	00006401 	andeq	r6, r0, r1, lsl #8
     bf8:	0c230200 	sfmeq	f0, 4, [r3]
     bfc:	0000ce0c 	andeq	ip, r0, ip, lsl #28
     c00:	01540300 	cmpeq	r4, r0, lsl #6
     c04:	00000064 	andeq	r0, r0, r4, rrx
     c08:	0b102302 	bleq	409818 <__Stack_Size+0x409418>
     c0c:	00525242 	subseq	r5, r2, r2, asr #4
     c10:	64015503 	strvs	r5, [r1], #-1283
     c14:	02000000 	andeq	r0, r0, #0	; 0x0
     c18:	140c1423 	strne	r1, [ip], #-1059
     c1c:	03000002 	movweq	r0, #2	; 0x2
     c20:	00640156 	rsbeq	r0, r4, r6, asr r1
     c24:	23020000 	movwcs	r0, #8192	; 0x2000
     c28:	500a0018 	andpl	r0, sl, r8, lsl r0
     c2c:	9a020c03 	bls	83c40 <__Stack_Size+0x83840>
     c30:	0b000003 	bleq	c44 <__Stack_Size+0x844>
     c34:	00315243 	eorseq	r5, r1, r3, asr #4
     c38:	69020d03 	stmdbvs	r2, {r0, r1, r8, sl, fp}
     c3c:	02000000 	andeq	r0, r0, #0	; 0x0
     c40:	a80c0023 	stmdage	ip, {r0, r1, r5}
     c44:	03000001 	movweq	r0, #1	; 0x1
     c48:	0041020e 	subeq	r0, r1, lr, lsl #4
     c4c:	23020000 	movwcs	r0, #8192	; 0x2000
     c50:	52430b02 	subpl	r0, r3, #2048	; 0x800
     c54:	0f030032 	svceq	0x00030032
     c58:	00006902 	andeq	r6, r0, r2, lsl #18
     c5c:	04230200 	strteq	r0, [r3], #-512
     c60:	0001b20c 	andeq	fp, r1, ip, lsl #4
     c64:	02100300 	andseq	r0, r0, #0	; 0x0
     c68:	00000041 	andeq	r0, r0, r1, asr #32
     c6c:	0c062302 	stceq	3, cr2, [r6], {2}
     c70:	000000f9 	strdeq	r0, [r0], -r9
     c74:	69021103 	stmdbvs	r2, {r0, r1, r8, ip}
     c78:	02000000 	andeq	r0, r0, #0	; 0x0
     c7c:	890c0823 	stmdbhi	ip, {r0, r1, r5, fp}
     c80:	03000000 	movweq	r0, #0	; 0x0
     c84:	00410212 	subeq	r0, r1, r2, lsl r2
     c88:	23020000 	movwcs	r0, #8192	; 0x2000
     c8c:	01750c0a 	cmneq	r5, sl, lsl #24
     c90:	13030000 	movwne	r0, #12288	; 0x3000
     c94:	00006902 	andeq	r6, r0, r2, lsl #18
     c98:	0c230200 	sfmeq	f0, 4, [r3]
     c9c:	0001bc0c 	andeq	fp, r1, ip, lsl #24
     ca0:	02140300 	andseq	r0, r4, #0	; 0x0
     ca4:	00000041 	andeq	r0, r0, r1, asr #32
     ca8:	0b0e2302 	bleq	3898b8 <__Stack_Size+0x3894b8>
     cac:	03005253 	movweq	r5, #595	; 0x253
     cb0:	00690215 	rsbeq	r0, r9, r5, lsl r2
     cb4:	23020000 	movwcs	r0, #8192	; 0x2000
     cb8:	00930c10 	addseq	r0, r3, r0, lsl ip
     cbc:	16030000 	strne	r0, [r3], -r0
     cc0:	00004102 	andeq	r4, r0, r2, lsl #2
     cc4:	12230200 	eorne	r0, r3, #0	; 0x0
     cc8:	5247450b 	subpl	r4, r7, #46137344	; 0x2c00000
     ccc:	02170300 	andseq	r0, r7, #0	; 0x0
     cd0:	00000069 	andeq	r0, r0, r9, rrx
     cd4:	0c142302 	ldceq	3, cr2, [r4], {2}
     cd8:	000001d3 	ldrdeq	r0, [r0], -r3
     cdc:	41021803 	tstmi	r2, r3, lsl #16
     ce0:	02000000 	andeq	r0, r0, #0	; 0x0
     ce4:	1b0c1623 	blne	306578 <__Stack_Size+0x306178>
     ce8:	03000000 	movweq	r0, #0	; 0x0
     cec:	00690219 	rsbeq	r0, r9, r9, lsl r2
     cf0:	23020000 	movwcs	r0, #8192	; 0x2000
     cf4:	01dd0c18 	bicseq	r0, sp, r8, lsl ip
     cf8:	1a030000 	bne	c0d00 <__Stack_Size+0xc0900>
     cfc:	00004102 	andeq	r4, r0, r2, lsl #2
     d00:	1a230200 	bne	8c1508 <__Stack_Size+0x8c1108>
     d04:	0000210c 	andeq	r2, r0, ip, lsl #2
     d08:	021b0300 	andseq	r0, fp, #0	; 0x0
     d0c:	00000069 	andeq	r0, r0, r9, rrx
     d10:	0c1c2302 	ldceq	3, cr2, [ip], {2}
     d14:	000001e7 	andeq	r0, r0, r7, ror #3
     d18:	41021c03 	tstmi	r2, r3, lsl #24
     d1c:	02000000 	andeq	r0, r0, #0	; 0x0
     d20:	0c0c1e23 	stceq	14, cr1, [ip], {35}
     d24:	03000000 	movweq	r0, #0	; 0x0
     d28:	0069021d 	rsbeq	r0, r9, sp, lsl r2
     d2c:	23020000 	movwcs	r0, #8192	; 0x2000
     d30:	01f10c20 	mvnseq	r0, r0, lsr #24
     d34:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
     d38:	00004102 	andeq	r4, r0, r2, lsl #2
     d3c:	22230200 	eorcs	r0, r3, #0	; 0x0
     d40:	544e430b 	strbpl	r4, [lr], #-779
     d44:	021f0300 	andseq	r0, pc, #0	; 0x0
     d48:	00000069 	andeq	r0, r0, r9, rrx
     d4c:	0c242302 	stceq	3, cr2, [r4], #-8
     d50:	000001fb 	strdeq	r0, [r0], -fp
     d54:	41022003 	tstmi	r2, r3
     d58:	02000000 	andeq	r0, r0, #0	; 0x0
     d5c:	500b2623 	andpl	r2, fp, r3, lsr #12
     d60:	03004353 	movweq	r4, #851	; 0x353
     d64:	00690221 	rsbeq	r0, r9, r1, lsr #4
     d68:	23020000 	movwcs	r0, #8192	; 0x2000
     d6c:	010c0c28 	tsteq	ip, r8, lsr #24
     d70:	22030000 	andcs	r0, r3, #0	; 0x0
     d74:	00004102 	andeq	r4, r0, r2, lsl #2
     d78:	2a230200 	bcs	8c1580 <__Stack_Size+0x8c1180>
     d7c:	5252410b 	subspl	r4, r2, #-1073741822	; 0xc0000002
     d80:	02230300 	eoreq	r0, r3, #0	; 0x0
     d84:	00000069 	andeq	r0, r0, r9, rrx
     d88:	0c2c2302 	stceq	3, cr2, [ip], #-8
     d8c:	00000117 	andeq	r0, r0, r7, lsl r1
     d90:	41022403 	tstmi	r2, r3, lsl #8
     d94:	02000000 	andeq	r0, r0, #0	; 0x0
     d98:	520b2e23 	andpl	r2, fp, #560	; 0x230
     d9c:	03005243 	movweq	r5, #579	; 0x243
     da0:	00690225 	rsbeq	r0, r9, r5, lsr #4
     da4:	23020000 	movwcs	r0, #8192	; 0x2000
     da8:	01220c30 	teqeq	r2, r0, lsr ip
     dac:	26030000 	strcs	r0, [r3], -r0
     db0:	00004102 	andeq	r4, r0, r2, lsl #2
     db4:	32230200 	eorcc	r0, r3, #0	; 0x0
     db8:	0000af0c 	andeq	sl, r0, ip, lsl #30
     dbc:	02270300 	eoreq	r0, r7, #0	; 0x0
     dc0:	00000069 	andeq	r0, r0, r9, rrx
     dc4:	0c342302 	ldceq	3, cr2, [r4], #-8
     dc8:	0000012d 	andeq	r0, r0, sp, lsr #2
     dcc:	41022803 	tstmi	r2, r3, lsl #16
     dd0:	02000000 	andeq	r0, r0, #0	; 0x0
     dd4:	b40c3623 	strlt	r3, [ip], #-1571
     dd8:	03000000 	movweq	r0, #0	; 0x0
     ddc:	00690229 	rsbeq	r0, r9, r9, lsr #4
     de0:	23020000 	movwcs	r0, #8192	; 0x2000
     de4:	01380c38 	teqeq	r8, r8, lsr ip
     de8:	2a030000 	bcs	c0df0 <__Stack_Size+0xc09f0>
     dec:	00004102 	andeq	r4, r0, r2, lsl #2
     df0:	3a230200 	bcc	8c15f8 <__Stack_Size+0x8c11f8>
     df4:	0000b90c 	andeq	fp, r0, ip, lsl #18
     df8:	022b0300 	eoreq	r0, fp, #0	; 0x0
     dfc:	00000069 	andeq	r0, r0, r9, rrx
     e00:	0c3c2302 	ldceq	3, cr2, [ip], #-8
     e04:	00000143 	andeq	r0, r0, r3, asr #2
     e08:	41022c03 	tstmi	r2, r3, lsl #24
     e0c:	02000000 	andeq	r0, r0, #0	; 0x0
     e10:	be0c3e23 	cdplt	14, 0, cr3, cr12, cr3, {1}
     e14:	03000000 	movweq	r0, #0	; 0x0
     e18:	0069022d 	rsbeq	r0, r9, sp, lsr #4
     e1c:	23020000 	movwcs	r0, #8192	; 0x2000
     e20:	014e0c40 	cmpeq	lr, r0, asr #24
     e24:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
     e28:	00004102 	andeq	r4, r0, r2, lsl #2
     e2c:	42230200 	eormi	r0, r3, #0	; 0x0
     e30:	00018d0c 	andeq	r8, r1, ip, lsl #26
     e34:	022f0300 	eoreq	r0, pc, #0	; 0x0
     e38:	00000069 	andeq	r0, r0, r9, rrx
     e3c:	0c442302 	mcrreq	3, 0, r2, r4, cr2
     e40:	000000c3 	andeq	r0, r0, r3, asr #1
     e44:	41023003 	tstmi	r2, r3
     e48:	02000000 	andeq	r0, r0, #0	; 0x0
     e4c:	440b4623 	strmi	r4, [fp], #-1571
     e50:	03005243 	movweq	r5, #579	; 0x243
     e54:	00690231 	rsbeq	r0, r9, r1, lsr r2
     e58:	23020000 	movwcs	r0, #8192	; 0x2000
     e5c:	01590c48 	cmpeq	r9, r8, asr #24
     e60:	32030000 	andcc	r0, r3, #0	; 0x0
     e64:	00004102 	andeq	r4, r0, r2, lsl #2
     e68:	4a230200 	bmi	8c1670 <__Stack_Size+0x8c1270>
     e6c:	0000110c 	andeq	r1, r0, ip, lsl #2
     e70:	02330300 	eorseq	r0, r3, #0	; 0x0
     e74:	00000069 	andeq	r0, r0, r9, rrx
     e78:	0c4c2302 	mcrreq	3, 0, r2, ip, cr2
     e7c:	00000164 	andeq	r0, r0, r4, ror #2
     e80:	41023403 	tstmi	r2, r3, lsl #8
     e84:	02000000 	andeq	r0, r0, #0	; 0x0
     e88:	05004e23 	streq	r4, [r0, #-3619]
     e8c:	b5230401 	strlt	r0, [r3, #-1025]!
     e90:	06000003 	streq	r0, [r0], -r3
     e94:	000007e4 	andeq	r0, r0, r4, ror #15
     e98:	08060601 	stmdaeq	r6, {r0, r9, sl}
     e9c:	06020000 	streq	r0, [r2], -r0
     ea0:	0000093c 	andeq	r0, r0, ip, lsr r9
     ea4:	e5080003 	str	r0, [r8, #-3]
     ea8:	04000008 	streq	r0, [r0], #-8
     eac:	00039a27 	andeq	r9, r3, r7, lsr #20
     eb0:	04010500 	streq	r0, [r1], #-1280
     eb4:	0003fa2e 	andeq	pc, r3, lr, lsr #20
     eb8:	08bf0600 	ldmeq	pc!, {r9, sl}
     ebc:	06000000 	streq	r0, [r0], -r0
     ec0:	00000974 	andeq	r0, r0, r4, ror r9
     ec4:	08cd0604 	stmiaeq	sp, {r2, r9, sl}^
     ec8:	06280000 	strteq	r0, [r8], -r0
     ecc:	000008b1 	strheq	r0, [r0], -r1
     ed0:	f50600c8 	undefined instruction 0xf50600c8
     ed4:	14000007 	strne	r0, [r0], #-7
     ed8:	00091806 	andeq	r1, r9, r6, lsl #16
     edc:	8a061000 	bhi	184ee4 <__Stack_Size+0x184ae4>
     ee0:	1c000009 	stcne	0, cr0, [r0], {9}
     ee4:	00077d06 	andeq	r7, r7, r6, lsl #26
     ee8:	08001800 	stmdaeq	r0, {fp, ip}
     eec:	00000963 	andeq	r0, r0, r3, ror #18
     ef0:	03c03604 	biceq	r3, r0, #4194304	; 0x400000
     ef4:	040d0000 	streq	r0, [sp]
     ef8:	04383f04 	ldrteq	r3, [r8], #-3844
     efc:	460e0000 	strmi	r0, [lr], -r0
     f00:	04000007 	streq	r0, [r0], #-7
     f04:	00004140 	andeq	r4, r0, r0, asr #2
     f08:	00230200 	eoreq	r0, r3, r0, lsl #4
     f0c:	00085c0e 	andeq	r5, r8, lr, lsl #24
     f10:	b5410400 	strblt	r0, [r1, #-1024]
     f14:	02000003 	andeq	r0, r0, #3	; 0x3
     f18:	db0e0223 	blle	3817ac <__Stack_Size+0x3813ac>
     f1c:	04000008 	streq	r0, [r0], #-8
     f20:	0003fa42 	andeq	pc, r3, r2, asr #20
     f24:	03230200 	teqeq	r3, #0	; 0x0
     f28:	08290800 	stmdaeq	r9!, {fp}
     f2c:	43040000 	movwmi	r0, #16384	; 0x4000
     f30:	00000405 	andeq	r0, r0, r5, lsl #8
     f34:	1b05040d 	blne	141f70 <__Stack_Size+0x141b70>
     f38:	00000484 	andeq	r0, r0, r4, lsl #9
     f3c:	0008860e 	andeq	r8, r8, lr, lsl #12
     f40:	531c0500 	tstpl	ip, #0	; 0x0
     f44:	02000000 	andeq	r0, r0, #0	; 0x0
     f48:	3a0e0023 	bcc	380fdc <__Stack_Size+0x380bdc>
     f4c:	05000008 	streq	r0, [r0, #-8]
     f50:	0000531d 	andeq	r5, r0, sp, lsl r3
     f54:	01230200 	teqeq	r3, r0, lsl #4
     f58:	0008960e 	andeq	r9, r8, lr, lsl #12
     f5c:	531e0500 	tstpl	lr, #0	; 0x0
     f60:	02000000 	andeq	r0, r0, #0	; 0x0
     f64:	4f0e0223 	svcmi	0x000e0223
     f68:	05000007 	streq	r0, [r0, #-7]
     f6c:	0000981f 	andeq	r9, r0, pc, lsl r8
     f70:	03230200 	teqeq	r3, #0	; 0x0
     f74:	09070800 	stmdbeq	r7, {fp}
     f78:	20050000 	andcs	r0, r5, r0
     f7c:	00000443 	andeq	r0, r0, r3, asr #8
     f80:	0867010f 	stmdaeq	r7!, {r0, r1, r2, r3, r8}^
     f84:	b6010000 	strlt	r0, [r1], -r0
     f88:	080033a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, sp}
     f8c:	080033d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, ip, sp}
     f90:	01105d01 	tsteq	r0, r1, lsl #26
     f94:	0000094d 	andeq	r0, r0, sp, asr #18
     f98:	d401ad01 	strle	sl, [r1], #-3329
     f9c:	e8080033 	stmda	r8, {r0, r1, r4, r5}
     fa0:	1f080033 	svcne	0x00080033
     fa4:	11000001 	tstne	r0, r1
     fa8:	00081601 	andeq	r1, r8, r1, lsl #12
     fac:	01790100 	cmneq	r9, r0, lsl #2
     fb0:	080033e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, r9, ip, sp}
     fb4:	080034dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip, sp}
     fb8:	0000014a 	andeq	r0, r0, sl, asr #2
     fbc:	000004de 	ldrdeq	r0, [r0], -lr
     fc0:	00092912 	andeq	r2, r9, r2, lsl r9
     fc4:	387a0100 	ldmdacc	sl!, {r8}^
     fc8:	02000004 	andeq	r0, r0, #4	; 0x4
     fcc:	11006491 	strbne	r6, [r0, -r1]
     fd0:	0007b901 	andeq	fp, r7, r1, lsl #18
     fd4:	01540100 	cmpeq	r4, r0, lsl #2
     fd8:	080034dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, sl, ip, sp}
     fdc:	0800352e 	stmdaeq	r0, {r1, r2, r3, r5, r8, sl, ip, sp}
     fe0:	00000175 	andeq	r0, r0, r5, ror r1
     fe4:	00000506 	andeq	r0, r0, r6, lsl #10
     fe8:	00087312 	andeq	r7, r8, r2, lsl r3
     fec:	84550100 	ldrbhi	r0, [r5], #-256
     ff0:	02000004 	andeq	r0, r0, #4	; 0x4
     ff4:	13006c91 	movwne	r6, #3217	; 0xc91
     ff8:	0007cc01 	andeq	ip, r7, r1, lsl #24
     ffc:	01100100 	tsteq	r0, r0, lsl #2
    1000:	08003530 	stmdaeq	r0, {r4, r5, r8, sl, ip, sp}
    1004:	080035b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip, sp}
    1008:	000001a0 	andeq	r0, r0, r0, lsr #3
    100c:	00079c14 	andeq	r9, r7, r4, lsl ip
    1010:	b8110100 	ldmdalt	r1, {r8}
    1014:	00000000 	andeq	r0, r0, r0
    1018:	0003a700 	andeq	sl, r3, r0, lsl #14
    101c:	f0000200 	undefined instruction 0xf0000200
    1020:	04000002 	streq	r0, [r0], #-2
    1024:	00000001 	andeq	r0, r0, r1
    1028:	0a950100 	beq	fe541430 <SCS_BASE+0x1e533430>
    102c:	00440000 	subeq	r0, r4, r0
    1030:	35b40000 	ldrcc	r0, [r4]!
    1034:	37100800 	ldrcc	r0, [r0, -r0, lsl #16]
    1038:	04210800 	strteq	r0, [r1], #-2048
    103c:	04020000 	streq	r0, [r2]
    1040:	002fae05 	eoreq	sl, pc, r5, lsl #28
    1044:	05020200 	streq	r0, [r2, #-512]
    1048:	0000003a 	andeq	r0, r0, sl, lsr r0
    104c:	00060102 	andeq	r0, r6, r2, lsl #2
    1050:	03000001 	movweq	r0, #1	; 0x1
    1054:	00323375 	eorseq	r3, r2, r5, ror r3
    1058:	00452702 	subeq	r2, r5, r2, lsl #14
    105c:	04020000 	streq	r0, [r2]
    1060:	00302807 	eorseq	r2, r0, r7, lsl #16
    1064:	31750300 	cmncc	r5, r0, lsl #6
    1068:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    106c:	00000057 	andeq	r0, r0, r7, asr r0
    1070:	7a070202 	bvc	1c1880 <__Stack_Size+0x1c1480>
    1074:	03000001 	movweq	r0, #1	; 0x1
    1078:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    107c:	00006829 	andeq	r6, r0, r9, lsr #16
    1080:	08010200 	stmdaeq	r1, {r9}
    1084:	000000fe 	strdeq	r0, [r0], -lr
    1088:	00004504 	andeq	r4, r0, r4, lsl #10
    108c:	00570400 	subseq	r0, r7, r0, lsl #8
    1090:	68040000 	stmdavs	r4, {}
    1094:	05000000 	streq	r0, [r0]
    1098:	93390201 	teqls	r9, #268435456	; 0x10000000
    109c:	06000000 	streq	r0, [r0], -r0
    10a0:	0000154e 	andeq	r1, r0, lr, asr #10
    10a4:	45530700 	ldrbmi	r0, [r3, #-1792]
    10a8:	00010054 	andeq	r0, r1, r4, asr r0
    10ac:	3b020105 	blcc	814c8 <__Stack_Size+0x810c8>
    10b0:	000000a8 	andeq	r0, r0, r8, lsr #1
    10b4:	00077506 	andeq	r7, r7, r6, lsl #10
    10b8:	95060000 	strls	r0, [r6]
    10bc:	01000007 	tsteq	r0, r7
    10c0:	07040800 	streq	r0, [r4, -r0, lsl #16]
    10c4:	39031c09 	stmdbcc	r3, {r0, r3, sl, fp, ip}
    10c8:	00018502 	andeq	r8, r1, r2, lsl #10
    10cc:	52530a00 	subspl	r0, r3, #0	; 0x0
    10d0:	023a0300 	eorseq	r0, sl, #0	; 0x0
    10d4:	00000074 	andeq	r0, r0, r4, ror r0
    10d8:	0b002302 	bleq	9ce8 <__Stack_Size+0x98e8>
    10dc:	000001a8 	andeq	r0, r0, r8, lsr #3
    10e0:	4c023b03 	stcmi	11, cr3, [r2], {3}
    10e4:	02000000 	andeq	r0, r0, #0	; 0x0
    10e8:	440a0223 	strmi	r0, [sl], #-547
    10ec:	3c030052 	stccc	0, cr0, [r3], {82}
    10f0:	00007402 	andeq	r7, r0, r2, lsl #8
    10f4:	04230200 	strteq	r0, [r3], #-512
    10f8:	0001b20b 	andeq	fp, r1, fp, lsl #4
    10fc:	023d0300 	eorseq	r0, sp, #0	; 0x0
    1100:	0000004c 	andeq	r0, r0, ip, asr #32
    1104:	0a062302 	beq	189d14 <__Stack_Size+0x189914>
    1108:	00525242 	subseq	r5, r2, r2, asr #4
    110c:	74023e03 	strvc	r3, [r2], #-3587
    1110:	02000000 	andeq	r0, r0, #0	; 0x0
    1114:	890b0823 	stmdbhi	fp, {r0, r1, r5, fp}
    1118:	03000000 	movweq	r0, #0	; 0x0
    111c:	004c023f 	subeq	r0, ip, pc, lsr r2
    1120:	23020000 	movwcs	r0, #8192	; 0x2000
    1124:	52430a0a 	subpl	r0, r3, #40960	; 0xa000
    1128:	40030031 	andmi	r0, r3, r1, lsr r0
    112c:	00007402 	andeq	r7, r0, r2, lsl #8
    1130:	0c230200 	sfmeq	f0, 4, [r3]
    1134:	0001bc0b 	andeq	fp, r1, fp, lsl #24
    1138:	02410300 	subeq	r0, r1, #0	; 0x0
    113c:	0000004c 	andeq	r0, r0, ip, asr #32
    1140:	0a0e2302 	beq	389d50 <__Stack_Size+0x389950>
    1144:	00325243 	eorseq	r5, r2, r3, asr #4
    1148:	74024203 	strvc	r4, [r2], #-515
    114c:	02000000 	andeq	r0, r0, #0	; 0x0
    1150:	930b1023 	movwls	r1, #45091	; 0xb023
    1154:	03000000 	movweq	r0, #0	; 0x0
    1158:	004c0243 	subeq	r0, ip, r3, asr #4
    115c:	23020000 	movwcs	r0, #8192	; 0x2000
    1160:	52430a12 	subpl	r0, r3, #73728	; 0x12000
    1164:	44030033 	strmi	r0, [r3], #-51
    1168:	00007402 	andeq	r7, r0, r2, lsl #8
    116c:	14230200 	strtne	r0, [r3], #-512
    1170:	0001d30b 	andeq	sp, r1, fp, lsl #6
    1174:	02450300 	subeq	r0, r5, #0	; 0x0
    1178:	0000004c 	andeq	r0, r0, ip, asr #32
    117c:	0b162302 	bleq	589d8c <__Stack_Size+0x58998c>
    1180:	000009ff 	strdeq	r0, [r0], -pc
    1184:	74024603 	strvc	r4, [r2], #-1539
    1188:	02000000 	andeq	r0, r0, #0	; 0x0
    118c:	dd0b1823 	stcle	8, cr1, [fp, #-140]
    1190:	03000001 	movweq	r0, #1	; 0x1
    1194:	004c0247 	subeq	r0, ip, r7, asr #4
    1198:	23020000 	movwcs	r0, #8192	; 0x2000
    119c:	100c001a 	andne	r0, ip, sl, lsl r0
    11a0:	01e21b04 	mvneq	r1, r4, lsl #22
    11a4:	770d0000 	strvc	r0, [sp, -r0]
    11a8:	0400000a 	streq	r0, [r0], #-10
    11ac:	00003a1c 	andeq	r3, r0, ip, lsl sl
    11b0:	00230200 	eoreq	r0, r3, r0, lsl #4
    11b4:	000a1e0d 	andeq	r1, sl, sp, lsl #28
    11b8:	4c1d0400 	cfldrsmi	mvf0, [sp], {0}
    11bc:	02000000 	andeq	r0, r0, #0	; 0x0
    11c0:	860d0423 	strhi	r0, [sp], -r3, lsr #8
    11c4:	0400000a 	streq	r0, [r0], #-10
    11c8:	00004c1e 	andeq	r4, r0, lr, lsl ip
    11cc:	06230200 	strteq	r0, [r3], -r0, lsl #4
    11d0:	0009b60d 	andeq	fp, r9, sp, lsl #12
    11d4:	4c1f0400 	cfldrsmi	mvf0, [pc], {0}
    11d8:	02000000 	andeq	r0, r0, #0	; 0x0
    11dc:	b10d0823 	tstlt	sp, r3, lsr #16
    11e0:	0400000a 	streq	r0, [r0], #-10
    11e4:	00004c20 	andeq	r4, r0, r0, lsr #24
    11e8:	0a230200 	beq	8c19f0 <__Stack_Size+0x8c15f0>
    11ec:	000a040d 	andeq	r0, sl, sp, lsl #8
    11f0:	4c210400 	cfstrsmi	mvf0, [r1]
    11f4:	02000000 	andeq	r0, r0, #0	; 0x0
    11f8:	0e000c23 	cdpeq	12, 0, cr0, cr0, cr3, {1}
    11fc:	000009c3 	andeq	r0, r0, r3, asr #19
    1200:	01852204 	orreq	r2, r5, r4, lsl #4
    1204:	010f0000 	mrseq	r0, CPSR
    1208:	00000a58 	andeq	r0, r0, r8, asr sl
    120c:	35b47201 	ldrcc	r7, [r4, #513]!
    1210:	35ec0800 	strbcc	r0, [ip, #2048]!
    1214:	01cb0800 	biceq	r0, fp, r0, lsl #16
    1218:	01100000 	tsteq	r0, r0
    121c:	00000a2f 	andeq	r0, r0, pc, lsr #20
    1220:	ec016301 	stc	3, cr6, [r1], {1}
    1224:	18080035 	stmdane	r8, {r0, r2, r4, r5}
    1228:	ea080036 	b	201308 <__Stack_Size+0x200f08>
    122c:	2a000001 	bcs	1238 <__Stack_Size+0xe38>
    1230:	11000002 	tstne	r0, r2
    1234:	00000adb 	ldrdeq	r0, [r0], -fp
    1238:	003a6201 	eorseq	r6, sl, r1, lsl #4
    123c:	02090000 	andeq	r0, r9, #0	; 0x0
    1240:	10000000 	andne	r0, r0, r0
    1244:	0009af01 	andeq	sl, r9, r1, lsl #30
    1248:	015e0100 	cmpeq	lr, r0, lsl #2
    124c:	08003618 	stmdaeq	r0, {r3, r4, r9, sl, ip, sp}
    1250:	0800362e 	stmdaeq	r0, {r1, r2, r3, r5, r9, sl, ip, sp}
    1254:	00000227 	andeq	r0, r0, r7, lsr #4
    1258:	00000253 	andeq	r0, r0, r3, asr r2
    125c:	000adb11 	andeq	sp, sl, r1, lsl fp
    1260:	3a5d0100 	bcc	1741668 <__Stack_Size+0x1741268>
    1264:	52000000 	andpl	r0, r0, #0	; 0x0
    1268:	00000002 	andeq	r0, r0, r2
    126c:	0aa60110 	beq	fe9816b4 <SCS_BASE+0x1e9736b4>
    1270:	58010000 	stmdapl	r1, {}
    1274:	00363001 	eorseq	r3, r6, r1
    1278:	00365008 	eorseq	r5, r6, r8
    127c:	00026508 	andeq	r6, r2, r8, lsl #10
    1280:	00027c00 	andeq	r7, r2, r0, lsl #24
    1284:	0a681100 	beq	1a0568c <__Stack_Size+0x1a0528c>
    1288:	57010000 	strpl	r0, [r1, -r0]
    128c:	0000005e 	andeq	r0, r0, lr, asr r0
    1290:	00000290 	muleq	r0, r0, r2
    1294:	9a011000 	bls	4529c <__Stack_Size+0x44e9c>
    1298:	01000009 	tsteq	r0, r9
    129c:	3650014f 	ldrbcc	r0, [r0], -pc, asr #2
    12a0:	36680800 	strbtcc	r0, [r8], -r0, lsl #16
    12a4:	02ae0800 	adceq	r0, lr, #0	; 0x0
    12a8:	02bf0000 	adcseq	r0, pc, #0	; 0x0
    12ac:	71110000 	tstvc	r1, r0
    12b0:	0100000a 	tsteq	r0, sl
    12b4:	0002bf4e 	andeq	fp, r2, lr, asr #30
    12b8:	0002cd00 	andeq	ip, r2, r0, lsl #26
    12bc:	656c1200 	strbvs	r1, [ip, #-512]!
    12c0:	4e01006e 	cdpmi	0, 0, cr0, cr1, cr14, {3}
    12c4:	0000005e 	andeq	r0, r0, lr, asr r0
    12c8:	000002eb 	andeq	r0, r0, fp, ror #5
    12cc:	01006913 	tsteq	r0, r3, lsl r9
    12d0:	0002c550 	andeq	ip, r2, r0, asr r5
    12d4:	00540100 	subseq	r0, r4, r0, lsl #2
    12d8:	005e0414 	subseq	r0, lr, r4, lsl r4
    12dc:	04150000 	ldreq	r0, [r5]
    12e0:	746e6905 	strbtvc	r6, [lr], #-2309
    12e4:	d5011000 	strle	r1, [r1]
    12e8:	01000009 	tsteq	r0, r9
    12ec:	3668014a 	strbtcc	r0, [r8], -sl, asr #2
    12f0:	36820800 	strcc	r0, [r2], r0, lsl #16
    12f4:	03090800 	movweq	r0, #38912	; 0x9800
    12f8:	02f50000 	rscseq	r0, r5, #0	; 0x0
    12fc:	71110000 	tstvc	r1, r0
    1300:	0100000a 	tsteq	r0, sl
    1304:	0002bf49 	andeq	fp, r2, r9, asr #30
    1308:	00033400 	andeq	r3, r3, r0, lsl #8
    130c:	01100000 	tsteq	r0, r0
    1310:	00000a36 	andeq	r0, r0, r6, lsr sl
    1314:	84011a01 	strhi	r1, [r1], #-2561
    1318:	10080036 	andne	r0, r8, r6, lsr r0
    131c:	52080037 	andpl	r0, r8, #55	; 0x37
    1320:	3b000003 	blcc	1334 <__Stack_Size+0xf34>
    1324:	11000003 	tstne	r0, r3
    1328:	00000a53 	andeq	r0, r0, r3, asr sl
    132c:	005e1901 	subseq	r1, lr, r1, lsl #18
    1330:	037d0000 	cmneq	sp, #0	; 0x0
    1334:	4a110000 	bmi	44133c <__Stack_Size+0x440f3c>
    1338:	0100000a 	tsteq	r0, sl
    133c:	00003a19 	andeq	r3, r0, r9, lsl sl
    1340:	00039b00 	andeq	r9, r3, r0, lsl #22
    1344:	09eb1600 	stmibeq	fp!, {r9, sl, ip}^
    1348:	1c010000 	stcne	0, cr0, [r1], {0}
    134c:	000001e2 	andeq	r0, r0, r2, ror #3
    1350:	00609102 	rsbeq	r9, r0, r2, lsl #2
    1354:	00002717 	andeq	r2, r0, r7, lsl r7
    1358:	6f0c0100 	svcvs	0x000c0100
    135c:	01000000 	tsteq	r0, r0
    1360:	002c0305 	eoreq	r0, ip, r5, lsl #6
    1364:	a2172000 	andsge	r2, r7, #0	; 0x0
    1368:	01000009 	tsteq	r0, r9
    136c:	00006f0c 	andeq	r6, r0, ip, lsl #30
    1370:	03050100 	movweq	r0, #20736	; 0x5100
    1374:	20000030 	andcs	r0, r0, r0, lsr r0
    1378:	00006818 	andeq	r6, r0, r8, lsl r8
    137c:	00036f00 	andeq	r6, r3, r0, lsl #30
    1380:	00a81900 	adceq	r1, r8, r0, lsl #18
    1384:	000e0000 	andeq	r0, lr, r0
    1388:	000acd17 	andeq	ip, sl, r7, lsl sp
    138c:	810f0100 	tsthi	pc, r0, lsl #2
    1390:	01000003 	tsteq	r0, r3
    1394:	00340305 	eorseq	r0, r4, r5, lsl #6
    1398:	5f042000 	svcpl	0x00042000
    139c:	17000003 	strne	r0, [r0, -r3]
    13a0:	000009df 	ldrdeq	r0, [r0], -pc
    13a4:	00791301 	rsbseq	r1, r9, r1, lsl #6
    13a8:	05010000 	streq	r0, [r1]
    13ac:	00002803 	andeq	r2, r0, r3, lsl #16
    13b0:	0abc1720 	beq	fef07038 <SCS_BASE+0x1eef9038>
    13b4:	12010000 	andne	r0, r1, #0	; 0x0
    13b8:	0000006f 	andeq	r0, r0, pc, rrx
    13bc:	24030501 	strcs	r0, [r3], #-1281
    13c0:	00200000 	eoreq	r0, r0, r0
    13c4:	0000041a 	andeq	r0, r0, sl, lsl r4
    13c8:	043c0002 	ldrteq	r0, [ip], #-2
    13cc:	01040000 	tsteq	r4, r0
    13d0:	00000000 	andeq	r0, r0, r0
    13d4:	000b7801 	andeq	r7, fp, r1, lsl #16
    13d8:	00004400 	andeq	r4, r0, r0, lsl #8
    13dc:	00371000 	eorseq	r1, r7, r0
    13e0:	0038fc08 	eorseq	pc, r8, r8, lsl #24
    13e4:	0004f908 	andeq	pc, r4, r8, lsl #18
    13e8:	05040200 	streq	r0, [r4, #-512]
    13ec:	00002fae 	andeq	r2, r0, lr, lsr #31
    13f0:	3a050202 	bcc	141c00 <__Stack_Size+0x141800>
    13f4:	02000000 	andeq	r0, r0, #0	; 0x0
    13f8:	01000601 	tsteq	r0, r1, lsl #12
    13fc:	75030000 	strvc	r0, [r3]
    1400:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1404:	00004527 	andeq	r4, r0, r7, lsr #10
    1408:	07040200 	streq	r0, [r4, -r0, lsl #4]
    140c:	00003028 	andeq	r3, r0, r8, lsr #32
    1410:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1414:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1418:	02000000 	andeq	r0, r0, #0	; 0x0
    141c:	017a0702 	cmneq	sl, r2, lsl #14
    1420:	75030000 	strvc	r0, [r3]
    1424:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1428:	00000068 	andeq	r0, r0, r8, rrx
    142c:	fe080102 	cdp2	1, 0, cr0, cr8, cr2, {0}
    1430:	04000000 	streq	r0, [r0]
    1434:	00000045 	andeq	r0, r0, r5, asr #32
    1438:	00005704 	andeq	r5, r0, r4, lsl #14
    143c:	02010500 	andeq	r0, r1, #0	; 0x0
    1440:	00008e39 	andeq	r8, r0, r9, lsr lr
    1444:	154e0600 	strbne	r0, [lr, #-1536]
    1448:	07000000 	streq	r0, [r0, -r0]
    144c:	00544553 	subseq	r4, r4, r3, asr r5
    1450:	01050001 	tsteq	r5, r1
    1454:	00a33b02 	adceq	r3, r3, r2, lsl #22
    1458:	75060000 	strvc	r0, [r6]
    145c:	00000007 	andeq	r0, r0, r7
    1460:	00079506 	andeq	r9, r7, r6, lsl #10
    1464:	08000100 	stmdaeq	r0, {r8}
    1468:	1c090704 	stcne	7, cr0, [r9], {4}
    146c:	19014f03 	stmdbne	r1, {r0, r1, r8, r9, sl, fp, lr}
    1470:	0a000001 	beq	147c <__Stack_Size+0x107c>
    1474:	004c5243 	subeq	r5, ip, r3, asr #4
    1478:	6f015003 	svcvs	0x00015003
    147c:	02000000 	andeq	r0, r0, #0	; 0x0
    1480:	430a0023 	movwmi	r0, #40995	; 0xa023
    1484:	03004852 	movweq	r4, #2130	; 0x852
    1488:	006f0151 	rsbeq	r0, pc, r1, asr r1
    148c:	23020000 	movwcs	r0, #8192	; 0x2000
    1490:	44490a04 	strbmi	r0, [r9], #-2564
    1494:	52030052 	andpl	r0, r3, #82	; 0x52
    1498:	00006f01 	andeq	r6, r0, r1, lsl #30
    149c:	08230200 	stmdaeq	r3!, {r9}
    14a0:	52444f0a 	subpl	r4, r4, #40	; 0x28
    14a4:	01530300 	cmpeq	r3, r0, lsl #6
    14a8:	0000006f 	andeq	r0, r0, pc, rrx
    14ac:	0b0c2302 	bleq	30a0bc <__Stack_Size+0x309cbc>
    14b0:	000000ce 	andeq	r0, r0, lr, asr #1
    14b4:	6f015403 	svcvs	0x00015403
    14b8:	02000000 	andeq	r0, r0, #0	; 0x0
    14bc:	420a1023 	andmi	r1, sl, #35	; 0x23
    14c0:	03005252 	movweq	r5, #594	; 0x252
    14c4:	006f0155 	rsbeq	r0, pc, r5, asr r1
    14c8:	23020000 	movwcs	r0, #8192	; 0x2000
    14cc:	02140b14 	andseq	r0, r4, #20480	; 0x5000
    14d0:	56030000 	strpl	r0, [r3], -r0
    14d4:	00006f01 	andeq	r6, r0, r1, lsl #30
    14d8:	18230200 	stmdane	r3!, {r9}
    14dc:	031c0900 	tsteq	ip, #0	; 0x0
    14e0:	01f30239 	mvnseq	r0, r9, lsr r2
    14e4:	530a0000 	movwpl	r0, #40960	; 0xa000
    14e8:	3a030052 	bcc	c1638 <__Stack_Size+0xc1238>
    14ec:	00007402 	andeq	r7, r0, r2, lsl #8
    14f0:	00230200 	eoreq	r0, r3, r0, lsl #4
    14f4:	0001a80b 	andeq	sl, r1, fp, lsl #16
    14f8:	023b0300 	eorseq	r0, fp, #0	; 0x0
    14fc:	0000004c 	andeq	r0, r0, ip, asr #32
    1500:	0a022302 	beq	8a110 <__Stack_Size+0x89d10>
    1504:	03005244 	movweq	r5, #580	; 0x244
    1508:	0074023c 	rsbseq	r0, r4, ip, lsr r2
    150c:	23020000 	movwcs	r0, #8192	; 0x2000
    1510:	01b20b04 	undefined instruction 0x01b20b04
    1514:	3d030000 	stccc	0, cr0, [r3]
    1518:	00004c02 	andeq	r4, r0, r2, lsl #24
    151c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    1520:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    1524:	023e0300 	eorseq	r0, lr, #0	; 0x0
    1528:	00000074 	andeq	r0, r0, r4, ror r0
    152c:	0b082302 	bleq	20a13c <__Stack_Size+0x209d3c>
    1530:	00000089 	andeq	r0, r0, r9, lsl #1
    1534:	4c023f03 	stcmi	15, cr3, [r2], {3}
    1538:	02000000 	andeq	r0, r0, #0	; 0x0
    153c:	430a0a23 	movwmi	r0, #43555	; 0xaa23
    1540:	03003152 	movweq	r3, #338	; 0x152
    1544:	00740240 	rsbseq	r0, r4, r0, asr #4
    1548:	23020000 	movwcs	r0, #8192	; 0x2000
    154c:	01bc0b0c 	undefined instruction 0x01bc0b0c
    1550:	41030000 	tstmi	r3, r0
    1554:	00004c02 	andeq	r4, r0, r2, lsl #24
    1558:	0e230200 	cdpeq	2, 2, cr0, cr3, cr0, {0}
    155c:	3252430a 	subscc	r4, r2, #671088640	; 0x28000000
    1560:	02420300 	subeq	r0, r2, #0	; 0x0
    1564:	00000074 	andeq	r0, r0, r4, ror r0
    1568:	0b102302 	bleq	40a178 <__Stack_Size+0x409d78>
    156c:	00000093 	muleq	r0, r3, r0
    1570:	4c024303 	stcmi	3, cr4, [r2], {3}
    1574:	02000000 	andeq	r0, r0, #0	; 0x0
    1578:	430a1223 	movwmi	r1, #41507	; 0xa223
    157c:	03003352 	movweq	r3, #850	; 0x352
    1580:	00740244 	rsbseq	r0, r4, r4, asr #4
    1584:	23020000 	movwcs	r0, #8192	; 0x2000
    1588:	01d30b14 	bicseq	r0, r3, r4, lsl fp
    158c:	45030000 	strmi	r0, [r3]
    1590:	00004c02 	andeq	r4, r0, r2, lsl #24
    1594:	16230200 	strtne	r0, [r3], -r0, lsl #4
    1598:	0009ff0b 	andeq	pc, r9, fp, lsl #30
    159c:	02460300 	subeq	r0, r6, #0	; 0x0
    15a0:	00000074 	andeq	r0, r0, r4, ror r0
    15a4:	0b182302 	bleq	60a1b4 <__Stack_Size+0x609db4>
    15a8:	000001dd 	ldrdeq	r0, [r0], -sp
    15ac:	4c024703 	stcmi	7, cr4, [r2], {3}
    15b0:	02000000 	andeq	r0, r0, #0	; 0x0
    15b4:	0c001a23 	stceq	10, cr1, [r0], {35}
    15b8:	501b0410 	andspl	r0, fp, r0, lsl r4
    15bc:	0d000002 	stceq	0, cr0, [r0, #-8]
    15c0:	00000a77 	andeq	r0, r0, r7, ror sl
    15c4:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    15c8:	23020000 	movwcs	r0, #8192	; 0x2000
    15cc:	0a1e0d00 	beq	7849d4 <__Stack_Size+0x7845d4>
    15d0:	1d040000 	stcne	0, cr0, [r4]
    15d4:	0000004c 	andeq	r0, r0, ip, asr #32
    15d8:	0d042302 	stceq	3, cr2, [r4, #-8]
    15dc:	00000a86 	andeq	r0, r0, r6, lsl #21
    15e0:	004c1e04 	subeq	r1, ip, r4, lsl #28
    15e4:	23020000 	movwcs	r0, #8192	; 0x2000
    15e8:	09b60d06 	ldmibeq	r6!, {r1, r2, r8, sl, fp}
    15ec:	1f040000 	svcne	0x00040000
    15f0:	0000004c 	andeq	r0, r0, ip, asr #32
    15f4:	0d082302 	stceq	3, cr2, [r8, #-8]
    15f8:	00000ab1 	strheq	r0, [r0], -r1
    15fc:	004c2004 	subeq	r2, ip, r4
    1600:	23020000 	movwcs	r0, #8192	; 0x2000
    1604:	0a040d0a 	beq	104a34 <__Stack_Size+0x104634>
    1608:	21040000 	tstcs	r4, r0
    160c:	0000004c 	andeq	r0, r0, ip, asr #32
    1610:	000c2302 	andeq	r2, ip, r2, lsl #6
    1614:	0009c30e 	andeq	ip, r9, lr, lsl #6
    1618:	f3220400 	vshl.u32	d0, d0, d2
    161c:	0f000001 	svceq	0x00000001
    1620:	000b5001 	andeq	r5, fp, r1
    1624:	01b90100 	undefined instruction 0x01b90100
    1628:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
    162c:	08003770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip, sp}
    1630:	000003b9 	strheq	r0, [r0], -r9
    1634:	00000292 	muleq	r0, r2, r2
    1638:	000a4a10 	andeq	r4, sl, r0, lsl sl
    163c:	3ab80100 	bcc	fee01a44 <SCS_BASE+0x1edf3a44>
    1640:	e4000000 	str	r0, [r0]
    1644:	11000003 	tstne	r0, r3
    1648:	000009eb 	andeq	r0, r0, fp, ror #19
    164c:	0250bb01 	subseq	fp, r0, #1024	; 0x400
    1650:	91020000 	tstls	r2, r0
    1654:	010f0060 	tsteq	pc, r0, rrx
    1658:	00000b22 	andeq	r0, r0, r2, lsr #22
    165c:	70012801 	andvc	r2, r1, r1, lsl #16
    1660:	7c080037 	stcvc	0, cr0, [r8], {55}
    1664:	02080037 	andeq	r0, r8, #55	; 0x37
    1668:	bb000004 	bllt	1680 <__Stack_Size+0x1280>
    166c:	10000002 	andne	r0, r0, r2
    1670:	00000b2b 	andeq	r0, r0, fp, lsr #22
    1674:	003a2701 	eorseq	r2, sl, r1, lsl #14
    1678:	042d0000 	strteq	r0, [sp]
    167c:	12000000 	andne	r0, r0, #0	; 0x0
    1680:	000ae101 	andeq	lr, sl, r1, lsl #2
    1684:	01ad0100 	undefined instruction 0x01ad0100
    1688:	0800377c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, r9, sl, ip, sp}
    168c:	080037b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, r9, sl, ip, sp}
    1690:	00000440 	andeq	r0, r0, r0, asr #8
    1694:	0b12010f 	bleq	481ad8 <__Stack_Size+0x4816d8>
    1698:	64010000 	strvs	r0, [r1]
    169c:	0037b401 	eorseq	fp, r7, r1, lsl #8
    16a0:	0037f808 	eorseq	pc, r7, r8, lsl #16
    16a4:	00046b08 	andeq	r6, r4, r8, lsl #22
    16a8:	0002f900 	andeq	pc, r2, r0, lsl #18
    16ac:	343d1000 	ldrtcc	r1, [sp]
    16b0:	63010000 	movwvs	r0, #4096	; 0x1000
    16b4:	0000005e 	andeq	r0, r0, lr, asr r0
    16b8:	0000048a 	andeq	r0, r0, sl, lsl #9
    16bc:	f2010f00 	vmax.f32	d0, d1, d0
    16c0:	0100000a 	tsteq	r0, sl
    16c4:	37f8017a 	undefined
    16c8:	38700800 	ldmdacc	r0!, {fp}^
    16cc:	04a80800 	strteq	r0, [r8], #2048
    16d0:	034d0000 	movteq	r0, #53248	; 0xd000
    16d4:	72100000 	andsvc	r0, r0, #0	; 0x0
    16d8:	0100000b 	tsteq	r0, fp
    16dc:	00005e79 	andeq	r5, r0, r9, ror lr
    16e0:	0004d300 	andeq	sp, r4, r0, lsl #6
    16e4:	64611300 	strbtvs	r1, [r1], #-768
    16e8:	79010064 	stmdbvc	r1, {r2, r5, r6}
    16ec:	0000005e 	andeq	r0, r0, lr, asr r0
    16f0:	000004e6 	andeq	r0, r0, r6, ror #9
    16f4:	01006914 	tsteq	r0, r4, lsl r9
    16f8:	00005e7c 	andeq	r5, r0, ip, ror lr
    16fc:	0004f900 	andeq	pc, r4, r0, lsl #18
    1700:	0b191500 	bleq	646b08 <__Stack_Size+0x646708>
    1704:	7c010000 	stcvc	0, cr0, [r1], {0}
    1708:	0000005e 	andeq	r0, r0, lr, asr r0
    170c:	0000050c 	andeq	r0, r0, ip, lsl #10
    1710:	42010f00 	andmi	r0, r1, #0	; 0x0
    1714:	0100000b 	tsteq	r0, fp
    1718:	38700130 	ldmdacc	r0!, {r4, r5, r8}^
    171c:	38fc0800 	ldmcc	ip!, {fp}^
    1720:	051f0800 	ldreq	r0, [pc, #-2048]	; f28 <__Stack_Size+0xb28>
    1724:	03b00000 	movseq	r0, #0	; 0x0
    1728:	72100000 	andsvc	r0, r0, #0	; 0x0
    172c:	0100000b 	tsteq	r0, fp
    1730:	00005e2f 	andeq	r5, r0, pc, lsr #28
    1734:	00054a00 	andeq	r4, r5, r0, lsl #20
    1738:	64611300 	strbtvs	r1, [r1], #-768
    173c:	2f010064 	svccs	0x00010064
    1740:	0000005e 	andeq	r0, r0, lr, asr r0
    1744:	00000568 	andeq	r0, r0, r8, ror #10
    1748:	00343d10 	eorseq	r3, r4, r0, lsl sp
    174c:	4c2f0100 	stfmis	f0, [pc]
    1750:	7b000000 	blvc	1758 <__Stack_Size+0x1358>
    1754:	14000005 	strne	r0, [r0], #-5
    1758:	31010069 	tstcc	r1, r9, rrx
    175c:	0000004c 	andeq	r0, r0, ip, asr #32
    1760:	0000058e 	andeq	r0, r0, lr, lsl #11
    1764:	000b1915 	andeq	r1, fp, r5, lsl r9
    1768:	4c310100 	ldfmis	f0, [r1]
    176c:	b7000000 	strlt	r0, [r0, -r0]
    1770:	00000005 	andeq	r0, r0, r5
    1774:	00006816 	andeq	r6, r0, r6, lsl r8
    1778:	0003c000 	andeq	ip, r3, r0
    177c:	00a31700 	adceq	r1, r3, r0, lsl #14
    1780:	000e0000 	andeq	r0, lr, r0
    1784:	0000de18 	andeq	sp, r0, r8, lsl lr
    1788:	d21b0100 	andsle	r0, fp, #0	; 0x0
    178c:	01000003 	tsteq	r0, r3
    1790:	004c0305 	subeq	r0, ip, r5, lsl #6
    1794:	b0042000 	andlt	r2, r4, r0
    1798:	16000003 	strne	r0, [r0], -r3
    179c:	0000005e 	andeq	r0, r0, lr, asr r0
    17a0:	000003e7 	andeq	r0, r0, r7, ror #7
    17a4:	0000a317 	andeq	sl, r0, r7, lsl r3
    17a8:	18000e00 	stmdane	r0, {r9, sl, fp}
    17ac:	00000b63 	andeq	r0, r0, r3, ror #22
    17b0:	03d71c01 	bicseq	r1, r7, #256	; 0x100
    17b4:	05010000 	streq	r0, [r1]
    17b8:	00005b03 	andeq	r5, r0, r3, lsl #22
    17bc:	0b301820 	bleq	c07844 <__Stack_Size+0xc07444>
    17c0:	1f010000 	svcne	0x00010000
    17c4:	0000006f 	andeq	r0, r0, pc, rrx
    17c8:	44030501 	strmi	r0, [r3], #-1281
    17cc:	18200000 	stmdane	r0!, {}
    17d0:	00000b00 	andeq	r0, r0, r0, lsl #22
    17d4:	003a2001 	eorseq	r2, sl, r1
    17d8:	05010000 	streq	r0, [r1]
    17dc:	00004803 	andeq	r4, r0, r3, lsl #16
    17e0:	01650020 	cmneq	r5, r0, lsr #32
    17e4:	00020000 	andeq	r0, r2, r0
    17e8:	00000585 	andeq	r0, r0, r5, lsl #11
    17ec:	00000104 	andeq	r0, r0, r4, lsl #2
    17f0:	e1010000 	tst	r1, r0
    17f4:	4400000b 	strmi	r0, [r0], #-11
    17f8:	fc000000 	stc2	0, cr0, [r0], {0}
    17fc:	e8080038 	stmda	r8, {r3, r4, r5}
    1800:	fb080039 	blx	2018ee <__Stack_Size+0x2014ee>
    1804:	02000005 	andeq	r0, r0, #5	; 0x5
    1808:	2fae0504 	svccs	0x00ae0504
    180c:	02020000 	andeq	r0, r2, #0	; 0x0
    1810:	00003a05 	andeq	r3, r0, r5, lsl #20
    1814:	06010200 	streq	r0, [r1], -r0, lsl #4
    1818:	00000100 	andeq	r0, r0, r0, lsl #2
    181c:	28070402 	stmdacs	r7, {r1, sl}
    1820:	03000030 	movweq	r0, #48	; 0x30
    1824:	00363175 	eorseq	r3, r6, r5, ror r1
    1828:	004c2802 	subeq	r2, ip, r2, lsl #16
    182c:	02020000 	andeq	r0, r2, #0	; 0x0
    1830:	00017a07 	andeq	r7, r1, r7, lsl #20
    1834:	08010200 	stmdaeq	r1, {r9}
    1838:	000000fe 	strdeq	r0, [r0], -lr
    183c:	05070404 	streq	r0, [r7, #-1028]
    1840:	000b8601 	andeq	r8, fp, r1, lsl #12
    1844:	fc5c0100 	mrrc2	1, 0, r0, ip, cr0
    1848:	fe080038 	mcr2	0, 0, r0, cr8, cr8, {1}
    184c:	01080038 	tsteq	r8, r8, lsr r0
    1850:	af01065d 	svcge	0x0001065d
    1854:	0100000b 	tsteq	r0, fp
    1858:	3900014e 	stmdbcc	r0, {r1, r2, r3, r6, r8}
    185c:	39300800 	ldmdbcc	r0!, {fp}
    1860:	05ca0800 	strbeq	r0, [sl, #2048]
    1864:	00980000 	addseq	r0, r8, r0
    1868:	cb070000 	blgt	1c1870 <__Stack_Size+0x1c1470>
    186c:	0100000b 	tsteq	r0, fp
    1870:	0000414d 	andeq	r4, r0, sp, asr #2
    1874:	0005e900 	andeq	lr, r5, r0, lsl #18
    1878:	01060000 	tsteq	r6, r0
    187c:	00000ba5 	andeq	r0, r0, r5, lsr #23
    1880:	30014001 	andcc	r4, r1, r1
    1884:	68080039 	stmdavs	r8, {r0, r3, r4, r5}
    1888:	fc080039 	stc2	0, cr0, [r8], {57}
    188c:	c1000005 	tstgt	r0, r5
    1890:	07000000 	streq	r0, [r0, -r0]
    1894:	00000bcb 	andeq	r0, r0, fp, asr #23
    1898:	00413f01 	subeq	r3, r1, r1, lsl #30
    189c:	06270000 	strteq	r0, [r7], -r0
    18a0:	06000000 	streq	r0, [r0], -r0
    18a4:	000b9701 	andeq	r9, fp, r1, lsl #14
    18a8:	01310100 	teqeq	r1, r0, lsl #2
    18ac:	08003968 	stmdaeq	r0, {r3, r5, r6, r8, fp, ip, sp}
    18b0:	0800399c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, sp}
    18b4:	00000645 	andeq	r0, r0, r5, asr #12
    18b8:	000000f5 	strdeq	r0, [r0], -r5
    18bc:	000bcb07 	andeq	ip, fp, r7, lsl #22
    18c0:	41300100 	teqmi	r0, r0, lsl #2
    18c4:	64000000 	strvs	r0, [r0]
    18c8:	08000006 	stmdaeq	r0, {r1, r2}
    18cc:	00000b92 	muleq	r0, r2, fp
    18d0:	00413201 	subeq	r3, r1, r1, lsl #4
    18d4:	06000000 	streq	r0, [r0], -r0
    18d8:	000bba01 	andeq	fp, fp, r1, lsl #20
    18dc:	01220100 	teqeq	r2, r0, lsl #2
    18e0:	0800399c 	stmdaeq	r0, {r2, r3, r4, r7, r8, fp, ip, sp}
    18e4:	080039cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, ip, sp}
    18e8:	0000068d 	andeq	r0, r0, sp, lsl #13
    18ec:	0000012d 	andeq	r0, r0, sp, lsr #2
    18f0:	000bcb07 	andeq	ip, fp, r7, lsl #22
    18f4:	41210100 	teqmi	r1, r0, lsl #2
    18f8:	ac000000 	stcge	0, cr0, [r0], {0}
    18fc:	09000006 	stmdbeq	r0, {r1, r2}
    1900:	00000b92 	muleq	r0, r2, fp
    1904:	00412301 	subeq	r2, r1, r1, lsl #6
    1908:	06ca0000 	strbeq	r0, [sl], r0
    190c:	06000000 	streq	r0, [r0], -r0
    1910:	000bd101 	andeq	sp, fp, r1, lsl #2
    1914:	01170100 	tsteq	r7, r0, lsl #2
    1918:	080039cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, ip, sp}
    191c:	080039e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, ip, sp}
    1920:	000006dd 	ldrdeq	r0, [r0], -sp
    1924:	00000156 	andeq	r0, r0, r6, asr r1
    1928:	736f700a 	cmnvc	pc, #10	; 0xa
    192c:	41160100 	tstmi	r6, r0, lsl #2
    1930:	08000000 	stmdaeq	r0, {}
    1934:	00000007 	andeq	r0, r0, r7
    1938:	000bc70b 	andeq	ip, fp, fp, lsl #14
    193c:	41130100 	tstmi	r3, r0, lsl #2
    1940:	01000000 	tsteq	r0, r0
    1944:	006c0305 	rsbeq	r0, ip, r5, lsl #6
    1948:	ed002000 	stc	0, cr2, [r0]
    194c:	02000002 	andeq	r0, r0, #2	; 0x2
    1950:	00062f00 	andeq	r2, r6, r0, lsl #30
    1954:	00010400 	andeq	r0, r1, r0, lsl #8
    1958:	01000000 	tsteq	r0, r0
    195c:	00000bf8 	strdeq	r0, [r0], -r8
    1960:	00000044 	andeq	r0, r0, r4, asr #32
    1964:	080039e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, ip, sp}
    1968:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
    196c:	000006a9 	andeq	r0, r0, r9, lsr #13
    1970:	ae050402 	cdpge	4, 0, cr0, cr5, cr2, {0}
    1974:	0200002f 	andeq	r0, r0, #47	; 0x2f
    1978:	003a0502 	eorseq	r0, sl, r2, lsl #10
    197c:	01020000 	tsteq	r2, r0
    1980:	00010006 	andeq	r0, r1, r6
    1984:	33750300 	cmncc	r5, #0	; 0x0
    1988:	27020032 	smladxcs	r2, r2, r0, r0
    198c:	00000045 	andeq	r0, r0, r5, asr #32
    1990:	28070402 	stmdacs	r7, {r1, sl}
    1994:	03000030 	movweq	r0, #48	; 0x30
    1998:	00363175 	eorseq	r3, r6, r5, ror r1
    199c:	00572802 	subseq	r2, r7, r2, lsl #16
    19a0:	02020000 	andeq	r0, r2, #0	; 0x0
    19a4:	00017a07 	andeq	r7, r1, r7, lsl #20
    19a8:	38750300 	ldmdacc	r5!, {r8, r9}^
    19ac:	68290200 	stmdavs	r9!, {r9}
    19b0:	02000000 	andeq	r0, r0, #0	; 0x0
    19b4:	00fe0801 	rscseq	r0, lr, r1, lsl #16
    19b8:	45040000 	strmi	r0, [r4]
    19bc:	05000000 	streq	r0, [r0]
    19c0:	893b0201 	ldmdbhi	fp!, {r0, r9}
    19c4:	06000000 	streq	r0, [r0], -r0
    19c8:	00000775 	andeq	r0, r0, r5, ror r7
    19cc:	07950600 	ldreq	r0, [r5, r0, lsl #12]
    19d0:	00010000 	andeq	r0, r1, r0
    19d4:	0008f707 	andeq	pc, r8, r7, lsl #14
    19d8:	743b0200 	ldrtvc	r0, [fp], #-512
    19dc:	08000000 	stmdaeq	r0, {}
    19e0:	b3250350 	teqlt	r5, #1073741825	; 0x40000001
    19e4:	09000001 	stmdbeq	r0, {r0}
    19e8:	03005253 	movweq	r5, #595	; 0x253
    19ec:	00006f26 	andeq	r6, r0, r6, lsr #30
    19f0:	00230200 	eoreq	r0, r3, r0, lsl #4
    19f4:	31524309 	cmpcc	r2, r9, lsl #6
    19f8:	6f270300 	svcvs	0x00270300
    19fc:	02000000 	andeq	r0, r0, #0	; 0x0
    1a00:	43090423 	movwmi	r0, #37923	; 0x9423
    1a04:	03003252 	movweq	r3, #594	; 0x252
    1a08:	00006f28 	andeq	r6, r0, r8, lsr #30
    1a0c:	08230200 	stmdaeq	r3!, {r9}
    1a10:	000cbf0a 	andeq	fp, ip, sl, lsl #30
    1a14:	6f290300 	svcvs	0x00290300
    1a18:	02000000 	andeq	r0, r0, #0	; 0x0
    1a1c:	c50a0c23 	strgt	r0, [sl, #-3107]
    1a20:	0300000c 	movweq	r0, #12	; 0xc
    1a24:	00006f2a 	andeq	r6, r0, sl, lsr #30
    1a28:	10230200 	eorne	r0, r3, r0, lsl #4
    1a2c:	000c690a 	andeq	r6, ip, sl, lsl #18
    1a30:	6f2b0300 	svcvs	0x002b0300
    1a34:	02000000 	andeq	r0, r0, #0	; 0x0
    1a38:	6f0a1423 	svcvs	0x000a1423
    1a3c:	0300000c 	movweq	r0, #12	; 0xc
    1a40:	00006f2c 	andeq	r6, r0, ip, lsr #30
    1a44:	18230200 	stmdane	r3!, {r9}
    1a48:	000c750a 	andeq	r7, ip, sl, lsl #10
    1a4c:	6f2d0300 	svcvs	0x002d0300
    1a50:	02000000 	andeq	r0, r0, #0	; 0x0
    1a54:	7b0a1c23 	blvc	288ae8 <__Stack_Size+0x2886e8>
    1a58:	0300000c 	movweq	r0, #12	; 0xc
    1a5c:	00006f2e 	andeq	r6, r0, lr, lsr #30
    1a60:	20230200 	eorcs	r0, r3, r0, lsl #4
    1a64:	52544809 	subspl	r4, r4, #589824	; 0x90000
    1a68:	6f2f0300 	svcvs	0x002f0300
    1a6c:	02000000 	andeq	r0, r0, #0	; 0x0
    1a70:	4c092423 	cfstrsmi	mvf2, [r9], {35}
    1a74:	03005254 	movweq	r5, #596	; 0x254
    1a78:	00006f30 	andeq	r6, r0, r0, lsr pc
    1a7c:	28230200 	stmdacs	r3!, {r9}
    1a80:	000c9b0a 	andeq	r9, ip, sl, lsl #22
    1a84:	6f310300 	svcvs	0x00310300
    1a88:	02000000 	andeq	r0, r0, #0	; 0x0
    1a8c:	a00a2c23 	andge	r2, sl, r3, lsr #24
    1a90:	0300000c 	movweq	r0, #12	; 0xc
    1a94:	00006f32 	andeq	r6, r0, r2, lsr pc
    1a98:	30230200 	eorcc	r0, r3, r0, lsl #4
    1a9c:	000ca50a 	andeq	sl, ip, sl, lsl #10
    1aa0:	6f330300 	svcvs	0x00330300
    1aa4:	02000000 	andeq	r0, r0, #0	; 0x0
    1aa8:	3e0a3423 	cdpcc	4, 0, cr3, cr10, cr3, {1}
    1aac:	0300000c 	movweq	r0, #12	; 0xc
    1ab0:	00006f34 	andeq	r6, r0, r4, lsr pc
    1ab4:	38230200 	stmdacc	r3!, {r9}
    1ab8:	000c550a 	andeq	r5, ip, sl, lsl #10
    1abc:	6f350300 	svcvs	0x00350300
    1ac0:	02000000 	andeq	r0, r0, #0	; 0x0
    1ac4:	5a0a3c23 	bpl	290b58 <__Stack_Size+0x290758>
    1ac8:	0300000c 	movweq	r0, #12	; 0xc
    1acc:	00006f36 	andeq	r6, r0, r6, lsr pc
    1ad0:	40230200 	eormi	r0, r3, r0, lsl #4
    1ad4:	000c5f0a 	andeq	r5, ip, sl, lsl #30
    1ad8:	6f370300 	svcvs	0x00370300
    1adc:	02000000 	andeq	r0, r0, #0	; 0x0
    1ae0:	640a4423 	strvs	r4, [sl], #-1059
    1ae4:	0300000c 	movweq	r0, #12	; 0xc
    1ae8:	00006f38 	andeq	r6, r0, r8, lsr pc
    1aec:	48230200 	stmdami	r3!, {r9}
    1af0:	00524409 	subseq	r4, r2, r9, lsl #8
    1af4:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    1af8:	23020000 	movwcs	r0, #8192	; 0x2000
    1afc:	040b004c 	streq	r0, [fp], #-76
    1b00:	031c0c07 	tsteq	ip, #1792	; 0x700
    1b04:	0229014f 	eoreq	r0, r9, #-1073741805	; 0xc0000013
    1b08:	430d0000 	movwmi	r0, #53248	; 0xd000
    1b0c:	03004c52 	movweq	r4, #3154	; 0xc52
    1b10:	006f0150 	rsbeq	r0, pc, r0, asr r1
    1b14:	23020000 	movwcs	r0, #8192	; 0x2000
    1b18:	52430d00 	subpl	r0, r3, #0	; 0x0
    1b1c:	51030048 	tstpl	r3, r8, asr #32
    1b20:	00006f01 	andeq	r6, r0, r1, lsl #30
    1b24:	04230200 	strteq	r0, [r3], #-512
    1b28:	5244490d 	subpl	r4, r4, #212992	; 0x34000
    1b2c:	01520300 	cmpeq	r2, r0, lsl #6
    1b30:	0000006f 	andeq	r0, r0, pc, rrx
    1b34:	0d082302 	stceq	3, cr2, [r8, #-8]
    1b38:	0052444f 	subseq	r4, r2, pc, asr #8
    1b3c:	6f015303 	svcvs	0x00015303
    1b40:	02000000 	andeq	r0, r0, #0	; 0x0
    1b44:	ce0e0c23 	cdpgt	12, 0, cr0, cr14, cr3, {1}
    1b48:	03000000 	movweq	r0, #0	; 0x0
    1b4c:	006f0154 	rsbeq	r0, pc, r4, asr r1
    1b50:	23020000 	movwcs	r0, #8192	; 0x2000
    1b54:	52420d10 	subpl	r0, r2, #1024	; 0x400
    1b58:	55030052 	strpl	r0, [r3, #-82]
    1b5c:	00006f01 	andeq	r6, r0, r1, lsl #30
    1b60:	14230200 	strtne	r0, [r3], #-512
    1b64:	0002140e 	andeq	r1, r2, lr, lsl #8
    1b68:	01560300 	cmpeq	r6, r0, lsl #6
    1b6c:	0000006f 	andeq	r0, r0, pc, rrx
    1b70:	00182302 	andseq	r2, r8, r2, lsl #6
    1b74:	1b041408 	blne	106b9c <__Stack_Size+0x10679c>
    1b78:	00000286 	andeq	r0, r0, r6, lsl #5
    1b7c:	000c350a 	andeq	r3, ip, sl, lsl #10
    1b80:	3a1c0400 	bcc	702b88 <__Stack_Size+0x702788>
    1b84:	02000000 	andeq	r0, r0, #0	; 0x0
    1b88:	240a0023 	strcs	r0, [sl], #-35
    1b8c:	0400000c 	streq	r0, [r0], #-12
    1b90:	0000891d 	andeq	r8, r0, sp, lsl r9
    1b94:	04230200 	strteq	r0, [r3], #-512
    1b98:	000c060a 	andeq	r0, ip, sl, lsl #12
    1b9c:	891e0400 	ldmdbhi	lr, {sl}
    1ba0:	02000000 	andeq	r0, r0, #0	; 0x0
    1ba4:	aa0a0523 	bge	283038 <__Stack_Size+0x282c38>
    1ba8:	0400000c 	streq	r0, [r0], #-12
    1bac:	00003a1f 	andeq	r3, r0, pc, lsl sl
    1bb0:	08230200 	stmdaeq	r3!, {r9}
    1bb4:	000ce50a 	andeq	lr, ip, sl, lsl #10
    1bb8:	3a200400 	bcc	802bc0 <__Stack_Size+0x8027c0>
    1bbc:	02000000 	andeq	r0, r0, #0	; 0x0
    1bc0:	cb0a0c23 	blgt	284c54 <__Stack_Size+0x284854>
    1bc4:	0400000c 	streq	r0, [r0], #-12
    1bc8:	00005e21 	andeq	r5, r0, r1, lsr #28
    1bcc:	10230200 	eorne	r0, r3, r0, lsl #4
    1bd0:	0c8b0700 	stceq	7, cr0, [fp], {0}
    1bd4:	22040000 	andcs	r0, r4, #0	; 0x0
    1bd8:	00000229 	andeq	r0, r0, r9, lsr #4
    1bdc:	0cdc010f 	ldfeqe	f0, [ip], {15}
    1be0:	c1010000 	tstgt	r1, r0
    1be4:	080039e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, fp, ip, sp}
    1be8:	08003a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, ip, sp}
    1bec:	0000071b 	andeq	r0, r0, fp, lsl r7
    1bf0:	000002b8 	strheq	r0, [r0], -r8
    1bf4:	000c4310 	andeq	r4, ip, r0, lsl r3
    1bf8:	86c20100 	strbhi	r0, [r2], r0, lsl #2
    1bfc:	02000002 	andeq	r0, r0, #2	; 0x2
    1c00:	11006491 	strbne	r6, [r0, -r1]
    1c04:	000c8101 	andeq	r8, ip, r1, lsl #2
    1c08:	010e0100 	tsteq	lr, r0, lsl #2
    1c0c:	0000004c 	andeq	r0, r0, ip, asr #32
    1c10:	08003a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, ip, sp}
    1c14:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
    1c18:	00000746 	andeq	r0, r0, r6, asr #14
    1c1c:	000c1d12 	andeq	r1, ip, r2, lsl sp
    1c20:	5e0d0100 	adfple	f0, f5, f0
    1c24:	65000000 	strvs	r0, [r0]
    1c28:	13000007 	movwne	r0, #7	; 0x7
    1c2c:	00000196 	muleq	r0, r6, r1
    1c30:	004c0f01 	subeq	r0, ip, r1, lsl #30
    1c34:	07ba0000 	ldreq	r0, [sl, r0]!
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	00000b1b 	andeq	r0, r0, fp, lsl fp
    1c40:	073d0002 	ldreq	r0, [sp, -r2]!
    1c44:	01040000 	tsteq	r4, r0
    1c48:	00000000 	andeq	r0, r0, r0
    1c4c:	000d6b01 	andeq	r6, sp, r1, lsl #22
    1c50:	00004400 	andeq	r4, r0, r0, lsl #8
    1c54:	003cb000 	eorseq	fp, ip, r0
    1c58:	00404408 	subeq	r4, r0, r8, lsl #8
    1c5c:	0007a508 	andeq	sl, r7, r8, lsl #10
    1c60:	05040200 	streq	r0, [r4, #-512]
    1c64:	00002fae 	andeq	r2, r0, lr, lsr #31
    1c68:	3a050202 	bcc	142478 <__Stack_Size+0x142078>
    1c6c:	02000000 	andeq	r0, r0, #0	; 0x0
    1c70:	01000601 	tsteq	r0, r1, lsl #12
    1c74:	75030000 	strvc	r0, [r3]
    1c78:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    1c7c:	00004527 	andeq	r4, r0, r7, lsr #10
    1c80:	07040200 	streq	r0, [r4, -r0, lsl #4]
    1c84:	00003028 	andeq	r3, r0, r8, lsr #32
    1c88:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    1c8c:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    1c90:	02000000 	andeq	r0, r0, #0	; 0x0
    1c94:	017a0702 	cmneq	sl, r2, lsl #14
    1c98:	75030000 	strvc	r0, [r3]
    1c9c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    1ca0:	00000068 	andeq	r0, r0, r8, rrx
    1ca4:	fe080102 	cdp2	1, 0, cr0, cr8, cr2, {0}
    1ca8:	04000000 	streq	r0, [r0]
    1cac:	00000045 	andeq	r0, r0, r5, asr #32
    1cb0:	39020105 	stmdbcc	r2, {r0, r2, r8}
    1cb4:	00000089 	andeq	r0, r0, r9, lsl #1
    1cb8:	00154e06 	andseq	r4, r5, r6, lsl #28
    1cbc:	53070000 	movwpl	r0, #28672	; 0x7000
    1cc0:	01005445 	tsteq	r0, r5, asr #8
    1cc4:	1e930800 	cdpne	8, 9, cr0, cr3, cr0, {0}
    1cc8:	39020000 	stmdbcc	r2, {}
    1ccc:	00000074 	andeq	r0, r0, r4, ror r0
    1cd0:	001c8d08 	andseq	r8, ip, r8, lsl #26
    1cd4:	74390200 	ldrtvc	r0, [r9], #-512
    1cd8:	05000000 	streq	r0, [r0]
    1cdc:	b43b0201 	ldrtlt	r0, [fp], #-513
    1ce0:	06000000 	streq	r0, [r0], -r0
    1ce4:	00000775 	andeq	r0, r0, r5, ror r7
    1ce8:	07950600 	ldreq	r0, [r5, r0, lsl #12]
    1cec:	00010000 	andeq	r0, r1, r0
    1cf0:	0008f708 	andeq	pc, r8, r8, lsl #14
    1cf4:	9f3b0200 	svcls	0x003b0200
    1cf8:	09000000 	stmdbeq	r0, {}
    1cfc:	de250350 	mcrle	3, 1, r0, cr5, cr0, {2}
    1d00:	0a000001 	beq	1d0c <__Stack_Size+0x190c>
    1d04:	03005253 	movweq	r5, #595	; 0x253
    1d08:	00006f26 	andeq	r6, r0, r6, lsr #30
    1d0c:	00230200 	eoreq	r0, r3, r0, lsl #4
    1d10:	3152430a 	cmpcc	r2, sl, lsl #6
    1d14:	6f270300 	svcvs	0x00270300
    1d18:	02000000 	andeq	r0, r0, #0	; 0x0
    1d1c:	430a0423 	movwmi	r0, #42019	; 0xa423
    1d20:	03003252 	movweq	r3, #594	; 0x252
    1d24:	00006f28 	andeq	r6, r0, r8, lsr #30
    1d28:	08230200 	stmdaeq	r3!, {r9}
    1d2c:	000cbf0b 	andeq	fp, ip, fp, lsl #30
    1d30:	6f290300 	svcvs	0x00290300
    1d34:	02000000 	andeq	r0, r0, #0	; 0x0
    1d38:	c50b0c23 	strgt	r0, [fp, #-3107]
    1d3c:	0300000c 	movweq	r0, #12	; 0xc
    1d40:	00006f2a 	andeq	r6, r0, sl, lsr #30
    1d44:	10230200 	eorne	r0, r3, r0, lsl #4
    1d48:	000c690b 	andeq	r6, ip, fp, lsl #18
    1d4c:	6f2b0300 	svcvs	0x002b0300
    1d50:	02000000 	andeq	r0, r0, #0	; 0x0
    1d54:	6f0b1423 	svcvs	0x000b1423
    1d58:	0300000c 	movweq	r0, #12	; 0xc
    1d5c:	00006f2c 	andeq	r6, r0, ip, lsr #30
    1d60:	18230200 	stmdane	r3!, {r9}
    1d64:	000c750b 	andeq	r7, ip, fp, lsl #10
    1d68:	6f2d0300 	svcvs	0x002d0300
    1d6c:	02000000 	andeq	r0, r0, #0	; 0x0
    1d70:	7b0b1c23 	blvc	2c8e04 <__Stack_Size+0x2c8a04>
    1d74:	0300000c 	movweq	r0, #12	; 0xc
    1d78:	00006f2e 	andeq	r6, r0, lr, lsr #30
    1d7c:	20230200 	eorcs	r0, r3, r0, lsl #4
    1d80:	5254480a 	subspl	r4, r4, #655360	; 0xa0000
    1d84:	6f2f0300 	svcvs	0x002f0300
    1d88:	02000000 	andeq	r0, r0, #0	; 0x0
    1d8c:	4c0a2423 	cfstrsmi	mvf2, [sl], {35}
    1d90:	03005254 	movweq	r5, #596	; 0x254
    1d94:	00006f30 	andeq	r6, r0, r0, lsr pc
    1d98:	28230200 	stmdacs	r3!, {r9}
    1d9c:	000c9b0b 	andeq	r9, ip, fp, lsl #22
    1da0:	6f310300 	svcvs	0x00310300
    1da4:	02000000 	andeq	r0, r0, #0	; 0x0
    1da8:	a00b2c23 	andge	r2, fp, r3, lsr #24
    1dac:	0300000c 	movweq	r0, #12	; 0xc
    1db0:	00006f32 	andeq	r6, r0, r2, lsr pc
    1db4:	30230200 	eorcc	r0, r3, r0, lsl #4
    1db8:	000ca50b 	andeq	sl, ip, fp, lsl #10
    1dbc:	6f330300 	svcvs	0x00330300
    1dc0:	02000000 	andeq	r0, r0, #0	; 0x0
    1dc4:	3e0b3423 	cdpcc	4, 0, cr3, cr11, cr3, {1}
    1dc8:	0300000c 	movweq	r0, #12	; 0xc
    1dcc:	00006f34 	andeq	r6, r0, r4, lsr pc
    1dd0:	38230200 	stmdacc	r3!, {r9}
    1dd4:	000c550b 	andeq	r5, ip, fp, lsl #10
    1dd8:	6f350300 	svcvs	0x00350300
    1ddc:	02000000 	andeq	r0, r0, #0	; 0x0
    1de0:	5a0b3c23 	bpl	2d0e74 <__Stack_Size+0x2d0a74>
    1de4:	0300000c 	movweq	r0, #12	; 0xc
    1de8:	00006f36 	andeq	r6, r0, r6, lsr pc
    1dec:	40230200 	eormi	r0, r3, r0, lsl #4
    1df0:	000c5f0b 	andeq	r5, ip, fp, lsl #30
    1df4:	6f370300 	svcvs	0x00370300
    1df8:	02000000 	andeq	r0, r0, #0	; 0x0
    1dfc:	640b4423 	strvs	r4, [fp], #-1059
    1e00:	0300000c 	movweq	r0, #12	; 0xc
    1e04:	00006f38 	andeq	r6, r0, r8, lsr pc
    1e08:	48230200 	stmdami	r3!, {r9}
    1e0c:	0052440a 	subseq	r4, r2, sl, lsl #8
    1e10:	006f3903 	rsbeq	r3, pc, r3, lsl #18
    1e14:	23020000 	movwcs	r0, #8192	; 0x2000
    1e18:	1408004c 	strne	r0, [r8], #-76
    1e1c:	03000011 	movweq	r0, #17	; 0x11
    1e20:	0000bf3a 	andeq	fp, r0, sl, lsr pc
    1e24:	07040c00 	streq	r0, [r4, -r0, lsl #24]
    1e28:	1b041409 	blne	106e54 <__Stack_Size+0x106a54>
    1e2c:	00000249 	andeq	r0, r0, r9, asr #4
    1e30:	000c350b 	andeq	r3, ip, fp, lsl #10
    1e34:	3a1c0400 	bcc	702e3c <__Stack_Size+0x702a3c>
    1e38:	02000000 	andeq	r0, r0, #0	; 0x0
    1e3c:	240b0023 	strcs	r0, [fp], #-35
    1e40:	0400000c 	streq	r0, [r0], #-12
    1e44:	0000b41d 	andeq	fp, r0, sp, lsl r4
    1e48:	04230200 	strteq	r0, [r3], #-512
    1e4c:	000c060b 	andeq	r0, ip, fp, lsl #12
    1e50:	b41e0400 	ldrlt	r0, [lr], #-1024
    1e54:	02000000 	andeq	r0, r0, #0	; 0x0
    1e58:	aa0b0523 	bge	2c32ec <__Stack_Size+0x2c2eec>
    1e5c:	0400000c 	streq	r0, [r0], #-12
    1e60:	00003a1f 	andeq	r3, r0, pc, lsl sl
    1e64:	08230200 	stmdaeq	r3!, {r9}
    1e68:	000ce50b 	andeq	lr, ip, fp, lsl #10
    1e6c:	3a200400 	bcc	802e74 <__Stack_Size+0x802a74>
    1e70:	02000000 	andeq	r0, r0, #0	; 0x0
    1e74:	cb0b0c23 	blgt	2c4f08 <__Stack_Size+0x2c4b08>
    1e78:	0400000c 	streq	r0, [r0], #-12
    1e7c:	00005e21 	andeq	r5, r0, r1, lsr #28
    1e80:	10230200 	eorne	r0, r3, r0, lsl #4
    1e84:	0c8b0800 	stceq	8, cr0, [fp], {0}
    1e88:	22040000 	andcs	r0, r4, #0	; 0x0
    1e8c:	000001ec 	andeq	r0, r0, ip, ror #3
    1e90:	1120010d 	teqne	r0, sp, lsl #2
    1e94:	af010000 	svcge	0x00010000
    1e98:	003cb001 	eorseq	fp, ip, r1
    1e9c:	003cf808 	eorseq	pc, ip, r8, lsl #16
    1ea0:	a05d0108 	subsge	r0, sp, r8, lsl #2
    1ea4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1ea8:	00000cf3 	strdeq	r0, [r0], -r3
    1eac:	02a0ae01 	adceq	sl, r0, #16	; 0x10
    1eb0:	50010000 	andpl	r0, r1, r0
    1eb4:	0010fe0e 	andseq	pc, r0, lr, lsl #28
    1eb8:	a6ae0100 	strtge	r0, [lr], r0, lsl #2
    1ebc:	01000002 	tsteq	r0, r2
    1ec0:	0cf80f51 	ldcleq	15, cr0, [r8], #324
    1ec4:	b0010000 	andlt	r0, r1, r0
    1ec8:	0000003a 	andeq	r0, r0, sl, lsr r0
    1ecc:	0000080f 	andeq	r0, r0, pc, lsl #16
    1ed0:	000fc010 	andeq	ip, pc, r0, lsl r0
    1ed4:	5eb10100 	frdpls	f0, f1, f0
    1ed8:	00000000 	andeq	r0, r0, r0
    1edc:	01de0411 	bicseq	r0, lr, r1, lsl r4
    1ee0:	04110000 	ldreq	r0, [r1]
    1ee4:	00000249 	andeq	r0, r0, r9, asr #4
    1ee8:	106a010d 	rsbne	r0, sl, sp, lsl #2
    1eec:	ec010000 	stc	0, cr0, [r1], {0}
    1ef0:	003cf801 	eorseq	pc, ip, r1, lsl #16
    1ef4:	003d0a08 	eorseq	r0, sp, r8, lsl #20
    1ef8:	d15d0108 	cmple	sp, r8, lsl #2
    1efc:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1f00:	000010fe 	strdeq	r1, [r0], -lr
    1f04:	02a6eb01 	adceq	lr, r6, #1024	; 0x400
    1f08:	50010000 	andpl	r0, r1, r0
    1f0c:	94011200 	strls	r1, [r1], #-512
    1f10:	0100000d 	tsteq	r0, sp
    1f14:	0c01010b 	stfeqs	f0, [r1], {11}
    1f18:	2008003d 	andcs	r0, r8, sp, lsr r0
    1f1c:	0108003d 	tsteq	r8, sp, lsr r0
    1f20:	0003065d 	andeq	r0, r3, sp, asr r6
    1f24:	0cf31300 	ldcleq	3, cr1, [r3]
    1f28:	0a010000 	beq	41f30 <__Stack_Size+0x41b30>
    1f2c:	0002a001 	andeq	sl, r2, r1
    1f30:	13500100 	cmpne	r0, #0	; 0x0
    1f34:	00000dfc 	strdeq	r0, [r0], -ip
    1f38:	b4010a01 	strlt	r0, [r1], #-2561
    1f3c:	01000000 	tsteq	r0, r0
    1f40:	01120051 	tsteq	r2, r1, asr r0
    1f44:	00001143 	andeq	r1, r0, r3, asr #2
    1f48:	01012701 	tsteq	r1, r1, lsl #14
    1f4c:	08003d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, sp}
    1f50:	08003d34 	stmdaeq	r0, {r2, r4, r5, r8, sl, fp, ip, sp}
    1f54:	033b5d01 	teqeq	fp, #64	; 0x40
    1f58:	f3130000 	vhadd.u16	d0, d3, d0
    1f5c:	0100000c 	tsteq	r0, ip
    1f60:	02a00126 	adceq	r0, r0, #-2147483639	; 0x80000009
    1f64:	50010000 	andpl	r0, r1, r0
    1f68:	000dfc13 	andeq	pc, sp, r3, lsl ip
    1f6c:	01260100 	teqeq	r6, r0, lsl #2
    1f70:	000000b4 	strheq	r0, [r0], -r4
    1f74:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    1f78:	000d1601 	andeq	r1, sp, r1, lsl #12
    1f7c:	01480100 	cmpeq	r8, r0, lsl #2
    1f80:	003d3401 	eorseq	r3, sp, r1, lsl #8
    1f84:	003d4a08 	eorseq	r4, sp, r8, lsl #20
    1f88:	8e5d0108 	rdfhie	f0, f5, #0.0
    1f8c:	13000003 	movwne	r0, #3	; 0x3
    1f90:	00000cf3 	strdeq	r0, [r0], -r3
    1f94:	a0014701 	andge	r4, r1, r1, lsl #14
    1f98:	01000002 	tsteq	r0, r2
    1f9c:	0e951450 	mrceq	4, 4, r1, cr5, cr0, {2}
    1fa0:	47010000 	strmi	r0, [r1, -r0]
    1fa4:	00004c01 	andeq	r4, r0, r1, lsl #24
    1fa8:	00084300 	andeq	r4, r8, r0, lsl #6
    1fac:	0dfc1300 	ldcleq	3, cr1, [ip]
    1fb0:	47010000 	strmi	r0, [r1, -r0]
    1fb4:	0000b401 	andeq	fp, r0, r1, lsl #8
    1fb8:	15520100 	ldrbne	r0, [r2, #-256]
    1fbc:	0000110d 	andeq	r1, r0, sp, lsl #2
    1fc0:	5e014901 	cdppl	9, 0, cr4, cr1, cr1, {0}
    1fc4:	01000000 	tsteq	r0, r0
    1fc8:	01120051 	tsteq	r2, r1, asr r0
    1fcc:	000010e9 	andeq	r1, r0, r9, ror #1
    1fd0:	01016701 	tsteq	r1, r1, lsl #14
    1fd4:	08003d4c 	stmdaeq	r0, {r2, r3, r6, r8, sl, fp, ip, sp}
    1fd8:	08003d56 	stmdaeq	r0, {r1, r2, r4, r6, r8, sl, fp, ip, sp}
    1fdc:	03b55d01 	undefined instruction 0x03b55d01
    1fe0:	f3130000 	vhadd.u16	d0, d3, d0
    1fe4:	0100000c 	tsteq	r0, ip
    1fe8:	02a00166 	adceq	r0, r0, #-2147483623	; 0x80000019
    1fec:	50010000 	andpl	r0, r1, r0
    1ff0:	d5011600 	strle	r1, [r1, #-1536]
    1ff4:	0100000d 	tsteq	r0, sp
    1ff8:	89010177 	stmdbhi	r1, {r0, r1, r2, r4, r5, r6, r8}
    1ffc:	58000000 	stmdapl	r0, {}
    2000:	6208003d 	andvs	r0, r8, #61	; 0x3d
    2004:	0108003d 	tsteq	r8, sp, lsr r0
    2008:	0003ee5d 	andeq	lr, r3, sp, asr lr
    200c:	0cf31400 	cfldrdeq	mvd1, [r3]
    2010:	76010000 	strvc	r0, [r1], -r0
    2014:	0002a001 	andeq	sl, r2, r1
    2018:	00085600 	andeq	r5, r8, r0, lsl #12
    201c:	0fe91700 	svceq	0x00e91700
    2020:	78010000 	stmdavc	r1, {}
    2024:	00008901 	andeq	r8, r0, r1, lsl #18
    2028:	01120000 	tsteq	r2, r0
    202c:	00000fab 	andeq	r0, r0, fp, lsr #31
    2030:	01019501 	tsteq	r1, r1, lsl #10
    2034:	08003d64 	stmdaeq	r0, {r2, r5, r6, r8, sl, fp, ip, sp}
    2038:	08003d6e 	stmdaeq	r0, {r1, r2, r3, r5, r6, r8, sl, fp, ip, sp}
    203c:	04155d01 	ldreq	r5, [r5], #-3329
    2040:	f3130000 	vhadd.u16	d0, d3, d0
    2044:	0100000c 	tsteq	r0, ip
    2048:	02a00194 	adceq	r0, r0, #37	; 0x25
    204c:	50010000 	andpl	r0, r1, r0
    2050:	d0011600 	andle	r1, r1, r0, lsl #12
    2054:	0100000f 	tsteq	r0, pc
    2058:	890101a5 	stmdbhi	r1, {r0, r2, r5, r7, r8}
    205c:	70000000 	andvc	r0, r0, r0
    2060:	7a08003d 	bvc	20215c <__Stack_Size+0x201d5c>
    2064:	0108003d 	tsteq	r8, sp, lsr r0
    2068:	00044e5d 	andeq	r4, r4, sp, asr lr
    206c:	0cf31400 	cfldrdeq	mvd1, [r3]
    2070:	a4010000 	strge	r0, [r1]
    2074:	0002a001 	andeq	sl, r2, r1
    2078:	00086900 	andeq	r6, r8, r0, lsl #18
    207c:	0fe91700 	svceq	0x00e91700
    2080:	a6010000 	strge	r0, [r1], -r0
    2084:	00008901 	andeq	r8, r0, r1, lsl #18
    2088:	01120000 	tsteq	r2, r0
    208c:	00000ff3 	strdeq	r0, [r0], -r3
    2090:	0101c501 	tsteq	r1, r1, lsl #10
    2094:	08003d7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, sl, fp, ip, sp}
    2098:	08003d90 	stmdaeq	r0, {r4, r7, r8, sl, fp, ip, sp}
    209c:	04835d01 	streq	r5, [r3], #3329
    20a0:	f3130000 	vhadd.u16	d0, d3, d0
    20a4:	0100000c 	tsteq	r0, ip
    20a8:	02a001c4 	adceq	r0, r0, #49	; 0x31
    20ac:	50010000 	andpl	r0, r1, r0
    20b0:	000dfc13 	andeq	pc, sp, r3, lsl ip
    20b4:	01c40100 	biceq	r0, r4, r0, lsl #2
    20b8:	000000b4 	strheq	r0, [r0], -r4
    20bc:	16005101 	strne	r5, [r0], -r1, lsl #2
    20c0:	000ed801 	andeq	sp, lr, r1, lsl #16
    20c4:	01e00100 	mvneq	r0, r0, lsl #2
    20c8:	00008901 	andeq	r8, r0, r1, lsl #18
    20cc:	003d9000 	eorseq	r9, sp, r0
    20d0:	003d9a08 	eorseq	r9, sp, r8, lsl #20
    20d4:	bc5d0108 	ldflte	f0, [sp], {8}
    20d8:	14000004 	strne	r0, [r0], #-4
    20dc:	00000cf3 	strdeq	r0, [r0], -r3
    20e0:	a001df01 	andge	sp, r1, r1, lsl #30
    20e4:	7c000002 	stcvc	0, cr0, [r0], {2}
    20e8:	17000008 	strne	r0, [r0, -r8]
    20ec:	00000fe9 	andeq	r0, r0, r9, ror #31
    20f0:	8901e101 	stmdbhi	r1, {r0, r8, sp, lr, pc}
    20f4:	00000000 	andeq	r0, r0, r0
    20f8:	0e5f0112 	mrceq	1, 2, r0, cr15, cr2, {0}
    20fc:	01010000 	tsteq	r1, r0
    2100:	3d9c0102 	ldfccs	f0, [ip, #8]
    2104:	3dac0800 	stccc	8, cr0, [ip]
    2108:	5d010800 	stcpl	8, cr0, [r1]
    210c:	0000050d 	andeq	r0, r0, sp, lsl #10
    2110:	000cf313 	andeq	pc, ip, r3, lsl r3
    2114:	02000100 	andeq	r0, r0, #0	; 0x0
    2118:	000002a0 	andeq	r0, r0, r0, lsr #5
    211c:	8d145001 	ldchi	0, cr5, [r4, #-4]
    2120:	0100000d 	tsteq	r0, sp
    2124:	005e0200 	subseq	r0, lr, r0, lsl #4
    2128:	088f0000 	stmeq	pc, {}
    212c:	f8150000 	undefined instruction 0xf8150000
    2130:	0100000c 	tsteq	r0, ip
    2134:	003a0202 	eorseq	r0, sl, r2, lsl #4
    2138:	53010000 	movwpl	r0, #4096	; 0x1000
    213c:	000fc017 	andeq	ip, pc, r7, lsl r0
    2140:	02030100 	andeq	r0, r3, #0	; 0x0
    2144:	0000003a 	andeq	r0, r0, sl, lsr r0
    2148:	d9011200 	stmdble	r1, {r9, ip}
    214c:	01000010 	tsteq	r0, r0, lsl r0
    2150:	ac010220 	sfmge	f0, 4, [r1], {32}
    2154:	c008003d 	andgt	r0, r8, sp, lsr r0
    2158:	0108003d 	tsteq	r8, sp, lsr r0
    215c:	0005425d 	andeq	r4, r5, sp, asr r2
    2160:	0cf31300 	ldcleq	3, cr1, [r3]
    2164:	1f010000 	svcne	0x00010000
    2168:	0002a002 	andeq	sl, r2, r2
    216c:	13500100 	cmpne	r0, #0	; 0x0
    2170:	00000dfc 	strdeq	r0, [r0], -ip
    2174:	b4021f01 	strlt	r1, [r2], #-3841
    2178:	01000000 	tsteq	r0, r0
    217c:	01180051 	tsteq	r8, r1, asr r0
    2180:	00000e2b 	andeq	r0, r0, fp, lsr #28
    2184:	01025b01 	tsteq	r2, r1, lsl #22
    2188:	08003dc0 	stmdaeq	r0, {r6, r7, r8, sl, fp, ip, sp}
    218c:	08003e56 	stmdaeq	r0, {r1, r2, r4, r6, r9, sl, fp, ip, sp}
    2190:	000008a2 	andeq	r0, r0, r2, lsr #17
    2194:	000005b7 	strheq	r0, [r0], -r7
    2198:	000cf313 	andeq	pc, ip, r3, lsl r3
    219c:	025a0100 	subseq	r0, sl, #0	; 0x0
    21a0:	000002a0 	andeq	r0, r0, r0, lsr #5
    21a4:	9f145001 	svcls	0x00145001
    21a8:	0100000f 	tsteq	r0, pc
    21ac:	005e025a 	subseq	r0, lr, sl, asr r2
    21b0:	08c10000 	stmiaeq	r1, {}^
    21b4:	a3140000 	tstge	r4, #0	; 0x0
    21b8:	0100000e 	tsteq	r0, lr
    21bc:	005e025a 	subseq	r0, lr, sl, asr r2
    21c0:	08f50000 	ldmeq	r5!, {}^
    21c4:	5b140000 	blpl	5021cc <__Stack_Size+0x501dcc>
    21c8:	01000010 	tsteq	r0, r0, lsl r0
    21cc:	005e025a 	subseq	r0, lr, sl, asr r2
    21d0:	09130000 	ldmdbeq	r3, {}
    21d4:	f8190000 	undefined instruction 0xf8190000
    21d8:	0100000c 	tsteq	r0, ip
    21dc:	003a025c 	eorseq	r0, sl, ip, asr r2
    21e0:	09310000 	ldmdbeq	r1!, {}
    21e4:	c0170000 	andsgt	r0, r7, r0
    21e8:	0100000f 	tsteq	r0, pc
    21ec:	003a025c 	eorseq	r0, sl, ip, asr r2
    21f0:	12000000 	andne	r0, r0, #0	; 0x0
    21f4:	000ec001 	andeq	ip, lr, r1
    21f8:	02c00100 	sbceq	r0, r0, #0	; 0x0
    21fc:	003e5801 	eorseq	r5, lr, r1, lsl #16
    2200:	003e6c08 	eorseq	r6, lr, r8, lsl #24
    2204:	ec5d0108 	ldfe	f0, [sp], {8}
    2208:	13000005 	movwne	r0, #5	; 0x5
    220c:	00000cf3 	strdeq	r0, [r0], -r3
    2210:	a002bf01 	andge	fp, r2, r1, lsl #30
    2214:	01000002 	tsteq	r0, r2
    2218:	0dfc1350 	ldcleq	3, cr1, [ip, #320]!
    221c:	bf010000 	svclt	0x00010000
    2220:	0000b402 	andeq	fp, r0, r2, lsl #8
    2224:	00510100 	subseq	r0, r1, r0, lsl #2
    2228:	0e7e0116 	mrceq	1, 3, r0, cr14, cr6, {0}
    222c:	d9010000 	stmdble	r1, {}
    2230:	004c0102 	subeq	r0, ip, r2, lsl #2
    2234:	3e6c0000 	cdpcc	0, 6, cr0, cr12, cr0, {0}
    2238:	3e720800 	cdpcc	8, 7, cr0, cr2, cr0, {0}
    223c:	5d010800 	stcpl	8, cr0, [r1]
    2240:	00000619 	andeq	r0, r0, r9, lsl r6
    2244:	000cf314 	andeq	pc, ip, r4, lsl r3
    2248:	02d80100 	sbcseq	r0, r8, #0	; 0x0
    224c:	000002a0 	andeq	r0, r0, r0, lsr #5
    2250:	0000094f 	andeq	r0, r0, pc, asr #18
    2254:	4e011a00 	fmacsmi	s2, s2, s0
    2258:	01000011 	tsteq	r0, r1, lsl r0
    225c:	3a0102e8 	bcc	42e04 <__Stack_Size+0x42a04>
    2260:	74000000 	strvc	r0, [r0]
    2264:	8008003e 	andhi	r0, r8, lr, lsr r0
    2268:	0108003e 	tsteq	r8, lr, lsr r0
    226c:	a801125d 	stmdage	r1, {r0, r2, r3, r4, r6, r9, ip}
    2270:	0100000e 	tsteq	r0, lr
    2274:	800102f9 	strdhi	r0, [r1], -r9
    2278:	9408003e 	strls	r0, [r8], #-62
    227c:	0108003e 	tsteq	r8, lr, lsr r0
    2280:	0006665d 	andeq	r6, r6, sp, asr r6
    2284:	0cf31300 	ldcleq	3, cr1, [r3]
    2288:	f8010000 	undefined instruction 0xf8010000
    228c:	0002a002 	andeq	sl, r2, r2
    2290:	13500100 	cmpne	r0, #0	; 0x0
    2294:	00000dfc 	strdeq	r0, [r0], -ip
    2298:	b402f801 	strlt	pc, [r2], #-2049
    229c:	01000000 	tsteq	r0, r0
    22a0:	01120051 	tsteq	r2, r1, asr r0
    22a4:	00000f38 	andeq	r0, r0, r8, lsr pc
    22a8:	01031601 	tsteq	r3, r1, lsl #12
    22ac:	08003e94 	stmdaeq	r0, {r2, r4, r7, r9, sl, fp, ip, sp}
    22b0:	08003ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, ip, sp}
    22b4:	069b5d01 	ldreq	r5, [fp], r1, lsl #26
    22b8:	f3130000 	vhadd.u16	d0, d3, d0
    22bc:	0100000c 	tsteq	r0, ip
    22c0:	02a00315 	adceq	r0, r0, #1409286144	; 0x54000000
    22c4:	50010000 	andpl	r0, r1, r0
    22c8:	000dfc13 	andeq	pc, sp, r3, lsl ip
    22cc:	03150100 	tsteq	r5, #0	; 0x0
    22d0:	000000b4 	strheq	r0, [r0], -r4
    22d4:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    22d8:	000f5001 	andeq	r5, pc, r1
    22dc:	034e0100 	movteq	r0, #57600	; 0xe100
    22e0:	003ea801 	eorseq	sl, lr, r1, lsl #16
    22e4:	003eb408 	eorseq	fp, lr, r8, lsl #8
    22e8:	e25d0108 	subs	r0, sp, #2	; 0x2
    22ec:	13000006 	movwne	r0, #6	; 0x6
    22f0:	00000cf3 	strdeq	r0, [r0], -r3
    22f4:	a0034d01 	andge	r4, r3, r1, lsl #26
    22f8:	01000002 	tsteq	r0, r2
    22fc:	11291450 	teqne	r9, r0, asr r4
    2300:	4d010000 	stcmi	0, cr0, [r1]
    2304:	00003a03 	andeq	r3, r0, r3, lsl #20
    2308:	00096200 	andeq	r6, r9, r0, lsl #4
    230c:	0e9c1900 	cdpeq	9, 9, cr1, cr12, cr0, {0}
    2310:	4f010000 	svcmi	0x00010000
    2314:	00003a03 	andeq	r3, r0, r3, lsl #20
    2318:	00097500 	andeq	r7, r9, r0, lsl #10
    231c:	01120000 	tsteq	r2, r0
    2320:	00000f18 	andeq	r0, r0, r8, lsl pc
    2324:	01036b01 	tsteq	r3, r1, lsl #22
    2328:	08003eb4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, fp, ip, sp}
    232c:	08003ec8 	stmdaeq	r0, {r3, r6, r7, r9, sl, fp, ip, sp}
    2330:	07175d01 	ldreq	r5, [r7, -r1, lsl #26]
    2334:	f3130000 	vhadd.u16	d0, d3, d0
    2338:	0100000c 	tsteq	r0, ip
    233c:	02a0036a 	adceq	r0, r0, #-1476395007	; 0xa8000001
    2340:	50010000 	andpl	r0, r1, r0
    2344:	000dfc13 	andeq	pc, sp, r3, lsl ip
    2348:	036a0100 	cmneq	sl, #0	; 0x0
    234c:	000000b4 	strheq	r0, [r0], -r4
    2350:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    2354:	00107901 	andseq	r7, r0, r1, lsl #18
    2358:	03880100 	orreq	r0, r8, #0	; 0x0
    235c:	003ec801 	eorseq	ip, lr, r1, lsl #16
    2360:	003edc08 	eorseq	sp, lr, r8, lsl #24
    2364:	4c5d0108 	ldfmie	f0, [sp], {8}
    2368:	13000007 	movwne	r0, #7	; 0x7
    236c:	00000cf3 	strdeq	r0, [r0], -r3
    2370:	a0038701 	andge	r8, r3, r1, lsl #14
    2374:	01000002 	tsteq	r0, r2
    2378:	0dfc1350 	ldcleq	3, cr1, [ip, #320]!
    237c:	87010000 	strhi	r0, [r1, -r0]
    2380:	0000b403 	andeq	fp, r0, r3, lsl #8
    2384:	00510100 	subseq	r0, r1, r0, lsl #2
    2388:	0d230116 	stfeqs	f0, [r3, #-88]!
    238c:	a3010000 	movwge	r0, #4096	; 0x1000
    2390:	00890103 	addeq	r0, r9, r3, lsl #2
    2394:	3edc0000 	cdpcc	0, 13, cr0, cr12, cr0, {0}
    2398:	3ee60800 	cdpcc	8, 14, cr0, cr6, cr0, {0}
    239c:	5d010800 	stcpl	8, cr0, [r1]
    23a0:	00000785 	andeq	r0, r0, r5, lsl #15
    23a4:	000cf314 	andeq	pc, ip, r4, lsl r3
    23a8:	03a20100 	undefined instruction 0x03a20100
    23ac:	000002a0 	andeq	r0, r0, r0, lsr #5
    23b0:	00000993 	muleq	r0, r3, r9
    23b4:	000fe917 	andeq	lr, pc, r7, lsl r9
    23b8:	03a40100 	undefined instruction 0x03a40100
    23bc:	00000089 	andeq	r0, r0, r9, lsl #1
    23c0:	41011800 	tstmi	r1, r0, lsl #16
    23c4:	01000010 	tsteq	r0, r0, lsl r0
    23c8:	e80103e3 	stmda	r1, {r0, r1, r5, r6, r7, r8, r9}
    23cc:	4a08003e 	bmi	2024cc <__Stack_Size+0x2020cc>
    23d0:	a608003f 	undefined
    23d4:	06000009 	streq	r0, [r0], -r9
    23d8:	13000008 	movwne	r0, #8	; 0x8
    23dc:	00000cf3 	strdeq	r0, [r0], -r3
    23e0:	a003e201 	andge	lr, r3, r1, lsl #4
    23e4:	01000002 	tsteq	r0, r2
    23e8:	0f9f1450 	svceq	0x009f1450
    23ec:	e2010000 	and	r0, r1, #0	; 0x0
    23f0:	00005e03 	andeq	r5, r0, r3, lsl #28
    23f4:	0009c500 	andeq	ip, r9, r0, lsl #10
    23f8:	0ea31400 	cdpeq	4, 10, cr1, cr3, cr0, {0}
    23fc:	e2010000 	and	r0, r1, #0	; 0x0
    2400:	00005e03 	andeq	r5, r0, r3, lsl #28
    2404:	0009f900 	andeq	pc, r9, r0, lsl #18
    2408:	105b1400 	subsne	r1, fp, r0, lsl #8
    240c:	e2010000 	and	r0, r1, #0	; 0x0
    2410:	00005e03 	andeq	r5, r0, r3, lsl #28
    2414:	000a1700 	andeq	r1, sl, r0, lsl #14
    2418:	0cf81900 	ldcleq	9, cr1, [r8]
    241c:	e4010000 	str	r0, [r1]
    2420:	00003a03 	andeq	r3, r0, r3, lsl #20
    2424:	000a3500 	andeq	r3, sl, r0, lsl #10
    2428:	0fc01700 	svceq	0x00c01700
    242c:	e4010000 	str	r0, [r1]
    2430:	00003a03 	andeq	r3, r0, r3, lsl #20
    2434:	0fc81700 	svceq	0x00c81700
    2438:	e4010000 	str	r0, [r1]
    243c:	00003a03 	andeq	r3, r0, r3, lsl #20
    2440:	01120000 	tsteq	r2, r0
    2444:	0000100c 	andeq	r1, r0, ip
    2448:	01042701 	tsteq	r4, r1, lsl #14
    244c:	08003f4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, ip, sp}
    2450:	08003f5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, sl, fp, ip, sp}
    2454:	08575d01 	ldmdaeq	r7, {r0, r8, sl, fp, ip, lr}^
    2458:	f3130000 	vhadd.u16	d0, d3, d0
    245c:	0100000c 	tsteq	r0, ip
    2460:	02a00426 	adceq	r0, r0, #637534208	; 0x26000000
    2464:	50010000 	andpl	r0, r1, r0
    2468:	000a2814 	andeq	r2, sl, r4, lsl r8
    246c:	04260100 	strteq	r0, [r6], #-256
    2470:	0000005e 	andeq	r0, r0, lr, asr r0
    2474:	00000a5e 	andeq	r0, r0, lr, asr sl
    2478:	000cf815 	andeq	pc, ip, r5, lsl r8
    247c:	04280100 	strteq	r0, [r8], #-256
    2480:	0000003a 	andeq	r0, r0, sl, lsr r0
    2484:	c0175301 	andsgt	r5, r7, r1, lsl #6
    2488:	0100000f 	tsteq	r0, pc
    248c:	003a0429 	eorseq	r0, sl, r9, lsr #8
    2490:	18000000 	stmdane	r0, {}
    2494:	000ef701 	andeq	pc, lr, r1, lsl #14
    2498:	044b0100 	strbeq	r0, [fp], #-256
    249c:	003f5c01 	eorseq	r5, pc, r1, lsl #24
    24a0:	003f6408 	eorseq	r6, pc, r8, lsl #8
    24a4:	000a7108 	andeq	r7, sl, r8, lsl #2
    24a8:	00089e00 	andeq	r9, r8, r0, lsl #28
    24ac:	0cf31400 	cfldrdeq	mvd1, [r3]
    24b0:	4a010000 	bmi	424b8 <__Stack_Size+0x420b8>
    24b4:	0002a004 	andeq	sl, r2, r4
    24b8:	000a9000 	andeq	r9, sl, r0
    24bc:	109a1300 	addsne	r1, sl, r0, lsl #6
    24c0:	4a010000 	bmi	424c8 <__Stack_Size+0x420c8>
    24c4:	00005e04 	andeq	r5, r0, r4, lsl #28
    24c8:	13510100 	cmpne	r1, #0	; 0x0
    24cc:	00000f06 	andeq	r0, r0, r6, lsl #30
    24d0:	4c044a01 	stcmi	10, cr4, [r4], {1}
    24d4:	01000000 	tsteq	r0, r0
    24d8:	011b0052 	tsteq	fp, r2, asr r0
    24dc:	00000f80 	andeq	r0, r0, r0, lsl #31
    24e0:	01046301 	tsteq	r4, r1, lsl #6
    24e4:	0000004c 	andeq	r0, r0, ip, asr #32
    24e8:	08003f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp, ip, sp}
    24ec:	08003f72 	stmdaeq	r0, {r1, r4, r5, r6, r8, r9, sl, fp, ip, sp}
    24f0:	00000aa3 	andeq	r0, r0, r3, lsr #21
    24f4:	000008db 	ldrdeq	r0, [r0], -fp
    24f8:	000cf314 	andeq	pc, ip, r4, lsl r3
    24fc:	04620100 	strbteq	r0, [r2], #-256
    2500:	000002a0 	andeq	r0, r0, r0, lsr #5
    2504:	00000ac2 	andeq	r0, r0, r2, asr #21
    2508:	00109a13 	andseq	r9, r0, r3, lsl sl
    250c:	04620100 	strbteq	r0, [r2], #-256
    2510:	0000005e 	andeq	r0, r0, lr, asr r0
    2514:	12005101 	andne	r5, r0, #1073741824	; 0x40000000
    2518:	000d0001 	andeq	r0, sp, r1
    251c:	04850100 	streq	r0, [r5], #256
    2520:	003f7401 	eorseq	r7, pc, r1, lsl #8
    2524:	003f8408 	eorseq	r8, pc, r8, lsl #8
    2528:	225d0108 	subscs	r0, sp, #2	; 0x2
    252c:	13000009 	movwne	r0, #9	; 0x9
    2530:	00000cf3 	strdeq	r0, [r0], -r3
    2534:	a0048401 	andge	r8, r4, r1, lsl #8
    2538:	01000002 	tsteq	r0, r2
    253c:	102e1450 	eorne	r1, lr, r0, asr r4
    2540:	84010000 	strhi	r0, [r1]
    2544:	00003a04 	andeq	r3, r0, r4, lsl #20
    2548:	000ad500 	andeq	sp, sl, r0, lsl #10
    254c:	0e9c1900 	cdpeq	9, 9, cr1, cr12, cr0, {0}
    2550:	86010000 	strhi	r0, [r1], -r0
    2554:	00003a04 	andeq	r3, r0, r4, lsl #20
    2558:	000ae800 	andeq	lr, sl, r0, lsl #16
    255c:	01120000 	tsteq	r2, r0
    2560:	00000d9c 	muleq	r0, ip, sp
    2564:	0104a301 	tsteq	r4, r1, lsl #6
    2568:	08003f84 	stmdaeq	r0, {r2, r7, r8, r9, sl, fp, ip, sp}
    256c:	08003f8a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, fp, ip, sp}
    2570:	09655d01 	stmdbeq	r5!, {r0, r8, sl, fp, ip, lr}^
    2574:	f3130000 	vhadd.u16	d0, d3, d0
    2578:	0100000c 	tsteq	r0, ip
    257c:	02a004a1 	adceq	r0, r0, #-1593835520	; 0xa1000000
    2580:	50010000 	andpl	r0, r1, r0
    2584:	000e5113 	andeq	r5, lr, r3, lsl r1
    2588:	04a10100 	strteq	r0, [r1], #256
    258c:	0000004c 	andeq	r0, r0, ip, asr #32
    2590:	73135101 	tstvc	r3, #1073741824	; 0x40000000
    2594:	0100000f 	tsteq	r0, pc
    2598:	004c04a2 	subeq	r0, ip, r2, lsr #9
    259c:	52010000 	andpl	r0, r1, #0	; 0x0
    25a0:	05011200 	streq	r1, [r1, #-512]
    25a4:	0100000e 	tsteq	r0, lr
    25a8:	8c0104cc 	cfstrshi	mvf0, [r1], {204}
    25ac:	9808003f 	stmdals	r8, {r0, r1, r2, r3, r4, r5}
    25b0:	0108003f 	tsteq	r8, pc, lsr r0
    25b4:	0009ac5d 	andeq	sl, r9, sp, asr ip
    25b8:	0cf31300 	ldcleq	3, cr1, [r3]
    25bc:	cb010000 	blgt	425c4 <__Stack_Size+0x421c4>
    25c0:	0002a004 	andeq	sl, r2, r4
    25c4:	14500100 	ldrbne	r0, [r0], #-256
    25c8:	00000f9f 	muleq	r0, pc, pc
    25cc:	5e04cb01 	fmacdpl	d12, d4, d1
    25d0:	06000000 	streq	r0, [r0], -r0
    25d4:	1900000b 	stmdbne	r0, {r0, r1, r3}
    25d8:	00000e9c 	muleq	r0, ip, lr
    25dc:	3a04cd01 	bcc	1359e8 <__Stack_Size+0x1355e8>
    25e0:	19000000 	stmdbne	r0, {}
    25e4:	0000000b 	andeq	r0, r0, fp
    25e8:	10c00112 	sbcne	r0, r0, r2, lsl r1
    25ec:	e6010000 	str	r0, [r1], -r0
    25f0:	3f980104 	svccc	0x00980104
    25f4:	3fb40800 	svccc	0x00b40800
    25f8:	5d010800 	stcpl	8, cr0, [r1]
    25fc:	000009d3 	ldrdeq	r0, [r0], -r3
    2600:	000dfc13 	andeq	pc, sp, r3, lsl ip
    2604:	04e50100 	strbteq	r0, [r5], #256
    2608:	000000b4 	strheq	r0, [r0], -r4
    260c:	16005001 	strne	r5, [r0], -r1
    2610:	0010ae01 	andseq	sl, r0, r1, lsl #28
    2614:	05050100 	streq	r0, [r5, #-256]
    2618:	00008901 	andeq	r8, r0, r1, lsl #18
    261c:	003fb400 	eorseq	fp, pc, r0, lsl #8
    2620:	003fc008 	eorseq	ip, pc, r8
    2624:	1a5d0108 	bne	1742a4c <__Stack_Size+0x174264c>
    2628:	1400000a 	strne	r0, [r0], #-10
    262c:	00000cf3 	strdeq	r0, [r0], -r3
    2630:	a0050401 	andge	r0, r5, r1, lsl #8
    2634:	37000002 	strcc	r0, [r0, -r2]
    2638:	1300000b 	movwne	r0, #11	; 0xb
    263c:	00000df3 	strdeq	r0, [r0], -r3
    2640:	5e050401 	cdppl	4, 0, cr0, cr5, cr1, {0}
    2644:	01000000 	tsteq	r0, r0
    2648:	0fe91751 	svceq	0x00e91751
    264c:	06010000 	streq	r0, [r1], -r0
    2650:	00008905 	andeq	r8, r0, r5, lsl #18
    2654:	01120000 	tsteq	r2, r0
    2658:	00000d4d 	andeq	r0, r0, sp, asr #26
    265c:	01052b01 	tsteq	r5, r1, lsl #22
    2660:	08003fc0 	stmdaeq	r0, {r6, r7, r8, r9, sl, fp, ip, sp}
    2664:	08003fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp}
    2668:	0a515d01 	beq	1459a74 <__Stack_Size+0x1459674>
    266c:	f3130000 	vhadd.u16	d0, d3, d0
    2670:	0100000c 	tsteq	r0, ip
    2674:	02a0052a 	adceq	r0, r0, #176160768	; 0xa800000
    2678:	50010000 	andpl	r0, r1, r0
    267c:	000df314 	andeq	pc, sp, r4, lsl r3
    2680:	052a0100 	streq	r0, [sl, #-256]!
    2684:	0000005e 	andeq	r0, r0, lr, asr r0
    2688:	00000b4a 	andeq	r0, r0, sl, asr #22
    268c:	5b011600 	blpl	47e94 <__Stack_Size+0x47a94>
    2690:	0100000d 	tsteq	r0, sp
    2694:	94010541 	strls	r0, [r1], #-1345
    2698:	c8000000 	stmdagt	r0, {}
    269c:	e208003f 	and	r0, r8, #63	; 0x3f
    26a0:	0108003f 	tsteq	r8, pc, lsr r0
    26a4:	000ab65d 	andeq	fp, sl, sp, asr r6
    26a8:	0cf31400 	cfldrdeq	mvd1, [r3]
    26ac:	40010000 	andmi	r0, r1, r0
    26b0:	0002a005 	andeq	sl, r2, r5
    26b4:	000b5d00 	andeq	r5, fp, r0, lsl #26
    26b8:	0e951400 	cdpeq	4, 9, cr1, cr5, cr0, {0}
    26bc:	40010000 	andmi	r0, r1, r0
    26c0:	00004c05 	andeq	r4, r0, r5, lsl #24
    26c4:	000b7b00 	andeq	r7, fp, r0, lsl #22
    26c8:	0fe91900 	svceq	0x00e91900
    26cc:	42010000 	andmi	r0, r1, #0	; 0x0
    26d0:	00009405 	andeq	r9, r0, r5, lsl #8
    26d4:	000b9900 	andeq	r9, fp, r0, lsl #18
    26d8:	110d1700 	tstne	sp, r0, lsl #14
    26dc:	43010000 	movwmi	r0, #4096	; 0x1000
    26e0:	00003a05 	andeq	r3, r0, r5, lsl #20
    26e4:	0e441700 	cdpeq	7, 4, cr1, cr4, cr0, {0}
    26e8:	43010000 	movwmi	r0, #4096	; 0x1000
    26ec:	00003a05 	andeq	r3, r0, r5, lsl #20
    26f0:	01120000 	tsteq	r2, r0
    26f4:	00000dbf 	strheq	r0, [r0], -pc
    26f8:	01056c01 	tsteq	r5, r1, lsl #24
    26fc:	08003fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    2700:	08003fec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    2704:	0af95d01 	beq	ffe59b10 <SCS_BASE+0x1fe4bb10>
    2708:	f3130000 	vhadd.u16	d0, d3, d0
    270c:	0100000c 	tsteq	r0, ip
    2710:	02a0056b 	adceq	r0, r0, #448790528	; 0x1ac00000
    2714:	50010000 	andpl	r0, r1, r0
    2718:	000e9514 	andeq	r9, lr, r4, lsl r5
    271c:	056b0100 	strbeq	r0, [fp, #-256]!
    2720:	0000004c 	andeq	r0, r0, ip, asr #32
    2724:	00000bb7 	strheq	r0, [r0], -r7
    2728:	00110d17 	andseq	r0, r1, r7, lsl sp
    272c:	056d0100 	strbeq	r0, [sp, #-256]!
    2730:	0000005e 	andeq	r0, r0, lr, asr r0
    2734:	0d011c00 	stceq	12, cr1, [r1]
    2738:	0100000f 	tsteq	r0, pc
    273c:	3fec0183 	svccc	0x00ec0183
    2740:	40440800 	submi	r0, r4, r0, lsl #16
    2744:	0bca0800 	bleq	ff28474c <SCS_BASE+0x1f27674c>
    2748:	f31d0000 	vhadd.u16	d0, d13, d0
    274c:	0100000c 	tsteq	r0, ip
    2750:	0002a082 	andeq	sl, r2, r2, lsl #1
    2754:	000bf500 	andeq	pc, fp, r0, lsl #10
    2758:	36000000 	strcc	r0, [r0], -r0
    275c:	02000007 	andeq	r0, r0, #7	; 0x7
    2760:	0008ff00 	andeq	pc, r8, r0, lsl #30
    2764:	00010400 	andeq	r0, r1, r0, lsl #8
    2768:	01000000 	tsteq	r0, r0
    276c:	000012ea 	andeq	r1, r0, sl, ror #5
    2770:	00000044 	andeq	r0, r0, r4, asr #32
    2774:	08004044 	stmdaeq	r0, {r2, r6, lr}
    2778:	0800456c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, lr}
    277c:	000009b6 	strheq	r0, [r0], -r6
    2780:	ae050402 	cdpge	4, 0, cr0, cr5, cr2, {0}
    2784:	0200002f 	andeq	r0, r0, #47	; 0x2f
    2788:	003a0502 	eorseq	r0, sl, r2, lsl #10
    278c:	01020000 	tsteq	r2, r0
    2790:	00010006 	andeq	r0, r1, r6
    2794:	33750300 	cmncc	r5, #0	; 0x0
    2798:	27020032 	smladxcs	r2, r2, r0, r0
    279c:	00000045 	andeq	r0, r0, r5, asr #32
    27a0:	28070402 	stmdacs	r7, {r1, sl}
    27a4:	03000030 	movweq	r0, #48	; 0x30
    27a8:	00363175 	eorseq	r3, r6, r5, ror r1
    27ac:	00572802 	subseq	r2, r7, r2, lsl #16
    27b0:	02020000 	andeq	r0, r2, #0	; 0x0
    27b4:	00017a07 	andeq	r7, r1, r7, lsl #20
    27b8:	38750300 	ldmdacc	r5!, {r8, r9}^
    27bc:	68290200 	stmdavs	r9!, {r9}
    27c0:	02000000 	andeq	r0, r0, #0	; 0x0
    27c4:	00fe0801 	rscseq	r0, lr, r1, lsl #16
    27c8:	45040000 	strmi	r0, [r4]
    27cc:	04000000 	streq	r0, [r0]
    27d0:	00000057 	andeq	r0, r0, r7, asr r0
    27d4:	39020105 	stmdbcc	r2, {r0, r2, r8}
    27d8:	0000008e 	andeq	r0, r0, lr, lsl #1
    27dc:	00154e06 	andseq	r4, r5, r6, lsl #28
    27e0:	53070000 	movwpl	r0, #28672	; 0x7000
    27e4:	01005445 	tsteq	r0, r5, asr #8
    27e8:	1e930800 	cdpne	8, 9, cr0, cr3, cr0, {0}
    27ec:	39020000 	stmdbcc	r2, {}
    27f0:	00000079 	andeq	r0, r0, r9, ror r0
    27f4:	3b020105 	blcc	82c10 <__Stack_Size+0x82810>
    27f8:	000000ae 	andeq	r0, r0, lr, lsr #1
    27fc:	00077506 	andeq	r7, r7, r6, lsl #10
    2800:	95060000 	strls	r0, [r6]
    2804:	01000007 	tsteq	r0, r7
    2808:	08f70800 	ldmeq	r7!, {fp}^
    280c:	3b020000 	blcc	82814 <__Stack_Size+0x82414>
    2810:	00000099 	muleq	r0, r9, r0
    2814:	0a070409 	beq	1c3840 <__Stack_Size+0x1c3440>
    2818:	010d0324 	tsteq	sp, r4, lsr #6
    281c:	0000014a 	andeq	r0, r0, sl, asr #2
    2820:	5243410b 	subpl	r4, r3, #-1073741822	; 0xc0000002
    2824:	010e0300 	tsteq	lr, r0, lsl #6
    2828:	0000006f 	andeq	r0, r0, pc, rrx
    282c:	0c002302 	stceq	3, cr2, [r0], {2}
    2830:	00001275 	andeq	r1, r0, r5, ror r2
    2834:	6f010f03 	svcvs	0x00010f03
    2838:	02000000 	andeq	r0, r0, #0	; 0x0
    283c:	720c0423 	andvc	r0, ip, #587202560	; 0x23000000
    2840:	03000012 	movweq	r0, #18	; 0x12
    2844:	006f0110 	rsbeq	r0, pc, r0, lsl r1
    2848:	23020000 	movwcs	r0, #8192	; 0x2000
    284c:	52530b08 	subspl	r0, r3, #8192	; 0x2000
    2850:	01110300 	tsteq	r1, r0, lsl #6
    2854:	0000006f 	andeq	r0, r0, pc, rrx
    2858:	0b0c2302 	bleq	30b468 <__Stack_Size+0x30b068>
    285c:	03005243 	movweq	r5, #579	; 0x243
    2860:	006f0112 	rsbeq	r0, pc, r2, lsl r1
    2864:	23020000 	movwcs	r0, #8192	; 0x2000
    2868:	52410b10 	subpl	r0, r1, #16384	; 0x4000
    286c:	01130300 	tsteq	r3, r0, lsl #6
    2870:	0000006f 	andeq	r0, r0, pc, rrx
    2874:	0c142302 	ldceq	3, cr2, [r4], {2}
    2878:	000014b1 	strheq	r1, [r0], -r1
    287c:	6f011403 	svcvs	0x00011403
    2880:	02000000 	andeq	r0, r0, #0	; 0x0
    2884:	4f0b1823 	svcmi	0x000b1823
    2888:	03005242 	movweq	r5, #578	; 0x242
    288c:	006f0115 	rsbeq	r0, pc, r5, lsl r1
    2890:	23020000 	movwcs	r0, #8192	; 0x2000
    2894:	14ea0c1c 	strbtne	r0, [sl], #3100
    2898:	16030000 	strne	r0, [r3], -r0
    289c:	00006f01 	andeq	r6, r0, r1, lsl #30
    28a0:	20230200 	eorcs	r0, r3, r0, lsl #4
    28a4:	03100a00 	tsteq	r0, #0	; 0x0
    28a8:	01cc011a 	biceq	r0, ip, sl, lsl r1
    28ac:	520b0000 	andpl	r0, fp, #0	; 0x0
    28b0:	03005044 	movweq	r5, #68	; 0x44
    28b4:	0074011b 	rsbseq	r0, r4, fp, lsl r1
    28b8:	23020000 	movwcs	r0, #8192	; 0x2000
    28bc:	14790c00 	ldrbtne	r0, [r9], #-3072
    28c0:	1c030000 	stcne	0, cr0, [r3], {0}
    28c4:	00007401 	andeq	r7, r0, r1, lsl #8
    28c8:	02230200 	eoreq	r0, r3, #0	; 0x0
    28cc:	00147e0c 	andseq	r7, r4, ip, lsl #28
    28d0:	011d0300 	tsteq	sp, r0, lsl #6
    28d4:	00000074 	andeq	r0, r0, r4, ror r0
    28d8:	0c042302 	stceq	3, cr2, [r4], {2}
    28dc:	00001484 	andeq	r1, r0, r4, lsl #9
    28e0:	74011e03 	strvc	r1, [r1], #-3587
    28e4:	02000000 	andeq	r0, r0, #0	; 0x0
    28e8:	3b0c0623 	blcc	30417c <__Stack_Size+0x303d7c>
    28ec:	03000012 	movweq	r0, #18	; 0x12
    28f0:	0074011f 	rsbseq	r0, r4, pc, lsl r1
    28f4:	23020000 	movwcs	r0, #8192	; 0x2000
    28f8:	12400c08 	subne	r0, r0, #2048	; 0x800
    28fc:	20030000 	andcs	r0, r3, r0
    2900:	00007401 	andeq	r7, r0, r1, lsl #8
    2904:	0a230200 	beq	8c310c <__Stack_Size+0x8c2d0c>
    2908:	0012450c 	andseq	r4, r2, ip, lsl #10
    290c:	01210300 	teqeq	r1, r0, lsl #6
    2910:	00000074 	andeq	r0, r0, r4, ror r0
    2914:	0c0c2302 	stceq	3, cr2, [ip], {2}
    2918:	0000124a 	andeq	r1, r0, sl, asr #4
    291c:	74012203 	strvc	r2, [r1], #-515
    2920:	02000000 	andeq	r0, r0, #0	; 0x0
    2924:	05000e23 	streq	r0, [r0, #-3619]
    2928:	f31d0401 	vshl.u16	d0, d1, d13
    292c:	06000001 	streq	r0, [r0], -r1
    2930:	00001359 	andeq	r1, r0, r9, asr r3
    2934:	12c60601 	sbcne	r0, r6, #1048576	; 0x100000
    2938:	06020000 	streq	r0, [r2], -r0
    293c:	000011bb 	strheq	r1, [r0], -fp
    2940:	134a0603 	movtne	r0, #42499	; 0xa603
    2944:	06040000 	streq	r0, [r4], -r0
    2948:	0000136e 	andeq	r1, r0, lr, ror #6
    294c:	2e080005 	cdpcs	0, 0, cr0, cr8, cr5, {0}
    2950:	04000012 	streq	r0, [r0], #-18
    2954:	0001cc23 	andeq	ip, r1, r3, lsr #24
    2958:	ce010d00 	cdpgt	13, 0, cr0, cr1, cr0, {0}
    295c:	01000013 	tsteq	r0, r3, lsl r0
    2960:	f3010340 	vcgt.u8	q0, <illegal reg q0.5>, q0
    2964:	01000001 	tsteq	r0, r1
    2968:	0000021e 	andeq	r0, r0, lr, lsl r2
    296c:	0012ad0e 	andseq	sl, r2, lr, lsl #26
    2970:	03410100 	movteq	r0, #4352	; 0x1100
    2974:	000001f3 	strdeq	r0, [r0], -r3
    2978:	12070f00 	andne	r0, r7, #0	; 0x0
    297c:	86010000 	strhi	r0, [r1], -r0
    2980:	37010103 	strcc	r0, [r1, -r3, lsl #2]
    2984:	10000002 	andne	r0, r0, r2
    2988:	87010069 	strhi	r0, [r1, -r9, rrx]
    298c:	00006f03 	andeq	r6, r0, r3, lsl #30
    2990:	01110000 	tsteq	r1, r0
    2994:	000013fa 	strdeq	r1, [r0], -sl
    2998:	44015701 	strmi	r5, [r1], #-1793
    299c:	5c080040 	stcpl	0, cr0, [r8], {64}
    29a0:	01080040 	tsteq	r8, r0, asr #32
    29a4:	00025e5d 	andeq	r5, r2, sp, asr lr
    29a8:	11db1200 	bicsne	r1, fp, r0, lsl #4
    29ac:	56010000 	strpl	r0, [r1], -r0
    29b0:	0000003a 	andeq	r0, r0, sl, lsr r0
    29b4:	00000c14 	andeq	r0, r0, r4, lsl ip
    29b8:	0b011100 	bleq	46dc0 <__Stack_Size+0x469c0>
    29bc:	01000014 	tsteq	r0, r4, lsl r0
    29c0:	405c016b 	subsmi	r0, ip, fp, ror #2
    29c4:	40740800 	rsbsmi	r0, r4, r0, lsl #16
    29c8:	5d010800 	stcpl	8, cr0, [r1]
    29cc:	00000285 	andeq	r0, r0, r5, lsl #5
    29d0:	0013b812 	andseq	fp, r3, r2, lsl r8
    29d4:	3a6a0100 	bcc	1a82ddc <__Stack_Size+0x1a829dc>
    29d8:	27000000 	strcs	r0, [r0, -r0]
    29dc:	0000000c 	andeq	r0, r0, ip
    29e0:	130e0111 	movwne	r0, #57617	; 0xe111
    29e4:	7f010000 	svcvc	0x00010000
    29e8:	00407401 	subeq	r7, r0, r1, lsl #8
    29ec:	00408c08 	subeq	r8, r0, r8, lsl #24
    29f0:	ac5d0108 	ldfgee	f0, [sp], {8}
    29f4:	12000002 	andne	r0, r0, #2	; 0x2
    29f8:	000014d5 	ldrdeq	r1, [r0], -r5
    29fc:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    2a00:	0c3a0000 	ldceq	0, cr0, [sl]
    2a04:	13000000 	movwne	r0, #0	; 0x0
    2a08:	00120d01 	andseq	r0, r2, r1, lsl #26
    2a0c:	01910100 	orrseq	r0, r1, r0, lsl #2
    2a10:	0800408c 	stmdaeq	r0, {r2, r3, r7, lr}
    2a14:	080040a4 	stmdaeq	r0, {r2, r5, r7, lr}
    2a18:	01135d01 	tsteq	r3, r1, lsl #26
    2a1c:	000012d5 	ldrdeq	r1, [r0], -r5
    2a20:	a4019f01 	strge	r9, [r1], #-3841
    2a24:	b4080040 	strlt	r0, [r8], #-64
    2a28:	01080040 	tsteq	r8, r0, asr #32
    2a2c:	4001145d 	andmi	r1, r1, sp, asr r4
    2a30:	01000014 	tsteq	r0, r4, lsl r0
    2a34:	3a010297 	bcc	43498 <__Stack_Size+0x43098>
    2a38:	b4000000 	strlt	r0, [r0]
    2a3c:	c0080040 	andgt	r0, r8, r0, asr #32
    2a40:	01080040 	tsteq	r8, r0, asr #32
    2a44:	4f01145d 	svcmi	0x0001145d
    2a48:	01000012 	tsteq	r0, r2, lsl r0
    2a4c:	3a0102a4 	bcc	434e4 <__Stack_Size+0x430e4>
    2a50:	c0000000 	andgt	r0, r0, r0
    2a54:	cc080040 	stcgt	0, cr0, [r8], {64}
    2a58:	01080040 	tsteq	r8, r0, asr #32
    2a5c:	8401155d 	strhi	r1, [r1], #-1373
    2a60:	01000013 	tsteq	r0, r3, lsl r0
    2a64:	8e0102b2 	mcrhi	2, 0, r0, cr1, cr2, {5}
    2a68:	cc000000 	stcgt	0, cr0, [r0], {0}
    2a6c:	dc080040 	stcle	0, cr0, [r8], {64}
    2a70:	01080040 	tsteq	r8, r0, asr #32
    2a74:	00032b5d 	andeq	r2, r3, sp, asr fp
    2a78:	11ad0e00 	undefined instruction 0x11ad0e00
    2a7c:	b3010000 	movwlt	r0, #4096	; 0x1000
    2a80:	00008e02 	andeq	r8, r0, r2, lsl #28
    2a84:	01150000 	tsteq	r5, r0
    2a88:	000011e9 	andeq	r1, r0, r9, ror #3
    2a8c:	0102c801 	tsteq	r2, r1, lsl #16
    2a90:	0000008e 	andeq	r0, r0, lr, lsl #1
    2a94:	080040dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, lr}
    2a98:	080040ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, lr}
    2a9c:	03545d01 	cmpeq	r4, #64	; 0x40
    2aa0:	e90e0000 	stmdb	lr, {}
    2aa4:	0100000f 	tsteq	r0, pc
    2aa8:	008e02c9 	addeq	r0, lr, r9, asr #5
    2aac:	16000000 	strne	r0, [r0], -r0
    2ab0:	00116d01 	andseq	r6, r1, r1, lsl #26
    2ab4:	02e30100 	rsceq	r0, r3, #0	; 0x0
    2ab8:	0040ec01 	subeq	lr, r0, r1, lsl #24
    2abc:	00410808 	subeq	r0, r1, r8, lsl #16
    2ac0:	895d0108 	ldmdbhi	sp, {r3, r8}^
    2ac4:	17000003 	strne	r0, [r0, -r3]
    2ac8:	00001496 	muleq	r0, r6, r4
    2acc:	4c02e201 	sfmmi	f6, 1, [r2], {1}
    2ad0:	01000000 	tsteq	r0, r0
    2ad4:	0dfc1750 	ldcleq	7, cr1, [ip, #320]!
    2ad8:	e2010000 	and	r0, r1, #0	; 0x0
    2adc:	0000ae02 	andeq	sl, r0, r2, lsl #28
    2ae0:	00510100 	subseq	r0, r1, r0, lsl #2
    2ae4:	13260115 	teqne	r6, #1073741829	; 0x40000005
    2ae8:	02010000 	andeq	r0, r1, #0	; 0x0
    2aec:	008e0103 	addeq	r0, lr, r3, lsl #2
    2af0:	41080000 	tstmi	r8, r0
    2af4:	41280800 	teqmi	r8, r0, lsl #16
    2af8:	5d010800 	stcpl	8, cr0, [r1]
    2afc:	000003c6 	andeq	r0, r0, r6, asr #7
    2b00:	00146e18 	andseq	r6, r4, r8, lsl lr
    2b04:	03010100 	movweq	r0, #4352	; 0x1100
    2b08:	0000004c 	andeq	r0, r0, ip, asr #32
    2b0c:	00000c4d 	andeq	r0, r0, sp, asr #24
    2b10:	000fe919 	andeq	lr, pc, r9, lsl r9
    2b14:	03030100 	movweq	r0, #12544	; 0x3100
    2b18:	0000008e 	andeq	r0, r0, lr, lsl #1
    2b1c:	00000c6b 	andeq	r0, r0, fp, ror #24
    2b20:	3a011600 	bcc	48328 <__Stack_Size+0x47f28>
    2b24:	01000013 	tsteq	r0, r3, lsl r0
    2b28:	2801032f 	stmdacs	r1, {r0, r1, r2, r3, r5, r8, r9}
    2b2c:	34080041 	strcc	r0, [r8], #-65
    2b30:	01080041 	tsteq	r8, r1, asr #32
    2b34:	0003ed5d 	andeq	lr, r3, sp, asr sp
    2b38:	146e1700 	strbtne	r1, [lr], #-1792
    2b3c:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2b40:	00004c03 	andeq	r4, r0, r3, lsl #24
    2b44:	00500100 	subseq	r0, r0, r0, lsl #2
    2b48:	0001fe1a 	andeq	pc, r1, sl, lsl lr
    2b4c:	00413400 	subeq	r3, r1, r0, lsl #8
    2b50:	00416008 	subeq	r6, r1, r8
    2b54:	0a5d0108 	beq	1742f7c <__Stack_Size+0x1742b7c>
    2b58:	1b000004 	blne	2b70 <__Stack_Size+0x2770>
    2b5c:	00000211 	andeq	r0, r0, r1, lsl r2
    2b60:	00000c89 	andeq	r0, r0, r9, lsl #25
    2b64:	ba011c00 	blt	49b6c <__Stack_Size+0x4976c>
    2b68:	01000014 	tsteq	r0, r4, lsl r0
    2b6c:	f3010367 	vcgt.u8	q0, <illegal reg q0.5>, <illegal reg q11.5>
    2b70:	60000001 	andvs	r0, r0, r1
    2b74:	f4080041 	vst4.16	{d0-d3}, [r8], r1
    2b78:	b2080041 	andlt	r0, r8, #65	; 0x41
    2b7c:	9d00000c 	stcls	0, cr0, [r0, #-48]
    2b80:	18000004 	stmdane	r0, {r2}
    2b84:	0000137c 	andeq	r1, r0, ip, ror r3
    2b88:	3a036601 	bcc	dc394 <__Stack_Size+0xdbf94>
    2b8c:	dd000000 	stcle	0, cr0, [r0]
    2b90:	1900000c 	stmdbne	r0, {r2, r3}
    2b94:	00000e4a 	andeq	r0, r0, sl, asr #28
    2b98:	f3036801 	vsub.i8	d6, d3, d1
    2b9c:	fb000001 	blx	2baa <__Stack_Size+0x27aa>
    2ba0:	1d00000c 	stcne	0, cr0, [r0, #-48]
    2ba4:	000001fe 	strdeq	r0, [r0], -lr
    2ba8:	00000020 	andeq	r0, r0, r0, lsr #32
    2bac:	64036b01 	strvs	r6, [r3], #-2817
    2bb0:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    2bb4:	00000040 	andeq	r0, r0, r0, asr #32
    2bb8:	0002111f 	andeq	r1, r2, pc, lsl r1
    2bbc:	1d000000 	stcne	0, cr0, [r0]
    2bc0:	0000021e 	andeq	r0, r0, lr, lsl r2
    2bc4:	00000060 	andeq	r0, r0, r0, rrx
    2bc8:	84037001 	strhi	r7, [r3], #-1
    2bcc:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    2bd0:	00000078 	andeq	r0, r0, r8, ror r0
    2bd4:	00022c1b 	andeq	r2, r2, fp, lsl ip
    2bd8:	000d2400 	andeq	r2, sp, r0, lsl #8
    2bdc:	20000000 	andcs	r0, r0, r0
    2be0:	000001fe 	strdeq	r0, [r0], -lr
    2be4:	00000090 	muleq	r0, r0, r0
    2be8:	1e037101 	adfnes	f7, f3, f1
    2bec:	000000a8 	andeq	r0, r0, r8, lsr #1
    2bf0:	0002111f 	andeq	r1, r2, pc, lsl r1
    2bf4:	00000000 	andeq	r0, r0, r0
    2bf8:	127a011c 	rsbsne	r0, sl, #7	; 0x7
    2bfc:	6b010000 	blvs	42c04 <__Stack_Size+0x42804>
    2c00:	01f30102 	mvnseq	r0, r2, lsl #2
    2c04:	41f40000 	mvnsmi	r0, r0
    2c08:	42500800 	subsmi	r0, r0, #0	; 0x0
    2c0c:	0d740800 	ldcleq	8, cr0, [r4]
    2c10:	04fc0000 	ldrbteq	r0, [ip]
    2c14:	7c180000 	ldcvc	0, cr0, [r8], {0}
    2c18:	01000011 	tsteq	r0, r1, lsl r0
    2c1c:	004c026a 	subeq	r0, ip, sl, ror #4
    2c20:	0d9f0000 	ldceq	0, cr0, [pc]
    2c24:	8e180000 	wxorhi	wr0, wr8, wr0
    2c28:	01000011 	tsteq	r0, r1, lsl r0
    2c2c:	004c026a 	subeq	r0, ip, sl, ror #4
    2c30:	0dbd0000 	ldceq	0, cr0, [sp]
    2c34:	a5180000 	ldrge	r0, [r8]
    2c38:	01000013 	tsteq	r0, r3, lsl r0
    2c3c:	004c026a 	subeq	r0, ip, sl, ror #4
    2c40:	0ddb0000 	ldcleq	0, cr0, [fp]
    2c44:	4a190000 	bmi	642c4c <__Stack_Size+0x64284c>
    2c48:	0100000e 	tsteq	r0, lr
    2c4c:	01f3026c 	mvnseq	r0, ip, ror #4
    2c50:	0df90000 	ldcleq	0, cr0, [r9]
    2c54:	1c000000 	stcne	0, cr0, [r0], {0}
    2c58:	00129501 	andseq	r9, r2, r1, lsl #10
    2c5c:	021a0100 	andseq	r0, sl, #0	; 0x0
    2c60:	0001f301 	andeq	pc, r1, r1, lsl #6
    2c64:	00425000 	subeq	r5, r2, r0
    2c68:	0042ec08 	subeq	lr, r2, r8, lsl #24
    2c6c:	000e1708 	andeq	r1, lr, r8, lsl #14
    2c70:	00053b00 	andeq	r3, r5, r0, lsl #22
    2c74:	0dfc1800 	ldcleq	8, cr1, [ip]
    2c78:	19010000 	stmdbne	r1, {}
    2c7c:	0000ae02 	andeq	sl, r0, r2, lsl #28
    2c80:	000e4200 	andeq	r4, lr, r0, lsl #4
    2c84:	0e4a1900 	cdpeq	9, 4, cr1, cr10, cr0, {0}
    2c88:	1b010000 	blne	42c90 <__Stack_Size+0x42890>
    2c8c:	0001f302 	andeq	pc, r1, r2, lsl #6
    2c90:	000e6000 	andeq	r6, lr, r0
    2c94:	011c0000 	tsteq	ip, r0
    2c98:	000013de 	ldrdeq	r1, [r0], -lr
    2c9c:	0101cb01 	tsteq	r1, r1, lsl #22
    2ca0:	000001f3 	strdeq	r0, [r0], -r3
    2ca4:	080042ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, lr}
    2ca8:	080043ac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, lr}
    2cac:	00000e89 	andeq	r0, r0, r9, lsl #29
    2cb0:	000005ba 	strheq	r0, [r0], -sl
    2cb4:	00148a18 	andseq	r8, r4, r8, lsl sl
    2cb8:	01ca0100 	biceq	r0, sl, r0, lsl #2
    2cbc:	0000003a 	andeq	r0, r0, sl, lsr r0
    2cc0:	00000ea8 	andeq	r0, r0, r8, lsr #29
    2cc4:	0013ae19 	andseq	sl, r3, r9, lsl lr
    2cc8:	01cc0100 	biceq	r0, ip, r0, lsl #2
    2ccc:	0000004c 	andeq	r0, r0, ip, asr #32
    2cd0:	00000ec6 	andeq	r0, r0, r6, asr #29
    2cd4:	00136419 	andseq	r6, r3, r9, lsl r4
    2cd8:	01cc0100 	biceq	r0, ip, r0, lsl #2
    2cdc:	0000004c 	andeq	r0, r0, ip, asr #32
    2ce0:	00000f05 	andeq	r0, r0, r5, lsl #30
    2ce4:	00118419 	andseq	r8, r1, r9, lsl r4
    2ce8:	01cc0100 	biceq	r0, ip, r0, lsl #2
    2cec:	0000004c 	andeq	r0, r0, ip, asr #32
    2cf0:	00000f23 	andeq	r0, r0, r3, lsr #30
    2cf4:	0012e019 	andseq	lr, r2, r9, lsl r0
    2cf8:	01cc0100 	biceq	r0, ip, r0, lsl #2
    2cfc:	0000004c 	andeq	r0, r0, ip, asr #32
    2d00:	00000f41 	andeq	r0, r0, r1, asr #30
    2d04:	000e4a19 	andeq	r4, lr, r9, lsl sl
    2d08:	01ce0100 	biceq	r0, lr, r0, lsl #2
    2d0c:	000001f3 	strdeq	r0, [r0], -r3
    2d10:	00000f5f 	andeq	r0, r0, pc, asr pc
    2d14:	24011c00 	strcs	r1, [r1], #-3072
    2d18:	01000014 	tsteq	r0, r4, lsl r0
    2d1c:	f301019a 	veor	d0, d17, d10
    2d20:	ac000001 	stcge	0, cr0, [r0], {1}
    2d24:	f0080043 	undefined instruction 0xf0080043
    2d28:	9e080043 	cdpls	0, 0, cr0, cr8, cr3, {2}
    2d2c:	0900000f 	stmdbeq	r0, {r0, r1, r2, r3}
    2d30:	18000006 	stmdane	r0, {r1, r2}
    2d34:	00002ddb 	ldrdeq	r2, [r0], -fp
    2d38:	3a019901 	bcc	69144 <__Stack_Size+0x68d44>
    2d3c:	bd000000 	stclt	0, cr0, [r0]
    2d40:	1800000f 	stmdane	r0, {r0, r1, r2, r3}
    2d44:	000013b3 	strheq	r1, [r0], -r3
    2d48:	5e019901 	cdppl	9, 0, cr9, cr1, cr1, {0}
    2d4c:	db000000 	blle	2d54 <__Stack_Size+0x2954>
    2d50:	1900000f 	stmdbne	r0, {r0, r1, r2, r3}
    2d54:	00000e4a 	andeq	r0, r0, sl, asr #28
    2d58:	f3019b01 	vqrdmulh.s<illegal width 8>	d9, d1, d1
    2d5c:	f9000001 	undefined instruction 0xf9000001
    2d60:	0000000f 	andeq	r0, r0, pc
    2d64:	1458011c 	ldrbne	r0, [r8], #-284
    2d68:	72010000 	andvc	r0, r1, #0	; 0x0
    2d6c:	01f30101 	mvnseq	r0, r1, lsl #2
    2d70:	43f00000 	mvnsmi	r0, #0	; 0x0
    2d74:	44280800 	strtmi	r0, [r8], #-2048
    2d78:	10170800 	andsne	r0, r7, r0, lsl #16
    2d7c:	06580000 	ldrbeq	r0, [r8], -r0
    2d80:	db180000 	blle	602d88 <__Stack_Size+0x602988>
    2d84:	0100002d 	tsteq	r0, sp, lsr #32
    2d88:	003a0171 	eorseq	r0, sl, r1, ror r1
    2d8c:	10360000 	eorsne	r0, r6, r0
    2d90:	b3180000 	tstlt	r8, #0	; 0x0
    2d94:	01000013 	tsteq	r0, r3, lsl r0
    2d98:	004c0171 	subeq	r0, ip, r1, ror r1
    2d9c:	10540000 	subsne	r0, r4, r0
    2da0:	4a190000 	bmi	642da8 <__Stack_Size+0x6429a8>
    2da4:	0100000e 	tsteq	r0, lr
    2da8:	01f30173 	mvnseq	r0, r3, ror r1
    2dac:	10720000 	rsbsne	r0, r2, r0
    2db0:	1c000000 	stcne	0, cr0, [r0], {0}
    2db4:	00149f01 	andseq	r9, r4, r1, lsl #30
    2db8:	01370100 	teqeq	r7, r0, lsl #2
    2dbc:	0001f301 	andeq	pc, r1, r1, lsl #6
    2dc0:	00442800 	subeq	r2, r4, r0, lsl #16
    2dc4:	00447008 	subeq	r7, r4, r8
    2dc8:	00109008 	andseq	r9, r0, r8
    2dcc:	0006a700 	andeq	sl, r6, r0, lsl #14
    2dd0:	2ddb1800 	ldclcs	8, cr1, [fp]
    2dd4:	36010000 	strcc	r0, [r1], -r0
    2dd8:	00003a01 	andeq	r3, r0, r1, lsl #20
    2ddc:	0010af00 	andseq	sl, r0, r0, lsl #30
    2de0:	13b31800 	undefined instruction 0x13b31800
    2de4:	36010000 	strcc	r0, [r1], -r0
    2de8:	00003a01 	andeq	r3, r0, r1, lsl #20
    2dec:	0010cd00 	andseq	ip, r0, r0, lsl #26
    2df0:	0e4a1900 	cdpeq	9, 4, cr1, cr10, cr0, {0}
    2df4:	38010000 	stmdacc	r1, {}
    2df8:	0001f301 	andeq	pc, r1, r1, lsl #6
    2dfc:	0010eb00 	andseq	lr, r0, r0, lsl #22
    2e00:	01210000 	teqeq	r1, r0
    2e04:	00001196 	muleq	r0, r6, r1
    2e08:	f301f801 	vsub.i8	d15, d1, d1
    2e0c:	70000001 	andvc	r0, r0, r1
    2e10:	e8080044 	stmda	r8, {r2, r6}
    2e14:	14080044 	strne	r0, [r8], #-68
    2e18:	d4000011 	strle	r0, [r0], #-17
    2e1c:	22000006 	andcs	r0, r0, #6	; 0x6
    2e20:	00000e4a 	andeq	r0, r0, sl, asr #28
    2e24:	01f3f901 	mvnseq	pc, r1, lsl #18
    2e28:	11330000 	teqne	r3, r0
    2e2c:	21000000 	tstcs	r0, r0
    2e30:	00121a01 	andseq	r1, r2, r1, lsl #20
    2e34:	01d50100 	bicseq	r0, r5, r0, lsl #2
    2e38:	000001f3 	strdeq	r0, [r0], -r3
    2e3c:	080044e8 	stmdaeq	r0, {r3, r5, r6, r7, sl, lr}
    2e40:	08004524 	stmdaeq	r0, {r2, r5, r8, sl, lr}
    2e44:	0000115c 	andeq	r1, r0, ip, asr r1
    2e48:	00000701 	andeq	r0, r0, r1, lsl #14
    2e4c:	000e4a22 	andeq	r4, lr, r2, lsr #20
    2e50:	f3d60100 	vaddw.u16	q8, q3, d0
    2e54:	7b000001 	blvc	2e60 <__Stack_Size+0x2a60>
    2e58:	00000011 	andeq	r0, r0, r1, lsl r0
    2e5c:	11cb0123 	bicne	r0, fp, r3, lsr #2
    2e60:	ae010000 	cdpge	0, 0, cr0, cr1, cr0, {0}
    2e64:	0001f301 	andeq	pc, r1, r1, lsl #6
    2e68:	00452400 	subeq	r2, r5, r0, lsl #8
    2e6c:	00456c08 	subeq	r6, r5, r8, lsl #24
    2e70:	00119908 	andseq	r9, r1, r8, lsl #18
    2e74:	12b91200 	adcsne	r1, r9, #0	; 0x0
    2e78:	ad010000 	stcge	0, cr0, [r1]
    2e7c:	0000003a 	andeq	r0, r0, sl, lsr r0
    2e80:	000011c4 	andeq	r1, r0, r4, asr #3
    2e84:	000e4a22 	andeq	r4, lr, r2, lsr #20
    2e88:	f3af0100 	vaddw.u32	q0, <illegal reg q7.5>, d0
    2e8c:	e2000001 	and	r0, r0, #1	; 0x1
    2e90:	00000011 	andeq	r0, r0, r1, lsl r0
    2e94:	00064400 	andeq	r4, r6, r0, lsl #8
    2e98:	1b000200 	blne	36a0 <__Stack_Size+0x32a0>
    2e9c:	0400000b 	streq	r0, [r0], #-11
    2ea0:	00000001 	andeq	r0, r0, r1
    2ea4:	15800100 	strne	r0, [r0, #256]
    2ea8:	00440000 	subeq	r0, r4, r0
    2eac:	456c0000 	strbmi	r0, [ip]!
    2eb0:	47f40800 	ldrbmi	r0, [r4, r0, lsl #16]!
    2eb4:	0bd90800 	bleq	ff644ebc <SCS_BASE+0x1f636ebc>
    2eb8:	04020000 	streq	r0, [r2]
    2ebc:	002fae05 	eoreq	sl, pc, r5, lsl #28
    2ec0:	05020200 	streq	r0, [r2, #-512]
    2ec4:	0000003a 	andeq	r0, r0, sl, lsr r0
    2ec8:	00060102 	andeq	r0, r6, r2, lsl #2
    2ecc:	03000001 	movweq	r0, #1	; 0x1
    2ed0:	00323375 	eorseq	r3, r2, r5, ror r3
    2ed4:	00452702 	subeq	r2, r5, r2, lsl #14
    2ed8:	04020000 	streq	r0, [r2]
    2edc:	00302807 	eorseq	r2, r0, r7, lsl #16
    2ee0:	31750300 	cmncc	r5, r0, lsl #6
    2ee4:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    2ee8:	00000057 	andeq	r0, r0, r7, asr r0
    2eec:	7a070202 	bvc	1c36fc <__Stack_Size+0x1c32fc>
    2ef0:	03000001 	movweq	r0, #1	; 0x1
    2ef4:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    2ef8:	00006829 	andeq	r6, r0, r9, lsr #16
    2efc:	08010200 	stmdaeq	r1, {r9}
    2f00:	000000fe 	strdeq	r0, [r0], -lr
    2f04:	00004504 	andeq	r4, r0, r4, lsl #10
    2f08:	02010500 	andeq	r0, r1, #0	; 0x0
    2f0c:	0000893b 	andeq	r8, r0, fp, lsr r9
    2f10:	07750600 	ldrbeq	r0, [r5, -r0, lsl #12]!
    2f14:	06000000 	streq	r0, [r0], -r0
    2f18:	00000795 	muleq	r0, r5, r7
    2f1c:	f7070001 	undefined instruction 0xf7070001
    2f20:	02000008 	andeq	r0, r0, #8	; 0x8
    2f24:	0000743b 	andeq	r7, r0, fp, lsr r4
    2f28:	07040800 	streq	r0, [r4, -r0, lsl #16]
    2f2c:	4f031c09 	svcmi	0x00031c09
    2f30:	00010a01 	andeq	r0, r1, r1, lsl #20
    2f34:	52430a00 	subpl	r0, r3, #0	; 0x0
    2f38:	5003004c 	andpl	r0, r3, ip, asr #32
    2f3c:	00006f01 	andeq	r6, r0, r1, lsl #30
    2f40:	00230200 	eoreq	r0, r3, r0, lsl #4
    2f44:	4852430a 	ldmdami	r2, {r1, r3, r8, r9, lr}^
    2f48:	01510300 	cmpeq	r1, r0, lsl #6
    2f4c:	0000006f 	andeq	r0, r0, pc, rrx
    2f50:	0a042302 	beq	10bb60 <__Stack_Size+0x10b760>
    2f54:	00524449 	subseq	r4, r2, r9, asr #8
    2f58:	6f015203 	svcvs	0x00015203
    2f5c:	02000000 	andeq	r0, r0, #0	; 0x0
    2f60:	4f0a0823 	svcmi	0x000a0823
    2f64:	03005244 	movweq	r5, #580	; 0x244
    2f68:	006f0153 	rsbeq	r0, pc, r3, asr r1
    2f6c:	23020000 	movwcs	r0, #8192	; 0x2000
    2f70:	00ce0b0c 	sbceq	r0, lr, ip, lsl #22
    2f74:	54030000 	strpl	r0, [r3]
    2f78:	00006f01 	andeq	r6, r0, r1, lsl #30
    2f7c:	10230200 	eorne	r0, r3, r0, lsl #4
    2f80:	5252420a 	subspl	r4, r2, #-1610612736	; 0xa0000000
    2f84:	01550300 	cmpeq	r5, r0, lsl #6
    2f88:	0000006f 	andeq	r0, r0, pc, rrx
    2f8c:	0b142302 	bleq	50bb9c <__Stack_Size+0x50b79c>
    2f90:	00000214 	andeq	r0, r0, r4, lsl r2
    2f94:	6f015603 	svcvs	0x00015603
    2f98:	02000000 	andeq	r0, r0, #0	; 0x0
    2f9c:	0c001823 	stceq	8, cr1, [r0], {35}
    2fa0:	000014ef 	andeq	r1, r0, pc, ror #9
    2fa4:	97015703 	strls	r5, [r1, -r3, lsl #14]
    2fa8:	09000000 	stmdbeq	r0, {}
    2fac:	015a0318 	cmpeq	sl, r8, lsl r3
    2fb0:	0000014d 	andeq	r0, r0, sp, asr #2
    2fb4:	0016c70b 	andseq	ip, r6, fp, lsl #14
    2fb8:	015b0300 	cmpeq	fp, r0, lsl #6
    2fbc:	0000006f 	andeq	r0, r0, pc, rrx
    2fc0:	0b002302 	bleq	bbd0 <__Stack_Size+0xb7d0>
    2fc4:	000016ac 	andeq	r1, r0, ip, lsr #13
    2fc8:	6f015c03 	svcvs	0x00015c03
    2fcc:	02000000 	andeq	r0, r0, #0	; 0x0
    2fd0:	790b0423 	stmdbvc	fp, {r0, r1, r5, sl}
    2fd4:	03000015 	movweq	r0, #21	; 0x15
    2fd8:	015d015d 	cmpeq	sp, sp, asr r1
    2fdc:	23020000 	movwcs	r0, #8192	; 0x2000
    2fe0:	450d0008 	strmi	r0, [sp, #-8]
    2fe4:	5d000000 	stcpl	0, cr0, [r0]
    2fe8:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    2fec:	00000094 	muleq	r0, r4, r0
    2ff0:	4d040003 	stcmi	0, cr0, [r4, #-12]
    2ff4:	05000001 	streq	r0, [r0, #-1]
    2ff8:	7d230401 	cfstrsvc	mvf0, [r3, #-4]!
    2ffc:	06000001 	streq	r0, [r0], -r1
    3000:	000007e4 	andeq	r0, r0, r4, ror #15
    3004:	08060601 	stmdaeq	r6, {r0, r9, sl}
    3008:	06020000 	streq	r0, [r2], -r0
    300c:	0000093c 	andeq	r0, r0, ip, lsr r9
    3010:	e5070003 	str	r0, [r7, #-3]
    3014:	04000008 	streq	r0, [r0], #-8
    3018:	00016227 	andeq	r6, r1, r7, lsr #4
    301c:	04010500 	streq	r0, [r1], #-1280
    3020:	0001c22e 	andeq	ip, r1, lr, lsr #4
    3024:	08bf0600 	ldmeq	pc!, {r9, sl}
    3028:	06000000 	streq	r0, [r0], -r0
    302c:	00000974 	andeq	r0, r0, r4, ror r9
    3030:	08cd0604 	stmiaeq	sp, {r2, r9, sl}^
    3034:	06280000 	strteq	r0, [r8], -r0
    3038:	000008b1 	strheq	r0, [r0], -r1
    303c:	f50600c8 	undefined instruction 0xf50600c8
    3040:	14000007 	strne	r0, [r0], #-7
    3044:	00091806 	andeq	r1, r9, r6, lsl #16
    3048:	8a061000 	bhi	187050 <__Stack_Size+0x186c50>
    304c:	1c000009 	stcne	0, cr0, [r0], {9}
    3050:	00077d06 	andeq	r7, r7, r6, lsl #26
    3054:	07001800 	streq	r1, [r0, -r0, lsl #16]
    3058:	00000963 	andeq	r0, r0, r3, ror #18
    305c:	01883604 	orreq	r3, r8, r4, lsl #12
    3060:	040f0000 	streq	r0, [pc], #0	; 3068 <__Stack_Size+0x2c68>
    3064:	02003f04 	andeq	r3, r0, #16	; 0x10
    3068:	46100000 	ldrmi	r0, [r0], -r0
    306c:	04000007 	streq	r0, [r0], #-7
    3070:	00004c40 	andeq	r4, r0, r0, asr #24
    3074:	00230200 	eoreq	r0, r3, r0, lsl #4
    3078:	00085c10 	andeq	r5, r8, r0, lsl ip
    307c:	7d410400 	cfstrdvc	mvd0, [r1]
    3080:	02000001 	andeq	r0, r0, #1	; 0x1
    3084:	db100223 	blle	403918 <__Stack_Size+0x403518>
    3088:	04000008 	streq	r0, [r0], #-8
    308c:	0001c242 	andeq	ip, r1, r2, asr #4
    3090:	03230200 	teqeq	r3, #0	; 0x0
    3094:	08290700 	stmdaeq	r9!, {r8, r9, sl}
    3098:	43040000 	movwmi	r0, #16384	; 0x4000
    309c:	000001cd 	andeq	r0, r0, sp, asr #3
    30a0:	47040105 	strmi	r0, [r4, -r5, lsl #2]
    30a4:	00000220 	andeq	r0, r0, r0, lsr #4
    30a8:	00154a06 	andseq	r4, r5, r6, lsl #20
    30ac:	03060000 	movweq	r0, #24576	; 0x6000
    30b0:	01000015 	tsteq	r0, r5, lsl r0
    30b4:	16a20700 	strtne	r0, [r2], r0, lsl #14
    30b8:	49040000 	stmdbmi	r4, {}
    30bc:	0000020b 	andeq	r0, r0, fp, lsl #4
    30c0:	156f0111 	strbne	r0, [pc, #-273]!	; 2fb7 <__Stack_Size+0x2bb7>
    30c4:	7d010000 	stcvc	0, cr0, [r1]
    30c8:	00456c01 	subeq	r6, r5, r1, lsl #24
    30cc:	00461208 	subeq	r1, r6, r8, lsl #4
    30d0:	00120008 	andseq	r0, r2, r8
    30d4:	0002af00 	andeq	sl, r2, r0, lsl #30
    30d8:	16b11200 	ldrtne	r1, [r1], r0, lsl #4
    30dc:	7c010000 	stcvc	0, cr0, [r1], {0}
    30e0:	000002af 	andeq	r0, r0, pc, lsr #5
    30e4:	b7135001 	ldrlt	r5, [r3, -r1]
    30e8:	01000016 	tsteq	r0, r6, lsl r0
    30ec:	0002b57c 	andeq	fp, r2, ip, ror r5
    30f0:	00122b00 	andseq	r2, r2, r0, lsl #22
    30f4:	16161400 	ldrne	r1, [r6], -r0, lsl #8
    30f8:	7e010000 	cdpvc	0, 0, cr0, cr1, cr0, {0}
    30fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    3100:	73145701 	tstvc	r4, #262144	; 0x40000
    3104:	01000016 	tsteq	r0, r6, lsl r0
    3108:	00003a7e 	andeq	r3, r0, lr, ror sl
    310c:	145c0100 	ldrbne	r0, [ip], #-256
    3110:	000014fc 	strdeq	r1, [r0], -ip
    3114:	003a7e01 	eorseq	r7, sl, r1, lsl #28
    3118:	51010000 	tstpl	r1, r0
    311c:	736f7015 	cmnvc	pc, #21	; 0x15
    3120:	3a7e0100 	bcc	1f83528 <__Stack_Size+0x1f83128>
    3124:	54000000 	strpl	r0, [r0]
    3128:	14000012 	strne	r0, [r0], #-18
    312c:	00000e9c 	muleq	r0, ip, lr
    3130:	003a7f01 	eorseq	r7, sl, r1, lsl #30
    3134:	54010000 	strpl	r0, [r1]
    3138:	0015a316 	andseq	sl, r5, r6, lsl r3
    313c:	3a7f0100 	bcc	1fc3544 <__Stack_Size+0x1fc3144>
    3140:	00000000 	andeq	r0, r0, r0
    3144:	010a0417 	tsteq	sl, r7, lsl r4
    3148:	04170000 	ldreq	r0, [r7]
    314c:	00000200 	andeq	r0, r0, r0, lsl #4
    3150:	15330118 	ldrne	r0, [r3, #-280]!
    3154:	e6010000 	str	r0, [r1], -r0
    3158:	00461401 	subeq	r1, r6, r1, lsl #8
    315c:	00462408 	subeq	r2, r6, r8, lsl #8
    3160:	e05d0108 	subs	r0, sp, r8, lsl #2
    3164:	12000002 	andne	r0, r0, #2	; 0x2
    3168:	000016b7 	strheq	r1, [r0], -r7
    316c:	02b5e501 	adcseq	lr, r5, #4194304	; 0x400000
    3170:	50010000 	andpl	r0, r1, r0
    3174:	e9011900 	stmdb	r1, {r8, fp, ip}
    3178:	01000015 	tsteq	r0, r5, lsl r0
    317c:	005e01f7 	ldrsheq	r0, [lr], #-23
    3180:	46240000 	strtmi	r0, [r4], -r0
    3184:	46300800 	ldrtmi	r0, [r0], -r0, lsl #16
    3188:	5d010800 	stcpl	8, cr0, [r1]
    318c:	00000323 	andeq	r0, r0, r3, lsr #6
    3190:	0016b113 	andseq	fp, r6, r3, lsl r1
    3194:	aff60100 	svcge	0x00f60100
    3198:	88000002 	stmdahi	r0, {r1}
    319c:	12000012 	andne	r0, r0, #18	; 0x12
    31a0:	00000746 	andeq	r0, r0, r6, asr #14
    31a4:	004cf601 	subeq	pc, ip, r1, lsl #12
    31a8:	51010000 	tstpl	r1, r0
    31ac:	000fe916 	andeq	lr, pc, r6, lsl r9
    31b0:	5ef80100 	cdppl	1, 15, cr0, cr8, cr0, {0}
    31b4:	00000000 	andeq	r0, r0, r0
    31b8:	1645011a 	undefined
    31bc:	11010000 	tstne	r1, r0
    31c0:	004c0101 	subeq	r0, ip, r1, lsl #2
    31c4:	46300000 	ldrtmi	r0, [r0], -r0
    31c8:	46360800 	ldrtmi	r0, [r6], -r0, lsl #16
    31cc:	5d010800 	stcpl	8, cr0, [r1]
    31d0:	00000350 	andeq	r0, r0, r0, asr r3
    31d4:	0016b11b 	andseq	fp, r6, fp, lsl r1
    31d8:	01100100 	tsteq	r0, r0, lsl #2
    31dc:	000002af 	andeq	r0, r0, pc, lsr #5
    31e0:	0000129b 	muleq	r0, fp, r2
    31e4:	cc011a00 	stcgt	10, cr1, [r1], {0}
    31e8:	01000016 	tsteq	r0, r6, lsl r0
    31ec:	5e010122 	adfplsp	f0, f1, f2
    31f0:	38000000 	stmdacc	r0, {}
    31f4:	44080046 	strmi	r0, [r8], #-70
    31f8:	01080046 	tsteq	r8, r6, asr #32
    31fc:	0003975d 	andeq	r9, r3, sp, asr r7
    3200:	16b11b00 	ldrtne	r1, [r1], r0, lsl #22
    3204:	21010000 	tstcs	r1, r0
    3208:	0002af01 	andeq	sl, r2, r1, lsl #30
    320c:	0012ae00 	andseq	sl, r2, r0, lsl #28
    3210:	07461c00 	strbeq	r1, [r6, -r0, lsl #24]
    3214:	21010000 	tstcs	r1, r0
    3218:	00004c01 	andeq	r4, r0, r1, lsl #24
    321c:	1d510100 	ldfnee	f0, [r1]
    3220:	00000fe9 	andeq	r0, r0, r9, ror #31
    3224:	5e012301 	cdppl	3, 0, cr2, cr1, cr1, {0}
    3228:	00000000 	andeq	r0, r0, r0
    322c:	150b011a 	strne	r0, [fp, #-282]
    3230:	3c010000 	stccc	0, cr0, [r1], {0}
    3234:	004c0101 	subeq	r0, ip, r1, lsl #2
    3238:	46440000 	strbmi	r0, [r4], -r0
    323c:	464a0800 	strbmi	r0, [sl], -r0, lsl #16
    3240:	5d010800 	stcpl	8, cr0, [r1]
    3244:	000003c4 	andeq	r0, r0, r4, asr #7
    3248:	0016b11b 	andseq	fp, r6, fp, lsl r1
    324c:	013b0100 	teqeq	fp, r0, lsl #2
    3250:	000002af 	andeq	r0, r0, pc, lsr #5
    3254:	000012c1 	andeq	r1, r0, r1, asr #5
    3258:	62011e00 	andvs	r1, r1, #0	; 0x0
    325c:	01000015 	tsteq	r0, r5, lsl r0
    3260:	4c01014e 	stfmis	f0, [r1], {78}
    3264:	50080046 	andpl	r0, r8, r6, asr #32
    3268:	01080046 	tsteq	r8, r6, asr #32
    326c:	0003f95d 	andeq	pc, r3, sp, asr r9
    3270:	16b11c00 	ldrtne	r1, [r1], r0, lsl #24
    3274:	4d010000 	stcmi	0, cr0, [r1]
    3278:	0002af01 	andeq	sl, r2, r1, lsl #30
    327c:	1c500100 	ldfnee	f0, [r0], {0}
    3280:	00000746 	andeq	r0, r0, r6, asr #14
    3284:	4c014d01 	stcmi	13, cr4, [r1], {1}
    3288:	01000000 	tsteq	r0, r0
    328c:	011e0051 	tsteq	lr, r1, asr r0
    3290:	000015ff 	strdeq	r1, [r0], -pc
    3294:	01016101 	tsteq	r1, r1, lsl #2
    3298:	08004650 	stmdaeq	r0, {r4, r6, r9, sl, lr}
    329c:	08004654 	stmdaeq	r0, {r2, r4, r6, r9, sl, lr}
    32a0:	042e5d01 	strteq	r5, [lr], #-3329
    32a4:	b11c0000 	tstlt	ip, r0
    32a8:	01000016 	tsteq	r0, r6, lsl r0
    32ac:	02af0160 	adceq	r0, pc, #24	; 0x18
    32b0:	50010000 	andpl	r0, r1, r0
    32b4:	0007461c 	andeq	r4, r7, ip, lsl r6
    32b8:	01600100 	cmneq	r0, r0, lsl #2
    32bc:	0000004c 	andeq	r0, r0, ip, asr #32
    32c0:	1e005101 	adfnes	f5, f0, f1
    32c4:	00155401 	andseq	r5, r5, r1, lsl #8
    32c8:	01770100 	cmneq	r7, r0, lsl #2
    32cc:	00465401 	subeq	r5, r6, r1, lsl #8
    32d0:	00465e08 	subeq	r5, r6, r8, lsl #28
    32d4:	715d0108 	cmpvc	sp, r8, lsl #2
    32d8:	1c000004 	stcne	0, cr0, [r0], {4}
    32dc:	000016b1 	strheq	r1, [r0], -r1
    32e0:	af017601 	svcge	0x00017601
    32e4:	01000002 	tsteq	r0, r2
    32e8:	07461c50 	smlsldeq	r1, r6, r0, ip
    32ec:	76010000 	strvc	r0, [r1], -r0
    32f0:	00004c01 	andeq	r4, r0, r1, lsl #24
    32f4:	1c510100 	ldfnee	f0, [r1], {0}
    32f8:	00001543 	andeq	r1, r0, r3, asr #10
    32fc:	20017601 	andcs	r7, r1, r1, lsl #12
    3300:	01000002 	tsteq	r0, r2
    3304:	011e0052 	tsteq	lr, r2, asr r0
    3308:	0000167e 	andeq	r1, r0, lr, ror r6
    330c:	01019101 	tsteq	r1, r1, lsl #2
    3310:	08004660 	stmdaeq	r0, {r5, r6, r9, sl, lr}
    3314:	08004664 	stmdaeq	r0, {r2, r5, r6, r9, sl, lr}
    3318:	04a65d01 	strteq	r5, [r6], #3329
    331c:	b11c0000 	tstlt	ip, r0
    3320:	01000016 	tsteq	r0, r6, lsl r0
    3324:	02af0190 	adceq	r0, pc, #36	; 0x24
    3328:	50010000 	andpl	r0, r1, r0
    332c:	00160e1c 	andseq	r0, r6, ip, lsl lr
    3330:	01900100 	orrseq	r0, r0, r0, lsl #2
    3334:	0000004c 	andeq	r0, r0, ip, asr #32
    3338:	1e005101 	adfnes	f5, f0, f1
    333c:	00166001 	andseq	r6, r6, r1
    3340:	01a30100 	undefined instruction 0x01a30100
    3344:	00466401 	subeq	r6, r6, r1, lsl #8
    3348:	00467408 	subeq	r7, r6, r8, lsl #8
    334c:	e95d0108 	ldmdb	sp, {r3, r8}^
    3350:	1c000004 	stcne	0, cr0, [r0], {4}
    3354:	000016b1 	strheq	r1, [r0], -r1
    3358:	af01a201 	svcge	0x0001a201
    335c:	01000002 	tsteq	r0, r2
    3360:	07461c50 	smlsldeq	r1, r6, r0, ip
    3364:	a2010000 	andge	r0, r1, #0	; 0x0
    3368:	00004c01 	andeq	r4, r0, r1, lsl #24
    336c:	1f510100 	svcne	0x00510100
    3370:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3374:	3a01a401 	bcc	6c380 <__Stack_Size+0x6bf80>
    3378:	01000000 	tsteq	r0, r0
    337c:	011e0053 	tsteq	lr, r3, asr r0
    3380:	000015c7 	andeq	r1, r0, r7, asr #11
    3384:	0101c401 	tsteq	r1, r1, lsl #8
    3388:	08004674 	stmdaeq	r0, {r2, r4, r5, r6, r9, sl, lr}
    338c:	08004694 	stmdaeq	r0, {r2, r4, r7, r9, sl, lr}
    3390:	05305d01 	ldreq	r5, [r0, #-3329]!
    3394:	ab1c0000 	blge	70339c <__Stack_Size+0x702f9c>
    3398:	01000015 	tsteq	r0, r5, lsl r0
    339c:	005e01c3 	subseq	r0, lr, r3, asr #3
    33a0:	50010000 	andpl	r0, r1, r0
    33a4:	0016361b 	andseq	r3, r6, fp, lsl r6
    33a8:	01c30100 	biceq	r0, r3, r0, lsl #2
    33ac:	0000005e 	andeq	r0, r0, lr, asr r0
    33b0:	000012d4 	ldrdeq	r1, [r0], -r4
    33b4:	000e9c20 	andeq	r9, lr, r0, lsr #24
    33b8:	01c50100 	biceq	r0, r5, r0, lsl #2
    33bc:	0000003a 	andeq	r0, r0, sl, lsr r0
    33c0:	000012e7 	andeq	r1, r0, r7, ror #5
    33c4:	1f011e00 	svcne	0x00011e00
    33c8:	01000015 	tsteq	r0, r5, lsl r0
    33cc:	940101dd 	strls	r0, [r1], #-477
    33d0:	a0080046 	andge	r0, r8, r6, asr #32
    33d4:	01080046 	tsteq	r8, r6, asr #32
    33d8:	0005575d 	andeq	r5, r5, sp, asr r7
    33dc:	0dfc1c00 	ldcleq	12, cr1, [ip]
    33e0:	dc010000 	stcle	0, cr0, [r1], {0}
    33e4:	00008901 	andeq	r8, r0, r1, lsl #18
    33e8:	00500100 	subseq	r0, r0, r0, lsl #2
    33ec:	16220121 	strtne	r0, [r2], -r1, lsr #2
    33f0:	08010000 	stmdaeq	r1, {}
    33f4:	46a00102 	strtmi	r0, [r0], r2, lsl #2
    33f8:	47000800 	strmi	r0, [r0, -r0, lsl #16]
    33fc:	13260800 	teqne	r6, #0	; 0x0
    3400:	05c60000 	strbeq	r0, [r6]
    3404:	de1c0000 	wxorle	wr0, wr12, wr0
    3408:	01000015 	tsteq	r0, r5, lsl r0
    340c:	003a0207 	eorseq	r0, sl, r7, lsl #4
    3410:	50010000 	andpl	r0, r1, r0
    3414:	000dfc1b 	andeq	pc, sp, fp, lsl ip
    3418:	02070100 	andeq	r0, r7, #0	; 0x0
    341c:	00000089 	andeq	r0, r0, r9, lsl #1
    3420:	00001345 	andeq	r1, r0, r5, asr #6
    3424:	706d741f 	rsbvc	r7, sp, pc, lsl r4
    3428:	02090100 	andeq	r0, r9, #0	; 0x0
    342c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3430:	891d5401 	ldmdbhi	sp, {r0, sl, ip, lr}
    3434:	01000016 	tsteq	r0, r6, lsl r0
    3438:	003a0209 	eorseq	r0, sl, r9, lsl #4
    343c:	9c200000 	stcls	0, cr0, [r0]
    3440:	0100000e 	tsteq	r0, lr
    3444:	003a0209 	eorseq	r0, sl, r9, lsl #4
    3448:	13630000 	cmnne	r3, #0	; 0x0
    344c:	581d0000 	ldmdapl	sp, {}
    3450:	01000016 	tsteq	r0, r6, lsl r0
    3454:	003a0209 	eorseq	r0, sl, r9, lsl #4
    3458:	21000000 	tstcs	r0, r0
    345c:	00168e01 	andseq	r8, r6, r1, lsl #28
    3460:	023a0100 	eorseq	r0, sl, #0	; 0x0
    3464:	00470001 	subeq	r0, r7, r1
    3468:	00473408 	subeq	r3, r7, r8, lsl #8
    346c:	0013a208 	andseq	sl, r3, r8, lsl #4
    3470:	00060d00 	andeq	r0, r6, r0, lsl #26
    3474:	15ab1b00 	strne	r1, [fp, #2816]!
    3478:	39010000 	stmdbcc	r1, {}
    347c:	00005e02 	andeq	r5, r0, r2, lsl #28
    3480:	0013c100 	andseq	ip, r3, r0, lsl #2
    3484:	16361b00 	ldrtne	r1, [r6], -r0, lsl #22
    3488:	39010000 	stmdbcc	r1, {}
    348c:	00005e02 	andeq	r5, r0, r2, lsl #28
    3490:	0013d400 	andseq	sp, r3, r0, lsl #8
    3494:	6d742200 	lfmvs	f2, 2, [r4]
    3498:	3b010070 	blcc	43660 <__Stack_Size+0x43260>
    349c:	00003a02 	andeq	r3, r0, r2, lsl #20
    34a0:	01230000 	teqeq	r3, r0
    34a4:	000016e3 	andeq	r1, r0, r3, ror #13
    34a8:	34016c01 	strcc	r6, [r1], #-3073
    34ac:	4c080047 	stcmi	0, cr0, [r8], {71}
    34b0:	e7080047 	str	r0, [r8, -r7, asr #32]
    34b4:	24000013 	strcs	r0, [r0], #-19
    34b8:	0015bb01 	andseq	fp, r5, r1, lsl #22
    34bc:	01340100 	teqeq	r4, r0, lsl #2
    34c0:	0800474c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, lr}
    34c4:	080047f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, lr}
    34c8:	00001412 	andeq	r1, r0, r2, lsl r4
    34cc:	0016b113 	andseq	fp, r6, r3, lsl r1
    34d0:	af330100 	svcge	0x00330100
    34d4:	3d000002 	stccc	0, cr0, [r0, #-8]
    34d8:	00000014 	andeq	r0, r0, r4, lsl r0
    34dc:	0008e300 	andeq	lr, r8, r0, lsl #6
    34e0:	40000200 	andmi	r0, r0, r0, lsl #4
    34e4:	0400000d 	streq	r0, [r0], #-13
    34e8:	00000001 	andeq	r0, r0, r1
    34ec:	17e60100 	strbne	r0, [r6, r0, lsl #2]!
    34f0:	00440000 	subeq	r0, r4, r0
    34f4:	47f40000 	ldrbmi	r0, [r4, r0]!
    34f8:	4b780800 	blmi	1e05500 <__Stack_Size+0x1e05100>
    34fc:	0d510800 	ldcleq	8, cr0, [r1]
    3500:	04020000 	streq	r0, [r2]
    3504:	002fae05 	eoreq	sl, pc, r5, lsl #28
    3508:	05020200 	streq	r0, [r2, #-512]
    350c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3510:	00060102 	andeq	r0, r6, r2, lsl #2
    3514:	03000001 	movweq	r0, #1	; 0x1
    3518:	00323375 	eorseq	r3, r2, r5, ror r3
    351c:	00452702 	subeq	r2, r5, r2, lsl #14
    3520:	04020000 	streq	r0, [r2]
    3524:	00302807 	eorseq	r2, r0, r7, lsl #16
    3528:	31750300 	cmncc	r5, r0, lsl #6
    352c:	28020036 	stmdacs	r2, {r1, r2, r4, r5}
    3530:	00000057 	andeq	r0, r0, r7, asr r0
    3534:	7a070202 	bvc	1c3d44 <__Stack_Size+0x1c3944>
    3538:	03000001 	movweq	r0, #1	; 0x1
    353c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3540:	00006829 	andeq	r6, r0, r9, lsr #16
    3544:	08010200 	stmdaeq	r1, {r9}
    3548:	000000fe 	strdeq	r0, [r0], -lr
    354c:	00004504 	andeq	r4, r0, r4, lsl #10
    3550:	006f0500 	rsbeq	r0, pc, r0, lsl #10
    3554:	01060000 	tsteq	r6, r0
    3558:	008e3902 	addeq	r3, lr, r2, lsl #18
    355c:	4e070000 	cdpmi	0, 0, cr0, cr7, cr0, {0}
    3560:	00000015 	andeq	r0, r0, r5, lsl r0
    3564:	54455308 	strbpl	r5, [r5], #-776
    3568:	09000100 	stmdbeq	r0, {r8}
    356c:	00001c8d 	andeq	r1, r0, sp, lsl #25
    3570:	00793902 	rsbseq	r3, r9, r2, lsl #18
    3574:	01060000 	tsteq	r6, r0
    3578:	00ae3b02 	adceq	r3, lr, r2, lsl #22
    357c:	75070000 	strvc	r0, [r7]
    3580:	00000007 	andeq	r0, r0, r7
    3584:	00079507 	andeq	r9, r7, r7, lsl #10
    3588:	09000100 	stmdbeq	r0, {r8}
    358c:	000008f7 	strdeq	r0, [r0], -r7
    3590:	00993b02 	addseq	r3, r9, r2, lsl #22
    3594:	040a0000 	streq	r0, [sl]
    3598:	033c0b07 	teqeq	ip, #7168	; 0x1c00
    359c:	75018203 	strvc	r8, [r1, #-515]
    35a0:	0c000001 	stceq	0, cr0, [r0], {1}
    35a4:	000019de 	ldrdeq	r1, [r0], -lr
    35a8:	85018303 	strhi	r8, [r1, #-771]
    35ac:	02000001 	andeq	r0, r0, #1	; 0x1
    35b0:	a80c0023 	stmdage	ip, {r0, r1, r5}
    35b4:	03000001 	movweq	r0, #1	; 0x1
    35b8:	018a0184 	orreq	r0, sl, r4, lsl #3
    35bc:	23020000 	movwcs	r0, #8192	; 0x2000
    35c0:	19a20c08 	stmibne	r2!, {r3, sl, fp}
    35c4:	85030000 	strhi	r0, [r3]
    35c8:	00019a01 	andeq	r9, r1, r1, lsl #20
    35cc:	80230300 	eorhi	r0, r3, r0, lsl #6
    35d0:	186e0c01 	stmdane	lr!, {r0, sl, fp}^
    35d4:	86030000 	strhi	r0, [r3], -r0
    35d8:	00018a01 	andeq	r8, r1, r1, lsl #20
    35dc:	88230300 	stmdahi	r3!, {r8, r9}
    35e0:	19b80c01 	ldmibne	r8!, {r0, sl, fp}
    35e4:	87030000 	strhi	r0, [r3, -r0]
    35e8:	00019f01 	andeq	r9, r1, r1, lsl #30
    35ec:	80230300 	eorhi	r0, r3, r0, lsl #6
    35f0:	00890c02 	addeq	r0, r9, r2, lsl #24
    35f4:	88030000 	stmdahi	r3, {}
    35f8:	00018a01 	andeq	r8, r1, r1, lsl #20
    35fc:	88230300 	stmdahi	r3!, {r8, r9}
    3600:	192e0c02 	stmdbne	lr!, {r1, sl, fp}
    3604:	89030000 	stmdbhi	r3, {}
    3608:	0001a401 	andeq	sl, r1, r1, lsl #8
    360c:	80230300 	eorhi	r0, r3, r0, lsl #6
    3610:	01bc0c03 	undefined instruction 0x01bc0c03
    3614:	8a030000 	bhi	c361c <__Stack_Size+0xc321c>
    3618:	00018a01 	andeq	r8, r1, r1, lsl #20
    361c:	88230300 	stmdahi	r3!, {r8, r9}
    3620:	16f30c03 	ldrbtne	r0, [r3], r3, lsl #24
    3624:	8b030000 	blhi	c362c <__Stack_Size+0xc322c>
    3628:	0001a901 	andeq	sl, r1, r1, lsl #18
    362c:	80230300 	eorhi	r0, r3, r0, lsl #6
    3630:	00930c04 	addseq	r0, r3, r4, lsl #24
    3634:	8c030000 	stchi	0, cr0, [r3], {0}
    3638:	0001ae01 	andeq	sl, r1, r1, lsl #28
    363c:	88230300 	stmdahi	r3!, {r8, r9}
    3640:	50490d04 	subpl	r0, r9, r4, lsl #26
    3644:	8d030052 	stchi	0, cr0, [r3, #-328]
    3648:	0001ce01 	andeq	ip, r1, r1, lsl #28
    364c:	80230300 	eorhi	r0, r3, r0, lsl #6
    3650:	450e0006 	strmi	r0, [lr, #-6]
    3654:	85000000 	strhi	r0, [r0]
    3658:	0f000001 	svceq	0x00000001
    365c:	000000b9 	strheq	r0, [r0], -r9
    3660:	75040001 	strvc	r0, [r4, #-1]
    3664:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3668:	0000003a 	andeq	r0, r0, sl, lsr r0
    366c:	0000019a 	muleq	r0, sl, r1
    3670:	0000b90f 	andeq	fp, r0, pc, lsl #18
    3674:	04001d00 	streq	r1, [r0], #-3328
    3678:	00000175 	andeq	r0, r0, r5, ror r1
    367c:	00017504 	andeq	r7, r1, r4, lsl #10
    3680:	01750400 	cmneq	r5, r0, lsl #8
    3684:	75040000 	strvc	r0, [r4]
    3688:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    368c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3690:	000001be 	strheq	r0, [r0], -lr
    3694:	0000b90f 	andeq	fp, r0, pc, lsl #18
    3698:	0e003d00 	cdpeq	13, 0, cr3, cr0, cr0, {0}
    369c:	00000045 	andeq	r0, r0, r5, asr #32
    36a0:	000001ce 	andeq	r0, r0, lr, asr #3
    36a4:	0000b90f 	andeq	fp, r0, pc, lsl #18
    36a8:	04000e00 	streq	r0, [r0], #-3584
    36ac:	000001be 	strheq	r0, [r0], -lr
    36b0:	91034010 	tstls	r3, r0, lsl r0
    36b4:	0002af01 	andeq	sl, r2, r1, lsl #30
    36b8:	18110c00 	ldmdane	r1, {sl, fp}
    36bc:	92030000 	andls	r0, r3, #0	; 0x0
    36c0:	00007401 	andeq	r7, r0, r1, lsl #8
    36c4:	00230200 	eoreq	r0, r3, r0, lsl #4
    36c8:	0018690c 	andseq	r6, r8, ip, lsl #18
    36cc:	01930300 	orrseq	r0, r3, r0, lsl #6
    36d0:	0000006f 	andeq	r0, r0, pc, rrx
    36d4:	0c042302 	stceq	3, cr2, [r4], {2}
    36d8:	000019b3 	strheq	r1, [r0], -r3
    36dc:	6f019403 	svcvs	0x00019403
    36e0:	02000000 	andeq	r0, r0, #0	; 0x0
    36e4:	140c0823 	strne	r0, [ip], #-2083
    36e8:	03000019 	movweq	r0, #25	; 0x19
    36ec:	006f0195 	mlseq	pc, r5, r1, r0
    36f0:	23020000 	movwcs	r0, #8192	; 0x2000
    36f4:	43530d0c 	cmpmi	r3, #768	; 0x300
    36f8:	96030052 	undefined
    36fc:	00006f01 	andeq	r6, r0, r1, lsl #30
    3700:	10230200 	eorne	r0, r3, r0, lsl #4
    3704:	5243430d 	subpl	r4, r3, #872415232	; 0x34000000
    3708:	01970300 	orrseq	r0, r7, r0, lsl #6
    370c:	0000006f 	andeq	r0, r0, pc, rrx
    3710:	0c142302 	ldceq	3, cr2, [r4], {2}
    3714:	0000193d 	andeq	r1, r0, sp, lsr r9
    3718:	bf019803 	svclt	0x00019803
    371c:	02000002 	andeq	r0, r0, #2	; 0x2
    3720:	420c1823 	andmi	r1, ip, #2293760	; 0x230000
    3724:	03000019 	movweq	r0, #25	; 0x19
    3728:	006f0199 	mlseq	pc, r9, r1, r0
    372c:	23020000 	movwcs	r0, #8192	; 0x2000
    3730:	18ef0c24 	stmiane	pc!, {r2, r5, sl, fp}^
    3734:	9a030000 	bls	c373c <__Stack_Size+0xc333c>
    3738:	00006f01 	andeq	r6, r0, r1, lsl #30
    373c:	28230200 	stmdacs	r3!, {r9}
    3740:	0019c20c 	andseq	ip, r9, ip, lsl #4
    3744:	019b0300 	orrseq	r0, fp, r0, lsl #6
    3748:	0000006f 	andeq	r0, r0, pc, rrx
    374c:	0c2c2302 	stceq	3, cr2, [ip], #-8
    3750:	000019bd 	strheq	r1, [r0], -sp
    3754:	6f019c03 	svcvs	0x00019c03
    3758:	02000000 	andeq	r0, r0, #0	; 0x0
    375c:	580c3023 	stmdapl	ip, {r0, r1, r5, ip, sp}
    3760:	03000019 	movweq	r0, #25	; 0x19
    3764:	006f019d 	mlseq	pc, sp, r1, r0
    3768:	23020000 	movwcs	r0, #8192	; 0x2000
    376c:	18c60c34 	stmiane	r6, {r2, r4, r5, sl, fp}^
    3770:	9e030000 	cdpls	0, 0, cr0, cr3, cr0, {0}
    3774:	00006f01 	andeq	r6, r0, r1, lsl #30
    3778:	38230200 	stmdacc	r3!, {r9}
    377c:	0019d90c 	andseq	sp, r9, ip, lsl #18
    3780:	019f0300 	orrseq	r0, pc, r0, lsl #6
    3784:	0000006f 	andeq	r0, r0, pc, rrx
    3788:	003c2302 	eorseq	r2, ip, r2, lsl #6
    378c:	0000450e 	andeq	r4, r0, lr, lsl #10
    3790:	0002bf00 	andeq	fp, r2, r0, lsl #30
    3794:	00b90f00 	adcseq	r0, r9, r0, lsl #30
    3798:	00020000 	andeq	r0, r2, r0
    379c:	0002af04 	andeq	sl, r2, r4, lsl #30
    37a0:	04041100 	streq	r1, [r4], #-256
    37a4:	0003051b 	andeq	r0, r3, fp, lsl r5
    37a8:	08861200 	stmeq	r6, {r9, ip}
    37ac:	1c040000 	stcne	0, cr0, [r4], {0}
    37b0:	0000005e 	andeq	r0, r0, lr, asr r0
    37b4:	12002302 	andne	r2, r0, #134217728	; 0x8000000
    37b8:	0000083a 	andeq	r0, r0, sl, lsr r8
    37bc:	005e1d04 	subseq	r1, lr, r4, lsl #26
    37c0:	23020000 	movwcs	r0, #8192	; 0x2000
    37c4:	08961201 	ldmeq	r6, {r0, r9, ip}
    37c8:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    37cc:	0000005e 	andeq	r0, r0, lr, asr r0
    37d0:	12022302 	andne	r2, r2, #134217728	; 0x8000000
    37d4:	0000074f 	andeq	r0, r0, pc, asr #14
    37d8:	00ae1f04 	adceq	r1, lr, r4, lsl #30
    37dc:	23020000 	movwcs	r0, #8192	; 0x2000
    37e0:	07090003 	streq	r0, [r9, -r3]
    37e4:	04000009 	streq	r0, [r0], #-9
    37e8:	0002c420 	andeq	ip, r2, r0, lsr #8
    37ec:	0f011300 	svceq	0x00011300
    37f0:	0100001b 	tsteq	r0, fp, lsl r0
    37f4:	47f40125 	ldrbmi	r0, [r4, r5, lsr #2]!
    37f8:	48280800 	stmdami	r8!, {fp}
    37fc:	5d010800 	stcpl	8, cr0, [r1]
    3800:	00000335 	andeq	r0, r0, r5, lsr r3
    3804:	000ac714 	andeq	ip, sl, r4, lsl r7
    3808:	3a260100 	bcc	983c10 <__Stack_Size+0x983810>
    380c:	01000000 	tsteq	r0, r0
    3810:	01130052 	tsteq	r3, r2, asr r0
    3814:	00001a9c 	muleq	r0, ip, sl
    3818:	28013c01 	stmdacs	r1, {r0, sl, fp, ip, sp}
    381c:	58080048 	stmdapl	r8, {r3, r6}
    3820:	01080048 	tsteq	r8, r8, asr #32
    3824:	0003585d 	andeq	r5, r3, sp, asr r8
    3828:	0ac71500 	beq	ff1c8c30 <SCS_BASE+0x1f1bac30>
    382c:	3d010000 	stccc	0, cr0, [r1]
    3830:	0000003a 	andeq	r0, r0, sl, lsr r0
    3834:	1b011300 	blne	4843c <__Stack_Size+0x4803c>
    3838:	0100001b 	tsteq	r0, fp, lsl r0
    383c:	48580162 	ldmdami	r8, {r1, r5, r6, r8}^
    3840:	486c0800 	stmdami	ip!, {fp}^
    3844:	5d010800 	stcpl	8, cr0, [r1]
    3848:	0000037f 	andeq	r0, r0, pc, ror r3
    384c:	00181716 	andseq	r1, r8, r6, lsl r7
    3850:	3a610100 	bcc	1843c58 <__Stack_Size+0x1843858>
    3854:	5c000000 	stcpl	0, cr0, [r0], {0}
    3858:	00000014 	andeq	r0, r0, r4, lsl r0
    385c:	19330117 	ldmdbne	r3!, {r0, r1, r2, r4, r8}
    3860:	75010000 	strvc	r0, [r1]
    3864:	00486c01 	subeq	r6, r8, r1, lsl #24
    3868:	0048e808 	subeq	lr, r8, r8, lsl #16
    386c:	00146f08 	andseq	r6, r4, r8, lsl #30
    3870:	0003eb00 	andeq	lr, r3, r0, lsl #22
    3874:	17171600 	ldrne	r1, [r7, -r0, lsl #12]
    3878:	74010000 	strvc	r0, [r1]
    387c:	000003eb 	andeq	r0, r0, fp, ror #7
    3880:	0000148e 	andeq	r1, r0, lr, lsl #9
    3884:	0019a718 	andseq	sl, r9, r8, lsl r7
    3888:	3a760100 	bcc	1d83c90 <__Stack_Size+0x1d83890>
    388c:	ac000000 	stcge	0, cr0, [r0], {0}
    3890:	18000014 	stmdane	r0, {r2, r4}
    3894:	00000e9c 	muleq	r0, ip, lr
    3898:	003a7601 	eorseq	r7, sl, r1, lsl #12
    389c:	14d50000 	ldrbne	r0, [r5]
    38a0:	58180000 	ldmdapl	r8, {}
    38a4:	01000016 	tsteq	r0, r6, lsl r0
    38a8:	00003a76 	andeq	r3, r0, r6, ror sl
    38ac:	0014f300 	andseq	pc, r4, r0, lsl #6
    38b0:	179f1500 	ldrne	r1, [pc, r0, lsl #10]
    38b4:	77010000 	strvc	r0, [r1, -r0]
    38b8:	0000003a 	andeq	r0, r0, sl, lsr r0
    38bc:	00195e15 	andseq	r5, r9, r5, lsl lr
    38c0:	3a770100 	bcc	1dc3cc8 <__Stack_Size+0x1dc38c8>
    38c4:	00000000 	andeq	r0, r0, r0
    38c8:	03050419 	movweq	r0, #21529	; 0x5419
    38cc:	01130000 	tsteq	r3, r0
    38d0:	00001992 	muleq	r0, r2, r9
    38d4:	e801a901 	stmda	r1, {r0, r8, fp, sp, pc}
    38d8:	f4080048 	vst4.16	{d0-d3}, [r8], r8
    38dc:	01080048 	tsteq	r8, r8, asr #32
    38e0:	0004165d 	andeq	r1, r4, sp, asr r6
    38e4:	17171a00 	ldrne	r1, [r7, -r0, lsl #20]
    38e8:	a8010000 	stmdage	r1, {}
    38ec:	000003eb 	andeq	r0, r0, fp, ror #7
    38f0:	1b005001 	blne	178fc <__Stack_Size+0x174fc>
    38f4:	00172701 	andseq	r2, r7, r1, lsl #14
    38f8:	01060100 	tsteq	r6, r0, lsl #2
    38fc:	00004c01 	andeq	r4, r0, r1, lsl #24
    3900:	0048f400 	subeq	pc, r8, r0, lsl #8
    3904:	00490c08 	subeq	r0, r9, r8, lsl #24
    3908:	1c5d0108 	ldfnee	f0, [sp], {8}
    390c:	001a7901 	andseq	r7, sl, r1, lsl #18
    3910:	01130100 	tsteq	r3, r0, lsl #2
    3914:	00008e01 	andeq	r8, r0, r1, lsl #28
    3918:	00490c00 	subeq	r0, r9, r0, lsl #24
    391c:	00493008 	subeq	r3, r9, r8
    3920:	755d0108 	ldrbvc	r0, [sp, #-264]
    3924:	1d000004 	stcne	0, cr0, [r0, #-16]
    3928:	00000886 	andeq	r0, r0, r6, lsl #17
    392c:	5e011201 	cdppl	2, 0, cr1, cr1, cr1, {0}
    3930:	06000000 	streq	r0, [r0], -r0
    3934:	1e000015 	mcrne	0, 0, r0, cr0, cr5, {0}
    3938:	00001b34 	andeq	r1, r0, r4, lsr fp
    393c:	8e011401 	cdphi	4, 0, cr1, cr1, cr1, {0}
    3940:	1f000000 	svcne	0x00000000
    3944:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3948:	3a011501 	bcc	48d54 <__Stack_Size+0x48954>
    394c:	01000000 	tsteq	r0, r0
    3950:	01200052 	qsubeq	r0, r2, r0
    3954:	000018cb 	andeq	r1, r0, fp, asr #17
    3958:	01012f01 	tsteq	r1, r1, lsl #30
    395c:	08004930 	stmdaeq	r0, {r4, r5, r8, fp, lr}
    3960:	0800493c 	stmdaeq	r0, {r2, r3, r4, r5, r8, fp, lr}
    3964:	049c5d01 	ldreq	r5, [ip], #3329
    3968:	86210000 	strthi	r0, [r1], -r0
    396c:	01000008 	tsteq	r0, r8
    3970:	005e012e 	subseq	r0, lr, lr, lsr #2
    3974:	50010000 	andpl	r0, r1, r0
    3978:	f8012000 	undefined instruction 0xf8012000
    397c:	01000016 	tsteq	r0, r6, lsl r0
    3980:	3c01013e 	stfccs	f0, [r1], {62}
    3984:	54080049 	strpl	r0, [r8], #-73
    3988:	01080049 	tsteq	r8, r9, asr #32
    398c:	0004c55d 	andeq	ip, r4, sp, asr r5
    3990:	08861d00 	stmeq	r6, {r8, sl, fp, ip}
    3994:	3d010000 	stccc	0, cr0, [r1]
    3998:	00005e01 	andeq	r5, r0, r1, lsl #28
    399c:	00151900 	andseq	r1, r5, r0, lsl #18
    39a0:	011b0000 	tsteq	fp, r0
    39a4:	0000183e 	andeq	r1, r0, lr, lsr r8
    39a8:	01014e01 	tsteq	r1, r1, lsl #28
    39ac:	0000004c 	andeq	r0, r0, ip, asr #32
    39b0:	08004954 	stmdaeq	r0, {r2, r4, r6, r8, fp, lr}
    39b4:	08004964 	stmdaeq	r0, {r2, r5, r6, r8, fp, lr}
    39b8:	011c5d01 	tsteq	ip, r1, lsl #26
    39bc:	00001aed 	andeq	r1, r0, sp, ror #21
    39c0:	01015b01 	tsteq	r1, r1, lsl #22
    39c4:	0000008e 	andeq	r0, r0, lr, lsl #1
    39c8:	08004964 	stmdaeq	r0, {r2, r5, r6, r8, fp, lr}
    39cc:	08004988 	stmdaeq	r0, {r3, r7, r8, fp, lr}
    39d0:	05245d01 	streq	r5, [r4, #-3329]!
    39d4:	861d0000 	ldrhi	r0, [sp], -r0
    39d8:	01000008 	tsteq	r0, r8
    39dc:	005e015a 	subseq	r0, lr, sl, asr r1
    39e0:	152c0000 	strne	r0, [ip]!
    39e4:	c41e0000 	ldrgt	r0, [lr]
    39e8:	0100001a 	tsteq	r0, sl, lsl r0
    39ec:	008e015c 	addeq	r0, lr, ip, asr r1
    39f0:	741f0000 	ldrvc	r0, [pc], #0	; 39f8 <__Stack_Size+0x35f8>
    39f4:	0100706d 	tsteq	r0, sp, rrx
    39f8:	003a015d 	eorseq	r0, sl, sp, asr r1
    39fc:	52010000 	andpl	r0, r1, #0	; 0x0
    3a00:	09011b00 	stmdbeq	r1, {r8, r9, fp, ip}
    3a04:	01000018 	tsteq	r0, r8, lsl r0
    3a08:	3a010178 	bcc	43ff0 <__Stack_Size+0x43bf0>
    3a0c:	88000000 	stmdahi	r0, {}
    3a10:	94080049 	strls	r0, [r8], #-73
    3a14:	01080049 	tsteq	r8, r9, asr #32
    3a18:	1a01205d 	bne	4bb94 <__Stack_Size+0x4b794>
    3a1c:	01000019 	tsteq	r0, r9, lsl r0
    3a20:	9401018a 	strls	r0, [r1], #-394
    3a24:	a8080049 	stmdage	r8, {r0, r3, r6}
    3a28:	01080049 	tsteq	r8, r9, asr #32
    3a2c:	0005735d 	andeq	r7, r5, sp, asr r3
    3a30:	1ab72100 	bne	fedcbe38 <SCS_BASE+0x1edbde38>
    3a34:	89010000 	stmdbhi	r1, {}
    3a38:	00003a01 	andeq	r3, r0, r1, lsl #20
    3a3c:	1d500100 	ldfnee	f0, [r0]
    3a40:	00000f06 	andeq	r0, r0, r6, lsl #30
    3a44:	3a018901 	bcc	65e50 <__Stack_Size+0x65a50>
    3a48:	3f000000 	svccc	0x00000000
    3a4c:	00000015 	andeq	r0, r0, r5, lsl r0
    3a50:	17860122 	strne	r0, [r6, r2, lsr #2]
    3a54:	9a010000 	bls	43a5c <__Stack_Size+0x4365c>
    3a58:	49a80101 	stmibmi	r8!, {r0, r8}
    3a5c:	49b80800 	ldmibmi	r8!, {fp}
    3a60:	5d010800 	stcpl	8, cr0, [r1]
    3a64:	18770122 	ldmdane	r7!, {r1, r5, r8}^
    3a68:	a6010000 	strge	r0, [r1], -r0
    3a6c:	49b80101 	ldmibmi	r8!, {r0, r8}
    3a70:	49c80800 	stmibmi	r8, {fp}^
    3a74:	5d010800 	stcpl	8, cr0, [r1]
    3a78:	197e0120 	ldmdbne	lr!, {r5, r8}^
    3a7c:	b9010000 	stmdblt	r1, {}
    3a80:	49c80101 	stmibmi	r8, {r0, r8}^
    3a84:	49e40800 	stmibmi	r4!, {fp}^
    3a88:	5d010800 	stcpl	8, cr0, [r1]
    3a8c:	000005d0 	ldrdeq	r0, [r0], -r0
    3a90:	001ae021 	andseq	lr, sl, r1, lsr #32
    3a94:	01b80100 	undefined instruction 0x01b80100
    3a98:	0000005e 	andeq	r0, r0, lr, asr r0
    3a9c:	fc215001 	stc2	0, cr5, [r1], #-4
    3aa0:	0100000d 	tsteq	r0, sp
    3aa4:	00ae01b8 	strheq	r0, [lr], r8
    3aa8:	51010000 	tstpl	r1, r0
    3aac:	65012000 	strvs	r2, [r1]
    3ab0:	01000019 	tsteq	r0, r9, lsl r0
    3ab4:	e40101d7 	str	r0, [r1], #-471
    3ab8:	0c080049 	stceq	0, cr0, [r8], {73}
    3abc:	0108004a 	tsteq	r8, sl, asr #32
    3ac0:	0006155d 	andeq	r1, r6, sp, asr r5
    3ac4:	185b1d00 	ldmdane	fp, {r8, sl, fp, ip}^
    3ac8:	d6010000 	strle	r0, [r1], -r0
    3acc:	00003a01 	andeq	r3, r0, r1, lsl #20
    3ad0:	00155200 	andseq	r5, r5, r0, lsl #4
    3ad4:	0dfc2100 	ldfeqe	f2, [ip]
    3ad8:	d6010000 	strle	r0, [r1], -r0
    3adc:	0000ae01 	andeq	sl, r0, r1, lsl #28
    3ae0:	23510100 	cmpcs	r1, #0	; 0x0
    3ae4:	00000e9c 	muleq	r0, ip, lr
    3ae8:	3a01d801 	bcc	79af4 <__Stack_Size+0x796f4>
    3aec:	01000000 	tsteq	r0, r0
    3af0:	01240050 	qsubeq	r0, r0, r4
    3af4:	000017c5 	andeq	r1, r0, r5, asr #15
    3af8:	01020001 	tsteq	r2, r1
    3afc:	08004a0c 	stmdaeq	r0, {r2, r3, r9, fp, lr}
    3b00:	08004a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, lr}
    3b04:	00001565 	andeq	r1, r0, r5, ror #10
    3b08:	00000698 	muleq	r0, r8, r6
    3b0c:	00185b1d 	andseq	r5, r8, sp, lsl fp
    3b10:	01fe0100 	mvnseq	r0, r0, lsl #2
    3b14:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b18:	00001584 	andeq	r1, r0, r4, lsl #11
    3b1c:	001a591d 	andseq	r5, sl, sp, lsl r9
    3b20:	01fe0100 	mvnseq	r0, r0, lsl #2
    3b24:	0000005e 	andeq	r0, r0, lr, asr r0
    3b28:	00001597 	muleq	r0, r7, r5
    3b2c:	00175d1d 	andseq	r5, r7, sp, lsl sp
    3b30:	01ff0100 	mvnseq	r0, r0, lsl #2
    3b34:	0000005e 	andeq	r0, r0, lr, asr r0
    3b38:	000015aa 	andeq	r1, r0, sl, lsr #11
    3b3c:	00168925 	andseq	r8, r6, r5, lsr #18
    3b40:	02010100 	andeq	r0, r1, #0	; 0x0
    3b44:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b48:	000015bd 	strheq	r1, [r0], -sp
    3b4c:	0019ff1e 	andseq	pc, r9, lr, lsl pc
    3b50:	02010100 	andeq	r0, r1, #0	; 0x0
    3b54:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b58:	001ad41e 	andseq	sp, sl, lr, lsl r4
    3b5c:	02010100 	andeq	r0, r1, #0	; 0x0
    3b60:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b64:	0019a725 	andseq	sl, r9, r5, lsr #14
    3b68:	02020100 	andeq	r0, r2, #0	; 0x0
    3b6c:	0000003a 	andeq	r0, r0, sl, lsr r0
    3b70:	000015d0 	ldrdeq	r1, [r0], -r0
    3b74:	04011c00 	streq	r1, [r1], #-3072
    3b78:	0100001a 	tsteq	r0, sl, lsl r0
    3b7c:	8e010229 	cdphi	2, 0, cr0, cr1, cr9, {1}
    3b80:	64000000 	strvs	r0, [r0]
    3b84:	8408004a 	strhi	r0, [r8], #-74
    3b88:	0108004a 	tsteq	r8, sl, asr #32
    3b8c:	0006ed5d 	andeq	lr, r6, sp, asr sp
    3b90:	185b1d00 	ldmdane	fp, {r8, sl, fp, ip}^
    3b94:	28010000 	stmdacs	r1, {}
    3b98:	00003a02 	andeq	r3, r0, r2, lsl #20
    3b9c:	0015f900 	andseq	pc, r5, r0, lsl #18
    3ba0:	0fe91e00 	svceq	0x00e91e00
    3ba4:	2a010000 	bcs	43bac <__Stack_Size+0x437ac>
    3ba8:	00008e02 	andeq	r8, r0, r2, lsl #28
    3bac:	6d742600 	ldclvs	6, cr2, [r4]
    3bb0:	2b010070 	blcs	43d78 <__Stack_Size+0x43978>
    3bb4:	00003a02 	andeq	r3, r0, r2, lsl #20
    3bb8:	18e82500 	stmiane	r8!, {r8, sl, sp}^
    3bbc:	2b010000 	blcs	43bc4 <__Stack_Size+0x437c4>
    3bc0:	00003a02 	andeq	r3, r0, r2, lsl #20
    3bc4:	00160c00 	andseq	r0, r6, r0, lsl #24
    3bc8:	01200000 	teqeq	r0, r0
    3bcc:	000018f4 	strdeq	r1, [r0], -r4
    3bd0:	01024f01 	tsteq	r2, r1, lsl #30
    3bd4:	08004a84 	stmdaeq	r0, {r2, r7, r9, fp, lr}
    3bd8:	08004a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, lr}
    3bdc:	07225d01 	streq	r5, [r2, -r1, lsl #26]!
    3be0:	5b1d0000 	blpl	743be8 <__Stack_Size+0x7437e8>
    3be4:	01000018 	tsteq	r0, r8, lsl r0
    3be8:	003a024e 	eorseq	r0, sl, lr, asr #4
    3bec:	162a0000 	strtne	r0, [sl], -r0
    3bf0:	74260000 	strtvc	r0, [r6]
    3bf4:	0100706d 	tsteq	r0, sp, rrx
    3bf8:	003a0250 	eorseq	r0, sl, r0, asr r2
    3bfc:	20000000 	andcs	r0, r0, r0
    3c00:	001a2a01 	andseq	r2, sl, r1, lsl #20
    3c04:	02670100 	rsbeq	r0, r7, #0	; 0x0
    3c08:	004a9c01 	subeq	r9, sl, r1, lsl #24
    3c0c:	004ab408 	subeq	fp, sl, r8, lsl #8
    3c10:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    3c14:	1d000007 	stcne	0, cr0, [r0, #-28]
    3c18:	0000185b 	andeq	r1, r0, fp, asr r8
    3c1c:	3a026601 	bcc	9d428 <__Stack_Size+0x9d028>
    3c20:	3d000000 	stccc	0, cr0, [r0]
    3c24:	26000016 	undefined
    3c28:	00706d74 	rsbseq	r6, r0, r4, ror sp
    3c2c:	3a026801 	bcc	9dc38 <__Stack_Size+0x9d838>
    3c30:	00000000 	andeq	r0, r0, r0
    3c34:	188e011c 	stmne	lr, {r2, r3, r4, r8}
    3c38:	85010000 	strhi	r0, [r1]
    3c3c:	008e0102 	addeq	r0, lr, r2, lsl #2
    3c40:	4ab40000 	bmi	fed03c48 <SCS_BASE+0x1ecf5c48>
    3c44:	4ad40800 	bmi	ff505c4c <SCS_BASE+0x1f4f7c4c>
    3c48:	5d010800 	stcpl	8, cr0, [r1]
    3c4c:	000007aa 	andeq	r0, r0, sl, lsr #15
    3c50:	00185b1d 	andseq	r5, r8, sp, lsl fp
    3c54:	02840100 	addeq	r0, r4, #0	; 0x0
    3c58:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c5c:	00001650 	andeq	r1, r0, r0, asr r6
    3c60:	000fe91e 	andeq	lr, pc, lr, lsl r9
    3c64:	02860100 	addeq	r0, r6, #0	; 0x0
    3c68:	0000008e 	andeq	r0, r0, lr, lsl #1
    3c6c:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3c70:	02880100 	addeq	r0, r8, #0	; 0x0
    3c74:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c78:	0018e823 	andseq	lr, r8, r3, lsr #16
    3c7c:	02880100 	addeq	r0, r8, #0	; 0x0
    3c80:	0000003a 	andeq	r0, r0, sl, lsr r0
    3c84:	1c005301 	stcne	3, cr5, [r0], {1}
    3c88:	0019e301 	andseq	lr, r9, r1, lsl #6
    3c8c:	02ad0100 	adceq	r0, sp, #0	; 0x0
    3c90:	00003a01 	andeq	r3, r0, r1, lsl #20
    3c94:	004ad400 	subeq	sp, sl, r0, lsl #8
    3c98:	004b1808 	subeq	r1, fp, r8, lsl #16
    3c9c:	075d0108 	ldrbeq	r0, [sp, -r8, lsl #2]
    3ca0:	1d000008 	stcne	0, cr0, [r0, #-32]
    3ca4:	0000185b 	andeq	r1, r0, fp, asr r8
    3ca8:	3a02ac01 	bcc	aecb4 <__Stack_Size+0xae8b4>
    3cac:	63000000 	movwvs	r0, #0	; 0x0
    3cb0:	25000016 	strcs	r0, [r0, #-22]
    3cb4:	00001a4c 	andeq	r1, r0, ip, asr #20
    3cb8:	3a02ae01 	bcc	af4c4 <__Stack_Size+0xaf0c4>
    3cbc:	8c000000 	stchi	0, cr0, [r0], {0}
    3cc0:	25000016 	strcs	r0, [r0, #-22]
    3cc4:	00000e9c 	muleq	r0, ip, lr
    3cc8:	3a02af01 	bcc	af8d4 <__Stack_Size+0xaf4d4>
    3ccc:	b5000000 	strlt	r0, [r0]
    3cd0:	25000016 	strcs	r0, [r0, #-22]
    3cd4:	000018e8 	andeq	r1, r0, r8, ror #17
    3cd8:	3a02af01 	bcc	af8e4 <__Stack_Size+0xaf4e4>
    3cdc:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    3ce0:	00000016 	andeq	r0, r0, r6, lsl r0
    3ce4:	1748011c 	smlaldne	r0, r8, ip, r1
    3ce8:	db010000 	blle	43cf0 <__Stack_Size+0x438f0>
    3cec:	003a0102 	eorseq	r0, sl, r2, lsl #2
    3cf0:	4b180000 	blmi	603cf8 <__Stack_Size+0x6038f8>
    3cf4:	4b2c0800 	blmi	b05cfc <__Stack_Size+0xb058fc>
    3cf8:	5d010800 	stcpl	8, cr0, [r1]
    3cfc:	00000850 	andeq	r0, r0, r0, asr r8
    3d00:	00185b1d 	andseq	r5, r8, sp, lsl fp
    3d04:	02da0100 	sbcseq	r0, sl, #0	; 0x0
    3d08:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d0c:	000016fc 	strdeq	r1, [r0], -ip
    3d10:	0017b825 	andseq	fp, r7, r5, lsr #16
    3d14:	02dc0100 	sbcseq	r0, ip, #0	; 0x0
    3d18:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d1c:	0000170f 	andeq	r1, r0, pc, lsl #14
    3d20:	706d7426 	rsbvc	r7, sp, r6, lsr #8
    3d24:	02dd0100 	sbcseq	r0, sp, #0	; 0x0
    3d28:	0000003a 	andeq	r0, r0, sl, lsr r0
    3d2c:	48012700 	stmdami	r1, {r8, r9, sl, sp}
    3d30:	01000019 	tsteq	r0, r9, lsl r0
    3d34:	003a01fa 	ldrshteq	r0, [sl], -sl
    3d38:	4b2c0000 	blmi	b03d40 <__Stack_Size+0xb03940>
    3d3c:	4b380800 	blmi	e05d44 <__Stack_Size+0xe05944>
    3d40:	17220800 	strne	r0, [r2, -r0, lsl #16]!
    3d44:	01170000 	tsteq	r7, r0
    3d48:	000018b3 	strheq	r1, [r0], -r3
    3d4c:	3801eb01 	stmdacc	r1, {r0, r8, r9, fp, sp, lr, pc}
    3d50:	4608004b 	strmi	r0, [r8], -fp, asr #32
    3d54:	4d08004b 	stcmi	0, cr0, [r8, #-300]
    3d58:	92000017 	andls	r0, r0, #23	; 0x17
    3d5c:	16000008 	strne	r0, [r0], -r8
    3d60:	00001aab 	andeq	r1, r0, fp, lsr #21
    3d64:	003aea01 	eorseq	lr, sl, r1, lsl #20
    3d68:	17780000 	ldrbne	r0, [r8, -r0]!
    3d6c:	28000000 	stmdacs	r0, {}
    3d70:	00182a01 	andseq	r2, r8, r1, lsl #20
    3d74:	01dd0100 	bicseq	r0, sp, r0, lsl #2
    3d78:	08004b48 	stmdaeq	r0, {r3, r6, r8, r9, fp, lr}
    3d7c:	08004b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, lr}
    3d80:	0000178b 	andeq	r1, r0, fp, lsl #15
    3d84:	19c70128 	stmibne	r7, {r3, r5, r8}^
    3d88:	d1010000 	tstle	r1, r0
    3d8c:	004b5401 	subeq	r5, fp, r1, lsl #8
    3d90:	004b6008 	subeq	r6, fp, r8
    3d94:	0017b608 	andseq	fp, r7, r8, lsl #12
    3d98:	a6012800 	strge	r2, [r1], -r0, lsl #16
    3d9c:	01000017 	tsteq	r0, r7, lsl r0
    3da0:	4b6001c5 	blmi	18044bc <__Stack_Size+0x18040bc>
    3da4:	4b6c0800 	blmi	1b05dac <__Stack_Size+0x1b059ac>
    3da8:	17e10800 	strbne	r0, [r1, r0, lsl #16]!
    3dac:	01280000 	teqeq	r8, r0
    3db0:	00001776 	andeq	r1, r0, r6, ror r7
    3db4:	6c01b901 	stcvs	9, cr11, [r1], {1}
    3db8:	7808004b 	stmdavc	r8, {r0, r1, r3, r6}
    3dbc:	0c08004b 	stceq	0, cr0, [r8], {75}
    3dc0:	00000018 	andeq	r0, r0, r8, lsl r0
    3dc4:	00000243 	andeq	r0, r0, r3, asr #4
    3dc8:	0f990002 	svceq	0x00990002
    3dcc:	01040000 	tsteq	r4, r0
    3dd0:	00000000 	andeq	r0, r0, r0
    3dd4:	001ba201 	andseq	sl, fp, r1, lsl #4
    3dd8:	00004400 	andeq	r4, r0, r0, lsl #8
    3ddc:	004b7800 	subeq	r7, fp, r0, lsl #16
    3de0:	004c5808 	subeq	r5, ip, r8, lsl #16
    3de4:	000efb08 	andeq	pc, lr, r8, lsl #22
    3de8:	05040200 	streq	r0, [r4, #-512]
    3dec:	00002fae 	andeq	r2, r0, lr, lsr #31
    3df0:	3a050202 	bcc	144600 <__Stack_Size+0x144200>
    3df4:	02000000 	andeq	r0, r0, #0	; 0x0
    3df8:	01000601 	tsteq	r0, r1, lsl #12
    3dfc:	75030000 	strvc	r0, [r3]
    3e00:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    3e04:	00004527 	andeq	r4, r0, r7, lsr #10
    3e08:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3e0c:	00003028 	andeq	r3, r0, r8, lsr #32
    3e10:	7a070202 	bvc	1c4620 <__Stack_Size+0x1c4220>
    3e14:	03000001 	movweq	r0, #1	; 0x1
    3e18:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    3e1c:	00005d29 	andeq	r5, r0, r9, lsr #26
    3e20:	08010200 	stmdaeq	r1, {r9}
    3e24:	000000fe 	strdeq	r0, [r0], -lr
    3e28:	00004504 	andeq	r4, r0, r4, lsl #10
    3e2c:	02010500 	andeq	r0, r1, #0	; 0x0
    3e30:	00007e39 	andeq	r7, r0, r9, lsr lr
    3e34:	154e0600 	strbne	r0, [lr, #-1536]
    3e38:	07000000 	streq	r0, [r0, -r0]
    3e3c:	00544553 	subseq	r4, r4, r3, asr r5
    3e40:	93080001 	movwls	r0, #32769	; 0x8001
    3e44:	0200001e 	andeq	r0, r0, #30	; 0x1e
    3e48:	00006939 	andeq	r6, r0, r9, lsr r9
    3e4c:	02010500 	andeq	r0, r1, #0	; 0x0
    3e50:	00009e3b 	andeq	r9, r0, fp, lsr lr
    3e54:	07750600 	ldrbeq	r0, [r5, -r0, lsl #12]!
    3e58:	06000000 	streq	r0, [r0], -r0
    3e5c:	00000795 	muleq	r0, r5, r7
    3e60:	f7080001 	undefined instruction 0xf7080001
    3e64:	02000008 	andeq	r0, r0, #8	; 0x8
    3e68:	0000893b 	andeq	r8, r0, fp, lsr r9
    3e6c:	07040900 	streq	r0, [r4, -r0, lsl #18]
    3e70:	a403080a 	strge	r0, [r3], #-2058
    3e74:	0000d301 	andeq	sp, r0, r1, lsl #6
    3e78:	52430b00 	subpl	r0, r3, #0	; 0x0
    3e7c:	01a50300 	undefined instruction 0x01a50300
    3e80:	00000064 	andeq	r0, r0, r4, rrx
    3e84:	0b002302 	bleq	ca94 <__Stack_Size+0xc694>
    3e88:	00525343 	subseq	r5, r2, r3, asr #6
    3e8c:	6401a603 	strvs	sl, [r1], #-1539
    3e90:	02000000 	andeq	r0, r0, #0	; 0x0
    3e94:	0c000423 	cfstrseq	mvf0, [r0], {35}
    3e98:	001c0901 	andseq	r0, ip, r1, lsl #18
    3e9c:	01520100 	cmpeq	r2, r0, lsl #2
    3ea0:	08004b78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, lr}
    3ea4:	08004b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, lr}
    3ea8:	00f85d01 	rscseq	r5, r8, r1, lsl #26
    3eac:	fc0d0000 	stc2	0, cr0, [sp], {0}
    3eb0:	0100000d 	tsteq	r0, sp
    3eb4:	00009e51 	andeq	r9, r0, r1, asr lr
    3eb8:	00500100 	subseq	r0, r0, r0, lsl #2
    3ebc:	1b97010c 	blne	fe5c42f4 <SCS_BASE+0x1e5b62f4>
    3ec0:	62010000 	andvs	r0, r1, #0	; 0x0
    3ec4:	004b8401 	subeq	r8, fp, r1, lsl #8
    3ec8:	004b9008 	subeq	r9, fp, r8
    3ecc:	1d5d0108 	ldfnee	f0, [sp, #-32]
    3ed0:	0d000001 	stceq	0, cr0, [r0, #-4]
    3ed4:	00000dfc 	strdeq	r0, [r0], -ip
    3ed8:	009e6101 	addseq	r6, lr, r1, lsl #2
    3edc:	50010000 	andpl	r0, r1, r0
    3ee0:	d6010c00 	strle	r0, [r1], -r0, lsl #24
    3ee4:	0100001b 	tsteq	r0, fp, lsl r0
    3ee8:	4b90017b 	blmi	fe4044dc <SCS_BASE+0x1e3f64dc>
    3eec:	4ba40800 	blmi	fe905ef4 <SCS_BASE+0x1e8f7ef4>
    3ef0:	5d010800 	stcpl	8, cr0, [r1]
    3ef4:	00000153 	andeq	r0, r0, r3, asr r1
    3ef8:	001b810e 	andseq	r8, fp, lr, lsl #2
    3efc:	3a7a0100 	bcc	1e84304 <__Stack_Size+0x1e83f04>
    3f00:	37000000 	strcc	r0, [r0, -r0]
    3f04:	0f000018 	svceq	0x00000018
    3f08:	00000e9c 	muleq	r0, ip, lr
    3f0c:	003a7c01 	eorseq	r7, sl, r1, lsl #24
    3f10:	184a0000 	stmdane	sl, {}^
    3f14:	0c000000 	stceq	0, cr0, [r0], {0}
    3f18:	001c1d01 	andseq	r1, ip, r1, lsl #26
    3f1c:	01960100 	orrseq	r0, r6, r0, lsl #2
    3f20:	08004ba4 	stmdaeq	r0, {r2, r5, r7, r8, r9, fp, lr}
    3f24:	08004bb0 	stmdaeq	r0, {r4, r5, r7, r8, r9, fp, lr}
    3f28:	01785d01 	cmneq	r8, r1, lsl #26
    3f2c:	fc0d0000 	stc2	0, cr0, [sp], {0}
    3f30:	0100000d 	tsteq	r0, sp
    3f34:	00009e95 	muleq	r0, r5, lr
    3f38:	00500100 	subseq	r0, r0, r0, lsl #2
    3f3c:	1be90110 	blne	ffa44384 <SCS_BASE+0x1fa36384>
    3f40:	f3010000 	vhadd.u8	d0, d1, d0
    3f44:	00007e01 	andeq	r7, r0, r1, lsl #28
    3f48:	004bb000 	subeq	fp, fp, r0
    3f4c:	004bc408 	subeq	ip, fp, r8, lsl #8
    3f50:	ae5d0108 	rdfgee	f0, f5, #0.0
    3f54:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    3f58:	00001b8e 	andeq	r1, r0, lr, lsl #23
    3f5c:	003af201 	eorseq	pc, sl, r1, lsl #4
    3f60:	18680000 	stmdane	r8!, {}^
    3f64:	e9110000 	ldmdb	r1, {}
    3f68:	0100000f 	tsteq	r0, pc
    3f6c:	00007ef4 	strdeq	r7, [r0], -r4
    3f70:	01120000 	tsteq	r2, r0
    3f74:	00001b5a 	andeq	r1, r0, sl, asr fp
    3f78:	01011101 	tsteq	r1, r1, lsl #2
    3f7c:	08004bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, lr}
    3f80:	08004bd4 	stmdaeq	r0, {r2, r4, r6, r7, r8, r9, fp, lr}
    3f84:	01d55d01 	bicseq	r5, r5, r1, lsl #26
    3f88:	8e130000 	wxorhi	wr0, wr3, wr0
    3f8c:	0100001b 	tsteq	r0, fp, lsl r0
    3f90:	003a0110 	eorseq	r0, sl, r0, lsl r1
    3f94:	50010000 	andpl	r0, r1, r0
    3f98:	45011400 	strmi	r1, [r1, #-1024]
    3f9c:	0100001b 	tsteq	r0, fp, lsl r0
    3fa0:	4bd401d9 	blmi	ff50470c <SCS_BASE+0x1f4f670c>
    3fa4:	4c080800 	stcmi	8, cr0, [r8], {0}
    3fa8:	187b0800 	ldmdane	fp!, {fp}^
    3fac:	01150000 	tsteq	r5, r0
    3fb0:	00001bc4 	andeq	r1, r0, r4, asr #23
    3fb4:	0801ae01 	stmdaeq	r1, {r0, r9, sl, fp, sp, pc}
    3fb8:	4008004c 	andmi	r0, r8, ip, asr #32
    3fbc:	a608004c 	strge	r0, [r8], -ip, asr #32
    3fc0:	31000018 	tstcc	r0, r8, lsl r0
    3fc4:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    3fc8:	00001b73 	andeq	r1, r0, r3, ror fp
    3fcc:	003aad01 	eorseq	sl, sl, r1, lsl #26
    3fd0:	18d10000 	ldmne	r1, {}^
    3fd4:	fb0e0000 	blx	383fde <__Stack_Size+0x383bde>
    3fd8:	0100001b 	tsteq	r0, fp, lsl r0
    3fdc:	000053ad 	andeq	r5, r0, sp, lsr #7
    3fe0:	0018e400 	andseq	lr, r8, r0, lsl #8
    3fe4:	0e9c0f00 	cdpeq	15, 9, cr0, cr12, cr0, {0}
    3fe8:	af010000 	svcge	0x00010000
    3fec:	0000003a 	andeq	r0, r0, sl, lsr r0
    3ff0:	00001902 	andeq	r1, r0, r2, lsl #18
    3ff4:	68011400 	stmdavs	r1, {sl, ip}
    3ff8:	0100001b 	tsteq	r0, fp, lsl r0
    3ffc:	4c400144 	stfmie	f0, [r0], {68}
    4000:	4c580800 	mrrcmi	8, 0, r0, r8, cr0
    4004:	192b0800 	stmdbne	fp!, {fp}
    4008:	b9000000 	stmdblt	r0, {}
    400c:	02000008 	andeq	r0, r0, #8	; 0x8
    4010:	0010d900 	andseq	sp, r0, r0, lsl #18
    4014:	00010400 	andeq	r0, r1, r0, lsl #8
    4018:	01000000 	tsteq	r0, r0
    401c:	00001f9b 	muleq	r0, fp, pc
    4020:	00000044 	andeq	r0, r0, r4, asr #32
    4024:	08004c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, lr}
    4028:	08004ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    402c:	00000fd1 	ldrdeq	r0, [r0], -r1
    4030:	ae050402 	cdpge	4, 0, cr0, cr5, cr2, {0}
    4034:	0200002f 	andeq	r0, r0, #47	; 0x2f
    4038:	003a0502 	eorseq	r0, sl, r2, lsl #10
    403c:	01020000 	tsteq	r2, r0
    4040:	00010006 	andeq	r0, r1, r6
    4044:	33750300 	cmncc	r5, #0	; 0x0
    4048:	27020032 	smladxcs	r2, r2, r0, r0
    404c:	00000045 	andeq	r0, r0, r5, asr #32
    4050:	28070402 	stmdacs	r7, {r1, sl}
    4054:	02000030 	andeq	r0, r0, #48	; 0x30
    4058:	017a0702 	cmneq	sl, r2, lsl #14
    405c:	75030000 	strvc	r0, [r3]
    4060:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4064:	0000005d 	andeq	r0, r0, sp, asr r0
    4068:	fe080102 	cdp2	1, 0, cr0, cr8, cr2, {0}
    406c:	04000000 	streq	r0, [r0]
    4070:	00000045 	andeq	r0, r0, r5, asr #32
    4074:	39020105 	stmdbcc	r2, {r0, r2, r8}
    4078:	0000007e 	andeq	r0, r0, lr, ror r0
    407c:	00154e06 	andseq	r4, r5, r6, lsl #28
    4080:	53070000 	movwpl	r0, #28672	; 0x7000
    4084:	01005445 	tsteq	r0, r5, asr #8
    4088:	1e930800 	cdpne	8, 9, cr0, cr3, cr0, {0}
    408c:	39020000 	stmdbcc	r2, {}
    4090:	00000069 	andeq	r0, r0, r9, rrx
    4094:	001c8d08 	andseq	r8, ip, r8, lsl #26
    4098:	69390200 	ldmdbvs	r9!, {r9}
    409c:	05000000 	streq	r0, [r0]
    40a0:	a93b0201 	ldmdbge	fp!, {r0, r9}
    40a4:	06000000 	streq	r0, [r0], -r0
    40a8:	00000775 	andeq	r0, r0, r5, ror r7
    40ac:	07950600 	ldreq	r0, [r5, r0, lsl #12]
    40b0:	00010000 	andeq	r0, r1, r0
    40b4:	0008f708 	andeq	pc, r8, r8, lsl #14
    40b8:	943b0200 	ldrtls	r0, [fp], #-512
    40bc:	05000000 	streq	r0, [r0]
    40c0:	c93e0201 	ldmdbgt	lr!, {r0, r9}
    40c4:	06000000 	streq	r0, [r0], -r0
    40c8:	000007de 	ldrdeq	r0, [r0], -lr
    40cc:	078d0600 	streq	r0, [sp, r0, lsl #12]
    40d0:	00010000 	andeq	r0, r1, r0
    40d4:	0007ad08 	andeq	sl, r7, r8, lsl #26
    40d8:	b43e0200 	ldrtlt	r0, [lr], #-512
    40dc:	09000000 	stmdbeq	r0, {}
    40e0:	280a0704 	stmdacs	sl, {r2, r8, r9, sl}
    40e4:	7601ab03 	strvc	sl, [r1], -r3, lsl #22
    40e8:	0b000001 	bleq	40f4 <__Stack_Size+0x3cf4>
    40ec:	03005243 	movweq	r5, #579	; 0x243
    40f0:	006401ac 	rsbeq	r0, r4, ip, lsr #3
    40f4:	23020000 	movwcs	r0, #8192	; 0x2000
    40f8:	1cf20c00 	ldclne	12, cr0, [r2]
    40fc:	ad030000 	stcge	0, cr0, [r3]
    4100:	00006401 	andeq	r6, r0, r1, lsl #8
    4104:	04230200 	strteq	r0, [r3], #-512
    4108:	5249430b 	subpl	r4, r9, #738197504	; 0x2c000000
    410c:	01ae0300 	undefined instruction 0x01ae0300
    4110:	00000064 	andeq	r0, r0, r4, rrx
    4114:	0c082302 	stceq	3, cr2, [r8], {2}
    4118:	00001db1 	strheq	r1, [r0], -r1
    411c:	6401af03 	strvs	sl, [r1], #-3843
    4120:	02000000 	andeq	r0, r0, #0	; 0x0
    4124:	2e0c0c23 	cdpcs	12, 0, cr0, cr12, cr3, {1}
    4128:	0300001c 	movweq	r0, #28	; 0x1c
    412c:	006401b0 	strhteq	r0, [r4], #-16
    4130:	23020000 	movwcs	r0, #8192	; 0x2000
    4134:	1dd30c10 	ldclne	12, cr0, [r3, #64]
    4138:	b1030000 	tstlt	r3, r0
    413c:	00006401 	andeq	r6, r0, r1, lsl #8
    4140:	14230200 	strtne	r0, [r3], #-512
    4144:	001e0b0c 	andseq	r0, lr, ip, lsl #22
    4148:	01b20300 	undefined instruction 0x01b20300
    414c:	00000064 	andeq	r0, r0, r4, rrx
    4150:	0c182302 	ldceq	3, cr2, [r8], {2}
    4154:	00001d06 	andeq	r1, r0, r6, lsl #26
    4158:	6401b303 	strvs	fp, [r1], #-771
    415c:	02000000 	andeq	r0, r0, #0	; 0x0
    4160:	960c1c23 	strls	r1, [ip], -r3, lsr #24
    4164:	0300001c 	movweq	r0, #28	; 0x1c
    4168:	006401b4 	strhteq	r0, [r4], #-20
    416c:	23020000 	movwcs	r0, #8192	; 0x2000
    4170:	53430b20 	movtpl	r0, #15136	; 0x3b20
    4174:	b5030052 	strlt	r0, [r3, #-82]
    4178:	00006401 	andeq	r6, r0, r1, lsl #8
    417c:	24230200 	strtcs	r0, [r3], #-512
    4180:	04140d00 	ldreq	r0, [r4], #-3328
    4184:	0001c51a 	andeq	ip, r1, sl, lsl r5
    4188:	1ef10e00 	cdpne	14, 15, cr0, cr1, cr0, {0}
    418c:	1b040000 	blne	104194 <__Stack_Size+0x103d94>
    4190:	0000003a 	andeq	r0, r0, sl, lsr r0
    4194:	0e002302 	cdpeq	3, 0, cr2, cr0, cr2, {0}
    4198:	00001cf7 	strdeq	r1, [r0], -r7
    419c:	003a1c04 	eorseq	r1, sl, r4, lsl #24
    41a0:	23020000 	movwcs	r0, #8192	; 0x2000
    41a4:	1f5a0e04 	svcne	0x005a0e04
    41a8:	1d040000 	stcne	0, cr0, [r4]
    41ac:	0000003a 	andeq	r0, r0, sl, lsr r0
    41b0:	0e082302 	cdpeq	3, 0, cr2, cr8, cr2, {0}
    41b4:	00001f0d 	andeq	r1, r0, sp, lsl #30
    41b8:	003a1e04 	eorseq	r1, sl, r4, lsl #28
    41bc:	23020000 	movwcs	r0, #8192	; 0x2000
    41c0:	1e530e0c 	cdpne	14, 5, cr0, cr3, cr12, {0}
    41c4:	1f040000 	svcne	0x00040000
    41c8:	0000003a 	andeq	r0, r0, sl, lsr r0
    41cc:	00102302 	andseq	r2, r0, r2, lsl #6
    41d0:	001cbf08 	andseq	fp, ip, r8, lsl #30
    41d4:	76200400 	strtvc	r0, [r0], -r0, lsl #8
    41d8:	0f000001 	svceq	0x00000001
    41dc:	001e8c01 	andseq	r8, lr, r1, lsl #24
    41e0:	03de0100 	bicseq	r0, lr, #0	; 0x0
    41e4:	00007e01 	andeq	r7, r0, r1, lsl #28
    41e8:	02140100 	andseq	r0, r4, #0	; 0x0
    41ec:	64100000 	ldrvs	r0, [r0]
    41f0:	0100001e 	tsteq	r0, lr, lsl r0
    41f4:	005303dd 	ldrsbeq	r0, [r3], #-61
    41f8:	74110000 	ldrvc	r0, [r1]
    41fc:	0100706d 	tsteq	r0, sp, rrx
    4200:	003a03df 	ldrsbteq	r0, [sl], -pc
    4204:	ea120000 	b	48420c <__Stack_Size+0x483e0c>
    4208:	0100001d 	tsteq	r0, sp, lsl r0
    420c:	003a03e0 	eorseq	r0, sl, r0, ror #7
    4210:	e9120000 	ldmdb	r2, {}
    4214:	0100000f 	tsteq	r0, pc
    4218:	007e03e1 	rsbseq	r0, lr, r1, ror #7
    421c:	13000000 	movwne	r0, #0	; 0x0
    4220:	001d2201 	andseq	r2, sp, r1, lsl #4
    4224:	017d0100 	cmneq	sp, r0, lsl #2
    4228:	08004c58 	stmdaeq	r0, {r3, r4, r6, sl, fp, lr}
    422c:	08004c98 	stmdaeq	r0, {r3, r4, r7, sl, fp, lr}
    4230:	01145d01 	tsteq	r4, r1, lsl #26
    4234:	00001ee3 	andeq	r1, r0, r3, ror #29
    4238:	9801a001 	stmdals	r1, {r0, sp, pc}
    423c:	cc08004c 	stcgt	0, cr0, [r8], {76}
    4240:	0108004c 	tsteq	r8, ip, asr #32
    4244:	00024c5d 	andeq	r4, r2, sp, asr ip
    4248:	1f411500 	svcne	0x00411500
    424c:	9f010000 	svcls	0x00010000
    4250:	0000003a 	andeq	r0, r0, sl, lsr r0
    4254:	16005001 	strne	r5, [r0], -r1
    4258:	001d2d01 	andseq	r2, sp, r1, lsl #26
    425c:	01c70100 	biceq	r0, r7, r0, lsl #2
    4260:	000000c9 	andeq	r0, r0, r9, asr #1
    4264:	08004ccc 	stmdaeq	r0, {r2, r3, r6, r7, sl, fp, lr}
    4268:	08004cfc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, sl, fp, lr}
    426c:	0000194a 	andeq	r1, r0, sl, asr #18
    4270:	000002f1 	strdeq	r0, [r0], -r1
    4274:	001e1317 	andseq	r1, lr, r7, lsl r3
    4278:	64c80100 	strbvs	r0, [r8], #256
    427c:	69000000 	stmdbvs	r0, {}
    4280:	18000019 	stmdane	r0, {r0, r3, r4}
    4284:	00000e4a 	andeq	r0, r0, sl, asr #28
    4288:	00c9c901 	sbceq	ip, r9, r1, lsl #18
    428c:	d9180000 	ldmdble	r8, {}
    4290:	0100001e 	tsteq	r0, lr, lsl r0
    4294:	00007eca 	andeq	r7, r0, sl, asr #29
    4298:	01d01900 	bicseq	r1, r0, r0, lsl #18
    429c:	4cd00000 	ldclmi	0, cr0, [r0], {0}
    42a0:	00c80800 	sbceq	r0, r8, r0, lsl #16
    42a4:	cf010000 	svcgt	0x00010000
    42a8:	000002be 	strheq	r0, [r0], -lr
    42ac:	0001e31a 	andeq	lr, r1, sl, lsl r3
    42b0:	00e01b00 	rsceq	r1, r0, r0, lsl #22
    42b4:	ef1c0000 	svc	0x001c0000
    42b8:	1d000001 	stcne	0, cr0, [r0, #-4]
    42bc:	000001fb 	strdeq	r0, [r0], -fp
    42c0:	071c5201 	ldreq	r5, [ip, -r1, lsl #4]
    42c4:	00000002 	andeq	r0, r0, r2
    42c8:	01d01e00 	bicseq	r1, r0, r0, lsl #28
    42cc:	4cea0000 	stclmi	0, cr0, [sl]
    42d0:	4cf40800 	ldclmi	8, cr0, [r4]
    42d4:	d4010800 	strle	r0, [r1], #-2048
    42d8:	0001e31a 	andeq	lr, r1, sl, lsl r3
    42dc:	4cea1f00 	stclmi	15, cr1, [sl]
    42e0:	4cf40800 	ldclmi	8, cr0, [r4]
    42e4:	ef1c0800 	svc	0x001c0800
    42e8:	20000001 	andcs	r0, r0, r1
    42ec:	000001fb 	strdeq	r0, [r0], -fp
    42f0:	00001994 	muleq	r0, r4, r9
    42f4:	0002071c 	andeq	r0, r2, ip, lsl r7
    42f8:	00000000 	andeq	r0, r0, r0
    42fc:	1e350114 	mrcne	1, 1, r0, cr5, cr4, {0}
    4300:	ea010000 	b	44308 <__Stack_Size+0x43f08>
    4304:	004cfc01 	subeq	pc, ip, r1, lsl #24
    4308:	004d1008 	subeq	r1, sp, r8
    430c:	235d0108 	cmpcs	sp, #2	; 0x2
    4310:	15000003 	strne	r0, [r0, #-3]
    4314:	00001e3f 	andeq	r1, r0, pc, lsr lr
    4318:	0053e901 	subseq	lr, r3, r1, lsl #18
    431c:	50010000 	andpl	r0, r1, r0
    4320:	000e9c21 	andeq	r9, lr, r1, lsr #24
    4324:	3aeb0100 	bcc	ffac472c <SCS_BASE+0x1fab672c>
    4328:	01000000 	tsteq	r0, r0
    432c:	01220053 	qsubeq	r0, r3, r2
    4330:	00001ff5 	strdeq	r1, [r0], -r5
    4334:	01010701 	tsteq	r1, r1, lsl #14
    4338:	08004d10 	stmdaeq	r0, {r4, r8, sl, fp, lr}
    433c:	08004d1c 	stmdaeq	r0, {r2, r3, r4, r8, sl, fp, lr}
    4340:	034a5d01 	movteq	r5, #44289	; 0xad01
    4344:	fc230000 	stc2	0, cr0, [r3]
    4348:	0100000d 	tsteq	r0, sp
    434c:	00a90106 	adceq	r0, r9, r6, lsl #2
    4350:	50010000 	andpl	r0, r1, r0
    4354:	6b012200 	blvs	4cb5c <__Stack_Size+0x4c75c>
    4358:	0100001d 	tsteq	r0, sp, lsl r0
    435c:	1c010120 	stfnes	f0, [r1], {32}
    4360:	3008004d 	andcc	r0, r8, sp, asr #32
    4364:	0108004d 	tsteq	r8, sp, asr #32
    4368:	0003915d 	andeq	r9, r3, sp, asr r1
    436c:	1e6d2400 	cdpne	4, 6, cr2, cr13, cr0, {0}
    4370:	1f010000 	svcne	0x00010000
    4374:	00003a01 	andeq	r3, r0, r1, lsl #20
    4378:	0019a700 	andseq	sl, r9, r0, lsl #14
    437c:	1cd12300 	ldclne	3, cr2, [r1], {0}
    4380:	1f010000 	svcne	0x00010000
    4384:	00003a01 	andeq	r3, r0, r1, lsl #20
    4388:	25510100 	ldrbcs	r0, [r1, #-256]
    438c:	00000e9c 	muleq	r0, ip, lr
    4390:	3a012101 	bcc	4c79c <__Stack_Size+0x4c39c>
    4394:	ba000000 	blt	439c <__Stack_Size+0x3f9c>
    4398:	00000019 	andeq	r0, r0, r9, lsl r0
    439c:	1cb40122 	ldfnes	f0, [r4], #136
    43a0:	3d010000 	stccc	0, cr0, [r1]
    43a4:	4d300101 	ldfmis	f0, [r0, #-4]!
    43a8:	4d3c0800 	ldcmi	8, cr0, [ip]
    43ac:	5d010800 	stcpl	8, cr0, [r1]
    43b0:	000003b8 	strheq	r0, [r0], -r8
    43b4:	000dfc23 	andeq	pc, sp, r3, lsr #24
    43b8:	013c0100 	teqeq	ip, r0, lsl #2
    43bc:	000000a9 	andeq	r0, r0, r9, lsr #1
    43c0:	22005001 	andcs	r5, r0, #1	; 0x1
    43c4:	001e7b01 	andseq	r7, lr, r1, lsl #22
    43c8:	01500100 	cmpeq	r0, r0, lsl #2
    43cc:	004d3c01 	subeq	r3, sp, r1, lsl #24
    43d0:	004d5008 	subeq	r5, sp, r8
    43d4:	f15d0108 	undefined instruction 0xf15d0108
    43d8:	24000003 	strcs	r0, [r0], #-3
    43dc:	00001f49 	andeq	r1, r0, r9, asr #30
    43e0:	3a014f01 	bcc	57fec <__Stack_Size+0x57bec>
    43e4:	d8000000 	stmdale	r0, {}
    43e8:	25000019 	strcs	r0, [r0, #-25]
    43ec:	00000e9c 	muleq	r0, ip, lr
    43f0:	3a015101 	bcc	587fc <__Stack_Size+0x583fc>
    43f4:	eb000000 	bl	43fc <__Stack_Size+0x3ffc>
    43f8:	00000019 	andeq	r0, r0, r9, lsl r0
    43fc:	1d9d0126 	ldfnes	f0, [sp, #152]
    4400:	6e010000 	cdpvs	0, 0, cr0, cr1, cr0, {0}
    4404:	00530101 	subseq	r0, r3, r1, lsl #2
    4408:	4d500000 	ldclmi	0, cr0, [r0]
    440c:	4d600800 	stclmi	8, cr0, [r0]
    4410:	5d010800 	stcpl	8, cr0, [r1]
    4414:	1fe60122 	svcne	0x00e60122
    4418:	85010000 	strhi	r0, [r1]
    441c:	4d600101 	stfmie	f0, [r0, #-4]!
    4420:	4d740800 	ldclmi	8, cr0, [r4]
    4424:	5d010800 	stcpl	8, cr0, [r1]
    4428:	00000442 	andeq	r0, r0, r2, asr #8
    442c:	001ece24 	andseq	ip, lr, r4, lsr #28
    4430:	01840100 	orreq	r0, r4, r0, lsl #2
    4434:	0000003a 	andeq	r0, r0, sl, lsr r0
    4438:	00001a09 	andeq	r1, r0, r9, lsl #20
    443c:	000e9c25 	andeq	r9, lr, r5, lsr #24
    4440:	01860100 	orreq	r0, r6, r0, lsl #2
    4444:	0000003a 	andeq	r0, r0, sl, lsr r0
    4448:	00001a1c 	andeq	r1, r0, ip, lsl sl
    444c:	da012200 	ble	4cc54 <__Stack_Size+0x4c854>
    4450:	0100001d 	tsteq	r0, sp, lsl r0
    4454:	740101a6 	strvc	r0, [r1], #-422
    4458:	8808004d 	stmdahi	r8, {r0, r2, r3, r6}
    445c:	0108004d 	tsteq	r8, sp, asr #32
    4460:	00047b5d 	andeq	r7, r4, sp, asr fp
    4464:	1c372400 	cfldrsne	mvf2, [r7]
    4468:	a5010000 	strge	r0, [r1]
    446c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4470:	001a3a00 	andseq	r3, sl, r0, lsl #20
    4474:	0e9c2500 	cdpeq	5, 9, cr2, cr12, cr0, {0}
    4478:	a7010000 	strge	r0, [r1, -r0]
    447c:	00003a01 	andeq	r3, r0, r1, lsl #20
    4480:	001a4d00 	andseq	r4, sl, r0, lsl #26
    4484:	01220000 	teqeq	r2, r0
    4488:	0000201d 	andeq	r2, r0, sp, lsl r0
    448c:	0101c701 	tsteq	r1, r1, lsl #14
    4490:	08004d88 	stmdaeq	r0, {r3, r7, r8, sl, fp, lr}
    4494:	08004d9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, fp, lr}
    4498:	04b05d01 	ldrteq	r5, [r0], #3329
    449c:	37230000 	strcc	r0, [r3, -r0]!
    44a0:	0100001c 	tsteq	r0, ip, lsl r0
    44a4:	003a01c6 	eorseq	r0, sl, r6, asr #3
    44a8:	50010000 	andpl	r0, r1, r0
    44ac:	000e9c27 	andeq	r9, lr, r7, lsr #24
    44b0:	01c80100 	biceq	r0, r8, r0, lsl #2
    44b4:	0000003a 	andeq	r0, r0, sl, lsr r0
    44b8:	22005301 	andcs	r5, r0, #67108864	; 0x4000000
    44bc:	001f1d01 	andseq	r1, pc, r1, lsl #26
    44c0:	01ea0100 	mvneq	r0, r0, lsl #2
    44c4:	004d9c01 	subeq	r9, sp, r1, lsl #24
    44c8:	004db808 	subeq	fp, sp, r8, lsl #16
    44cc:	e55d0108 	ldrb	r0, [sp, #-264]
    44d0:	23000004 	movwcs	r0, #4	; 0x4
    44d4:	00002008 	andeq	r2, r0, r8
    44d8:	5301e901 	movwpl	lr, #6401	; 0x1901
    44dc:	01000000 	tsteq	r0, r0
    44e0:	0dfc2350 	ldcleq	3, cr2, [ip, #320]!
    44e4:	e9010000 	stmdb	r1, {}
    44e8:	0000a901 	andeq	sl, r0, r1, lsl #18
    44ec:	00510100 	subseq	r0, r1, r0, lsl #2
    44f0:	1d810122 	stfnes	f0, [r1, #136]
    44f4:	09010000 	stmdbeq	r1, {}
    44f8:	4db80102 	ldfmis	f0, [r8, #8]!
    44fc:	4dc40800 	stclmi	8, cr0, [r4]
    4500:	5d010800 	stcpl	8, cr0, [r1]
    4504:	0000050c 	andeq	r0, r0, ip, lsl #10
    4508:	001eaf23 	andseq	sl, lr, r3, lsr #30
    450c:	02080100 	andeq	r0, r8, #0	; 0x0
    4510:	0000003a 	andeq	r0, r0, sl, lsr r0
    4514:	22005001 	andcs	r5, r0, #1	; 0x1
    4518:	001c4001 	andseq	r4, ip, r1
    451c:	021e0100 	andseq	r0, lr, #0	; 0x0
    4520:	004dc401 	subeq	ip, sp, r1, lsl #8
    4524:	004dd808 	subeq	sp, sp, r8, lsl #16
    4528:	455d0108 	ldrbmi	r0, [sp, #-264]
    452c:	24000005 	strcs	r0, [r0], #-5
    4530:	00001caa 	andeq	r1, r0, sl, lsr #25
    4534:	3a021d01 	bcc	8b940 <__Stack_Size+0x8b540>
    4538:	6b000000 	blvs	4540 <__Stack_Size+0x4140>
    453c:	2500001a 	strcs	r0, [r0, #-26]
    4540:	00000e9c 	muleq	r0, ip, lr
    4544:	3a021f01 	bcc	8c150 <__Stack_Size+0x8bd50>
    4548:	7e000000 	cdpvc	0, 0, cr0, cr0, cr0, {0}
    454c:	0000001a 	andeq	r0, r0, sl, lsl r0
    4550:	1f6a0122 	svcne	0x006a0122
    4554:	3d010000 	stccc	0, cr0, [r1]
    4558:	4dd80102 	ldfmie	f0, [r8, #8]
    455c:	4df80800 	ldclmi	8, cr0, [r8]
    4560:	5d010800 	stcpl	8, cr0, [r1]
    4564:	0000056c 	andeq	r0, r0, ip, ror #10
    4568:	001c7e23 	andseq	r7, ip, r3, lsr #28
    456c:	023c0100 	eorseq	r0, ip, #0	; 0x0
    4570:	00000053 	andeq	r0, r0, r3, asr r0
    4574:	22005001 	andcs	r5, r0, #1	; 0x1
    4578:	001d9201 	andseq	r9, sp, r1, lsl #4
    457c:	02640100 	rsbeq	r0, r4, #0	; 0x0
    4580:	004df801 	subeq	pc, sp, r1, lsl #16
    4584:	004e0408 	subeq	r0, lr, r8, lsl #8
    4588:	935d0108 	cmpls	sp, #2	; 0x2
    458c:	23000005 	movwcs	r0, #5	; 0x5
    4590:	00000dfc 	strdeq	r0, [r0], -ip
    4594:	a9026301 	stmdbge	r2, {r0, r8, r9, sp, lr}
    4598:	01000000 	tsteq	r0, r0
    459c:	01220050 	qsubeq	r0, r0, r2
    45a0:	00001e9e 	muleq	r0, lr, lr
    45a4:	01027a01 	tsteq	r2, r1, lsl #20
    45a8:	08004e04 	stmdaeq	r0, {r2, r9, sl, fp, lr}
    45ac:	08004e14 	stmdaeq	r0, {r2, r4, r9, sl, fp, lr}
    45b0:	05bc5d01 	ldreq	r5, [ip, #3329]!
    45b4:	43240000 	teqmi	r4, #0	; 0x0
    45b8:	0100001d 	tsteq	r0, sp, lsl r0
    45bc:	003a0279 	eorseq	r0, sl, r9, ror r2
    45c0:	1a9c0000 	bne	fe7045c8 <SCS_BASE+0x1e6f65c8>
    45c4:	22000000 	andcs	r0, r0, #0	; 0x0
    45c8:	001fbd01 	andseq	fp, pc, r1, lsl #26
    45cc:	028d0100 	addeq	r0, sp, #0	; 0x0
    45d0:	004e1401 	subeq	r1, lr, r1, lsl #8
    45d4:	004e2008 	subeq	r2, lr, r8
    45d8:	e35d0108 	cmp	sp, #2	; 0x2
    45dc:	23000005 	movwcs	r0, #5	; 0x5
    45e0:	00000dfc 	strdeq	r0, [r0], -ip
    45e4:	a9028c01 	stmdbge	r2, {r0, sl, fp, pc}
    45e8:	01000000 	tsteq	r0, r0
    45ec:	01220050 	qsubeq	r0, r0, r2
    45f0:	00001f89 	andeq	r1, r0, r9, lsl #31
    45f4:	01029d01 	tsteq	r2, r1, lsl #26
    45f8:	08004e20 	stmdaeq	r0, {r5, r9, sl, fp, lr}
    45fc:	08004ed8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, fp, lr}
    4600:	06445d01 	strbeq	r5, [r4], -r1, lsl #26
    4604:	02240000 	eoreq	r0, r4, #0	; 0x0
    4608:	0100001f 	tsteq	r0, pc, lsl r0
    460c:	0644029c 	undefined
    4610:	1aaf0000 	bne	febc4618 <SCS_BASE+0x1ebb6618>
    4614:	74280000 	strtvc	r0, [r8]
    4618:	0100706d 	tsteq	r0, sp, rrx
    461c:	003a029e 	mlaseq	sl, lr, r2, r0
    4620:	1acd0000 	bne	ff344628 <SCS_BASE+0x1f336628>
    4624:	79250000 	stmdbvc	r5!, {}
    4628:	0100001d 	tsteq	r0, sp, lsl r0
    462c:	003a029e 	mlaseq	sl, lr, r2, r0
    4630:	1b010000 	blne	44638 <__Stack_Size+0x44238>
    4634:	c9120000 	ldmdbgt	r2, {}
    4638:	0100001d 	tsteq	r0, sp, lsl r0
    463c:	003a029e 	mlaseq	sl, lr, r2, r0
    4640:	0e120000 	wxoreq	wr0, wr2, wr0
    4644:	0100001d 	tsteq	r0, sp, lsl r0
    4648:	003a029e 	mlaseq	sl, lr, r2, r0
    464c:	29000000 	stmdbcs	r0, {}
    4650:	0001c504 	andeq	ip, r1, r4, lsl #10
    4654:	dc012200 	sfmle	f2, 4, [r1], {0}
    4658:	0100001c 	tsteq	r0, ip, lsl r0
    465c:	d8010301 	stmdale	r1, {r0, r8, r9}
    4660:	f408004e 	vst4.16	{d0-d3}, [r8], lr
    4664:	0108004e 	tsteq	r8, lr, asr #32
    4668:	00067f5d 	andeq	r7, r6, sp, asr pc
    466c:	200f2300 	andcs	r2, pc, r0, lsl #6
    4670:	00010000 	andeq	r0, r1, r0
    4674:	00003a03 	andeq	r3, r0, r3, lsl #20
    4678:	23500100 	cmpcs	r0, #0	; 0x0
    467c:	00000dfc 	strdeq	r0, [r0], -ip
    4680:	a9030001 	stmdbge	r3, {r0}
    4684:	01000000 	tsteq	r0, r0
    4688:	01220051 	qsubeq	r0, r1, r2
    468c:	00001f2a 	andeq	r1, r0, sl, lsr #30
    4690:	01032201 	tsteq	r3, r1, lsl #4
    4694:	08004ef4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r9, sl, fp, lr}
    4698:	08004f10 	stmdaeq	r0, {r4, r8, r9, sl, fp, lr}
    469c:	06b45d01 	ldrteq	r5, [r4], r1, lsl #26
    46a0:	9b230000 	blls	8c46a8 <__Stack_Size+0x8c42a8>
    46a4:	0100001c 	tsteq	r0, ip, lsl r0
    46a8:	003a0321 	eorseq	r0, sl, r1, lsr #6
    46ac:	50010000 	andpl	r0, r1, r0
    46b0:	000dfc23 	andeq	pc, sp, r3, lsr #24
    46b4:	03210100 	teqeq	r1, #0	; 0x0
    46b8:	000000a9 	andeq	r0, r0, r9, lsr #1
    46bc:	22005101 	andcs	r5, r0, #1073741824	; 0x40000000
    46c0:	001df401 	andseq	pc, sp, r1, lsl #8
    46c4:	03440100 	movteq	r0, #16640	; 0x4100
    46c8:	004f1001 	subeq	r1, pc, r1
    46cc:	004f2c08 	subeq	r2, pc, r8, lsl #24
    46d0:	e95d0108 	ldmdb	sp, {r3, r8}^
    46d4:	23000006 	movwcs	r0, #6	; 0x6
    46d8:	00001dba 	strheq	r1, [r0], -sl
    46dc:	3a034301 	bcc	d52e8 <__Stack_Size+0xd4ee8>
    46e0:	01000000 	tsteq	r0, r0
    46e4:	0dfc2350 	ldcleq	3, cr2, [ip, #320]!
    46e8:	43010000 	movwmi	r0, #4096	; 0x1000
    46ec:	0000a903 	andeq	sl, r0, r3, lsl #18
    46f0:	00510100 	subseq	r0, r1, r0, lsl #2
    46f4:	1c670122 	stfnee	f0, [r7], #-136
    46f8:	64010000 	strvs	r0, [r1]
    46fc:	4f2c0103 	svcmi	0x002c0103
    4700:	4f480800 	svcmi	0x00480800
    4704:	5d010800 	stcpl	8, cr0, [r1]
    4708:	0000071e 	andeq	r0, r0, lr, lsl r7
    470c:	001c9b23 	andseq	r9, ip, r3, lsr #22
    4710:	03630100 	cmneq	r3, #0	; 0x0
    4714:	0000003a 	andeq	r0, r0, sl, lsr r0
    4718:	fc235001 	stc2	0, cr5, [r3], #-4
    471c:	0100000d 	tsteq	r0, sp
    4720:	00a90363 	adceq	r0, r9, r3, ror #6
    4724:	51010000 	tstpl	r1, r0
    4728:	54012200 	strpl	r2, [r1], #-512
    472c:	0100001d 	tsteq	r0, sp, lsl r0
    4730:	48010385 	stmdami	r1, {r0, r2, r7, r8, r9}
    4734:	6408004f 	strvs	r0, [r8], #-79
    4738:	0108004f 	tsteq	r8, pc, asr #32
    473c:	0007535d 	andeq	r5, r7, sp, asr r3
    4740:	1dba2300 	ldcne	3, cr2, [sl]
    4744:	84010000 	strhi	r0, [r1]
    4748:	00003a03 	andeq	r3, r0, r3, lsl #20
    474c:	23500100 	cmpcs	r0, #0	; 0x0
    4750:	00000dfc 	strdeq	r0, [r0], -ip
    4754:	a9038401 	stmdbge	r3, {r0, sl, pc}
    4758:	01000000 	tsteq	r0, r0
    475c:	01220051 	qsubeq	r0, r1, r2
    4760:	00001e22 	andeq	r1, r0, r2, lsr #28
    4764:	01039d01 	tsteq	r3, r1, lsl #26
    4768:	08004f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp, lr}
    476c:	08004f70 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, fp, lr}
    4770:	077a5d01 	ldrbeq	r5, [sl, -r1, lsl #26]!
    4774:	fc230000 	stc2	0, cr0, [r3]
    4778:	0100000d 	tsteq	r0, sp
    477c:	00a9039c 	umlaleq	r0, r9, ip, r3
    4780:	50010000 	andpl	r0, r1, r0
    4784:	cb012200 	blgt	4cf8c <__Stack_Size+0x4cb8c>
    4788:	0100001f 	tsteq	r0, pc, lsl r0
    478c:	700103ad 	andvc	r0, r1, sp, lsr #7
    4790:	7c08004f 	stcvc	0, cr0, [r8], {79}
    4794:	0108004f 	tsteq	r8, pc, asr #32
    4798:	0007a15d 	andeq	sl, r7, sp, asr r1
    479c:	0dfc2300 	ldcleq	3, cr2, [ip]
    47a0:	ac010000 	stcge	0, cr0, [r1], {0}
    47a4:	0000a903 	andeq	sl, r0, r3, lsl #18
    47a8:	00500100 	subseq	r0, r0, r0, lsl #2
    47ac:	1d140122 	ldfnes	f0, [r4, #-136]
    47b0:	c2010000 	andgt	r0, r1, #0	; 0x0
    47b4:	4f7c0103 	svcmi	0x007c0103
    47b8:	4f880800 	svcmi	0x00880800
    47bc:	5d010800 	stcpl	8, cr0, [r1]
    47c0:	000007c8 	andeq	r0, r0, r8, asr #15
    47c4:	00200023 	eoreq	r0, r0, r3, lsr #32
    47c8:	03c10100 	biceq	r0, r1, #0	; 0x0
    47cc:	00000053 	andeq	r0, r0, r3, asr r0
    47d0:	2a005001 	bcs	187dc <__Stack_Size+0x183dc>
    47d4:	000001d0 	ldrdeq	r0, [r0], -r0
    47d8:	08004f88 	stmdaeq	r0, {r3, r7, r8, r9, sl, fp, lr}
    47dc:	08004fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, lr}
    47e0:	07fc5d01 	ldrbeq	r5, [ip, r1, lsl #26]!
    47e4:	e32b0000 	teq	fp, #0	; 0x0
    47e8:	1f000001 	svcne	0x00000001
    47ec:	2000001b 	andcs	r0, r0, fp, lsl r0
    47f0:	000001ef 	andeq	r0, r0, pc, ror #3
    47f4:	00001b32 	andeq	r1, r0, r2, lsr fp
    47f8:	0001fb20 	andeq	pc, r1, r0, lsr #22
    47fc:	001b5b00 	andseq	r5, fp, r0, lsl #22
    4800:	02071c00 	andeq	r1, r7, #0	; 0x0
    4804:	2c000000 	stccs	0, cr0, [r0], {0}
    4808:	001ec001 	andseq	ip, lr, r1
    480c:	04110100 	ldreq	r0, [r1], #-256
    4810:	004fcc01 	subeq	ip, pc, r1, lsl #24
    4814:	004fdc08 	subeq	sp, pc, r8, lsl #24
    4818:	2d5d0108 	ldfcse	f0, [sp, #-32]
    481c:	001c8601 	andseq	r8, ip, r1, lsl #12
    4820:	04250100 	strteq	r0, [r5], #-256
    4824:	00008901 	andeq	r8, r0, r1, lsl #18
    4828:	004fdc00 	subeq	sp, pc, r0, lsl #24
    482c:	004ff008 	subeq	pc, pc, r8
    4830:	495d0108 	ldmdbmi	sp, {r3, r8}^
    4834:	24000008 	strcs	r0, [r0], #-8
    4838:	00002008 	andeq	r2, r0, r8
    483c:	53042401 	movwpl	r2, #17409	; 0x4401
    4840:	84000000 	strhi	r0, [r0]
    4844:	1200001b 	andne	r0, r0, #27	; 0x1b
    4848:	00000fe9 	andeq	r0, r0, r9, ror #31
    484c:	89042601 	stmdbhi	r4, {r0, r9, sl, sp}
    4850:	00000000 	andeq	r0, r0, r0
    4854:	1c510122 	ldfnee	f0, [r1], {34}
    4858:	48010000 	stmdami	r1, {}
    485c:	4ff00104 	svcmi	0x00f00104
    4860:	4ffc0800 	svcmi	0x00fc0800
    4864:	5d010800 	stcpl	8, cr0, [r1]
    4868:	00000870 	andeq	r0, r0, r0, ror r8
    486c:	00200823 	eoreq	r0, r0, r3, lsr #16
    4870:	04470100 	strbeq	r0, [r7], #-256
    4874:	00000053 	andeq	r0, r0, r3, asr r0
    4878:	2e005001 	cdpcs	0, 0, cr5, cr0, cr1, {0}
    487c:	0000005d 	andeq	r0, r0, sp, asr r0
    4880:	00000880 	andeq	r0, r0, r0, lsl #17
    4884:	0000d42f 	andeq	sp, r0, pc, lsr #8
    4888:	21000f00 	tstcs	r0, r0, lsl #30
    488c:	00001f78 	andeq	r1, r0, r8, ror pc
    4890:	08916f01 	ldmeq	r1, {r0, r8, r9, sl, fp, sp, lr}
    4894:	03050000 	movweq	r0, #20480	; 0x5000
    4898:	080062a8 	stmdaeq	r0, {r3, r5, r7, r9, sp, lr}
    489c:	00087030 	andeq	r7, r8, r0, lsr r0
    48a0:	005d2e00 	subseq	r2, sp, r0, lsl #28
    48a4:	08a60000 	stmiaeq	r6!, {}
    48a8:	d42f0000 	strtle	r0, [pc], #0	; 48b0 <__Stack_Size+0x44b0>
    48ac:	03000000 	movweq	r0, #0	; 0x0
    48b0:	202d2100 	eorcs	r2, sp, r0, lsl #2
    48b4:	70010000 	andvc	r0, r1, r0
    48b8:	000008b7 	strheq	r0, [r0], -r7
    48bc:	62b80305 	adcsvs	r0, r8, #335544320	; 0x14000000
    48c0:	96300800 	ldrtls	r0, [r0], -r0, lsl #16
    48c4:	00000008 	andeq	r0, r0, r8
    48c8:	000001eb 	andeq	r0, r0, fp, ror #3
    48cc:	13740002 	cmnne	r4, #2	; 0x2
    48d0:	01040000 	tsteq	r4, r0
    48d4:	00000000 	andeq	r0, r0, r0
    48d8:	00208901 	eoreq	r8, r0, r1, lsl #18
    48dc:	00004400 	andeq	r4, r0, r0, lsl #8
    48e0:	004ffc00 	subeq	pc, pc, r0, lsl #24
    48e4:	0050a008 	subseq	sl, r0, r8
    48e8:	00118908 	andseq	r8, r1, r8, lsl #18
    48ec:	05040200 	streq	r0, [r4, #-512]
    48f0:	00002fae 	andeq	r2, r0, lr, lsr #31
    48f4:	3a050202 	bcc	145104 <__Stack_Size+0x144d04>
    48f8:	02000000 	andeq	r0, r0, #0	; 0x0
    48fc:	01000601 	tsteq	r0, r1, lsl #12
    4900:	75030000 	strvc	r0, [r3]
    4904:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    4908:	00004527 	andeq	r4, r0, r7, lsr #10
    490c:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4910:	00003028 	andeq	r3, r0, r8, lsr #32
    4914:	7a070202 	bvc	1c5124 <__Stack_Size+0x1c4d24>
    4918:	03000001 	movweq	r0, #1	; 0x1
    491c:	02003875 	andeq	r3, r0, #7667712	; 0x750000
    4920:	00005d29 	andeq	r5, r0, r9, lsr #26
    4924:	08010200 	stmdaeq	r1, {r9}
    4928:	000000fe 	strdeq	r0, [r0], -lr
    492c:	00004504 	andeq	r4, r0, r4, lsl #10
    4930:	00640500 	rsbeq	r0, r4, r0, lsl #10
    4934:	01060000 	tsteq	r6, r0
    4938:	00833902 	addeq	r3, r3, r2, lsl #18
    493c:	4e070000 	cdpmi	0, 0, cr0, cr7, cr0, {0}
    4940:	00000015 	andeq	r0, r0, r5, lsl r0
    4944:	54455308 	strbpl	r5, [r5], #-776
    4948:	09000100 	stmdbeq	r0, {r8}
    494c:	00001e93 	muleq	r0, r3, lr
    4950:	006e3902 	rsbeq	r3, lr, r2, lsl #18
    4954:	01060000 	tsteq	r6, r0
    4958:	00a33b02 	adceq	r3, r3, r2, lsl #22
    495c:	75070000 	strvc	r0, [r7]
    4960:	00000007 	andeq	r0, r0, r7
    4964:	00079507 	andeq	r9, r7, r7, lsl #10
    4968:	09000100 	stmdbeq	r0, {r8}
    496c:	000008f7 	strdeq	r0, [r0], -r7
    4970:	008e3b02 	addeq	r3, lr, r2, lsl #22
    4974:	040a0000 	streq	r0, [sl]
    4978:	03100b07 	tsteq	r0, #7168	; 0x1c00
    497c:	00f70203 	rscseq	r0, r7, r3, lsl #4
    4980:	af0c0000 	svcge	0x000c0000
    4984:	03000020 	movweq	r0, #32	; 0x20
    4988:	00640204 	rsbeq	r0, r4, r4, lsl #4
    498c:	23020000 	movwcs	r0, #8192	; 0x2000
    4990:	20ef0c00 	rsccs	r0, pc, r0, lsl #24
    4994:	05030000 	streq	r0, [r3]
    4998:	00006402 	andeq	r6, r0, r2, lsl #8
    499c:	04230200 	strteq	r0, [r3], #-512
    49a0:	4c41560d 	mcrrmi	6, 0, r5, r1, cr13
    49a4:	02060300 	andeq	r0, r6, #0	; 0x0
    49a8:	00000064 	andeq	r0, r0, r4, rrx
    49ac:	0c082302 	stceq	3, cr2, [r8], {2}
    49b0:	00002083 	andeq	r2, r0, r3, lsl #1
    49b4:	69020703 	stmdbvs	r2, {r0, r1, r8, r9, sl}
    49b8:	02000000 	andeq	r0, r0, #0	; 0x0
    49bc:	0e000c23 	cdpeq	12, 0, cr0, cr0, cr3, {1}
    49c0:	0020d701 	eoreq	sp, r0, r1, lsl #14
    49c4:	012c0100 	teqeq	ip, r0, lsl #2
    49c8:	08004ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    49cc:	08005018 	stmdaeq	r0, {r3, r4, ip, lr}
    49d0:	011c5d01 	tsteq	ip, r1, lsl #26
    49d4:	f40f0000 	vst4.8	{d0-d3}, [pc], r0
    49d8:	01000020 	tsteq	r0, r0, lsr #32
    49dc:	00003a2b 	andeq	r3, r0, fp, lsr #20
    49e0:	00500100 	subseq	r0, r0, r0, lsl #2
    49e4:	204e010e 	subcs	r0, lr, lr, lsl #2
    49e8:	43010000 	movwmi	r0, #4096	; 0x1000
    49ec:	00501801 	subseq	r1, r0, r1, lsl #16
    49f0:	00502408 	subseq	r2, r0, r8, lsl #8
    49f4:	415d0108 	cmpmi	sp, r8, lsl #2
    49f8:	0f000001 	svceq	0x00000001
    49fc:	00002059 	andeq	r2, r0, r9, asr r0
    4a00:	003a4201 	eorseq	r4, sl, r1, lsl #4
    4a04:	50010000 	andpl	r0, r1, r0
    4a08:	b4010e00 	strlt	r0, [r1], #-3584
    4a0c:	01000020 	tsteq	r0, r0, lsr #32
    4a10:	50240156 	eorpl	r0, r4, r6, asr r1
    4a14:	50500800 	subspl	r0, r0, r0, lsl #16
    4a18:	5d010800 	stcpl	8, cr0, [r1]
    4a1c:	00000166 	andeq	r0, r0, r6, ror #2
    4a20:	0020c70f 	eoreq	ip, r0, pc, lsl #14
    4a24:	3a550100 	bcc	1544e2c <__Stack_Size+0x1544a2c>
    4a28:	01000000 	tsteq	r0, r0
    4a2c:	010e0050 	qaddeq	r0, r0, lr
    4a30:	00002106 	andeq	r2, r0, r6, lsl #2
    4a34:	50017101 	andpl	r7, r1, r1, lsl #2
    4a38:	6c080050 	stcvs	0, cr0, [r8], {80}
    4a3c:	01080050 	qaddeq	r0, r0, r8
    4a40:	00018b5d 	andeq	r8, r1, sp, asr fp
    4a44:	0dfc0f00 	ldcleq	15, cr0, [ip]
    4a48:	70010000 	andvc	r0, r1, r0
    4a4c:	000000a3 	andeq	r0, r0, r3, lsr #1
    4a50:	10005001 	andne	r5, r0, r1
    4a54:	00203b01 	eoreq	r3, r0, r1, lsl #22
    4a58:	01870100 	orreq	r0, r7, r0, lsl #2
    4a5c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a60:	0800506c 	stmdaeq	r0, {r2, r3, r5, r6, ip, lr}
    4a64:	08005078 	stmdaeq	r0, {r3, r4, r5, r6, ip, lr}
    4a68:	01115d01 	tsteq	r1, r1, lsl #26
    4a6c:	00002060 	andeq	r2, r0, r0, rrx
    4a70:	83019701 	movwhi	r9, #5889	; 0x1701
    4a74:	78000000 	stmdavc	r0, {}
    4a78:	a0080050 	andge	r0, r8, r0, asr r0
    4a7c:	01080050 	qaddeq	r0, r0, r8
    4a80:	2076125d 	rsbscs	r1, r6, sp, asr r2
    4a84:	96010000 	strls	r0, [r1], -r0
    4a88:	00000053 	andeq	r0, r0, r3, asr r0
    4a8c:	00001b97 	muleq	r0, r7, fp
    4a90:	001dea13 	andseq	lr, sp, r3, lsl sl
    4a94:	3a980100 	bcc	fe604e9c <SCS_BASE+0x1e5f6e9c>
    4a98:	b5000000 	strlt	r0, [r0]
    4a9c:	1400001b 	strne	r0, [r0], #-27
    4aa0:	00706d74 	rsbseq	r6, r0, r4, ror sp
    4aa4:	003a9801 	eorseq	r9, sl, r1, lsl #16
    4aa8:	e9150000 	ldmdb	r5, {}
    4aac:	0100000f 	tsteq	r0, pc
    4ab0:	00008399 	muleq	r0, r9, r3
    4ab4:	45000000 	strmi	r0, [r0]
    4ab8:	02000021 	andeq	r0, r0, #33	; 0x21
    4abc:	00149a00 	andseq	r9, r4, r0, lsl #20
    4ac0:	00010400 	andeq	r0, r1, r0, lsl #8
    4ac4:	01000000 	tsteq	r0, r0
    4ac8:	000024e9 	andeq	r2, r0, r9, ror #9
    4acc:	00000044 	andeq	r0, r0, r4, asr #32
    4ad0:	080050a0 	stmdaeq	r0, {r5, r7, ip, lr}
    4ad4:	08005e28 	stmdaeq	r0, {r3, r5, r9, sl, fp, ip, lr}
    4ad8:	00001246 	andeq	r1, r0, r6, asr #4
    4adc:	ae050402 	cdpge	4, 0, cr0, cr5, cr2, {0}
    4ae0:	0200002f 	andeq	r0, r0, #47	; 0x2f
    4ae4:	003a0502 	eorseq	r0, sl, r2, lsl #10
    4ae8:	01020000 	tsteq	r2, r0
    4aec:	00010006 	andeq	r0, r1, r6
    4af0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    4af4:	00003028 	andeq	r3, r0, r8, lsr #32
    4af8:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    4afc:	4c280200 	sfmmi	f0, 4, [r8]
    4b00:	02000000 	andeq	r0, r0, #0	; 0x0
    4b04:	017a0702 	cmneq	sl, r2, lsl #14
    4b08:	75030000 	strvc	r0, [r3]
    4b0c:	29020038 	stmdbcs	r2, {r3, r4, r5}
    4b10:	0000005d 	andeq	r0, r0, sp, asr r0
    4b14:	fe080102 	cdp2	1, 0, cr0, cr8, cr2, {0}
    4b18:	04000000 	streq	r0, [r0]
    4b1c:	0000004c 	andeq	r0, r0, ip, asr #32
    4b20:	39020105 	stmdbcc	r2, {r0, r2, r8}
    4b24:	0000007e 	andeq	r0, r0, lr, ror r0
    4b28:	00154e06 	andseq	r4, r5, r6, lsl #28
    4b2c:	53070000 	movwpl	r0, #28672	; 0x7000
    4b30:	01005445 	tsteq	r0, r5, asr #8
    4b34:	1e930800 	cdpne	8, 9, cr0, cr3, cr0, {0}
    4b38:	39020000 	stmdbcc	r2, {}
    4b3c:	00000069 	andeq	r0, r0, r9, rrx
    4b40:	001c8d08 	andseq	r8, ip, r8, lsl #26
    4b44:	69390200 	ldmdbvs	r9!, {r9}
    4b48:	05000000 	streq	r0, [r0]
    4b4c:	a93b0201 	ldmdbge	fp!, {r0, r9}
    4b50:	06000000 	streq	r0, [r0], -r0
    4b54:	00000775 	andeq	r0, r0, r5, ror r7
    4b58:	07950600 	ldreq	r0, [r5, r0, lsl #12]
    4b5c:	00010000 	andeq	r0, r1, r0
    4b60:	0008f708 	andeq	pc, r8, r8, lsl #14
    4b64:	943b0200 	ldrtls	r0, [fp], #-512
    4b68:	09000000 	stmdbeq	r0, {}
    4b6c:	500a0704 	andpl	r0, sl, r4, lsl #14
    4b70:	18020c03 	stmdane	r2, {r0, r1, sl, fp}
    4b74:	0b000003 	bleq	4b88 <__Stack_Size+0x4788>
    4b78:	00315243 	eorseq	r5, r1, r3, asr #4
    4b7c:	64020d03 	strvs	r0, [r2], #-3331
    4b80:	02000000 	andeq	r0, r0, #0	; 0x0
    4b84:	a80c0023 	stmdage	ip, {r0, r1, r5}
    4b88:	03000001 	movweq	r0, #1	; 0x1
    4b8c:	0041020e 	subeq	r0, r1, lr, lsl #4
    4b90:	23020000 	movwcs	r0, #8192	; 0x2000
    4b94:	52430b02 	subpl	r0, r3, #2048	; 0x800
    4b98:	0f030032 	svceq	0x00030032
    4b9c:	00006402 	andeq	r6, r0, r2, lsl #8
    4ba0:	04230200 	strteq	r0, [r3], #-512
    4ba4:	0001b20c 	andeq	fp, r1, ip, lsl #4
    4ba8:	02100300 	andseq	r0, r0, #0	; 0x0
    4bac:	00000041 	andeq	r0, r0, r1, asr #32
    4bb0:	0c062302 	stceq	3, cr2, [r6], {2}
    4bb4:	000000f9 	strdeq	r0, [r0], -r9
    4bb8:	64021103 	strvs	r1, [r2], #-259
    4bbc:	02000000 	andeq	r0, r0, #0	; 0x0
    4bc0:	890c0823 	stmdbhi	ip, {r0, r1, r5, fp}
    4bc4:	03000000 	movweq	r0, #0	; 0x0
    4bc8:	00410212 	subeq	r0, r1, r2, lsl r2
    4bcc:	23020000 	movwcs	r0, #8192	; 0x2000
    4bd0:	01750c0a 	cmneq	r5, sl, lsl #24
    4bd4:	13030000 	movwne	r0, #12288	; 0x3000
    4bd8:	00006402 	andeq	r6, r0, r2, lsl #8
    4bdc:	0c230200 	sfmeq	f0, 4, [r3]
    4be0:	0001bc0c 	andeq	fp, r1, ip, lsl #24
    4be4:	02140300 	andseq	r0, r4, #0	; 0x0
    4be8:	00000041 	andeq	r0, r0, r1, asr #32
    4bec:	0b0e2302 	bleq	38d7fc <__Stack_Size+0x38d3fc>
    4bf0:	03005253 	movweq	r5, #595	; 0x253
    4bf4:	00640215 	rsbeq	r0, r4, r5, lsl r2
    4bf8:	23020000 	movwcs	r0, #8192	; 0x2000
    4bfc:	00930c10 	addseq	r0, r3, r0, lsl ip
    4c00:	16030000 	strne	r0, [r3], -r0
    4c04:	00004102 	andeq	r4, r0, r2, lsl #2
    4c08:	12230200 	eorne	r0, r3, #0	; 0x0
    4c0c:	5247450b 	subpl	r4, r7, #46137344	; 0x2c00000
    4c10:	02170300 	andseq	r0, r7, #0	; 0x0
    4c14:	00000064 	andeq	r0, r0, r4, rrx
    4c18:	0c142302 	ldceq	3, cr2, [r4], {2}
    4c1c:	000001d3 	ldrdeq	r0, [r0], -r3
    4c20:	41021803 	tstmi	r2, r3, lsl #16
    4c24:	02000000 	andeq	r0, r0, #0	; 0x0
    4c28:	1b0c1623 	blne	30a4bc <__Stack_Size+0x30a0bc>
    4c2c:	03000000 	movweq	r0, #0	; 0x0
    4c30:	00640219 	rsbeq	r0, r4, r9, lsl r2
    4c34:	23020000 	movwcs	r0, #8192	; 0x2000
    4c38:	01dd0c18 	bicseq	r0, sp, r8, lsl ip
    4c3c:	1a030000 	bne	c4c44 <__Stack_Size+0xc4844>
    4c40:	00004102 	andeq	r4, r0, r2, lsl #2
    4c44:	1a230200 	bne	8c544c <__Stack_Size+0x8c504c>
    4c48:	0000210c 	andeq	r2, r0, ip, lsl #2
    4c4c:	021b0300 	andseq	r0, fp, #0	; 0x0
    4c50:	00000064 	andeq	r0, r0, r4, rrx
    4c54:	0c1c2302 	ldceq	3, cr2, [ip], {2}
    4c58:	000001e7 	andeq	r0, r0, r7, ror #3
    4c5c:	41021c03 	tstmi	r2, r3, lsl #24
    4c60:	02000000 	andeq	r0, r0, #0	; 0x0
    4c64:	0c0c1e23 	stceq	14, cr1, [ip], {35}
    4c68:	03000000 	movweq	r0, #0	; 0x0
    4c6c:	0064021d 	rsbeq	r0, r4, sp, lsl r2
    4c70:	23020000 	movwcs	r0, #8192	; 0x2000
    4c74:	01f10c20 	mvnseq	r0, r0, lsr #24
    4c78:	1e030000 	cdpne	0, 0, cr0, cr3, cr0, {0}
    4c7c:	00004102 	andeq	r4, r0, r2, lsl #2
    4c80:	22230200 	eorcs	r0, r3, #0	; 0x0
    4c84:	544e430b 	strbpl	r4, [lr], #-779
    4c88:	021f0300 	andseq	r0, pc, #0	; 0x0
    4c8c:	00000064 	andeq	r0, r0, r4, rrx
    4c90:	0c242302 	stceq	3, cr2, [r4], #-8
    4c94:	000001fb 	strdeq	r0, [r0], -fp
    4c98:	41022003 	tstmi	r2, r3
    4c9c:	02000000 	andeq	r0, r0, #0	; 0x0
    4ca0:	500b2623 	andpl	r2, fp, r3, lsr #12
    4ca4:	03004353 	movweq	r4, #851	; 0x353
    4ca8:	00640221 	rsbeq	r0, r4, r1, lsr #4
    4cac:	23020000 	movwcs	r0, #8192	; 0x2000
    4cb0:	010c0c28 	tsteq	ip, r8, lsr #24
    4cb4:	22030000 	andcs	r0, r3, #0	; 0x0
    4cb8:	00004102 	andeq	r4, r0, r2, lsl #2
    4cbc:	2a230200 	bcs	8c54c4 <__Stack_Size+0x8c50c4>
    4cc0:	5252410b 	subspl	r4, r2, #-1073741822	; 0xc0000002
    4cc4:	02230300 	eoreq	r0, r3, #0	; 0x0
    4cc8:	00000064 	andeq	r0, r0, r4, rrx
    4ccc:	0c2c2302 	stceq	3, cr2, [ip], #-8
    4cd0:	00000117 	andeq	r0, r0, r7, lsl r1
    4cd4:	41022403 	tstmi	r2, r3, lsl #8
    4cd8:	02000000 	andeq	r0, r0, #0	; 0x0
    4cdc:	520b2e23 	andpl	r2, fp, #560	; 0x230
    4ce0:	03005243 	movweq	r5, #579	; 0x243
    4ce4:	00640225 	rsbeq	r0, r4, r5, lsr #4
    4ce8:	23020000 	movwcs	r0, #8192	; 0x2000
    4cec:	01220c30 	teqeq	r2, r0, lsr ip
    4cf0:	26030000 	strcs	r0, [r3], -r0
    4cf4:	00004102 	andeq	r4, r0, r2, lsl #2
    4cf8:	32230200 	eorcc	r0, r3, #0	; 0x0
    4cfc:	0000af0c 	andeq	sl, r0, ip, lsl #30
    4d00:	02270300 	eoreq	r0, r7, #0	; 0x0
    4d04:	00000064 	andeq	r0, r0, r4, rrx
    4d08:	0c342302 	ldceq	3, cr2, [r4], #-8
    4d0c:	0000012d 	andeq	r0, r0, sp, lsr #2
    4d10:	41022803 	tstmi	r2, r3, lsl #16
    4d14:	02000000 	andeq	r0, r0, #0	; 0x0
    4d18:	b40c3623 	strlt	r3, [ip], #-1571
    4d1c:	03000000 	movweq	r0, #0	; 0x0
    4d20:	00640229 	rsbeq	r0, r4, r9, lsr #4
    4d24:	23020000 	movwcs	r0, #8192	; 0x2000
    4d28:	01380c38 	teqeq	r8, r8, lsr ip
    4d2c:	2a030000 	bcs	c4d34 <__Stack_Size+0xc4934>
    4d30:	00004102 	andeq	r4, r0, r2, lsl #2
    4d34:	3a230200 	bcc	8c553c <__Stack_Size+0x8c513c>
    4d38:	0000b90c 	andeq	fp, r0, ip, lsl #18
    4d3c:	022b0300 	eoreq	r0, fp, #0	; 0x0
    4d40:	00000064 	andeq	r0, r0, r4, rrx
    4d44:	0c3c2302 	ldceq	3, cr2, [ip], #-8
    4d48:	00000143 	andeq	r0, r0, r3, asr #2
    4d4c:	41022c03 	tstmi	r2, r3, lsl #24
    4d50:	02000000 	andeq	r0, r0, #0	; 0x0
    4d54:	be0c3e23 	cdplt	14, 0, cr3, cr12, cr3, {1}
    4d58:	03000000 	movweq	r0, #0	; 0x0
    4d5c:	0064022d 	rsbeq	r0, r4, sp, lsr #4
    4d60:	23020000 	movwcs	r0, #8192	; 0x2000
    4d64:	014e0c40 	cmpeq	lr, r0, asr #24
    4d68:	2e030000 	cdpcs	0, 0, cr0, cr3, cr0, {0}
    4d6c:	00004102 	andeq	r4, r0, r2, lsl #2
    4d70:	42230200 	eormi	r0, r3, #0	; 0x0
    4d74:	00018d0c 	andeq	r8, r1, ip, lsl #26
    4d78:	022f0300 	eoreq	r0, pc, #0	; 0x0
    4d7c:	00000064 	andeq	r0, r0, r4, rrx
    4d80:	0c442302 	mcrreq	3, 0, r2, r4, cr2
    4d84:	000000c3 	andeq	r0, r0, r3, asr #1
    4d88:	41023003 	tstmi	r2, r3
    4d8c:	02000000 	andeq	r0, r0, #0	; 0x0
    4d90:	440b4623 	strmi	r4, [fp], #-1571
    4d94:	03005243 	movweq	r5, #579	; 0x243
    4d98:	00640231 	rsbeq	r0, r4, r1, lsr r2
    4d9c:	23020000 	movwcs	r0, #8192	; 0x2000
    4da0:	01590c48 	cmpeq	r9, r8, asr #24
    4da4:	32030000 	andcc	r0, r3, #0	; 0x0
    4da8:	00004102 	andeq	r4, r0, r2, lsl #2
    4dac:	4a230200 	bmi	8c55b4 <__Stack_Size+0x8c51b4>
    4db0:	0000110c 	andeq	r1, r0, ip, lsl #2
    4db4:	02330300 	eorseq	r0, r3, #0	; 0x0
    4db8:	00000064 	andeq	r0, r0, r4, rrx
    4dbc:	0c4c2302 	mcrreq	3, 0, r2, ip, cr2
    4dc0:	00000164 	andeq	r0, r0, r4, ror #2
    4dc4:	41023403 	tstmi	r2, r3, lsl #8
    4dc8:	02000000 	andeq	r0, r0, #0	; 0x0
    4dcc:	0d004e23 	stceq	14, cr4, [r0, #-140]
    4dd0:	000023cc 	andeq	r2, r0, ip, asr #7
    4dd4:	b7023503 	strlt	r3, [r2, -r3, lsl #10]
    4dd8:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    4ddc:	731c040a 	tstvc	ip, #167772160	; 0xa000000
    4de0:	0f000003 	svceq	0x00000003
    4de4:	00002185 	andeq	r2, r0, r5, lsl #3
    4de8:	00411d04 	subeq	r1, r1, r4, lsl #26
    4dec:	23020000 	movwcs	r0, #8192	; 0x2000
    4df0:	272f0f00 	strcs	r0, [pc, -r0, lsl #30]!
    4df4:	1e040000 	cdpne	0, 0, cr0, cr4, cr0, {0}
    4df8:	00000041 	andeq	r0, r0, r1, asr #32
    4dfc:	0f022302 	svceq	0x00022302
    4e00:	000028b3 	strheq	r2, [r0], -r3
    4e04:	00411f04 	subeq	r1, r1, r4, lsl #30
    4e08:	23020000 	movwcs	r0, #8192	; 0x2000
    4e0c:	24540f04 	ldrbcs	r0, [r4], #-3844
    4e10:	20040000 	andcs	r0, r4, r0
    4e14:	00000041 	andeq	r0, r0, r1, asr #32
    4e18:	0f062302 	svceq	0x00062302
    4e1c:	00002687 	andeq	r2, r0, r7, lsl #13
    4e20:	00532104 	subseq	r2, r3, r4, lsl #2
    4e24:	23020000 	movwcs	r0, #8192	; 0x2000
    4e28:	07080008 	streq	r0, [r8, -r8]
    4e2c:	0400002b 	streq	r0, [r0], #-43
    4e30:	00032422 	andeq	r2, r3, r2, lsr #8
    4e34:	04100e00 	ldreq	r0, [r0], #-3584
    4e38:	0003f726 	andeq	pc, r3, r6, lsr #14
    4e3c:	29360f00 	ldmdbcs	r6!, {r8, r9, sl, fp}
    4e40:	27040000 	strcs	r0, [r4, -r0]
    4e44:	00000041 	andeq	r0, r0, r1, asr #32
    4e48:	0f002302 	svceq	0x00002302
    4e4c:	00002466 	andeq	r2, r0, r6, ror #8
    4e50:	00412804 	subeq	r2, r1, r4, lsl #16
    4e54:	23020000 	movwcs	r0, #8192	; 0x2000
    4e58:	2a070f02 	bcs	1c8a68 <__Stack_Size+0x1c8668>
    4e5c:	29040000 	stmdbcs	r4, {}
    4e60:	00000041 	andeq	r0, r0, r1, asr #32
    4e64:	0f042302 	svceq	0x00042302
    4e68:	00002437 	andeq	r2, r0, r7, lsr r4
    4e6c:	00412a04 	subeq	r2, r1, r4, lsl #20
    4e70:	23020000 	movwcs	r0, #8192	; 0x2000
    4e74:	21da0f06 	bicscs	r0, sl, r6, lsl #30
    4e78:	2b040000 	blcs	104e80 <__Stack_Size+0x104a80>
    4e7c:	00000041 	andeq	r0, r0, r1, asr #32
    4e80:	0f082302 	svceq	0x00082302
    4e84:	000026b0 	strheq	r2, [r0], -r0
    4e88:	00412c04 	subeq	r2, r1, r4, lsl #24
    4e8c:	23020000 	movwcs	r0, #8192	; 0x2000
    4e90:	23450f0a 	movtcs	r0, #24330	; 0x5f0a
    4e94:	2d040000 	stccs	0, cr0, [r4]
    4e98:	00000041 	andeq	r0, r0, r1, asr #32
    4e9c:	0f0c2302 	svceq	0x000c2302
    4ea0:	000027f6 	strdeq	r2, [r0], -r6
    4ea4:	00412e04 	subeq	r2, r1, r4, lsl #28
    4ea8:	23020000 	movwcs	r0, #8192	; 0x2000
    4eac:	c808000e 	stmdagt	r8, {r1, r2, r3}
    4eb0:	04000021 	streq	r0, [r0], #-33
    4eb4:	00037e2f 	andeq	r7, r3, pc, lsr #28
    4eb8:	040a0e00 	streq	r0, [sl], #-3584
    4ebc:	00045133 	andeq	r5, r4, r3, lsr r1
    4ec0:	28580f00 	ldmdacs	r8, {r8, r9, sl, fp}^
    4ec4:	34040000 	strcc	r0, [r4]
    4ec8:	00000041 	andeq	r0, r0, r1, asr #32
    4ecc:	0f002302 	svceq	0x00002302
    4ed0:	0000295e 	andeq	r2, r0, lr, asr r9
    4ed4:	00413504 	subeq	r3, r1, r4, lsl #10
    4ed8:	23020000 	movwcs	r0, #8192	; 0x2000
    4edc:	28ee0f02 	stmiacs	lr!, {r1, r8, r9, sl, fp}^
    4ee0:	36040000 	strcc	r0, [r4], -r0
    4ee4:	00000041 	andeq	r0, r0, r1, asr #32
    4ee8:	0f042302 	svceq	0x00042302
    4eec:	000025e1 	andeq	r2, r0, r1, ror #11
    4ef0:	00413704 	subeq	r3, r1, r4, lsl #14
    4ef4:	23020000 	movwcs	r0, #8192	; 0x2000
    4ef8:	2b640f06 	blcs	1908b18 <__Stack_Size+0x1908718>
    4efc:	38040000 	stmdacc	r4, {}
    4f00:	00000041 	andeq	r0, r0, r1, asr #32
    4f04:	00082302 	andeq	r2, r8, r2, lsl #6
    4f08:	00222e08 	eoreq	r2, r2, r8, lsl #28
    4f0c:	02390400 	eorseq	r0, r9, #0	; 0x0
    4f10:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    4f14:	c73d040e 	ldrgt	r0, [sp, -lr, lsl #8]!
    4f18:	0f000004 	svceq	0x00000004
    4f1c:	00002950 	andeq	r2, r0, r0, asr r9
    4f20:	00413e04 	subeq	r3, r1, r4, lsl #28
    4f24:	23020000 	movwcs	r0, #8192	; 0x2000
    4f28:	23b70f00 	undefined instruction 0x23b70f00
    4f2c:	3f040000 	svccc	0x00040000
    4f30:	00000041 	andeq	r0, r0, r1, asr #32
    4f34:	0f022302 	svceq	0x00022302
    4f38:	000025a6 	andeq	r2, r0, r6, lsr #11
    4f3c:	00414004 	subeq	r4, r1, r4
    4f40:	23020000 	movwcs	r0, #8192	; 0x2000
    4f44:	2a660f04 	bcs	1988b5c <__Stack_Size+0x198875c>
    4f48:	41040000 	tstmi	r4, r0
    4f4c:	00000041 	andeq	r0, r0, r1, asr #32
    4f50:	0f062302 	svceq	0x00062302
    4f54:	000026a6 	andeq	r2, r0, r6, lsr #13
    4f58:	00414204 	subeq	r4, r1, r4, lsl #4
    4f5c:	23020000 	movwcs	r0, #8192	; 0x2000
    4f60:	254d0f08 	strbcs	r0, [sp, #-3848]
    4f64:	43040000 	movwmi	r0, #16384	; 0x4000
    4f68:	00000041 	andeq	r0, r0, r1, asr #32
    4f6c:	0f0a2302 	svceq	0x000a2302
    4f70:	000029e1 	andeq	r2, r0, r1, ror #19
    4f74:	00414404 	subeq	r4, r1, r4, lsl #8
    4f78:	23020000 	movwcs	r0, #8192	; 0x2000
    4f7c:	3808000c 	stmdacc	r8, {r2, r3}
    4f80:	04000026 	streq	r0, [r0], #-38
    4f84:	00045c45 	andeq	r5, r4, r5, asr #24
    4f88:	07011000 	streq	r1, [r1, -r0]
    4f8c:	01000028 	tsteq	r0, r8, lsr #32
    4f90:	010104b3 	strheq	r0, [r1, -r3]
    4f94:	0000051e 	andeq	r0, r0, lr, lsl r5
    4f98:	00236f11 	eoreq	r6, r3, r1, lsl pc
    4f9c:	04b10100 	ldrteq	r0, [r1], #256
    4fa0:	0000051e 	andeq	r0, r0, lr, lsl r5
    4fa4:	00226311 	eoreq	r6, r2, r1, lsl r3
    4fa8:	04b10100 	ldrteq	r0, [r1], #256
    4fac:	00000041 	andeq	r0, r0, r1, asr #32
    4fb0:	002ae511 	eoreq	lr, sl, r1, lsl r5
    4fb4:	04b10100 	ldrteq	r0, [r1], #256
    4fb8:	00000041 	andeq	r0, r0, r1, asr #32
    4fbc:	00262b11 	eoreq	r2, r6, r1, lsl fp
    4fc0:	04b20100 	ldrteq	r0, [r2], #256
    4fc4:	00000041 	andeq	r0, r0, r1, asr #32
    4fc8:	00235512 	eoreq	r5, r3, r2, lsl r5
    4fcc:	04b40100 	ldrteq	r0, [r4], #256
    4fd0:	00000041 	andeq	r0, r0, r1, asr #32
    4fd4:	18041300 	stmdane	r4, {r8, r9, ip}
    4fd8:	10000003 	andne	r0, r0, r3
    4fdc:	002b8b01 	eoreq	r8, fp, r1, lsl #22
    4fe0:	05190100 	ldreq	r0, [r9, #-256]
    4fe4:	05580101 	ldrbeq	r0, [r8, #-257]
    4fe8:	6f110000 	svcvs	0x00110000
    4fec:	01000023 	tsteq	r0, r3, lsr #32
    4ff0:	051e0518 	ldreq	r0, [lr, #-1304]
    4ff4:	40110000 	andsmi	r0, r1, r0
    4ff8:	01000022 	tsteq	r0, r2, lsr #32
    4ffc:	00410518 	subeq	r0, r1, r8, lsl r5
    5000:	55120000 	ldrpl	r0, [r2]
    5004:	01000023 	tsteq	r0, r3, lsr #32
    5008:	0041051a 	subeq	r0, r1, sl, lsl r5
    500c:	14000000 	strne	r0, [r0]
    5010:	00002210 	andeq	r2, r0, r0, lsl r2
    5014:	010c1d01 	tsteq	ip, r1, lsl #26
    5018:	0005bb01 	andeq	fp, r5, r1, lsl #22
    501c:	236f1100 	cmncs	pc, #0	; 0x0
    5020:	1b010000 	blne	45028 <__Stack_Size+0x44c28>
    5024:	00051e0c 	andeq	r1, r5, ip, lsl #28
    5028:	295e1100 	ldmdbcs	lr, {r8, ip}^
    502c:	1b010000 	blne	45034 <__Stack_Size+0x44c34>
    5030:	0000410c 	andeq	r4, r0, ip, lsl #2
    5034:	28ee1100 	stmiacs	lr!, {r8, ip}^
    5038:	1b010000 	blne	45040 <__Stack_Size+0x44c40>
    503c:	0000410c 	andeq	r4, r0, ip, lsl #2
    5040:	2b641100 	blcs	1909448 <__Stack_Size+0x1909048>
    5044:	1c010000 	stcne	0, cr0, [r1], {0}
    5048:	0000410c 	andeq	r4, r0, ip, lsl #2
    504c:	28461200 	stmdacs	r6, {r9, ip}^
    5050:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    5054:	0000410c 	andeq	r4, r0, ip, lsl #2
    5058:	251e1200 	ldrcs	r1, [lr, #-512]
    505c:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    5060:	0000410c 	andeq	r4, r0, ip, lsl #2
    5064:	6d741500 	cfldr64vs	mvdx1, [r4]
    5068:	1e010070 	mcrne	0, 0, r0, cr1, cr0, {3}
    506c:	0000410c 	andeq	r4, r0, ip, lsl #2
    5070:	fc140000 	ldc2	0, cr0, [r4], {0}
    5074:	01000023 	tsteq	r0, r3, lsr #32
    5078:	01010bef 	smlatteq	r1, pc, fp, r0
    507c:	00000612 	andeq	r0, r0, r2, lsl r6
    5080:	00236f11 	eoreq	r6, r3, r1, lsl pc
    5084:	0bed0100 	bleq	ffb4548c <SCS_BASE+0x1fb3748c>
    5088:	0000051e 	andeq	r0, r0, lr, lsl r5
    508c:	00295e11 	eoreq	r5, r9, r1, lsl lr
    5090:	0bed0100 	bleq	ffb45498 <SCS_BASE+0x1fb37498>
    5094:	00000041 	andeq	r0, r0, r1, asr #32
    5098:	0028ee11 	eoreq	lr, r8, r1, lsl lr
    509c:	0bed0100 	bleq	ffb454a4 <SCS_BASE+0x1fb374a4>
    50a0:	00000041 	andeq	r0, r0, r1, asr #32
    50a4:	002b6411 	eoreq	r6, fp, r1, lsl r4
    50a8:	0bee0100 	bleq	ffb854b0 <SCS_BASE+0x1fb774b0>
    50ac:	00000041 	andeq	r0, r0, r1, asr #32
    50b0:	00284612 	eoreq	r4, r8, r2, lsl r6
    50b4:	0bf00100 	bleq	ffc054bc <SCS_BASE+0x1fbf74bc>
    50b8:	00000041 	andeq	r0, r0, r1, asr #32
    50bc:	00251e12 	eoreq	r1, r5, r2, lsl lr
    50c0:	0bf00100 	bleq	ffc054c8 <SCS_BASE+0x1fbf74c8>
    50c4:	00000041 	andeq	r0, r0, r1, asr #32
    50c8:	be011000 	cdplt	0, 0, cr1, cr1, cr0, {0}
    50cc:	01000028 	tsteq	r0, r8, lsr #32
    50d0:	01010a6b 	tsteq	r1, fp, ror #20
    50d4:	0000063a 	andeq	r0, r0, sl, lsr r6
    50d8:	00236f11 	eoreq	r6, r3, r1, lsl pc
    50dc:	0a6a0100 	beq	1a854e4 <__Stack_Size+0x1a850e4>
    50e0:	0000051e 	andeq	r0, r0, lr, lsl r5
    50e4:	00282c11 	eoreq	r2, r8, r1, lsl ip
    50e8:	0a6a0100 	beq	1a854f0 <__Stack_Size+0x1a850f0>
    50ec:	00000041 	andeq	r0, r0, r1, asr #32
    50f0:	73011000 	movwvc	r1, #4096	; 0x1000
    50f4:	01000026 	tsteq	r0, r6, lsr #32
    50f8:	01010a87 	smlabbeq	r1, r7, sl, r0
    50fc:	00000662 	andeq	r0, r0, r2, ror #12
    5100:	00236f11 	eoreq	r6, r3, r1, lsl pc
    5104:	0a860100 	beq	fe18550c <SCS_BASE+0x1e17750c>
    5108:	0000051e 	andeq	r0, r0, lr, lsl r5
    510c:	00282c11 	eoreq	r2, r8, r1, lsl ip
    5110:	0a860100 	beq	fe185518 <SCS_BASE+0x1e177518>
    5114:	00000041 	andeq	r0, r0, r1, asr #32
    5118:	27241400 	strcs	r1, [r4, -r0, lsl #8]!
    511c:	4d010000 	stcmi	0, cr0, [r1]
    5120:	c501010c 	strgt	r0, [r1, #-268]
    5124:	11000006 	tstne	r0, r6
    5128:	0000236f 	andeq	r2, r0, pc, ror #6
    512c:	1e0c4b01 	fmacdne	d4, d12, d1
    5130:	11000005 	tstne	r0, r5
    5134:	0000295e 	andeq	r2, r0, lr, asr r9
    5138:	410c4b01 	tstmi	ip, r1, lsl #22
    513c:	11000000 	tstne	r0, r0
    5140:	000028ee 	andeq	r2, r0, lr, ror #17
    5144:	410c4b01 	tstmi	ip, r1, lsl #22
    5148:	11000000 	tstne	r0, r0
    514c:	00002b64 	andeq	r2, r0, r4, ror #22
    5150:	410c4c01 	tstmi	ip, r1, lsl #24
    5154:	12000000 	andne	r0, r0, #0	; 0x0
    5158:	0000284f 	andeq	r2, r0, pc, asr #16
    515c:	410c4e01 	tstmi	ip, r1, lsl #28
    5160:	12000000 	andne	r0, r0, #0	; 0x0
    5164:	0000251e 	andeq	r2, r0, lr, lsl r5
    5168:	410c4e01 	tstmi	ip, r1, lsl #28
    516c:	15000000 	strne	r0, [r0]
    5170:	00706d74 	rsbseq	r6, r0, r4, ror sp
    5174:	410c4e01 	tstmi	ip, r1, lsl #28
    5178:	00000000 	andeq	r0, r0, r0
    517c:	28da0110 	ldmcs	sl, {r4, r8}^
    5180:	a3010000 	movwge	r0, #4096	; 0x1000
    5184:	ed01010a 	stfs	f0, [r1, #-40]
    5188:	11000006 	tstne	r0, r6
    518c:	0000236f 	andeq	r2, r0, pc, ror #6
    5190:	1e0aa201 	cdpne	2, 0, cr10, cr10, cr1, {0}
    5194:	11000005 	tstne	r0, r5
    5198:	0000282c 	andeq	r2, r0, ip, lsr #16
    519c:	410aa201 	tstmi	sl, r1, lsl #4
    51a0:	00000000 	andeq	r0, r0, r0
    51a4:	002a5b14 	eoreq	r5, sl, r4, lsl fp
    51a8:	0c7c0100 	ldfeqe	f0, [ip]
    51ac:	07500101 	ldrbeq	r0, [r0, -r1, lsl #2]
    51b0:	6f110000 	svcvs	0x00110000
    51b4:	01000023 	tsteq	r0, r3, lsr #32
    51b8:	051e0c7a 	ldreq	r0, [lr, #-3194]
    51bc:	5e110000 	wxorpl	wr0, wr1, wr0
    51c0:	01000029 	tsteq	r0, r9, lsr #32
    51c4:	00410c7a 	subeq	r0, r1, sl, ror ip
    51c8:	ee110000 	wxor	wr0, wr1, wr0
    51cc:	01000028 	tsteq	r0, r8, lsr #32
    51d0:	00410c7a 	subeq	r0, r1, sl, ror ip
    51d4:	64110000 	ldrvs	r0, [r1]
    51d8:	0100002b 	tsteq	r0, fp, lsr #32
    51dc:	00410c7b 	subeq	r0, r1, fp, ror ip
    51e0:	4f120000 	svcmi	0x00120000
    51e4:	01000028 	tsteq	r0, r8, lsr #32
    51e8:	00410c7d 	subeq	r0, r1, sp, ror ip
    51ec:	1e120000 	wxorne	wr0, wr2, wr0
    51f0:	01000025 	tsteq	r0, r5, lsr #32
    51f4:	00410c7d 	subeq	r0, r1, sp, ror ip
    51f8:	74150000 	ldrvc	r0, [r5]
    51fc:	0100706d 	tsteq	r0, sp, rrx
    5200:	00410c7d 	subeq	r0, r1, sp, ror ip
    5204:	10000000 	andne	r0, r0, r0
    5208:	00239501 	eoreq	r9, r3, r1, lsl #10
    520c:	0abf0100 	beq	fefc5614 <SCS_BASE+0x1efb7614>
    5210:	07780101 	ldrbeq	r0, [r8, -r1, lsl #2]!
    5214:	6f110000 	svcvs	0x00110000
    5218:	01000023 	tsteq	r0, r3, lsr #32
    521c:	051e0abe 	ldreq	r0, [lr, #-2750]
    5220:	2c110000 	ldccs	0, cr0, [r1], {0}
    5224:	01000028 	tsteq	r0, r8, lsr #32
    5228:	00410abe 	strheq	r0, [r1], #-174
    522c:	16000000 	strne	r0, [r0], -r0
    5230:	0026d901 	eoreq	sp, r6, r1, lsl #18
    5234:	01c70100 	biceq	r0, r7, r0, lsl #2
    5238:	080050a0 	stmdaeq	r0, {r5, r7, ip, lr}
    523c:	080050f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, ip, lr}
    5240:	00001bd3 	ldrdeq	r1, [r0], -r3
    5244:	000007b0 	strheq	r0, [r0], -r0
    5248:	00236f17 	eoreq	r6, r3, r7, lsl pc
    524c:	1ec60100 	polnes	f0, f6, f0
    5250:	f2000005 	vhadd.s8	d0, d0, d5
    5254:	1700001b 	smladne	r0, fp, r0, r0
    5258:	00002577 	andeq	r2, r0, r7, ror r5
    525c:	07b0c601 	ldreq	ip, [r0, r1, lsl #12]!
    5260:	1c110000 	ldcne	0, cr0, [r1], {0}
    5264:	13000000 	movwne	r0, #0	; 0x0
    5268:	00037304 	andeq	r7, r3, r4, lsl #6
    526c:	04011600 	streq	r1, [r1], #-1536
    5270:	01000023 	tsteq	r0, r3, lsr #32
    5274:	50f401ee 	rscspl	r0, r4, lr, ror #3
    5278:	51a40800 	undefined instruction 0x51a40800
    527c:	1c2f0800 	stcne	8, cr0, [pc]
    5280:	081b0000 	ldmdaeq	fp, {}
    5284:	6f170000 	svcvs	0x00170000
    5288:	01000023 	tsteq	r0, r3, lsr #32
    528c:	00051eed 	andeq	r1, r5, sp, ror #29
    5290:	001c5a00 	andseq	r5, ip, r0, lsl #20
    5294:	27bf1700 	ldrcs	r1, [pc, r0, lsl #14]!
    5298:	ed010000 	stc	0, cr0, [r1]
    529c:	0000081b 	andeq	r0, r0, fp, lsl r8
    52a0:	00001c79 	andeq	r1, r0, r9, ror ip
    52a4:	00291618 	eoreq	r1, r9, r8, lsl r6
    52a8:	41ef0100 	mvnmi	r0, r0, lsl #2
    52ac:	97000000 	strls	r0, [r0, -r0]
    52b0:	1800001c 	stmdane	r0, {r2, r3, r4}
    52b4:	0000251e 	andeq	r2, r0, lr, lsl r5
    52b8:	0041ef01 	subeq	lr, r1, r1, lsl #30
    52bc:	1cb50000 	ldcne	0, cr0, [r5]
    52c0:	2f180000 	svccs	0x00180000
    52c4:	0100002b 	tsteq	r0, fp, lsr #32
    52c8:	000041ef 	andeq	r4, r0, pc, ror #3
    52cc:	001d0a00 	andseq	r0, sp, r0, lsl #20
    52d0:	04130000 	ldreq	r0, [r3]
    52d4:	000003f7 	strdeq	r0, [r0], -r7
    52d8:	23d80119 	bicscs	r0, r8, #1073741830	; 0x40000006
    52dc:	49010000 	stmdbmi	r1, {}
    52e0:	51a40101 	undefined instruction 0x51a40101
    52e4:	525c0800 	subspl	r0, ip, #0	; 0x0
    52e8:	1d3e0800 	ldcne	8, cr0, [lr]
    52ec:	088c0000 	stmeq	ip, {}
    52f0:	6f1a0000 	svcvs	0x001a0000
    52f4:	01000023 	tsteq	r0, r3, lsr #32
    52f8:	051e0148 	ldreq	r0, [lr, #-328]
    52fc:	1d690000 	stclne	0, cr0, [r9]
    5300:	bf1a0000 	svclt	0x001a0000
    5304:	01000027 	tsteq	r0, r7, lsr #32
    5308:	081b0148 	ldmdaeq	fp, {r3, r6, r8}
    530c:	1d880000 	stcne	0, cr0, [r8]
    5310:	161b0000 	ldrne	r0, [fp], -r0
    5314:	01000029 	tsteq	r0, r9, lsr #32
    5318:	0041014a 	subeq	r0, r1, sl, asr #2
    531c:	1da60000 	stcne	0, cr0, [r6]
    5320:	1e1b0000 	wxorne	wr0, wr11, wr0
    5324:	01000025 	tsteq	r0, r5, lsr #32
    5328:	0041014a 	subeq	r0, r1, sl, asr #2
    532c:	1dcf0000 	stclne	0, cr0, [pc]
    5330:	2f1b0000 	svccs	0x001b0000
    5334:	0100002b 	tsteq	r0, fp, lsr #32
    5338:	0041014a 	subeq	r0, r1, sl, asr #2
    533c:	1e190000 	wxorne	wr0, wr9, wr0
    5340:	19000000 	stmdbne	r0, {}
    5344:	002a7301 	eoreq	r7, sl, r1, lsl #6
    5348:	01a50100 	undefined instruction 0x01a50100
    534c:	00525c01 	subseq	r5, r2, r1, lsl #24
    5350:	00531008 	subseq	r1, r3, r8
    5354:	001e4d08 	andseq	r4, lr, r8, lsl #26
    5358:	0008f700 	andeq	pc, r8, r0, lsl #14
    535c:	236f1a00 	cmncs	pc, #0	; 0x0
    5360:	a4010000 	strge	r0, [r1]
    5364:	00051e01 	andeq	r1, r5, r1, lsl #28
    5368:	001e7800 	andseq	r7, lr, r0, lsl #16
    536c:	27bf1a00 	ldrcs	r1, [pc, r0, lsl #20]!
    5370:	a4010000 	strge	r0, [r1]
    5374:	00081b01 	andeq	r1, r8, r1, lsl #22
    5378:	001e9700 	andseq	r9, lr, r0, lsl #14
    537c:	29161b00 	ldmdbcs	r6, {r8, r9, fp, ip}
    5380:	a6010000 	strge	r0, [r1], -r0
    5384:	00004101 	andeq	r4, r0, r1, lsl #2
    5388:	001eb500 	andseq	fp, lr, r0, lsl #10
    538c:	251e1b00 	ldrcs	r1, [lr, #-2816]
    5390:	a6010000 	strge	r0, [r1], -r0
    5394:	00004101 	andeq	r4, r0, r1, lsl #2
    5398:	001ed300 	andseq	sp, lr, r0, lsl #6
    539c:	2b2f1b00 	blcs	bcbfa4 <__Stack_Size+0xbcbba4>
    53a0:	a6010000 	strge	r0, [r1], -r0
    53a4:	00004101 	andeq	r4, r0, r1, lsl #2
    53a8:	001f1d00 	andseq	r1, pc, r0, lsl #26
    53ac:	01190000 	tsteq	r9, r0
    53b0:	00002790 	muleq	r0, r0, r7
    53b4:	01020101 	tsteq	r2, r1, lsl #2
    53b8:	08005310 	stmdaeq	r0, {r4, r8, r9, ip, lr}
    53bc:	080053a4 	stmdaeq	r0, {r2, r5, r7, r8, r9, ip, lr}
    53c0:	00001f51 	andeq	r1, r0, r1, asr pc
    53c4:	00000962 	andeq	r0, r0, r2, ror #18
    53c8:	00236f1a 	eoreq	r6, r3, sl, lsl pc
    53cc:	02000100 	andeq	r0, r0, #0	; 0x0
    53d0:	0000051e 	andeq	r0, r0, lr, lsl r5
    53d4:	00001f7c 	andeq	r1, r0, ip, ror pc
    53d8:	0027bf1a 	eoreq	fp, r7, sl, lsl pc
    53dc:	02000100 	andeq	r0, r0, #0	; 0x0
    53e0:	0000081b 	andeq	r0, r0, fp, lsl r8
    53e4:	00001f9b 	muleq	r0, fp, pc
    53e8:	0029161b 	eoreq	r1, r9, fp, lsl r6
    53ec:	02020100 	andeq	r0, r2, #0	; 0x0
    53f0:	00000041 	andeq	r0, r0, r1, asr #32
    53f4:	00001fb9 	strheq	r1, [r0], -r9
    53f8:	00251e1b 	eoreq	r1, r5, fp, lsl lr
    53fc:	02020100 	andeq	r0, r2, #0	; 0x0
    5400:	00000041 	andeq	r0, r0, r1, asr #32
    5404:	00001fe2 	andeq	r1, r0, r2, ror #31
    5408:	002b2f1b 	eoreq	r2, fp, fp, lsl pc
    540c:	02020100 	andeq	r0, r2, #0	; 0x0
    5410:	00000041 	andeq	r0, r0, r1, asr #32
    5414:	00002017 	andeq	r2, r0, r7, lsl r0
    5418:	59011900 	stmdbpl	r1, {r8, fp, ip}
    541c:	0100002b 	tsteq	r0, fp, lsr #32
    5420:	a401024a 	strge	r0, [r1], #-586
    5424:	10080053 	andne	r0, r8, r3, asr r0
    5428:	40080055 	andmi	r0, r8, r5, asr r0
    542c:	28000020 	stmdacs	r0, {r5}
    5430:	1a00000b 	bne	5464 <__Stack_Size+0x5064>
    5434:	0000236f 	andeq	r2, r0, pc, ror #6
    5438:	1e024901 	cdpne	9, 0, cr4, cr2, cr1, {0}
    543c:	5f000005 	svcpl	0x00000005
    5440:	1a000020 	bne	54c8 <__Stack_Size+0x50c8>
    5444:	00002713 	andeq	r2, r0, r3, lsl r7
    5448:	28024901 	stmdacs	r2, {r0, r8, fp, lr}
    544c:	7d00000b 	stcvc	0, cr0, [r0, #-44]
    5450:	1c000020 	stcne	0, cr0, [r0], {32}
    5454:	000005bb 	strheq	r0, [r0], -fp
    5458:	000000f8 	strdeq	r0, [r0], -r8
    545c:	d9025601 	stmdble	r2, {r0, r9, sl, ip, lr}
    5460:	1d000009 	stcne	0, cr0, [r0, #-36]
    5464:	000005ed 	andeq	r0, r0, sp, ror #11
    5468:	0005e11d 	andeq	lr, r5, sp, lsl r1
    546c:	05d51d00 	ldrbeq	r1, [r5, #3328]
    5470:	c91d0000 	ldmdbgt	sp, {}
    5474:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    5478:	00000118 	andeq	r0, r0, r8, lsl r1
    547c:	0005f91f 	andeq	pc, r5, pc, lsl r9
    5480:	00209b00 	eoreq	r9, r0, r0, lsl #22
    5484:	06051f00 	streq	r1, [r5], -r0, lsl #30
    5488:	20ae0000 	adccs	r0, lr, r0
    548c:	00000000 	andeq	r0, r0, r0
    5490:	00061220 	andeq	r1, r6, r0, lsr #4
    5494:	0053ea00 	subseq	lr, r3, r0, lsl #20
    5498:	00013808 	andeq	r3, r1, r8, lsl #16
    549c:	025b0100 	subseq	r0, fp, #0	; 0x0
    54a0:	000009f8 	strdeq	r0, [r0], -r8
    54a4:	00062d1d 	andeq	r2, r6, sp, lsl sp
    54a8:	06211d00 	strteq	r1, [r1], -r0, lsl #26
    54ac:	1c000000 	stcne	0, cr0, [r0], {0}
    54b0:	00000558 	andeq	r0, r0, r8, asr r5
    54b4:	00000150 	andeq	r0, r0, r0, asr r1
    54b8:	3a026001 	bcc	9d4c4 <__Stack_Size+0x9d0c4>
    54bc:	1d00000a 	stcne	0, cr0, [r0, #-40]
    54c0:	0000058a 	andeq	r0, r0, sl, lsl #11
    54c4:	00057e1d 	andeq	r7, r5, sp, lsl lr
    54c8:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    54cc:	661d0000 	ldrvs	r0, [sp], -r0
    54d0:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    54d4:	00000170 	andeq	r0, r0, r0, ror r1
    54d8:	0005961f 	andeq	r9, r5, pc, lsl r6
    54dc:	0020c100 	eoreq	ip, r0, r0, lsl #2
    54e0:	05a21f00 	streq	r1, [r2, #3840]!
    54e4:	20ea0000 	rsccs	r0, sl, r0
    54e8:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    54ec:	00000005 	andeq	r0, r0, r5
    54f0:	063a2000 	ldrteq	r2, [sl], -r0
    54f4:	54460000 	strbpl	r0, [r6]
    54f8:	01900800 	orrseq	r0, r0, r0, lsl #16
    54fc:	65010000 	strvs	r0, [r1]
    5500:	000a5902 	andeq	r5, sl, r2, lsl #18
    5504:	06551d00 	ldrbeq	r1, [r5], -r0, lsl #26
    5508:	491d0000 	ldmdbmi	sp, {}
    550c:	00000006 	andeq	r0, r0, r6
    5510:	00066222 	andeq	r6, r6, r2, lsr #4
    5514:	00546e00 	subseq	r6, r4, r0, lsl #28
    5518:	0054a408 	subseq	sl, r4, r8, lsl #8
    551c:	026a0108 	rsbeq	r0, sl, #2	; 0x2
    5520:	00000aa3 	andeq	r0, r0, r3, lsr #21
    5524:	0006941d 	andeq	r9, r6, sp, lsl r4
    5528:	06881d00 	streq	r1, [r8], r0, lsl #26
    552c:	7c1d0000 	ldcvc	0, cr0, [sp], {0}
    5530:	1d000006 	stcne	0, cr0, [r0, #-24]
    5534:	00000670 	andeq	r0, r0, r0, ror r6
    5538:	00546e23 	subseq	r6, r4, r3, lsr #28
    553c:	0054a408 	subseq	sl, r4, r8, lsl #8
    5540:	06a01f08 	strteq	r1, [r0], r8, lsl #30
    5544:	20fd0000 	rscscs	r0, sp, r0
    5548:	ac1f0000 	ldcge	0, cr0, [pc], {0}
    554c:	10000006 	andne	r0, r0, r6
    5550:	21000021 	tstcs	r0, r1, lsr #32
    5554:	000006b8 	strheq	r0, [r0], -r8
    5558:	c5200000 	strgt	r0, [r0]!
    555c:	a4000006 	strge	r0, [r0], #-6
    5560:	a8080054 	stmdage	r8, {r2, r4, r6}
    5564:	01000001 	tsteq	r0, r1
    5568:	0ac2026f 	beq	ff085f2c <SCS_BASE+0x1f077f2c>
    556c:	e01d0000 	ands	r0, sp, r0
    5570:	1d000006 	stcne	0, cr0, [r0, #-24]
    5574:	000006d4 	ldrdeq	r0, [r0], -r4
    5578:	06ed2200 	strbteq	r2, [sp], r0, lsl #4
    557c:	54ba0000 	ldrtpl	r0, [sl]
    5580:	54f40800 	ldrbtpl	r0, [r4], #2048
    5584:	74010800 	strvc	r0, [r1], #-2048
    5588:	000b0c02 	andeq	r0, fp, r2, lsl #24
    558c:	071f1d00 	ldreq	r1, [pc, -r0, lsl #26]
    5590:	131d0000 	tstne	sp, #0	; 0x0
    5594:	1d000007 	stcne	0, cr0, [r0, #-28]
    5598:	00000707 	andeq	r0, r0, r7, lsl #14
    559c:	0006fb1d 	andeq	pc, r6, sp, lsl fp
    55a0:	54ba2300 	ldrtpl	r2, [sl], #768
    55a4:	54f40800 	ldrbtpl	r0, [r4], #2048
    55a8:	2b1f0800 	blcs	7c75b0 <__Stack_Size+0x7c71b0>
    55ac:	23000007 	movwcs	r0, #7	; 0x7
    55b0:	1f000021 	svcne	0x00000021
    55b4:	00000737 	andeq	r0, r0, r7, lsr r7
    55b8:	00002136 	andeq	r2, r0, r6, lsr r1
    55bc:	00074321 	andeq	r4, r7, r1, lsr #6
    55c0:	24000000 	strcs	r0, [r0]
    55c4:	00000750 	andeq	r0, r0, r0, asr r7
    55c8:	080054f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sl, ip, lr}
    55cc:	000001c0 	andeq	r0, r0, r0, asr #3
    55d0:	1d027901 	stcne	9, cr7, [r2, #-4]
    55d4:	0000076b 	andeq	r0, r0, fp, ror #14
    55d8:	00075f1d 	andeq	r5, r7, sp, lsl pc
    55dc:	13000000 	movwne	r0, #0	; 0x0
    55e0:	00045104 	andeq	r5, r4, r4, lsl #2
    55e4:	f8011900 	undefined instruction 0xf8011900
    55e8:	0100002a 	tsteq	r0, sl, lsr #32
    55ec:	1001028b 	andne	r0, r1, fp, lsl #5
    55f0:	6a080055 	bvs	20574c <__Stack_Size+0x20534c>
    55f4:	49080056 	stmdbmi	r8, {r1, r2, r4, r6}
    55f8:	17000021 	strne	r0, [r0, -r1, lsr #32]
    55fc:	2500000d 	strcs	r0, [r0, #-13]
    5600:	0000236f 	andeq	r2, r0, pc, ror #6
    5604:	1e028a01 	fmacsne	s16, s4, s2
    5608:	01000005 	tsteq	r0, r5
    560c:	27131a50 	undefined
    5610:	8a010000 	bhi	45618 <__Stack_Size+0x45218>
    5614:	000b2802 	andeq	r2, fp, r2, lsl #16
    5618:	00216800 	eoreq	r6, r1, r0, lsl #16
    561c:	29802600 	stmibcs	r0, {r9, sl, sp}
    5620:	8c010000 	stchi	0, cr0, [r1], {0}
    5624:	00004102 	andeq	r4, r0, r2, lsl #2
    5628:	26570100 	ldrbcs	r0, [r7], -r0, lsl #2
    562c:	00002887 	andeq	r2, r0, r7, lsl #17
    5630:	41028d01 	tstmi	r2, r1, lsl #26
    5634:	01000000 	tsteq	r0, r0
    5638:	05bb2256 	ldreq	r2, [fp, #598]!
    563c:	55340000 	ldrpl	r0, [r4]!
    5640:	55660800 	strbpl	r0, [r6, #-2048]!
    5644:	a9010800 	stmdbge	r1, {fp}
    5648:	000bc702 	andeq	ip, fp, r2, lsl #14
    564c:	05ed1d00 	strbeq	r1, [sp, #3328]!
    5650:	e11d0000 	tst	sp, r0
    5654:	1d000005 	stcne	0, cr0, [r0, #-20]
    5658:	000005d5 	ldrdeq	r0, [r0], -r5
    565c:	0005c91d 	andeq	ip, r5, sp, lsl r9
    5660:	55342300 	ldrpl	r2, [r4, #-768]!
    5664:	55660800 	strbpl	r0, [r6, #-2048]!
    5668:	f91f0800 	undefined instruction 0xf91f0800
    566c:	86000005 	strhi	r0, [r0], -r5
    5670:	1f000021 	svcne	0x00000021
    5674:	00000605 	andeq	r0, r0, r5, lsl #12
    5678:	00002199 	muleq	r0, r9, r1
    567c:	12200000 	eorne	r0, r0, #0	; 0x0
    5680:	66000006 	strvs	r0, [r0], -r6
    5684:	d8080055 	stmdale	r8, {r0, r2, r4, r6}
    5688:	01000001 	tsteq	r0, r1
    568c:	0be602ad 	bleq	ff986148 <SCS_BASE+0x1f978148>
    5690:	2d1d0000 	ldccs	0, cr0, [sp]
    5694:	1d000006 	stcne	0, cr0, [r0, #-24]
    5698:	00000621 	andeq	r0, r0, r1, lsr #12
    569c:	05582200 	ldrbeq	r2, [r8, #-512]
    56a0:	557e0000 	ldrbpl	r0, [lr]!
    56a4:	55b40800 	ldrpl	r0, [r4, #2048]!
    56a8:	b0010800 	andlt	r0, r1, r0, lsl #16
    56ac:	000c3002 	andeq	r3, ip, r2
    56b0:	058a1d00 	streq	r1, [sl, #3328]
    56b4:	7e1d0000 	wxorvc	wr0, wr13, wr0
    56b8:	1d000005 	stcne	0, cr0, [r0, #-20]
    56bc:	00000572 	andeq	r0, r0, r2, ror r5
    56c0:	0005661d 	andeq	r6, r5, sp, lsl r6
    56c4:	557e2300 	ldrbpl	r2, [lr, #-768]!
    56c8:	55b40800 	ldrpl	r0, [r4, #2048]!
    56cc:	961f0800 	ldrls	r0, [pc], -r0, lsl #16
    56d0:	ac000005 	stcge	0, cr0, [r0], {5}
    56d4:	1f000021 	svcne	0x00000021
    56d8:	000005a2 	andeq	r0, r0, r2, lsr #11
    56dc:	000021ca 	andeq	r2, r0, sl, asr #3
    56e0:	0005ae21 	andeq	sl, r5, r1, lsr #28
    56e4:	22000000 	andcs	r0, r0, #0	; 0x0
    56e8:	0000063a 	andeq	r0, r0, sl, lsr r6
    56ec:	080055b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip, lr}
    56f0:	080055cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, sl, ip, lr}
    56f4:	4f02b301 	svcmi	0x0002b301
    56f8:	1d00000c 	stcne	0, cr0, [r0, #-48]
    56fc:	00000655 	andeq	r0, r0, r5, asr r6
    5700:	0006491d 	andeq	r4, r6, sp, lsl r9
    5704:	58220000 	stmdapl	r2!, {}
    5708:	cc000005 	stcgt	0, cr0, [r0], {5}
    570c:	06080055 	undefined
    5710:	01080056 	qaddeq	r0, r6, r8
    5714:	0c9902b8 	lfmeq	f0, 4, [r9], {184}
    5718:	8a1d0000 	bhi	745720 <__Stack_Size+0x745320>
    571c:	1d000005 	stcne	0, cr0, [r0, #-20]
    5720:	0000057e 	andeq	r0, r0, lr, ror r5
    5724:	0005721d 	andeq	r7, r5, sp, lsl r2
    5728:	05661d00 	strbeq	r1, [r6, #-3328]!
    572c:	cc230000 	stcgt	0, cr0, [r3]
    5730:	06080055 	undefined
    5734:	1f080056 	svcne	0x00080056
    5738:	00000596 	muleq	r0, r6, r5
    573c:	000021e8 	andeq	r2, r0, r8, ror #3
    5740:	0005a21f 	andeq	sl, r5, pc, lsl r2
    5744:	00221100 	eoreq	r1, r2, r0, lsl #2
    5748:	05ae2100 	streq	r2, [lr, #256]!
    574c:	00000000 	andeq	r0, r0, r0
    5750:	00063a20 	andeq	r3, r6, r0, lsr #20
    5754:	00560600 	subseq	r0, r6, r0, lsl #12
    5758:	0001f008 	andeq	pc, r1, r8
    575c:	02bc0100 	adcseq	r0, ip, #0	; 0x0
    5760:	00000cb8 	strheq	r0, [r0], -r8
    5764:	0006551d 	andeq	r5, r6, sp, lsl r5
    5768:	06491d00 	strbeq	r1, [r9], -r0, lsl #26
    576c:	22000000 	andcs	r0, r0, #0	; 0x0
    5770:	000005bb 	strheq	r0, [r0], -fp
    5774:	08005622 	stmdaeq	r0, {r1, r5, r9, sl, ip, lr}
    5778:	08005654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip, lr}
    577c:	fb02bf01 	blx	b538a <__Stack_Size+0xb4f8a>
    5780:	1d00000c 	stcne	0, cr0, [r0, #-48]
    5784:	000005ed 	andeq	r0, r0, sp, ror #11
    5788:	0005e11d 	andeq	lr, r5, sp, lsl r1
    578c:	05d51d00 	ldrbeq	r1, [r5, #3328]
    5790:	c91d0000 	ldmdbgt	sp, {}
    5794:	23000005 	movwcs	r0, #5	; 0x5
    5798:	08005622 	stmdaeq	r0, {r1, r5, r9, sl, ip, lr}
    579c:	08005654 	stmdaeq	r0, {r2, r4, r6, r9, sl, ip, lr}
    57a0:	0005f91f 	andeq	pc, r5, pc, lsl r9
    57a4:	00222400 	eoreq	r2, r2, r0, lsl #8
    57a8:	06052700 	streq	r2, [r5], -r0, lsl #14
    57ac:	52010000 	andpl	r0, r1, #0	; 0x0
    57b0:	12280000 	eorne	r0, r8, #0	; 0x0
    57b4:	54000006 	strpl	r0, [r0], #-6
    57b8:	68080056 	stmdavs	r8, {r1, r2, r4, r6}
    57bc:	01080056 	qaddeq	r0, r6, r8
    57c0:	2d1d02c2 	lfmcs	f0, 4, [sp, #-776]
    57c4:	1d000006 	stcne	0, cr0, [r0, #-24]
    57c8:	00000621 	andeq	r0, r0, r1, lsr #12
    57cc:	01290000 	teqeq	r9, r0
    57d0:	00002993 	muleq	r0, r3, r9
    57d4:	0102d201 	tsteq	r2, r1, lsl #4
    57d8:	0800566c 	stmdaeq	r0, {r2, r3, r5, r6, r9, sl, ip, lr}
    57dc:	0800568e 	stmdaeq	r0, {r1, r2, r3, r7, r9, sl, ip, lr}
    57e0:	0d4c5d01 	stcleq	13, cr5, [ip, #-4]
    57e4:	6f250000 	svcvs	0x00250000
    57e8:	01000023 	tsteq	r0, r3, lsr #32
    57ec:	051e02d1 	ldreq	r0, [lr, #-721]
    57f0:	50010000 	andpl	r0, r1, r0
    57f4:	00250b25 	eoreq	r0, r5, r5, lsr #22
    57f8:	02d10100 	sbcseq	r0, r1, #0	; 0x0
    57fc:	00000d4c 	andeq	r0, r0, ip, asr #26
    5800:	13005101 	movwne	r5, #257	; 0x101
    5804:	0004c704 	andeq	ip, r4, r4, lsl #14
    5808:	23012900 	movwcs	r2, #6400	; 0x1900
    580c:	0100002a 	tsteq	r0, sl, lsr #32
    5810:	900102ef 	andls	r0, r1, pc, ror #5
    5814:	a6080056 	undefined
    5818:	01080056 	qaddeq	r0, r6, r8
    581c:	000d795d 	andeq	r7, sp, sp, asr r9
    5820:	25772500 	ldrbcs	r2, [r7, #-1280]!
    5824:	ee010000 	cdp	0, 0, cr0, cr1, cr0, {0}
    5828:	0007b002 	andeq	fp, r7, r2
    582c:	00500100 	subseq	r0, r0, r0, lsl #2
    5830:	22b50129 	adcscs	r0, r5, #1073741834	; 0x4000000a
    5834:	01010000 	tsteq	r1, r0
    5838:	56a80103 	strtpl	r0, [r8], r3, lsl #2
    583c:	56be0800 	ldrtpl	r0, [lr], r0, lsl #16
    5840:	5d010800 	stcpl	8, cr0, [r1]
    5844:	00000da0 	andeq	r0, r0, r0, lsr #27
    5848:	0027bf25 	eoreq	fp, r7, r5, lsr #30
    584c:	03000100 	movweq	r0, #256	; 0x100
    5850:	0000081b 	andeq	r0, r0, fp, lsl r8
    5854:	29005001 	stmdbcs	r0, {r0, ip, lr}
    5858:	00213f01 	eoreq	r3, r1, r1, lsl #30
    585c:	03160100 	tsteq	r6, #0	; 0x0
    5860:	0056c001 	subseq	ip, r6, r1
    5864:	0056d808 	subseq	sp, r6, r8, lsl #16
    5868:	c75d0108 	ldrbgt	r0, [sp, -r8, lsl #2]
    586c:	2500000d 	strcs	r0, [r0, #-13]
    5870:	00002713 	andeq	r2, r0, r3, lsl r7
    5874:	28031501 	stmdacs	r3, {r0, r8, sl, ip}
    5878:	0100000b 	tsteq	r0, fp
    587c:	01290050 	qsubeq	r0, r0, r9
    5880:	00002aac 	andeq	r2, r0, ip, lsr #21
    5884:	01032801 	tsteq	r3, r1, lsl #16
    5888:	080056d8 	stmdaeq	r0, {r3, r4, r6, r7, r9, sl, ip, lr}
    588c:	080056ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, ip, lr}
    5890:	0dee5d01 	stcleq	13, cr5, [lr, #4]!
    5894:	0b250000 	bleq	94589c <__Stack_Size+0x94549c>
    5898:	01000025 	tsteq	r0, r5, lsr #32
    589c:	0d4c0327 	stcleq	3, cr0, [ip, #-156]
    58a0:	50010000 	andpl	r0, r1, r0
    58a4:	51012900 	tstpl	r1, r0, lsl #18
    58a8:	0100002b 	tsteq	r0, fp, lsr #32
    58ac:	ec01033d 	stc	3, cr0, [r1], {61}
    58b0:	06080056 	undefined
    58b4:	01080057 	qaddeq	r0, r7, r8
    58b8:	000e235d 	andeq	r2, lr, sp, asr r3
    58bc:	236f2500 	cmncs	pc, #0	; 0x0
    58c0:	3c010000 	stccc	0, cr0, [r1], {0}
    58c4:	00051e03 	andeq	r1, r5, r3, lsl #28
    58c8:	25500100 	ldrbcs	r0, [r0, #-256]
    58cc:	00000dfc 	strdeq	r0, [r0], -ip
    58d0:	a9033c01 	stmdbge	r3, {r0, sl, fp, ip, sp}
    58d4:	01000000 	tsteq	r0, r0
    58d8:	01290051 	qsubeq	r0, r1, r9
    58dc:	0000296d 	andeq	r2, r0, sp, ror #18
    58e0:	01035801 	tsteq	r3, r1, lsl #16
    58e4:	08005708 	stmdaeq	r0, {r3, r8, r9, sl, ip, lr}
    58e8:	08005724 	stmdaeq	r0, {r2, r5, r8, r9, sl, ip, lr}
    58ec:	0e585d01 	cdpeq	13, 5, cr5, cr8, cr1, {0}
    58f0:	6f250000 	svcvs	0x00250000
    58f4:	01000023 	tsteq	r0, r3, lsr #32
    58f8:	051e0357 	ldreq	r0, [lr, #-855]
    58fc:	50010000 	andpl	r0, r1, r0
    5900:	000dfc25 	andeq	pc, sp, r5, lsr #24
    5904:	03570100 	cmpeq	r7, #0	; 0x0
    5908:	000000a9 	andeq	r0, r0, r9, lsr #1
    590c:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5910:	002a3a01 	eoreq	r3, sl, r1, lsl #20
    5914:	037e0100 	cmneq	lr, #0	; 0x0
    5918:	00572401 	subseq	r2, r7, r1, lsl #8
    591c:	00573c08 	subseq	r3, r7, r8, lsl #24
    5920:	9b5d0108 	blls	1745d48 <__Stack_Size+0x1745948>
    5924:	2500000e 	strcs	r0, [r0, #-14]
    5928:	0000236f 	andeq	r2, r0, pc, ror #6
    592c:	1e037d01 	cdpne	13, 0, cr7, cr3, cr1, {0}
    5930:	01000005 	tsteq	r0, r5
    5934:	2b362550 	blcs	d8ee7c <__Stack_Size+0xd8ea7c>
    5938:	7d010000 	stcvc	0, cr0, [r1]
    593c:	00004103 	andeq	r4, r0, r3, lsl #2
    5940:	25510100 	ldrbcs	r0, [r1, #-256]
    5944:	00000dfc 	strdeq	r0, [r0], -ip
    5948:	a9037d01 	stmdbge	r3, {r0, r8, sl, fp, ip, sp, lr}
    594c:	01000000 	tsteq	r0, r0
    5950:	01290052 	qsubeq	r0, r2, r9
    5954:	00002661 	andeq	r2, r0, r1, ror #12
    5958:	0103a101 	tsteq	r3, r1, lsl #2
    595c:	0800573c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, ip, lr}
    5960:	08005740 	stmdaeq	r0, {r6, r8, r9, sl, ip, lr}
    5964:	0ed05d01 	cdpeq	13, 13, cr5, cr0, cr1, {0}
    5968:	6f250000 	svcvs	0x00250000
    596c:	01000023 	tsteq	r0, r3, lsr #32
    5970:	051e03a0 	ldreq	r0, [lr, #-928]
    5974:	50010000 	andpl	r0, r1, r0
    5978:	00283625 	eoreq	r3, r8, r5, lsr #12
    597c:	03a00100 	moveq	r0, #0	; 0x0
    5980:	00000041 	andeq	r0, r0, r1, asr #32
    5984:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    5988:	0024c601 	eoreq	ip, r4, r1, lsl #12
    598c:	03c00100 	biceq	r0, r0, #0	; 0x0
    5990:	00574001 	subseq	r4, r7, r1
    5994:	00574808 	subseq	r4, r7, r8, lsl #16
    5998:	155d0108 	ldrbne	r0, [sp, #-264]
    599c:	2500000f 	strcs	r0, [r0, #-15]
    59a0:	0000236f 	andeq	r2, r0, pc, ror #6
    59a4:	1e03bf01 	cdpne	15, 0, cr11, cr3, cr1, {0}
    59a8:	01000005 	tsteq	r0, r5
    59ac:	22572550 	subscs	r2, r7, #335544320	; 0x14000000
    59b0:	bf010000 	svclt	0x00010000
    59b4:	00004103 	andeq	r4, r0, r3, lsl #2
    59b8:	1a510100 	bne	1445dc0 <__Stack_Size+0x14459c0>
    59bc:	00002441 	andeq	r2, r0, r1, asr #8
    59c0:	4103bf01 	tstmi	r3, r1, lsl #30
    59c4:	37000000 	strcc	r0, [r0, -r0]
    59c8:	00000022 	andeq	r0, r0, r2, lsr #32
    59cc:	2a180129 	bcs	605e78 <__Stack_Size+0x605a78>
    59d0:	dd010000 	stcle	0, cr0, [r1]
    59d4:	57480103 	strbpl	r0, [r8, -r3, lsl #2]
    59d8:	57600800 	strbpl	r0, [r0, -r0, lsl #16]!
    59dc:	5d010800 	stcpl	8, cr0, [r1]
    59e0:	00000f58 	andeq	r0, r0, r8, asr pc
    59e4:	00236f25 	eoreq	r6, r3, r5, lsr #30
    59e8:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    59ec:	0000051e 	andeq	r0, r0, lr, lsl r5
    59f0:	c3255001 	teqgt	r5, #1	; 0x1
    59f4:	01000025 	tsteq	r0, r5, lsr #32
    59f8:	004103dc 	ldrdeq	r0, [r1], #-60
    59fc:	51010000 	tstpl	r1, r0
    5a00:	000dfc25 	andeq	pc, sp, r5, lsr #24
    5a04:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    5a08:	000000a9 	andeq	r0, r0, r9, lsr #1
    5a0c:	29005201 	stmdbcs	r0, {r0, r9, ip, lr}
    5a10:	00289b01 	eoreq	r9, r8, r1, lsl #22
    5a14:	03f90100 	mvnseq	r0, #0	; 0x0
    5a18:	00576001 	subseq	r6, r7, r1
    5a1c:	00576e08 	subseq	r6, r7, r8, lsl #28
    5a20:	7f5d0108 	svcvc	0x005d0108
    5a24:	2500000f 	strcs	r0, [r0, #-15]
    5a28:	0000236f 	andeq	r2, r0, pc, ror #6
    5a2c:	1e03f801 	cdpne	8, 0, cr15, cr3, cr1, {0}
    5a30:	01000005 	tsteq	r0, r5
    5a34:	01290050 	qsubeq	r0, r0, r9
    5a38:	00002494 	muleq	r0, r4, r4
    5a3c:	01040f01 	tsteq	r4, r1, lsl #30
    5a40:	08005770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, ip, lr}
    5a44:	0800578a 	stmdaeq	r0, {r1, r3, r7, r8, r9, sl, ip, lr}
    5a48:	0fe45d01 	svceq	0x00e45d01
    5a4c:	6f250000 	svcvs	0x00250000
    5a50:	01000023 	tsteq	r0, r3, lsr #32
    5a54:	051e040e 	ldreq	r0, [lr, #-1038]
    5a58:	50010000 	andpl	r0, r1, r0
    5a5c:	0022401a 	eoreq	r4, r2, sl, lsl r0
    5a60:	040e0100 	streq	r0, [lr], #-256
    5a64:	00000041 	andeq	r0, r0, r1, asr #32
    5a68:	0000224a 	andeq	r2, r0, sl, asr #4
    5a6c:	00052428 	andeq	r2, r5, r8, lsr #8
    5a70:	00577000 	subseq	r7, r7, r0
    5a74:	00577e08 	subseq	r7, r7, r8, lsl #28
    5a78:	04150108 	ldreq	r0, [r5], #-264
    5a7c:	00053f1d 	andeq	r3, r5, sp, lsl pc
    5a80:	05331d00 	ldreq	r1, [r3, #-3328]!
    5a84:	70230000 	eorvc	r0, r3, r0
    5a88:	7e080057 	mcrvc	0, 0, r0, cr8, cr7, {2}
    5a8c:	1f080057 	svcne	0x00080057
    5a90:	0000054b 	andeq	r0, r0, fp, asr #10
    5a94:	0000225d 	andeq	r2, r0, sp, asr r2
    5a98:	19000000 	stmdbne	r0, {}
    5a9c:	0029b201 	eoreq	fp, r9, r1, lsl #4
    5aa0:	042f0100 	strteq	r0, [pc], #256	; 5aa8 <__Stack_Size+0x56a8>
    5aa4:	00578c01 	subseq	r8, r7, r1, lsl #24
    5aa8:	00581e08 	subseq	r1, r8, r8, lsl #28
    5aac:	00227b08 	eoreq	r7, r2, r8, lsl #22
    5ab0:	0010f800 	andseq	pc, r0, r0, lsl #16
    5ab4:	236f2500 	cmncs	pc, #0	; 0x0
    5ab8:	2d010000 	stccs	0, cr0, [r1]
    5abc:	00051e04 	andeq	r1, r5, r4, lsl #28
    5ac0:	1a500100 	bne	1405ec8 <__Stack_Size+0x1405ac8>
    5ac4:	000026c0 	andeq	r2, r0, r0, asr #13
    5ac8:	41042d01 	tstmi	r4, r1, lsl #26
    5acc:	9a000000 	bls	5ad4 <__Stack_Size+0x56d4>
    5ad0:	1a000022 	bne	5b60 <__Stack_Size+0x5760>
    5ad4:	0000295e 	andeq	r2, r0, lr, asr r9
    5ad8:	41042e01 	tstmi	r4, r1, lsl #28
    5adc:	b8000000 	stmdalt	r0, {}
    5ae0:	1a000022 	bne	5b70 <__Stack_Size+0x5770>
    5ae4:	00002b68 	andeq	r2, r0, r8, ror #22
    5ae8:	41042e01 	tstmi	r4, r1, lsl #28
    5aec:	d6000000 	strle	r0, [r0], -r0
    5af0:	22000022 	andcs	r0, r0, #34	; 0x22
    5af4:	00000558 	andeq	r0, r0, r8, asr r5
    5af8:	08005798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip, lr}
    5afc:	080057ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, lr}
    5b00:	86043901 	strhi	r3, [r4], -r1, lsl #18
    5b04:	1d000010 	stcne	0, cr0, [r0, #-64]
    5b08:	0000058a 	andeq	r0, r0, sl, lsl #11
    5b0c:	00057e1d 	andeq	r7, r5, sp, lsl lr
    5b10:	05721d00 	ldrbeq	r1, [r2, #-3328]!
    5b14:	661d0000 	ldrvs	r0, [sp], -r0
    5b18:	23000005 	movwcs	r0, #5	; 0x5
    5b1c:	08005798 	stmdaeq	r0, {r3, r4, r7, r8, r9, sl, ip, lr}
    5b20:	080057ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, lr}
    5b24:	0005961f 	andeq	r9, r5, pc, lsl r6
    5b28:	0022f400 	eoreq	pc, r2, r0, lsl #8
    5b2c:	05a21f00 	streq	r1, [r2, #3840]!
    5b30:	231d0000 	tstcs	sp, #0	; 0x0
    5b34:	ae210000 	cdpge	0, 2, cr0, cr1, cr0, {0}
    5b38:	00000005 	andeq	r0, r0, r5
    5b3c:	05bb2200 	ldreq	r2, [fp, #512]!
    5b40:	57ce0000 	strbpl	r0, [lr, r0]
    5b44:	58020800 	stmdapl	r2, {fp}
    5b48:	3d010800 	stccc	8, cr0, [r1]
    5b4c:	0010c904 	andseq	ip, r0, r4, lsl #18
    5b50:	05ed1d00 	strbeq	r1, [sp, #3328]!
    5b54:	e11d0000 	tst	sp, r0
    5b58:	1d000005 	stcne	0, cr0, [r0, #-20]
    5b5c:	000005d5 	ldrdeq	r0, [r0], -r5
    5b60:	0005c91d 	andeq	ip, r5, sp, lsl r9
    5b64:	57ce2300 	strbpl	r2, [lr, r0, lsl #6]
    5b68:	58020800 	stmdapl	r2, {fp}
    5b6c:	f91f0800 	undefined instruction 0xf91f0800
    5b70:	3b000005 	blcc	5b8c <__Stack_Size+0x578c>
    5b74:	27000023 	strcs	r0, [r0, -r3, lsr #32]
    5b78:	00000605 	andeq	r0, r0, r5, lsl #12
    5b7c:	00005201 	andeq	r5, r0, r1, lsl #4
    5b80:	00052428 	andeq	r2, r5, r8, lsr #8
    5b84:	00580200 	subseq	r0, r8, r0, lsl #4
    5b88:	00581208 	subseq	r1, r8, r8, lsl #4
    5b8c:	04410108 	strbeq	r0, [r1], #-264
    5b90:	00053f1d 	andeq	r3, r5, sp, lsl pc
    5b94:	05331d00 	ldreq	r1, [r3, #-3328]!
    5b98:	02230000 	eoreq	r0, r3, #0	; 0x0
    5b9c:	12080058 	andne	r0, r8, #88	; 0x58
    5ba0:	1f080058 	svcne	0x00080058
    5ba4:	0000054b 	andeq	r0, r0, fp, asr #10
    5ba8:	0000234e 	andeq	r2, r0, lr, asr #6
    5bac:	29000000 	stmdbcs	r0, {}
    5bb0:	0028fe01 	eoreq	pc, r8, r1, lsl #28
    5bb4:	045d0100 	ldrbeq	r0, [sp], #-256
    5bb8:	00582001 	subseq	r2, r8, r1
    5bbc:	00584808 	subseq	r4, r8, r8, lsl #16
    5bc0:	935d0108 	cmpls	sp, #2	; 0x2
    5bc4:	25000011 	strcs	r0, [r0, #-17]
    5bc8:	0000236f 	andeq	r2, r0, pc, ror #6
    5bcc:	1e045b01 	fmacdne	d5, d4, d1
    5bd0:	01000005 	tsteq	r0, r5
    5bd4:	22631a50 	rsbcs	r1, r3, #327680	; 0x50000
    5bd8:	5b010000 	blpl	45be0 <__Stack_Size+0x457e0>
    5bdc:	00004104 	andeq	r4, r0, r4, lsl #2
    5be0:	00236100 	eoreq	r6, r3, r0, lsl #2
    5be4:	2ae51a00 	bcs	ff94c3ec <SCS_BASE+0x1f93e3ec>
    5be8:	5b010000 	blpl	45bf0 <__Stack_Size+0x457f0>
    5bec:	00004104 	andeq	r4, r0, r4, lsl #2
    5bf0:	00237400 	eoreq	r7, r3, r0, lsl #8
    5bf4:	262b1a00 	strtcs	r1, [fp], -r0, lsl #20
    5bf8:	5c010000 	stcpl	0, cr0, [r1], {0}
    5bfc:	00004104 	andeq	r4, r0, r4, lsl #2
    5c00:	00238700 	eoreq	r8, r3, r0, lsl #14
    5c04:	23552600 	cmpcs	r5, #0	; 0x0
    5c08:	5e010000 	cdppl	0, 0, cr0, cr1, cr0, {0}
    5c0c:	00004104 	andeq	r4, r0, r4, lsl #2
    5c10:	28530100 	ldmdacs	r3, {r8}^
    5c14:	000004d2 	ldrdeq	r0, [r0], -r2
    5c18:	08005820 	stmdaeq	r0, {r5, fp, ip, lr}
    5c1c:	08005836 	stmdaeq	r0, {r1, r2, r4, r5, fp, ip, lr}
    5c20:	1d046701 	stcne	7, cr6, [r4, #-4]
    5c24:	00000505 	andeq	r0, r0, r5, lsl #10
    5c28:	0004f91d 	andeq	pc, r4, sp, lsl r9
    5c2c:	04ed1d00 	strbteq	r1, [sp], #3328
    5c30:	e11d0000 	tst	sp, r0
    5c34:	23000004 	movwcs	r0, #4	; 0x4
    5c38:	08005820 	stmdaeq	r0, {r5, fp, ip, lr}
    5c3c:	08005836 	stmdaeq	r0, {r1, r2, r4, r5, fp, ip, lr}
    5c40:	00051127 	andeq	r1, r5, r7, lsr #2
    5c44:	00520100 	subseq	r0, r2, r0, lsl #2
    5c48:	01290000 	teqeq	r9, r0
    5c4c:	000023e4 	andeq	r2, r0, r4, ror #7
    5c50:	01048f01 	tsteq	r4, r1, lsl #30
    5c54:	08005848 	stmdaeq	r0, {r3, r6, fp, ip, lr}
    5c58:	0800586a 	stmdaeq	r0, {r1, r3, r5, r6, fp, ip, lr}
    5c5c:	12205d01 	eorne	r5, r0, #64	; 0x40
    5c60:	6f250000 	svcvs	0x00250000
    5c64:	01000023 	tsteq	r0, r3, lsr #32
    5c68:	051e048d 	ldreq	r0, [lr, #-1165]
    5c6c:	50010000 	andpl	r0, r1, r0
    5c70:	0022631a 	eoreq	r6, r2, sl, lsl r3
    5c74:	048d0100 	streq	r0, [sp], #256
    5c78:	00000041 	andeq	r0, r0, r1, asr #32
    5c7c:	0000239a 	muleq	r0, sl, r3
    5c80:	002ae51a 	eoreq	lr, sl, sl, lsl r5
    5c84:	048e0100 	streq	r0, [lr], #256
    5c88:	00000041 	andeq	r0, r0, r1, asr #32
    5c8c:	000023ad 	andeq	r2, r0, sp, lsr #7
    5c90:	00262b1a 	eoreq	r2, r6, sl, lsl fp
    5c94:	048e0100 	streq	r0, [lr], #256
    5c98:	00000041 	andeq	r0, r0, r1, asr #32
    5c9c:	000023c0 	andeq	r2, r0, r0, asr #7
    5ca0:	0004d228 	andeq	sp, r4, r8, lsr #4
    5ca4:	00584800 	subseq	r4, r8, r0, lsl #16
    5ca8:	00585e08 	subseq	r5, r8, r8, lsl #28
    5cac:	04970108 	ldreq	r0, [r7], #264
    5cb0:	0005051d 	andeq	r0, r5, sp, lsl r5
    5cb4:	04f91d00 	ldrbteq	r1, [r9], #3328
    5cb8:	ed1d0000 	ldc	0, cr0, [sp]
    5cbc:	1d000004 	stcne	0, cr0, [r0, #-16]
    5cc0:	000004e1 	andeq	r0, r0, r1, ror #9
    5cc4:	00584823 	subseq	r4, r8, r3, lsr #16
    5cc8:	00585e08 	subseq	r5, r8, r8, lsl #28
    5ccc:	05112708 	ldreq	r2, [r1, #-1800]
    5cd0:	52010000 	andpl	r0, r1, #0	; 0x0
    5cd4:	2a000000 	bcs	5cdc <__Stack_Size+0x58dc>
    5cd8:	000004d2 	ldrdeq	r0, [r0], -r2
    5cdc:	0800586c 	stmdaeq	r0, {r2, r3, r5, r6, fp, ip, lr}
    5ce0:	08005884 	stmdaeq	r0, {r2, r7, fp, ip, lr}
    5ce4:	125b5d01 	subsne	r5, fp, #64	; 0x40
    5ce8:	e12b0000 	teq	fp, r0
    5cec:	01000004 	tsteq	r0, r4
    5cf0:	04ed2c50 	strbteq	r2, [sp], #3152
    5cf4:	23d30000 	bicscs	r0, r3, #0	; 0x0
    5cf8:	f92c0000 	undefined instruction 0xf92c0000
    5cfc:	e6000004 	str	r0, [r0], -r4
    5d00:	2b000023 	blcs	5d94 <__Stack_Size+0x5994>
    5d04:	00000505 	andeq	r0, r0, r5, lsl #10
    5d08:	11275301 	teqne	r7, r1, lsl #6
    5d0c:	01000005 	tsteq	r0, r5
    5d10:	01290052 	qsubeq	r0, r2, r9
    5d14:	00002ba2 	andeq	r2, r0, r2, lsr #23
    5d18:	0104d701 	tsteq	r4, r1, lsl #14
    5d1c:	08005884 	stmdaeq	r0, {r2, r7, fp, ip, lr}
    5d20:	0800588a 	stmdaeq	r0, {r1, r3, r7, fp, ip, lr}
    5d24:	129e5d01 	addsne	r5, lr, #64	; 0x40
    5d28:	6f250000 	svcvs	0x00250000
    5d2c:	01000023 	tsteq	r0, r3, lsr #32
    5d30:	051e04d6 	ldreq	r0, [lr, #-1238]
    5d34:	50010000 	andpl	r0, r1, r0
    5d38:	0028c825 	eoreq	ip, r8, r5, lsr #16
    5d3c:	04d60100 	ldrbeq	r0, [r6], #256
    5d40:	00000041 	andeq	r0, r0, r1, asr #32
    5d44:	fd255101 	stc2	1, cr5, [r5, #-4]!
    5d48:	01000025 	tsteq	r0, r5, lsr #32
    5d4c:	004104d6 	ldrdeq	r0, [r1], #-70
    5d50:	52010000 	andpl	r0, r1, #0	; 0x0
    5d54:	5a012900 	bpl	5015c <__Stack_Size+0x4fd5c>
    5d58:	01000027 	tsteq	r0, r7, lsr #32
    5d5c:	8c0104f3 	cfstrshi	mvf0, [r1], {243}
    5d60:	9c080058 	stcls	0, cr0, [r8], {88}
    5d64:	01080058 	qaddeq	r0, r8, r8
    5d68:	0012e55d 	andseq	lr, r2, sp, asr r5
    5d6c:	236f2500 	cmncs	pc, #0	; 0x0
    5d70:	f2010000 	vhadd.s8	d0, d1, d0
    5d74:	00051e04 	andeq	r1, r5, r4, lsl #28
    5d78:	1a500100 	bne	1406180 <__Stack_Size+0x1405d80>
    5d7c:	0000272f 	andeq	r2, r0, pc, lsr #14
    5d80:	4104f201 	tstpmi	r4, r1, lsl #4
    5d84:	f9000000 	undefined instruction 0xf9000000
    5d88:	1b000023 	blne	5e1c <__Stack_Size+0x5a1c>
    5d8c:	000023c5 	andeq	r2, r0, r5, asr #7
    5d90:	4104f401 	tstpmi	r4, r1, lsl #8
    5d94:	0c000000 	stceq	0, cr0, [r0], {0}
    5d98:	00000024 	andeq	r0, r0, r4, lsr #32
    5d9c:	0005242a 	andeq	r2, r5, sl, lsr #8
    5da0:	00589c00 	subseq	r9, r8, r0, lsl #24
    5da4:	0058ac08 	subseq	sl, r8, r8, lsl #24
    5da8:	125d0108 	subsne	r0, sp, #2	; 0x2
    5dac:	2b000013 	blcs	5e00 <__Stack_Size+0x5a00>
    5db0:	00000533 	andeq	r0, r0, r3, lsr r5
    5db4:	3f2c5001 	svccc	0x002c5001
    5db8:	2a000005 	bcs	5dd4 <__Stack_Size+0x59d4>
    5dbc:	1f000024 	svcne	0x00000024
    5dc0:	0000054b 	andeq	r0, r0, fp, asr #10
    5dc4:	0000243d 	andeq	r2, r0, sp, lsr r4
    5dc8:	3f011900 	svccc	0x00011900
    5dcc:	01000027 	tsteq	r0, r7, lsr #32
    5dd0:	ac010547 	cfstr32ge	mvfx0, [r1], {71}
    5dd4:	f2080058 	vqadd.s8	q0, q4, q4
    5dd8:	5b080058 	blpl	205f40 <__Stack_Size+0x205b40>
    5ddc:	95000024 	strls	r0, [r0, #-36]
    5de0:	25000013 	strcs	r0, [r0, #-19]
    5de4:	0000236f 	andeq	r2, r0, pc, ror #6
    5de8:	1e054501 	cfsh32ne	mvfx4, mvfx5, #1
    5dec:	01000005 	tsteq	r0, r5
    5df0:	25d11a50 	ldrbcs	r1, [r1, #2640]
    5df4:	45010000 	strmi	r0, [r1]
    5df8:	00004105 	andeq	r4, r0, r5, lsl #2
    5dfc:	00247a00 	eoreq	r7, r4, r0, lsl #20
    5e00:	23251a00 	teqcs	r5, #0	; 0x0
    5e04:	46010000 	strmi	r0, [r1], -r0
    5e08:	00004105 	andeq	r4, r0, r5, lsl #2
    5e0c:	00248d00 	eoreq	r8, r4, r0, lsl #26
    5e10:	23852500 	orrcs	r2, r5, #0	; 0x0
    5e14:	46010000 	strmi	r0, [r1], -r0
    5e18:	00004105 	andeq	r4, r0, r5, lsl #2
    5e1c:	1b530100 	blne	14c6224 <__Stack_Size+0x14c5e24>
    5e20:	00002355 	andeq	r2, r0, r5, asr r3
    5e24:	41054801 	tstmi	r5, r1, lsl #16
    5e28:	a0000000 	andge	r0, r0, r0
    5e2c:	26000024 	strcs	r0, [r0], -r4, lsr #32
    5e30:	00002846 	andeq	r2, r0, r6, asr #16
    5e34:	41054901 	tstmi	r5, r1, lsl #18
    5e38:	01000000 	tsteq	r0, r0
    5e3c:	251e2654 	ldrcs	r2, [lr, #-1620]
    5e40:	4a010000 	bmi	45e48 <__Stack_Size+0x45a48>
    5e44:	00004105 	andeq	r4, r0, r5, lsl #2
    5e48:	00520100 	subseq	r0, r2, r0, lsl #2
    5e4c:	2a470129 	bcs	11c62f8 <__Stack_Size+0x11c5ef8>
    5e50:	80010000 	andhi	r0, r1, r0
    5e54:	58f40105 	ldmpl	r4!, {r0, r2, r8}^
    5e58:	59040800 	stmdbpl	r4, {fp}
    5e5c:	5d010800 	stcpl	8, cr0, [r1]
    5e60:	000013dc 	ldrdeq	r1, [r0], -ip
    5e64:	00236f25 	eoreq	r6, r3, r5, lsr #30
    5e68:	057f0100 	ldrbeq	r0, [pc, #-256]!	; 5d70 <__Stack_Size+0x5970>
    5e6c:	0000051e 	andeq	r0, r0, lr, lsl r5
    5e70:	741a5001 	ldrvc	r5, [sl], #-1
    5e74:	01000023 	tsteq	r0, r3, lsr #32
    5e78:	0041057f 	subeq	r0, r1, pc, ror r5
    5e7c:	24be0000 	ldrtcs	r0, [lr]
    5e80:	461b0000 	ldrmi	r0, [fp], -r0
    5e84:	01000028 	tsteq	r0, r8, lsr #32
    5e88:	00410581 	subeq	r0, r1, r1, lsl #11
    5e8c:	24d10000 	ldrbcs	r0, [r1]
    5e90:	29000000 	stmdbcs	r0, {}
    5e94:	0022a101 	eoreq	sl, r2, r1, lsl #2
    5e98:	05a20100 	streq	r0, [r2, #256]!
    5e9c:	00590401 	subseq	r0, r9, r1, lsl #8
    5ea0:	00591808 	subseq	r1, r9, r8, lsl #16
    5ea4:	215d0108 	cmpcs	sp, r8, lsl #2
    5ea8:	25000014 	strcs	r0, [r0, #-20]
    5eac:	0000236f 	andeq	r2, r0, pc, ror #6
    5eb0:	1e05a101 	mvfnes	f2, f1
    5eb4:	01000005 	tsteq	r0, r5
    5eb8:	23742550 	cmncs	r4, #335544320	; 0x14000000
    5ebc:	a1010000 	tstge	r1, r0
    5ec0:	00004105 	andeq	r4, r0, r5, lsl #2
    5ec4:	1b510100 	blne	14462cc <__Stack_Size+0x1445ecc>
    5ec8:	00002846 	andeq	r2, r0, r6, asr #16
    5ecc:	4105a301 	tstmi	r5, r1, lsl #6
    5ed0:	ef000000 	svc	0x00000000
    5ed4:	00000024 	andeq	r0, r0, r4, lsr #32
    5ed8:	2b3d0129 	blcs	f46384 <__Stack_Size+0xf45f84>
    5edc:	c4010000 	strgt	r0, [r1]
    5ee0:	59180105 	ldmdbpl	r8, {r0, r2, r8}
    5ee4:	59280800 	stmdbpl	r8!, {fp}
    5ee8:	5d010800 	stcpl	8, cr0, [r1]
    5eec:	00001468 	andeq	r1, r0, r8, ror #8
    5ef0:	00236f25 	eoreq	r6, r3, r5, lsr #30
    5ef4:	05c30100 	strbeq	r0, [r3, #256]
    5ef8:	0000051e 	andeq	r0, r0, lr, lsl r5
    5efc:	741a5001 	ldrvc	r5, [sl], #-1
    5f00:	01000023 	tsteq	r0, r3, lsr #32
    5f04:	004105c3 	subeq	r0, r1, r3, asr #11
    5f08:	250d0000 	strcs	r0, [sp]
    5f0c:	4f1b0000 	svcmi	0x001b0000
    5f10:	01000028 	tsteq	r0, r8, lsr #32
    5f14:	004105c5 	subeq	r0, r1, r5, asr #11
    5f18:	25200000 	strcs	r0, [r0]!
    5f1c:	29000000 	stmdbcs	r0, {}
    5f20:	00279c01 	eoreq	r9, r7, r1, lsl #24
    5f24:	05e60100 	strbeq	r0, [r6, #256]!
    5f28:	00592801 	subseq	r2, r9, r1, lsl #16
    5f2c:	00593c08 	subseq	r3, r9, r8, lsl #24
    5f30:	ad5d0108 	ldfgee	f0, [sp, #-32]
    5f34:	25000014 	strcs	r0, [r0, #-20]
    5f38:	0000236f 	andeq	r2, r0, pc, ror #6
    5f3c:	1e05e501 	cfsh32ne	mvfx14, mvfx5, #1
    5f40:	01000005 	tsteq	r0, r5
    5f44:	23742550 	cmncs	r4, #335544320	; 0x14000000
    5f48:	e5010000 	str	r0, [r1]
    5f4c:	00004105 	andeq	r4, r0, r5, lsl #2
    5f50:	1b510100 	blne	1446358 <__Stack_Size+0x1445f58>
    5f54:	0000284f 	andeq	r2, r0, pc, asr #16
    5f58:	4105e701 	tstmi	r5, r1, lsl #14
    5f5c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    5f60:	00000025 	andeq	r0, r0, r5, lsr #32
    5f64:	24d40129 	ldrbcs	r0, [r4], #297
    5f68:	03010000 	movweq	r0, #4096	; 0x1000
    5f6c:	593c0106 	ldmdbpl	ip!, {r1, r2, r8}
    5f70:	59560800 	ldmdbpl	r6, {fp}^
    5f74:	5d010800 	stcpl	8, cr0, [r1]
    5f78:	000014e2 	andeq	r1, r0, r2, ror #9
    5f7c:	00236f25 	eoreq	r6, r3, r5, lsr #30
    5f80:	06020100 	streq	r0, [r2], -r0, lsl #2
    5f84:	0000051e 	andeq	r0, r0, lr, lsl r5
    5f88:	fc255001 	stc2	0, cr5, [r5], #-4
    5f8c:	0100000d 	tsteq	r0, sp
    5f90:	00a90602 	adceq	r0, r9, r2, lsl #12
    5f94:	51010000 	tstpl	r1, r0
    5f98:	64012900 	strvs	r2, [r1], #-2304
    5f9c:	01000028 	tsteq	r0, r8, lsr #32
    5fa0:	5801061e 	stmdapl	r1, {r1, r2, r3, r4, r9, sl}
    5fa4:	72080059 	andvc	r0, r8, #89	; 0x59
    5fa8:	01080059 	qaddeq	r0, r9, r8
    5fac:	0015175d 	andseq	r1, r5, sp, asr r7
    5fb0:	236f2500 	cmncs	pc, #0	; 0x0
    5fb4:	1d010000 	stcne	0, cr0, [r1]
    5fb8:	00051e06 	andeq	r1, r5, r6, lsl #28
    5fbc:	25500100 	ldrbcs	r0, [r0, #-256]
    5fc0:	00000dfc 	strdeq	r0, [r0], -ip
    5fc4:	a9061d01 	stmdbge	r6, {r0, r8, sl, fp, ip}
    5fc8:	01000000 	tsteq	r0, r0
    5fcc:	01290051 	qsubeq	r0, r1, r9
    5fd0:	000022e9 	andeq	r2, r0, r9, ror #5
    5fd4:	01063a01 	tsteq	r6, r1, lsl #20
    5fd8:	08005974 	stmdaeq	r0, {r2, r4, r5, r6, r8, fp, ip, lr}
    5fdc:	0800598e 	stmdaeq	r0, {r1, r2, r3, r7, r8, fp, ip, lr}
    5fe0:	154c5d01 	strbne	r5, [ip, #-3329]
    5fe4:	6f250000 	svcvs	0x00250000
    5fe8:	01000023 	tsteq	r0, r3, lsr #32
    5fec:	051e0639 	ldreq	r0, [lr, #-1593]
    5ff0:	50010000 	andpl	r0, r1, r0
    5ff4:	000dfc25 	andeq	pc, sp, r5, lsr #24
    5ff8:	06390100 	ldrteq	r0, [r9], -r0, lsl #2
    5ffc:	000000a9 	andeq	r0, r0, r9, lsr #1
    6000:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    6004:	00287201 	eoreq	r7, r8, r1, lsl #4
    6008:	06560100 	ldrbeq	r0, [r6], -r0, lsl #2
    600c:	00599001 	subseq	r9, r9, r1
    6010:	0059aa08 	subseq	sl, r9, r8, lsl #20
    6014:	815d0108 	cmphi	sp, r8, lsl #2
    6018:	25000015 	strcs	r0, [r0, #-21]
    601c:	0000236f 	andeq	r2, r0, pc, ror #6
    6020:	1e065501 	cfsh32ne	mvfx5, mvfx6, #1
    6024:	01000005 	tsteq	r0, r5
    6028:	0dfc2550 	cfldr64eq	mvdx2, [ip, #320]!
    602c:	55010000 	strpl	r0, [r1]
    6030:	0000a906 	andeq	sl, r0, r6, lsl #18
    6034:	00510100 	subseq	r0, r1, r0, lsl #2
    6038:	23100129 	tstcs	r0, #1073741834	; 0x4000000a
    603c:	75010000 	strvc	r0, [r1]
    6040:	59ac0106 	stmibpl	ip!, {r1, r2, r8}
    6044:	59bc0800 	ldmibpl	ip!, {fp}
    6048:	5d010800 	stcpl	8, cr0, [r1]
    604c:	000015c8 	andeq	r1, r0, r8, asr #11
    6050:	00236f25 	eoreq	r6, r3, r5, lsr #30
    6054:	06740100 	ldrbteq	r0, [r4], -r0, lsl #2
    6058:	0000051e 	andeq	r0, r0, lr, lsl r5
    605c:	ba1a5001 	blt	69a068 <__Stack_Size+0x699c68>
    6060:	01000021 	tsteq	r0, r1, lsr #32
    6064:	00410674 	subeq	r0, r1, r4, ror r6
    6068:	255c0000 	ldrbcs	r0, [ip]
    606c:	461b0000 	ldrmi	r0, [fp], -r0
    6070:	01000028 	tsteq	r0, r8, lsr #32
    6074:	00410676 	subeq	r0, r1, r6, ror r6
    6078:	256f0000 	strbcs	r0, [pc, #0]!	; 6080 <__Stack_Size+0x5c80>
    607c:	29000000 	stmdbcs	r0, {}
    6080:	00228c01 	eoreq	r8, r2, r1, lsl #24
    6084:	06960100 	ldreq	r0, [r6], r0, lsl #2
    6088:	0059bc01 	subseq	fp, r9, r1, lsl #24
    608c:	0059d008 	subseq	sp, r9, r8
    6090:	0d5d0108 	ldfeqe	f0, [sp, #-32]
    6094:	25000016 	strcs	r0, [r0, #-22]
    6098:	0000236f 	andeq	r2, r0, pc, ror #6
    609c:	1e069501 	cfsh32ne	mvfx9, mvfx6, #1
    60a0:	01000005 	tsteq	r0, r5
    60a4:	21ba2550 	undefined instruction 0x21ba2550
    60a8:	95010000 	strls	r0, [r1]
    60ac:	00004106 	andeq	r4, r0, r6, lsl #2
    60b0:	1b510100 	blne	14464b8 <__Stack_Size+0x14460b8>
    60b4:	00002846 	andeq	r2, r0, r6, asr #16
    60b8:	41069701 	tstmi	r6, r1, lsl #14
    60bc:	8d000000 	stchi	0, cr0, [r0]
    60c0:	00000025 	andeq	r0, r0, r5, lsr #32
    60c4:	21e90129 	mvncs	r0, r9, lsr #2
    60c8:	b7010000 	strlt	r0, [r1, -r0]
    60cc:	59d00106 	ldmibpl	r0, {r1, r2, r8}^
    60d0:	59e00800 	stmibpl	r0!, {fp}^
    60d4:	5d010800 	stcpl	8, cr0, [r1]
    60d8:	00001654 	andeq	r1, r0, r4, asr r6
    60dc:	00236f25 	eoreq	r6, r3, r5, lsr #30
    60e0:	06b60100 	ldrteq	r0, [r6], r0, lsl #2
    60e4:	0000051e 	andeq	r0, r0, lr, lsl r5
    60e8:	ba1a5001 	blt	69a0f4 <__Stack_Size+0x699cf4>
    60ec:	01000021 	tsteq	r0, r1, lsr #32
    60f0:	004106b6 	strheq	r0, [r1], #-102
    60f4:	25ab0000 	strcs	r0, [fp]!
    60f8:	4f1b0000 	svcmi	0x001b0000
    60fc:	01000028 	tsteq	r0, r8, lsr #32
    6100:	004106b8 	strheq	r0, [r1], #-104
    6104:	25be0000 	ldrcs	r0, [lr]!
    6108:	29000000 	stmdbcs	r0, {}
    610c:	00215001 	eoreq	r5, r1, r1
    6110:	06d80100 	ldrbeq	r0, [r8], r0, lsl #2
    6114:	0059e001 	subseq	lr, r9, r1
    6118:	0059f408 	subseq	pc, r9, r8, lsl #8
    611c:	995d0108 	ldmdbls	sp, {r3, r8}^
    6120:	25000016 	strcs	r0, [r0, #-22]
    6124:	0000236f 	andeq	r2, r0, pc, ror #6
    6128:	1e06d701 	cdpne	7, 0, cr13, cr6, cr1, {0}
    612c:	01000005 	tsteq	r0, r5
    6130:	21ba2550 	undefined instruction 0x21ba2550
    6134:	d7010000 	strle	r0, [r1, -r0]
    6138:	00004106 	andeq	r4, r0, r6, lsl #2
    613c:	1b510100 	blne	1446544 <__Stack_Size+0x1446144>
    6140:	0000284f 	andeq	r2, r0, pc, asr #16
    6144:	4106d901 	tstmi	r6, r1, lsl #18
    6148:	dc000000 	stcle	0, cr0, [r0], {0}
    614c:	00000025 	andeq	r0, r0, r5, lsr #32
    6150:	27e40129 	strbcs	r0, [r4, r9, lsr #2]!
    6154:	f8010000 	undefined instruction 0xf8010000
    6158:	59f40106 	ldmibpl	r4!, {r1, r2, r8}^
    615c:	5a040800 	bpl	108164 <__Stack_Size+0x107d64>
    6160:	5d010800 	stcpl	8, cr0, [r1]
    6164:	000016e0 	andeq	r1, r0, r0, ror #13
    6168:	00236f25 	eoreq	r6, r3, r5, lsr #30
    616c:	06f70100 	ldrbteq	r0, [r7], r0, lsl #2
    6170:	0000051e 	andeq	r0, r0, lr, lsl r5
    6174:	1b1a5001 	blne	69a180 <__Stack_Size+0x699d80>
    6178:	01000022 	tsteq	r0, r2, lsr #32
    617c:	004106f7 	strdeq	r0, [r1], #-103
    6180:	25fa0000 	ldrbcs	r0, [sl]!
    6184:	461b0000 	ldrmi	r0, [fp], -r0
    6188:	01000028 	tsteq	r0, r8, lsr #32
    618c:	004106f9 	strdeq	r0, [r1], #-105
    6190:	260d0000 	strcs	r0, [sp], -r0
    6194:	29000000 	stmdbcs	r0, {}
    6198:	00253b01 	eoreq	r3, r5, r1, lsl #22
    619c:	07190100 	ldreq	r0, [r9, -r0, lsl #2]
    61a0:	005a0401 	subseq	r0, sl, r1, lsl #8
    61a4:	005a1808 	subseq	r1, sl, r8, lsl #16
    61a8:	255d0108 	ldrbcs	r0, [sp, #-264]
    61ac:	25000017 	strcs	r0, [r0, #-23]
    61b0:	0000236f 	andeq	r2, r0, pc, ror #6
    61b4:	1e071801 	cdpne	8, 0, cr1, cr7, cr1, {0}
    61b8:	01000005 	tsteq	r0, r5
    61bc:	221b2550 	andscs	r2, fp, #335544320	; 0x14000000
    61c0:	18010000 	stmdane	r1, {}
    61c4:	00004107 	andeq	r4, r0, r7, lsl #2
    61c8:	1b510100 	blne	14465d0 <__Stack_Size+0x14461d0>
    61cc:	00002846 	andeq	r2, r0, r6, asr #16
    61d0:	41071a01 	tstmi	r7, r1, lsl #20
    61d4:	2b000000 	blcs	61dc <__Stack_Size+0x5ddc>
    61d8:	00000026 	andeq	r0, r0, r6, lsr #32
    61dc:	235d0129 	cmpcs	sp, #1073741834	; 0x4000000a
    61e0:	3a010000 	bcc	461e8 <__Stack_Size+0x45de8>
    61e4:	5a180107 	bpl	606608 <__Stack_Size+0x606208>
    61e8:	5a280800 	bpl	a081f0 <__Stack_Size+0xa07df0>
    61ec:	5d010800 	stcpl	8, cr0, [r1]
    61f0:	0000176c 	andeq	r1, r0, ip, ror #14
    61f4:	00236f25 	eoreq	r6, r3, r5, lsr #30
    61f8:	07390100 	ldreq	r0, [r9, -r0, lsl #2]!
    61fc:	0000051e 	andeq	r0, r0, lr, lsl r5
    6200:	1b1a5001 	blne	69a20c <__Stack_Size+0x699e0c>
    6204:	01000022 	tsteq	r0, r2, lsr #32
    6208:	00410739 	subeq	r0, r1, r9, lsr r7
    620c:	26490000 	strbcs	r0, [r9], -r0
    6210:	4f1b0000 	svcmi	0x001b0000
    6214:	01000028 	tsteq	r0, r8, lsr #32
    6218:	0041073b 	subeq	r0, r1, fp, lsr r7
    621c:	265c0000 	ldrbcs	r0, [ip], -r0
    6220:	29000000 	stmdbcs	r0, {}
    6224:	00211701 	eoreq	r1, r1, r1, lsl #14
    6228:	075b0100 	ldrbeq	r0, [fp, -r0, lsl #2]
    622c:	005a2801 	subseq	r2, sl, r1, lsl #16
    6230:	005a3c08 	subseq	r3, sl, r8, lsl #24
    6234:	b15d0108 	cmplt	sp, r8, lsl #2
    6238:	25000017 	strcs	r0, [r0, #-23]
    623c:	0000236f 	andeq	r2, r0, pc, ror #6
    6240:	1e075a01 	fmacsne	s10, s14, s2
    6244:	01000005 	tsteq	r0, r5
    6248:	221b2550 	andscs	r2, fp, #335544320	; 0x14000000
    624c:	5a010000 	bpl	46254 <__Stack_Size+0x45e54>
    6250:	00004107 	andeq	r4, r0, r7, lsl #2
    6254:	1b510100 	blne	144665c <__Stack_Size+0x144625c>
    6258:	0000284f 	andeq	r2, r0, pc, asr #16
    625c:	41075c01 	tstmi	r7, r1, lsl #24
    6260:	7a000000 	bvc	6268 <__Stack_Size+0x5e68>
    6264:	00000026 	andeq	r0, r0, r6, lsr #32
    6268:	2abf0129 	bcs	fefc6714 <SCS_BASE+0x1efb8714>
    626c:	7c010000 	stcvc	0, cr0, [r1], {0}
    6270:	5a3c0107 	bpl	f06694 <__Stack_Size+0xf06294>
    6274:	5a4c0800 	bpl	130827c <__Stack_Size+0x1307e7c>
    6278:	5d010800 	stcpl	8, cr0, [r1]
    627c:	000017f8 	strdeq	r1, [r0], -r8
    6280:	00236f25 	eoreq	r6, r3, r5, lsr #30
    6284:	077b0100 	ldrbeq	r0, [fp, -r0, lsl #2]!
    6288:	0000051e 	andeq	r0, r0, lr, lsl r5
    628c:	f11a5001 	undefined instruction 0xf11a5001
    6290:	01000025 	tsteq	r0, r5, lsr #32
    6294:	0041077b 	subeq	r0, r1, fp, ror r7
    6298:	26980000 	ldrcs	r0, [r8], r0
    629c:	461b0000 	ldrmi	r0, [fp], -r0
    62a0:	01000028 	tsteq	r0, r8, lsr #32
    62a4:	0041077d 	subeq	r0, r1, sp, ror r7
    62a8:	26ab0000 	strtcs	r0, [fp], r0
    62ac:	29000000 	stmdbcs	r0, {}
    62b0:	0029a201 	eoreq	sl, r9, r1, lsl #4
    62b4:	079c0100 	ldreq	r0, [ip, r0, lsl #2]
    62b8:	005a4c01 	subseq	r4, sl, r1, lsl #24
    62bc:	005a5c08 	subseq	r5, sl, r8, lsl #24
    62c0:	3d5d0108 	ldfcce	f0, [sp, #-32]
    62c4:	25000018 	strcs	r0, [r0, #-24]
    62c8:	0000236f 	andeq	r2, r0, pc, ror #6
    62cc:	1e079b01 	fmacdne	d9, d7, d1
    62d0:	01000005 	tsteq	r0, r5
    62d4:	25f12550 	ldrbcs	r2, [r1, #1360]!
    62d8:	9b010000 	blls	462e0 <__Stack_Size+0x45ee0>
    62dc:	00004107 	andeq	r4, r0, r7, lsl #2
    62e0:	1b510100 	blne	14466e8 <__Stack_Size+0x14462e8>
    62e4:	00002846 	andeq	r2, r0, r6, asr #16
    62e8:	41079d01 	tstmi	r7, r1, lsl #26
    62ec:	c9000000 	stmdbgt	r0, {}
    62f0:	00000026 	andeq	r0, r0, r6, lsr #32
    62f4:	27800129 	strcs	r0, [r0, r9, lsr #2]
    62f8:	bc010000 	stclt	0, cr0, [r1], {0}
    62fc:	5a5c0107 	bpl	1706720 <__Stack_Size+0x1706320>
    6300:	5a6c0800 	bpl	1b08308 <__Stack_Size+0x1b07f08>
    6304:	5d010800 	stcpl	8, cr0, [r1]
    6308:	00001884 	andeq	r1, r0, r4, lsl #17
    630c:	00236f25 	eoreq	r6, r3, r5, lsr #30
    6310:	07bb0100 	ldreq	r0, [fp, r0, lsl #2]!
    6314:	0000051e 	andeq	r0, r0, lr, lsl r5
    6318:	f11a5001 	undefined instruction 0xf11a5001
    631c:	01000025 	tsteq	r0, r5, lsr #32
    6320:	004107bb 	strheq	r0, [r1], #-123
    6324:	26e70000 	strbtcs	r0, [r7], r0
    6328:	4f1b0000 	svcmi	0x001b0000
    632c:	01000028 	tsteq	r0, r8, lsr #32
    6330:	004107bd 	strheq	r0, [r1], #-125
    6334:	26fa0000 	ldrbtcs	r0, [sl], r0
    6338:	29000000 	stmdbcs	r0, {}
    633c:	00248401 	eoreq	r8, r4, r1, lsl #8
    6340:	07dc0100 	ldrbeq	r0, [ip, r0, lsl #2]
    6344:	005a6c01 	subseq	r6, sl, r1, lsl #24
    6348:	005a7c08 	subseq	r7, sl, r8, lsl #24
    634c:	c95d0108 	ldmdbgt	sp, {r3, r8}^
    6350:	25000018 	strcs	r0, [r0, #-24]
    6354:	0000236f 	andeq	r2, r0, pc, ror #6
    6358:	1e07db01 	fmacdne	d13, d7, d1
    635c:	01000005 	tsteq	r0, r5
    6360:	25f12550 	ldrbcs	r2, [r1, #1360]!
    6364:	db010000 	blle	4636c <__Stack_Size+0x45f6c>
    6368:	00004107 	andeq	r4, r0, r7, lsl #2
    636c:	1b510100 	blne	1446774 <__Stack_Size+0x1446374>
    6370:	0000284f 	andeq	r2, r0, pc, asr #16
    6374:	4107dd01 	tstmi	r7, r1, lsl #26
    6378:	18000000 	stmdane	r0, {}
    637c:	00000027 	andeq	r0, r0, r7, lsr #32
    6380:	21290129 	teqcs	r9, r9, lsr #2
    6384:	fc010000 	stc2	0, cr0, [r1], {0}
    6388:	5a7c0107 	bpl	1f067ac <__Stack_Size+0x1f063ac>
    638c:	5a8c0800 	bpl	fe308394 <SCS_BASE+0x1e2fa394>
    6390:	5d010800 	stcpl	8, cr0, [r1]
    6394:	00001910 	andeq	r1, r0, r0, lsl r9
    6398:	00236f25 	eoreq	r6, r3, r5, lsr #30
    639c:	07fb0100 	ldrbeq	r0, [fp, r0, lsl #2]!
    63a0:	0000051e 	andeq	r0, r0, lr, lsl r5
    63a4:	da1a5001 	ble	69a3b0 <__Stack_Size+0x699fb0>
    63a8:	01000021 	tsteq	r0, r1, lsr #32
    63ac:	004107fb 	strdeq	r0, [r1], #-123
    63b0:	27360000 	ldrcs	r0, [r6, -r0]!
    63b4:	1e1b0000 	wxorne	wr0, wr11, wr0
    63b8:	01000025 	tsteq	r0, r5, lsr #32
    63bc:	004107fd 	strdeq	r0, [r1], #-125
    63c0:	27490000 	strbcs	r0, [r9, -r0]
    63c4:	29000000 	stmdbcs	r0, {}
    63c8:	00281501 	eoreq	r1, r8, r1, lsl #10
    63cc:	08190100 	ldmdaeq	r9, {r8}
    63d0:	005a8c01 	subseq	r8, sl, r1, lsl #24
    63d4:	005a9c08 	subseq	r9, sl, r8, lsl #24
    63d8:	575d0108 	ldrbpl	r0, [sp, -r8, lsl #2]
    63dc:	25000019 	strcs	r0, [r0, #-25]
    63e0:	0000236f 	andeq	r2, r0, pc, ror #6
    63e4:	1e081801 	cdpne	8, 0, cr1, cr8, cr1, {0}
    63e8:	01000005 	tsteq	r0, r5
    63ec:	26b01a50 	ssatcs	r1, #17, r0, asr #20
    63f0:	18010000 	stmdane	r1, {}
    63f4:	00004108 	andeq	r4, r0, r8, lsl #2
    63f8:	00276700 	eoreq	r6, r7, r0, lsl #14
    63fc:	251e1b00 	ldrcs	r1, [lr, #-2816]
    6400:	1a010000 	bne	46408 <__Stack_Size+0x46008>
    6404:	00004108 	andeq	r4, r0, r8, lsl #2
    6408:	00277a00 	eoreq	r7, r7, r0, lsl #20
    640c:	01290000 	teqeq	r9, r0
    6410:	00002bb6 	strheq	r2, [r0], -r6
    6414:	01083701 	tsteq	r8, r1, lsl #14
    6418:	08005a9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, fp, ip, lr}
    641c:	08005ab0 	stmdaeq	r0, {r4, r5, r7, r9, fp, ip, lr}
    6420:	199c5d01 	ldmibne	ip, {r0, r8, sl, fp, ip, lr}
    6424:	6f250000 	svcvs	0x00250000
    6428:	01000023 	tsteq	r0, r3, lsr #32
    642c:	051e0836 	ldreq	r0, [lr, #-2102]
    6430:	50010000 	andpl	r0, r1, r0
    6434:	0021da25 	eoreq	sp, r1, r5, lsr #20
    6438:	08360100 	ldmdaeq	r6!, {r8}
    643c:	00000041 	andeq	r0, r0, r1, asr #32
    6440:	1e1b5101 	mufnee	f5, f3, f1
    6444:	01000025 	tsteq	r0, r5, lsr #32
    6448:	00410838 	subeq	r0, r1, r8, lsr r8
    644c:	27980000 	ldrcs	r0, [r8, r0]
    6450:	29000000 	stmdbcs	r0, {}
    6454:	002a7f01 	eoreq	r7, sl, r1, lsl #30
    6458:	08540100 	ldmdaeq	r4, {r8}^
    645c:	005ab001 	subseq	fp, sl, r1
    6460:	005ac408 	subseq	ip, sl, r8, lsl #8
    6464:	e15d0108 	cmp	sp, r8, lsl #2
    6468:	25000019 	strcs	r0, [r0, #-25]
    646c:	0000236f 	andeq	r2, r0, pc, ror #6
    6470:	1e085301 	cdpne	3, 0, cr5, cr8, cr1, {0}
    6474:	01000005 	tsteq	r0, r5
    6478:	26b02550 	ssatcs	r2, #17, r0, asr #10
    647c:	53010000 	movwpl	r0, #4096	; 0x1000
    6480:	00004108 	andeq	r4, r0, r8, lsl #2
    6484:	1b510100 	blne	144688c <__Stack_Size+0x144648c>
    6488:	0000251e 	andeq	r2, r0, lr, lsl r5
    648c:	41085501 	tstmi	r8, r1, lsl #10
    6490:	b6000000 	strlt	r0, [r0], -r0
    6494:	00000027 	andeq	r0, r0, r7, lsr #32
    6498:	2acf0129 	bcs	ff3c6944 <SCS_BASE+0x1f3b8944>
    649c:	72010000 	andvc	r0, r1, #0	; 0x0
    64a0:	5ac40108 	bpl	ff1068c8 <SCS_BASE+0x1f0f88c8>
    64a4:	5ad80800 	bpl	ff6084ac <SCS_BASE+0x1f5fa4ac>
    64a8:	5d010800 	stcpl	8, cr0, [r1]
    64ac:	00001a26 	andeq	r1, r0, r6, lsr #20
    64b0:	00236f25 	eoreq	r6, r3, r5, lsr #30
    64b4:	08710100 	ldmdaeq	r1!, {r8}^
    64b8:	0000051e 	andeq	r0, r0, lr, lsl r5
    64bc:	da255001 	ble	95a4c8 <__Stack_Size+0x95a0c8>
    64c0:	01000021 	tsteq	r0, r1, lsr #32
    64c4:	00410871 	subeq	r0, r1, r1, ror r8
    64c8:	51010000 	tstpl	r1, r0
    64cc:	00251e1b 	eoreq	r1, r5, fp, lsl lr
    64d0:	08730100 	ldmdaeq	r3!, {r8}^
    64d4:	00000041 	andeq	r0, r0, r1, asr #32
    64d8:	000027d4 	ldrdeq	r2, [r0], -r4
    64dc:	a3012900 	movwge	r2, #6400	; 0x1900
    64e0:	01000021 	tsteq	r0, r1, lsr #32
    64e4:	d801088f 	stmdale	r1, {r0, r1, r2, r3, r7, fp}
    64e8:	ec08005a 	stc	0, cr0, [r8], {90}
    64ec:	0108005a 	qaddeq	r0, sl, r8
    64f0:	001a6b5d 	andseq	r6, sl, sp, asr fp
    64f4:	236f2500 	cmncs	pc, #0	; 0x0
    64f8:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    64fc:	00051e08 	andeq	r1, r5, r8, lsl #28
    6500:	25500100 	ldrbcs	r0, [r0, #-256]
    6504:	000026b0 	strheq	r2, [r0], -r0
    6508:	41088e01 	tstmi	r8, r1, lsl #28
    650c:	01000000 	tsteq	r0, r0
    6510:	251e1b51 	ldrcs	r1, [lr, #-2897]
    6514:	90010000 	andls	r0, r1, r0
    6518:	00004108 	andeq	r4, r0, r8, lsl #2
    651c:	0027f200 	eoreq	pc, r7, r0, lsl #4
    6520:	01290000 	teqeq	r9, r0
    6524:	00002a96 	muleq	r0, r6, sl
    6528:	0108ad01 	tsteq	r8, r1, lsl #26
    652c:	08005aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, ip, lr}
    6530:	08005b00 	stmdaeq	r0, {r8, r9, fp, ip, lr}
    6534:	1ab05d01 	bne	fec1d940 <SCS_BASE+0x1ec0f940>
    6538:	6f250000 	svcvs	0x00250000
    653c:	01000023 	tsteq	r0, r3, lsr #32
    6540:	051e08ac 	ldreq	r0, [lr, #-2220]
    6544:	50010000 	andpl	r0, r1, r0
    6548:	0021da25 	eoreq	sp, r1, r5, lsr #20
    654c:	08ac0100 	stmiaeq	ip!, {r8}
    6550:	00000041 	andeq	r0, r0, r1, asr #32
    6554:	1e1b5101 	mufnee	f5, f3, f1
    6558:	01000025 	tsteq	r0, r5, lsr #32
    655c:	004108ae 	subeq	r0, r1, lr, lsr #17
    6560:	28100000 	ldmdacs	r0, {}
    6564:	29000000 	stmdbcs	r0, {}
    6568:	00260f01 	eoreq	r0, r6, r1, lsl #30
    656c:	08cf0100 	stmiaeq	pc, {r8}^
    6570:	005b0001 	subseq	r0, fp, r1
    6574:	005b2008 	subseq	r2, fp, r8
    6578:	f55d0108 	undefined instruction 0xf55d0108
    657c:	2500001a 	strcs	r0, [r0, #-26]
    6580:	0000236f 	andeq	r2, r0, pc, ror #6
    6584:	1e08ce01 	cdpne	14, 0, cr12, cr8, cr1, {0}
    6588:	01000005 	tsteq	r0, r5
    658c:	28582550 	ldmdacs	r8, {r4, r6, r8, sl, sp}^
    6590:	ce010000 	cdpgt	0, 0, cr0, cr1, cr0, {0}
    6594:	00004108 	andeq	r4, r0, r8, lsl #2
    6598:	1a510100 	bne	14469a0 <__Stack_Size+0x14465a0>
    659c:	000028d2 	ldrdeq	r2, [r0], -r2
    65a0:	4108ce01 	tstmi	r8, r1, lsl #28
    65a4:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    65a8:	00000028 	andeq	r0, r0, r8, lsr #32
    65ac:	22770129 	rsbscs	r0, r7, #1073741834	; 0x4000000a
    65b0:	eb010000 	bl	465b8 <__Stack_Size+0x461b8>
    65b4:	5b200108 	blpl	8069dc <__Stack_Size+0x8065dc>
    65b8:	5b400800 	blpl	10085c0 <__Stack_Size+0x10081c0>
    65bc:	5d010800 	stcpl	8, cr0, [r1]
    65c0:	00001b3a 	andeq	r1, r0, sl, lsr fp
    65c4:	00236f25 	eoreq	r6, r3, r5, lsr #30
    65c8:	08ea0100 	stmiaeq	sl!, {r8}^
    65cc:	0000051e 	andeq	r0, r0, lr, lsl r5
    65d0:	58255001 	stmdapl	r5!, {r0, ip, lr}
    65d4:	01000028 	tsteq	r0, r8, lsr #32
    65d8:	004108ea 	subeq	r0, r1, sl, ror #17
    65dc:	51010000 	tstpl	r1, r0
    65e0:	00269d1a 	eoreq	r9, r6, sl, lsl sp
    65e4:	08ea0100 	stmiaeq	sl!, {r8}^
    65e8:	00000041 	andeq	r0, r0, r1, asr #32
    65ec:	00002841 	andeq	r2, r0, r1, asr #16
    65f0:	8e011900 	cdphi	9, 0, cr1, cr1, cr0, {0}
    65f4:	01000025 	tsteq	r0, r5, lsr #32
    65f8:	40010913 	andmi	r0, r1, r3, lsl r9
    65fc:	a808005b 	stmdage	r8, {r0, r1, r3, r4, r6}
    6600:	5408005b 	strpl	r0, [r8], #-91
    6604:	85000028 	strhi	r0, [r0, #-40]
    6608:	1a00001b 	bne	667c <__Stack_Size+0x627c>
    660c:	0000236f 	andeq	r2, r0, pc, ror #6
    6610:	1e091201 	cdpne	2, 0, cr1, cr9, cr1, {0}
    6614:	73000005 	movwvc	r0, #5	; 0x5
    6618:	1a000028 	bne	66c0 <__Stack_Size+0x62c0>
    661c:	00002858 	andeq	r2, r0, r8, asr r8
    6620:	41091201 	tstmi	r9, r1, lsl #4
    6624:	92000000 	andls	r0, r0, #0	; 0x0
    6628:	1a000028 	bne	66d0 <__Stack_Size+0x62d0>
    662c:	00002936 	andeq	r2, r0, r6, lsr r9
    6630:	41091201 	tstmi	r9, r1, lsl #4
    6634:	b0000000 	andlt	r0, r0, r0
    6638:	00000028 	andeq	r0, r0, r8, lsr #32
    663c:	26ea0129 	strbtcs	r0, [sl], r9, lsr #2
    6640:	39010000 	stmdbcc	r1, {}
    6644:	5ba80109 	blpl	fea06a70 <SCS_BASE+0x1e9f8a70>
    6648:	5bc20800 	blpl	ff088650 <SCS_BASE+0x1f07a650>
    664c:	5d010800 	stcpl	8, cr0, [r1]
    6650:	00001bba 	strheq	r1, [r0], -sl
    6654:	00236f25 	eoreq	r6, r3, r5, lsr #30
    6658:	09380100 	ldmdbeq	r8!, {r8}
    665c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6660:	fc255001 	stc2	0, cr5, [r5], #-4
    6664:	0100000d 	tsteq	r0, sp
    6668:	00a90938 	adceq	r0, r9, r8, lsr r9
    666c:	51010000 	tstpl	r1, r0
    6670:	c6012900 	strgt	r2, [r1], -r0, lsl #18
    6674:	01000022 	tsteq	r0, r2, lsr #32
    6678:	c4010956 	strgt	r0, [r1], #-2390
    667c:	de08005b 	mcrle	0, 0, r0, cr8, cr11, {2}
    6680:	0108005b 	qaddeq	r0, fp, r8
    6684:	001bef5d 	andseq	lr, fp, sp, asr pc
    6688:	236f2500 	cmncs	pc, #0	; 0x0
    668c:	55010000 	strpl	r0, [r1]
    6690:	00051e09 	andeq	r1, r5, r9, lsl #28
    6694:	25500100 	ldrbcs	r0, [r0, #-256]
    6698:	00002702 	andeq	r2, r0, r2, lsl #14
    669c:	41095501 	tstmi	r9, r1, lsl #10
    66a0:	01000000 	tsteq	r0, r0
    66a4:	01290051 	qsubeq	r0, r1, r9
    66a8:	0000264c 	andeq	r2, r0, ip, asr #12
    66ac:	01097101 	tsteq	r9, r1, lsl #2
    66b0:	08005be0 	stmdaeq	r0, {r5, r6, r7, r8, r9, fp, ip, lr}
    66b4:	08005bfa 	stmdaeq	r0, {r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, lr}
    66b8:	1c245d01 	stcne	13, cr5, [r4], #-4
    66bc:	6f250000 	svcvs	0x00250000
    66c0:	01000023 	tsteq	r0, r3, lsr #32
    66c4:	051e0970 	ldreq	r0, [lr, #-2416]
    66c8:	50010000 	andpl	r0, r1, r0
    66cc:	000dfc25 	andeq	pc, sp, r5, lsr #24
    66d0:	09700100 	ldmdbeq	r0!, {r8}^
    66d4:	000000a9 	andeq	r0, r0, r9, lsr #1
    66d8:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    66dc:	00291f01 	eoreq	r1, r9, r1, lsl #30
    66e0:	098e0100 	stmibeq	lr, {r8}
    66e4:	005bfc01 	subseq	pc, fp, r1, lsl #24
    66e8:	005c1208 	subseq	r1, ip, r8, lsl #4
    66ec:	5b5d0108 	blpl	1746b14 <__Stack_Size+0x1746714>
    66f0:	2500001c 	strcs	r0, [r0, #-28]
    66f4:	0000236f 	andeq	r2, r0, pc, ror #6
    66f8:	1e098d01 	cdpne	13, 0, cr8, cr9, cr1, {0}
    66fc:	01000005 	tsteq	r0, r5
    6700:	22f91a50 	rscscs	r1, r9, #327680	; 0x50000
    6704:	8d010000 	stchi	0, cr0, [r1]
    6708:	00004109 	andeq	r4, r0, r9, lsl #2
    670c:	0028ce00 	eoreq	ip, r8, r0, lsl #28
    6710:	01290000 	teqeq	r9, r0
    6714:	0000255f 	andeq	r2, r0, pc, asr r5
    6718:	0109af01 	tsteq	r9, r1, lsl #30
    671c:	08005c14 	stmdaeq	r0, {r2, r4, sl, fp, ip, lr}
    6720:	08005c2a 	stmdaeq	r0, {r1, r3, r5, sl, fp, ip, lr}
    6724:	1c925d01 	ldcne	13, cr5, [r2], {1}
    6728:	6f250000 	svcvs	0x00250000
    672c:	01000023 	tsteq	r0, r3, lsr #32
    6730:	051e09ae 	ldreq	r0, [lr, #-2478]
    6734:	50010000 	andpl	r0, r1, r0
    6738:	0029411a 	eoreq	r4, r9, sl, lsl r1
    673c:	09ae0100 	stmibeq	lr!, {r8}
    6740:	00000041 	andeq	r0, r0, r1, asr #32
    6744:	000028e1 	andeq	r2, r0, r1, ror #17
    6748:	d0012900 	andle	r2, r1, r0, lsl #18
    674c:	01000027 	tsteq	r0, r7, lsr #32
    6750:	2c0109cb 	stccs	9, cr0, [r1], {203}
    6754:	4208005c 	andmi	r0, r8, #92	; 0x5c
    6758:	0108005c 	qaddeq	r0, ip, r8
    675c:	001cc95d 	andseq	ip, ip, sp, asr r9
    6760:	236f2500 	cmncs	pc, #0	; 0x0
    6764:	ca010000 	bgt	4676c <__Stack_Size+0x4636c>
    6768:	00051e09 	andeq	r1, r5, r9, lsl #28
    676c:	1a500100 	bne	1406b74 <__Stack_Size+0x1406774>
    6770:	000023a9 	andeq	r2, r0, r9, lsr #7
    6774:	4109ca01 	tstmi	r9, r1, lsl #20
    6778:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    677c:	00000028 	andeq	r0, r0, r8, lsr #32
    6780:	2b710129 	blcs	1c46c2c <__Stack_Size+0x1c4682c>
    6784:	e5010000 	str	r0, [r1]
    6788:	5c440109 	stfple	f0, [r4], {9}
    678c:	5c5a0800 	mrrcpl	8, 0, r0, sl, cr0
    6790:	5d010800 	stcpl	8, cr0, [r1]
    6794:	00001d00 	andeq	r1, r0, r0, lsl #26
    6798:	00236f25 	eoreq	r6, r3, r5, lsr #30
    679c:	09e40100 	stmibeq	r4!, {r8}^
    67a0:	0000051e 	andeq	r0, r0, lr, lsl r5
    67a4:	cd1a5001 	ldcgt	0, cr5, [sl, #-4]
    67a8:	01000029 	tsteq	r0, r9, lsr #32
    67ac:	004109e4 	subeq	r0, r1, r4, ror #19
    67b0:	29070000 	stmdbcs	r7, {}
    67b4:	29000000 	stmdbcs	r0, {}
    67b8:	0025b401 	eoreq	fp, r5, r1, lsl #8
    67bc:	09fa0100 	ldmibeq	sl!, {r8}^
    67c0:	005c5c01 	subseq	r5, ip, r1, lsl #24
    67c4:	005c6008 	subseq	r6, ip, r8
    67c8:	355d0108 	ldrbcc	r0, [sp, #-264]
    67cc:	2500001d 	strcs	r0, [r0, #-29]
    67d0:	0000236f 	andeq	r2, r0, pc, ror #6
    67d4:	1e09f901 	cdpne	9, 0, cr15, cr9, cr1, {0}
    67d8:	01000005 	tsteq	r0, r5
    67dc:	20cf2550 	sbccs	r2, pc, r0, asr r5
    67e0:	f9010000 	undefined instruction 0xf9010000
    67e4:	00004109 	andeq	r4, r0, r9, lsl #2
    67e8:	00510100 	subseq	r0, r1, r0, lsl #2
    67ec:	29f50129 	ldmibcs	r5!, {r0, r3, r5, r8}^
    67f0:	0b010000 	bleq	467f8 <__Stack_Size+0x463f8>
    67f4:	5c60010a 	stfple	f0, [r0], #-40
    67f8:	5c640800 	stclpl	8, cr0, [r4]
    67fc:	5d010800 	stcpl	8, cr0, [r1]
    6800:	00001d6a 	andeq	r1, r0, sl, ror #26
    6804:	00236f25 	eoreq	r6, r3, r5, lsr #30
    6808:	0a0a0100 	beq	286c10 <__Stack_Size+0x286810>
    680c:	0000051e 	andeq	r0, r0, lr, lsl r5
    6810:	fc255001 	stc2	0, cr5, [r5], #-4
    6814:	01000029 	tsteq	r0, r9, lsr #32
    6818:	00410a0a 	subeq	r0, r1, sl, lsl #20
    681c:	51010000 	tstpl	r1, r0
    6820:	65012900 	strvs	r2, [r1, #-2304]
    6824:	01000021 	tsteq	r0, r1, lsr #32
    6828:	64010a1d 	strvs	r0, [r1], #-2589
    682c:	6808005c 	stmdavs	r8, {r2, r3, r4, r6}
    6830:	0108005c 	qaddeq	r0, ip, r8
    6834:	001d9f5d 	andseq	r9, sp, sp, asr pc
    6838:	236f2500 	cmncs	pc, #0	; 0x0
    683c:	1c010000 	stcne	0, cr0, [r1], {0}
    6840:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6844:	25500100 	ldrbcs	r0, [r0, #-256]
    6848:	0000216c 	andeq	r2, r0, ip, ror #2
    684c:	410a1c01 	tstmi	sl, r1, lsl #24
    6850:	01000000 	tsteq	r0, r0
    6854:	01290051 	qsubeq	r0, r1, r9
    6858:	00002175 	andeq	r2, r0, r5, ror r1
    685c:	010a2f01 	tsteq	sl, r1, lsl #30
    6860:	08005c68 	stmdaeq	r0, {r3, r5, r6, sl, fp, ip, lr}
    6864:	08005c6c 	stmdaeq	r0, {r2, r3, r5, r6, sl, fp, ip, lr}
    6868:	1dd45d01 	ldclne	13, cr5, [r4, #4]
    686c:	6f250000 	svcvs	0x00250000
    6870:	01000023 	tsteq	r0, r3, lsr #32
    6874:	051e0a2e 	ldreq	r0, [lr, #-2606]
    6878:	50010000 	andpl	r0, r1, r0
    687c:	00217c25 	eoreq	r7, r1, r5, lsr #24
    6880:	0a2e0100 	beq	b86c88 <__Stack_Size+0xb86888>
    6884:	00000041 	andeq	r0, r0, r1, asr #32
    6888:	29005101 	stmdbcs	r0, {r0, r8, ip, lr}
    688c:	00277001 	eoreq	r7, r7, r1
    6890:	0a410100 	beq	1046c98 <__Stack_Size+0x1046898>
    6894:	005c6c01 	subseq	r6, ip, r1, lsl #24
    6898:	005c7008 	subseq	r7, ip, r8
    689c:	095d0108 	ldmdbeq	sp, {r3, r8}^
    68a0:	2500001e 	strcs	r0, [r0, #-30]
    68a4:	0000236f 	andeq	r2, r0, pc, ror #6
    68a8:	1e0a4001 	cdpne	0, 0, cr4, cr10, cr1, {0}
    68ac:	01000005 	tsteq	r0, r5
    68b0:	27772550 	undefined
    68b4:	40010000 	andmi	r0, r1, r0
    68b8:	0000410a 	andeq	r4, r0, sl, lsl #2
    68bc:	00510100 	subseq	r0, r1, r0, lsl #2
    68c0:	21930129 	orrscs	r0, r3, r9, lsr #2
    68c4:	53010000 	movwpl	r0, #4096	; 0x1000
    68c8:	5c70010a 	ldfple	f0, [r0], #-40
    68cc:	5c760800 	ldclpl	8, cr0, [r6]
    68d0:	5d010800 	stcpl	8, cr0, [r1]
    68d4:	00001e3e 	andeq	r1, r0, lr, lsr lr
    68d8:	00236f25 	eoreq	r6, r3, r5, lsr #30
    68dc:	0a520100 	beq	1486ce4 <__Stack_Size+0x14868e4>
    68e0:	0000051e 	andeq	r0, r0, lr, lsl r5
    68e4:	9a255001 	bls	95a8f0 <__Stack_Size+0x95a4f0>
    68e8:	01000021 	tsteq	r0, r1, lsr #32
    68ec:	00410a52 	subeq	r0, r1, r2, asr sl
    68f0:	51010000 	tstpl	r1, r0
    68f4:	06122a00 	ldreq	r2, [r2], -r0, lsl #20
    68f8:	5c780000 	ldclpl	0, cr0, [r8]
    68fc:	5c8e0800 	stcpl	8, cr0, [lr], {0}
    6900:	5d010800 	stcpl	8, cr0, [r1]
    6904:	00001e62 	andeq	r1, r0, r2, ror #28
    6908:	0006212b 	andeq	r2, r6, fp, lsr #2
    690c:	2c500100 	ldfcse	f0, [r0], {0}
    6910:	0000062d 	andeq	r0, r0, sp, lsr #12
    6914:	0000291a 	andeq	r2, r0, sl, lsl r9
    6918:	063a2a00 	ldrteq	r2, [sl], -r0, lsl #20
    691c:	5c900000 	ldcpl	0, cr0, [r0], {0}
    6920:	5caa0800 	stcpl	8, cr0, [sl]
    6924:	5d010800 	stcpl	8, cr0, [r1]
    6928:	00001e84 	andeq	r1, r0, r4, lsl #29
    692c:	0006492b 	andeq	r4, r6, fp, lsr #18
    6930:	2b500100 	blcs	1406d38 <__Stack_Size+0x1406938>
    6934:	00000655 	andeq	r0, r0, r5, asr r6
    6938:	2a005101 	bcs	1ad44 <__Stack_Size+0x1a944>
    693c:	000006c5 	andeq	r0, r0, r5, asr #13
    6940:	08005cac 	stmdaeq	r0, {r2, r3, r5, r7, sl, fp, ip, lr}
    6944:	08005cc2 	stmdaeq	r0, {r1, r6, r7, sl, fp, ip, lr}
    6948:	1ea85d01 	cdpne	13, 10, cr5, cr8, cr1, {0}
    694c:	d42b0000 	strtle	r0, [fp]
    6950:	01000006 	tsteq	r0, r6
    6954:	06e02c50 	usateq	r2, #0, r0, asr #24
    6958:	292d0000 	pushcs	{}
    695c:	2a000000 	bcs	6964 <__Stack_Size+0x6564>
    6960:	00000750 	andeq	r0, r0, r0, asr r7
    6964:	08005cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, lr}
    6968:	08005cde 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, sl, fp, ip, lr}
    696c:	1eca5d01 	cdpne	13, 12, cr5, cr10, cr1, {0}
    6970:	5f2b0000 	svcpl	0x002b0000
    6974:	01000007 	tsteq	r0, r7
    6978:	076b2b50 	undefined
    697c:	51010000 	tstpl	r1, r0
    6980:	26012900 	strcs	r2, [r1], -r0, lsl #18
    6984:	01000025 	tsteq	r0, r5, lsr #32
    6988:	e0010ad9 	ldrd	r0, [r1], -r9
    698c:	f008005c 	undefined instruction 0xf008005c
    6990:	0108005c 	qaddeq	r0, ip, r8
    6994:	001f015d 	andseq	r0, pc, sp, asr r1
    6998:	236f2500 	cmncs	pc, #0	; 0x0
    699c:	d8010000 	stmdale	r1, {}
    69a0:	00051e0a 	andeq	r1, r5, sl, lsl #28
    69a4:	1a500100 	bne	1406dac <__Stack_Size+0x14069ac>
    69a8:	00002226 	andeq	r2, r0, r6, lsr #4
    69ac:	410ad801 	tstmi	sl, r1, lsl #16
    69b0:	40000000 	andmi	r0, r0, r0
    69b4:	00000029 	andeq	r0, r0, r9, lsr #32
    69b8:	2335012d 	teqcs	r5, #1073741835	; 0x4000000b
    69bc:	ed010000 	stc	0, cr0, [r1]
    69c0:	0041010a 	subeq	r0, r1, sl, lsl #2
    69c4:	5cf00000 	ldclpl	0, cr0, [r0]
    69c8:	5cf60800 	ldclpl	8, cr0, [r6]
    69cc:	5d010800 	stcpl	8, cr0, [r1]
    69d0:	00001f2e 	andeq	r1, r0, lr, lsr #30
    69d4:	00236f1a 	eoreq	r6, r3, sl, lsl pc
    69d8:	0aec0100 	beq	ffb06de0 <SCS_BASE+0x1faf8de0>
    69dc:	0000051e 	andeq	r0, r0, lr, lsl r5
    69e0:	00002953 	andeq	r2, r0, r3, asr r9
    69e4:	07012d00 	streq	r2, [r1, -r0, lsl #26]
    69e8:	01000024 	tsteq	r0, r4, lsr #32
    69ec:	41010afe 	strdmi	r0, [r1, -lr]
    69f0:	f8000000 	undefined instruction 0xf8000000
    69f4:	fe08005c 	mcr2	0, 0, r0, cr8, cr12, {2}
    69f8:	0108005c 	qaddeq	r0, ip, r8
    69fc:	001f5b5d 	andseq	r5, pc, sp, asr fp
    6a00:	236f1a00 	cmncs	pc, #0	; 0x0
    6a04:	fd010000 	stc2	0, cr0, [r1]
    6a08:	00051e0a 	andeq	r1, r5, sl, lsl #28
    6a0c:	00296600 	eoreq	r6, r9, r0, lsl #12
    6a10:	012d0000 	teqeq	sp, r0
    6a14:	00002417 	andeq	r2, r0, r7, lsl r4
    6a18:	010b0f01 	tsteq	fp, r1, lsl #30
    6a1c:	00000041 	andeq	r0, r0, r1, asr #32
    6a20:	08005d00 	stmdaeq	r0, {r8, sl, fp, ip, lr}
    6a24:	08005d06 	stmdaeq	r0, {r1, r2, r8, sl, fp, ip, lr}
    6a28:	1f885d01 	svcne	0x00885d01
    6a2c:	6f1a0000 	svcvs	0x001a0000
    6a30:	01000023 	tsteq	r0, r3, lsr #32
    6a34:	051e0b0e 	ldreq	r0, [lr, #-2830]
    6a38:	29790000 	ldmdbcs	r9!, {}^
    6a3c:	2d000000 	stccs	0, cr0, [r0]
    6a40:	00242701 	eoreq	r2, r4, r1, lsl #14
    6a44:	0b200100 	bleq	806e4c <__Stack_Size+0x806a4c>
    6a48:	00004101 	andeq	r4, r0, r1, lsl #2
    6a4c:	005d0800 	subseq	r0, sp, r0, lsl #16
    6a50:	005d1008 	subseq	r1, sp, r8
    6a54:	b55d0108 	ldrblt	r0, [sp, #-264]
    6a58:	1a00001f 	bne	6adc <__Stack_Size+0x66dc>
    6a5c:	0000236f 	andeq	r2, r0, pc, ror #6
    6a60:	1e0b1f01 	cdpne	15, 0, cr1, cr11, cr1, {0}
    6a64:	8c000005 	stchi	0, cr0, [r0], {5}
    6a68:	00000029 	andeq	r0, r0, r9, lsr #32
    6a6c:	27b0012d 	ldrcs	r0, [r0, sp, lsr #2]!
    6a70:	30010000 	andcc	r0, r1, r0
    6a74:	0041010b 	subeq	r0, r1, fp, lsl #2
    6a78:	5d100000 	ldcpl	0, cr0, [r0]
    6a7c:	5d160800 	ldcpl	8, cr0, [r6]
    6a80:	5d010800 	stcpl	8, cr0, [r1]
    6a84:	00001fe2 	andeq	r1, r0, r2, ror #31
    6a88:	00236f1a 	eoreq	r6, r3, sl, lsl pc
    6a8c:	0b2f0100 	bleq	bc6e94 <__Stack_Size+0xbc6a94>
    6a90:	0000051e 	andeq	r0, r0, lr, lsl r5
    6a94:	0000299f 	muleq	r0, pc, r9
    6a98:	1a012d00 	bne	51ea0 <__Stack_Size+0x51aa0>
    6a9c:	01000026 	tsteq	r0, r6, lsr #32
    6aa0:	41010b40 	tstmi	r1, r0, asr #22
    6aa4:	18000000 	stmdane	r0, {}
    6aa8:	1e08005d 	mcrne	0, 0, r0, cr8, cr13, {2}
    6aac:	0108005d 	qaddeq	r0, sp, r8
    6ab0:	00200f5d 	eoreq	r0, r0, sp, asr pc
    6ab4:	236f1a00 	cmncs	pc, #0	; 0x0
    6ab8:	3f010000 	svccc	0x00010000
    6abc:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6ac0:	0029b200 	eoreq	fp, r9, r0, lsl #4
    6ac4:	012d0000 	teqeq	sp, r0
    6ac8:	000021fe 	strdeq	r2, [r0], -lr
    6acc:	010b5e01 	tsteq	fp, r1, lsl #28
    6ad0:	0000007e 	andeq	r0, r0, lr, ror r0
    6ad4:	08005d20 	stmdaeq	r0, {r5, r8, sl, fp, ip, lr}
    6ad8:	08005d2c 	stmdaeq	r0, {r2, r3, r5, r8, sl, fp, ip, lr}
    6adc:	20565d01 	subscs	r5, r6, r1, lsl #26
    6ae0:	6f1a0000 	svcvs	0x001a0000
    6ae4:	01000023 	tsteq	r0, r3, lsr #32
    6ae8:	051e0b5d 	ldreq	r0, [lr, #-2909]
    6aec:	29c50000 	stmibcs	r5, {}^
    6af0:	9d250000 	stcls	0, cr0, [r5]
    6af4:	01000025 	tsteq	r0, r5, lsr #32
    6af8:	00410b5d 	subeq	r0, r1, sp, asr fp
    6afc:	51010000 	tstpl	r1, r0
    6b00:	000fe912 	andeq	lr, pc, r2, lsl r9
    6b04:	0b5f0100 	bleq	17c6f0c <__Stack_Size+0x17c6b0c>
    6b08:	00000089 	andeq	r0, r0, r9, lsl #1
    6b0c:	76012900 	strvc	r2, [r1], -r0, lsl #18
    6b10:	01000024 	tsteq	r0, r4, lsr #32
    6b14:	2c010b87 	stccs	11, cr0, [r1], {135}
    6b18:	3608005d 	undefined
    6b1c:	0108005d 	qaddeq	r0, sp, r8
    6b20:	00208d5d 	eoreq	r8, r0, sp, asr sp
    6b24:	236f2500 	cmncs	pc, #0	; 0x0
    6b28:	86010000 	strhi	r0, [r1], -r0
    6b2c:	00051e0b 	andeq	r1, r5, fp, lsl #28
    6b30:	1a500100 	bne	1406f38 <__Stack_Size+0x1406b38>
    6b34:	0000259d 	muleq	r0, sp, r5
    6b38:	410b8601 	tstmi	fp, r1, lsl #12
    6b3c:	d8000000 	stmdale	r0, {}
    6b40:	00000029 	andeq	r0, r0, r9, lsr #32
    6b44:	2b1f012d 	blcs	7c7000 <__Stack_Size+0x7c6c00>
    6b48:	a3010000 	movwge	r0, #4096	; 0x1000
    6b4c:	0089010b 	addeq	r0, r9, fp, lsl #2
    6b50:	5d380000 	ldcpl	0, cr0, [r8]
    6b54:	5d500800 	ldclpl	8, cr0, [r0]
    6b58:	5d010800 	stcpl	8, cr0, [r1]
    6b5c:	000020ec 	andeq	r2, r0, ip, ror #1
    6b60:	00236f1a 	eoreq	r6, r3, sl, lsl pc
    6b64:	0ba20100 	bleq	fe886f6c <SCS_BASE+0x1e878f6c>
    6b68:	0000051e 	andeq	r0, r0, lr, lsl r5
    6b6c:	000029eb 	andeq	r2, r0, fp, ror #19
    6b70:	002b3625 	eoreq	r3, fp, r5, lsr #12
    6b74:	0ba20100 	bleq	fe886f7c <SCS_BASE+0x1e878f7c>
    6b78:	00000041 	andeq	r0, r0, r1, asr #32
    6b7c:	e9125101 	ldmdb	r2, {r0, r8, ip, lr}
    6b80:	0100000f 	tsteq	r0, pc
    6b84:	00890ba4 	addeq	r0, r9, r4, lsr #23
    6b88:	ea120000 	b	486b90 <__Stack_Size+0x486790>
    6b8c:	0100000f 	tsteq	r0, pc
    6b90:	00410ba5 	subeq	r0, r1, r5, lsr #23
    6b94:	83120000 	tsthi	r2, #0	; 0x0
    6b98:	01000022 	tsteq	r0, r2, lsr #32
    6b9c:	00410ba5 	subeq	r0, r1, r5, lsr #23
    6ba0:	29000000 	stmdbcs	r0, {}
    6ba4:	0024b001 	eoreq	fp, r4, r1
    6ba8:	0bce0100 	bleq	ff386fb0 <SCS_BASE+0x1f378fb0>
    6bac:	005d5001 	subseq	r5, sp, r1
    6bb0:	005d5a08 	subseq	r5, sp, r8, lsl #20
    6bb4:	235d0108 	cmpcs	sp, #2	; 0x2
    6bb8:	25000021 	strcs	r0, [r0, #-33]
    6bbc:	0000236f 	andeq	r2, r0, pc, ror #6
    6bc0:	1e0bcd01 	cdpne	13, 0, cr12, cr11, cr1, {0}
    6bc4:	01000005 	tsteq	r0, r5
    6bc8:	2b361a50 	blcs	d8d510 <__Stack_Size+0xd8d110>
    6bcc:	cd010000 	stcgt	0, cr0, [r1]
    6bd0:	0000410b 	andeq	r4, r0, fp, lsl #2
    6bd4:	0029fe00 	eoreq	pc, r9, r0, lsl #28
    6bd8:	012e0000 	teqeq	lr, r0
    6bdc:	000022de 	ldrdeq	r2, [r0], -lr
    6be0:	5c018701 	stcpl	7, cr8, [r1], {1}
    6be4:	2808005d 	stmdacs	r8, {r0, r2, r3, r4, r6}
    6be8:	1108005e 	qaddne	r0, lr, r8
    6bec:	1700002a 	strne	r0, [r0, -sl, lsr #32]
    6bf0:	0000236f 	andeq	r2, r0, pc, ror #6
    6bf4:	051e8601 	ldreq	r8, [lr, #-1537]
    6bf8:	2a3c0000 	bcs	f06c00 <__Stack_Size+0xf06800>
    6bfc:	00000000 	andeq	r0, r0, r0
    6c00:	0000094c 	andeq	r0, r0, ip, asr #18
    6c04:	17170002 	ldrne	r0, [r7, -r2]
    6c08:	01040000 	tsteq	r4, r0
    6c0c:	00000000 	andeq	r0, r0, r0
    6c10:	002ef201 	eoreq	pc, lr, r1, lsl #4
    6c14:	00004400 	andeq	r4, r0, r0, lsl #8
    6c18:	005e2800 	subseq	r2, lr, r0, lsl #16
    6c1c:	0061e408 	rsbeq	lr, r1, r8, lsl #8
    6c20:	00183508 	andseq	r3, r8, r8, lsl #10
    6c24:	05040200 	streq	r0, [r4, #-512]
    6c28:	00002fae 	andeq	r2, r0, lr, lsr #31
    6c2c:	3a050202 	bcc	14743c <__Stack_Size+0x14703c>
    6c30:	02000000 	andeq	r0, r0, #0	; 0x0
    6c34:	01000601 	tsteq	r0, r1, lsl #12
    6c38:	75030000 	strvc	r0, [r3]
    6c3c:	02003233 	andeq	r3, r0, #805306371	; 0x30000003
    6c40:	00004527 	andeq	r4, r0, r7, lsr #10
    6c44:	07040200 	streq	r0, [r4, -r0, lsl #4]
    6c48:	00003028 	andeq	r3, r0, r8, lsr #32
    6c4c:	36317503 	ldrtcc	r7, [r1], -r3, lsl #10
    6c50:	57280200 	strpl	r0, [r8, -r0, lsl #4]!
    6c54:	02000000 	andeq	r0, r0, #0	; 0x0
    6c58:	017a0702 	cmneq	sl, r2, lsl #14
    6c5c:	75030000 	strvc	r0, [r3]
    6c60:	29020038 	stmdbcs	r2, {r3, r4, r5}
    6c64:	00000068 	andeq	r0, r0, r8, rrx
    6c68:	fe080102 	cdp2	1, 0, cr0, cr8, cr2, {0}
    6c6c:	04000000 	streq	r0, [r0]
    6c70:	00000057 	andeq	r0, r0, r7, asr r0
    6c74:	39020105 	stmdbcc	r2, {r0, r2, r8}
    6c78:	00000089 	andeq	r0, r0, r9, lsl #1
    6c7c:	00154e06 	andseq	r4, r5, r6, lsl #28
    6c80:	53070000 	movwpl	r0, #28672	; 0x7000
    6c84:	01005445 	tsteq	r0, r5, asr #8
    6c88:	1e930800 	cdpne	8, 9, cr0, cr3, cr0, {0}
    6c8c:	39020000 	stmdbcc	r2, {}
    6c90:	00000074 	andeq	r0, r0, r4, ror r0
    6c94:	001c8d08 	andseq	r8, ip, r8, lsl #26
    6c98:	74390200 	ldrtvc	r0, [r9], #-512
    6c9c:	05000000 	streq	r0, [r0]
    6ca0:	b43b0201 	ldrtlt	r0, [fp], #-513
    6ca4:	06000000 	streq	r0, [r0], -r0
    6ca8:	00000775 	andeq	r0, r0, r5, ror r7
    6cac:	07950600 	ldreq	r0, [r5, r0, lsl #12]
    6cb0:	00010000 	andeq	r0, r1, r0
    6cb4:	0008f708 	andeq	pc, r8, r8, lsl #14
    6cb8:	9f3b0200 	svcls	0x003b0200
    6cbc:	09000000 	stmdbeq	r0, {}
    6cc0:	1c0a0704 	stcne	7, cr0, [sl], {4}
    6cc4:	9c023903 	stcls	9, cr3, [r2], {3}
    6cc8:	0b000001 	bleq	6cd4 <__Stack_Size+0x68d4>
    6ccc:	03005253 	movweq	r5, #595	; 0x253
    6cd0:	006f023a 	rsbeq	r0, pc, sl, lsr r2
    6cd4:	23020000 	movwcs	r0, #8192	; 0x2000
    6cd8:	01a80c00 	undefined instruction 0x01a80c00
    6cdc:	3b030000 	blcc	c6ce4 <__Stack_Size+0xc68e4>
    6ce0:	00004c02 	andeq	r4, r0, r2, lsl #24
    6ce4:	02230200 	eoreq	r0, r3, #0	; 0x0
    6ce8:	0052440b 	subseq	r4, r2, fp, lsl #8
    6cec:	6f023c03 	svcvs	0x00023c03
    6cf0:	02000000 	andeq	r0, r0, #0	; 0x0
    6cf4:	b20c0423 	andlt	r0, ip, #587202560	; 0x23000000
    6cf8:	03000001 	movweq	r0, #1	; 0x1
    6cfc:	004c023d 	subeq	r0, ip, sp, lsr r2
    6d00:	23020000 	movwcs	r0, #8192	; 0x2000
    6d04:	52420b06 	subpl	r0, r2, #6144	; 0x1800
    6d08:	3e030052 	mcrcc	0, 0, r0, cr3, cr2, {2}
    6d0c:	00006f02 	andeq	r6, r0, r2, lsl #30
    6d10:	08230200 	stmdaeq	r3!, {r9}
    6d14:	0000890c 	andeq	r8, r0, ip, lsl #18
    6d18:	023f0300 	eorseq	r0, pc, #0	; 0x0
    6d1c:	0000004c 	andeq	r0, r0, ip, asr #32
    6d20:	0b0a2302 	bleq	28f930 <__Stack_Size+0x28f530>
    6d24:	00315243 	eorseq	r5, r1, r3, asr #4
    6d28:	6f024003 	svcvs	0x00024003
    6d2c:	02000000 	andeq	r0, r0, #0	; 0x0
    6d30:	bc0c0c23 	stclt	12, cr0, [ip], {35}
    6d34:	03000001 	movweq	r0, #1	; 0x1
    6d38:	004c0241 	subeq	r0, ip, r1, asr #4
    6d3c:	23020000 	movwcs	r0, #8192	; 0x2000
    6d40:	52430b0e 	subpl	r0, r3, #14336	; 0x3800
    6d44:	42030032 	andmi	r0, r3, #50	; 0x32
    6d48:	00006f02 	andeq	r6, r0, r2, lsl #30
    6d4c:	10230200 	eorne	r0, r3, r0, lsl #4
    6d50:	0000930c 	andeq	r9, r0, ip, lsl #6
    6d54:	02430300 	subeq	r0, r3, #0	; 0x0
    6d58:	0000004c 	andeq	r0, r0, ip, asr #32
    6d5c:	0b122302 	bleq	48f96c <__Stack_Size+0x48f56c>
    6d60:	00335243 	eorseq	r5, r3, r3, asr #4
    6d64:	6f024403 	svcvs	0x00024403
    6d68:	02000000 	andeq	r0, r0, #0	; 0x0
    6d6c:	d30c1423 	movwle	r1, #50211	; 0xc423
    6d70:	03000001 	movweq	r0, #1	; 0x1
    6d74:	004c0245 	subeq	r0, ip, r5, asr #4
    6d78:	23020000 	movwcs	r0, #8192	; 0x2000
    6d7c:	09ff0c16 	ldmibeq	pc!, {r1, r2, r4, sl, fp}^
    6d80:	46030000 	strmi	r0, [r3], -r0
    6d84:	00006f02 	andeq	r6, r0, r2, lsl #30
    6d88:	18230200 	stmdane	r3!, {r9}
    6d8c:	0001dd0c 	andeq	sp, r1, ip, lsl #26
    6d90:	02470300 	subeq	r0, r7, #0	; 0x0
    6d94:	0000004c 	andeq	r0, r0, ip, asr #32
    6d98:	001a2302 	andseq	r2, sl, r2, lsl #6
    6d9c:	002c1f0d 	eoreq	r1, ip, sp, lsl #30
    6da0:	02480300 	subeq	r0, r8, #0	; 0x0
    6da4:	000000c2 	andeq	r0, r0, r2, asr #1
    6da8:	1b04100e 	blne	10ade8 <__Stack_Size+0x10a9e8>
    6dac:	00000205 	andeq	r0, r0, r5, lsl #4
    6db0:	000a770f 	andeq	r7, sl, pc, lsl #14
    6db4:	3a1c0400 	bcc	707dbc <__Stack_Size+0x7079bc>
    6db8:	02000000 	andeq	r0, r0, #0	; 0x0
    6dbc:	1e0f0023 	cdpne	0, 0, cr0, cr15, cr3, {1}
    6dc0:	0400000a 	streq	r0, [r0], #-10
    6dc4:	00004c1d 	andeq	r4, r0, sp, lsl ip
    6dc8:	04230200 	strteq	r0, [r3], #-512
    6dcc:	000a860f 	andeq	r8, sl, pc, lsl #12
    6dd0:	4c1e0400 	cfldrsmi	mvf0, [lr], {0}
    6dd4:	02000000 	andeq	r0, r0, #0	; 0x0
    6dd8:	b60f0623 	strlt	r0, [pc], -r3, lsr #12
    6ddc:	04000009 	streq	r0, [r0], #-9
    6de0:	00004c1f 	andeq	r4, r0, pc, lsl ip
    6de4:	08230200 	stmdaeq	r3!, {r9}
    6de8:	000ab10f 	andeq	fp, sl, pc, lsl #2
    6dec:	4c200400 	cfstrsmi	mvf0, [r0]
    6df0:	02000000 	andeq	r0, r0, #0	; 0x0
    6df4:	040f0a23 	streq	r0, [pc], #2595	; 6dfc <__Stack_Size+0x69fc>
    6df8:	0400000a 	streq	r0, [r0], #-10
    6dfc:	00004c21 	andeq	r4, r0, r1, lsr #24
    6e00:	0c230200 	sfmeq	f0, 4, [r3]
    6e04:	09c30800 	stmibeq	r3, {fp}^
    6e08:	22040000 	andcs	r0, r4, #0	; 0x0
    6e0c:	000001a8 	andeq	r0, r0, r8, lsr #3
    6e10:	2604080e 	strcs	r0, [r4], -lr, lsl #16
    6e14:	00000251 	andeq	r0, r0, r1, asr r2
    6e18:	002e1d0f 	eoreq	r1, lr, pc, lsl #26
    6e1c:	4c270400 	cfstrsmi	mvf0, [r7]
    6e20:	02000000 	andeq	r0, r0, #0	; 0x0
    6e24:	e70f0023 	str	r0, [pc, -r3, lsr #32]
    6e28:	0400002e 	streq	r0, [r0], #-46
    6e2c:	00004c28 	andeq	r4, r0, r8, lsr #24
    6e30:	02230200 	eoreq	r0, r3, #0	; 0x0
    6e34:	002bdb0f 	eoreq	sp, fp, pc, lsl #22
    6e38:	4c290400 	cfstrsmi	mvf0, [r9]
    6e3c:	02000000 	andeq	r0, r0, #0	; 0x0
    6e40:	8b0f0423 	blhi	3c7ed4 <__Stack_Size+0x3c7ad4>
    6e44:	0400002c 	streq	r0, [r0], #-44
    6e48:	00004c2a 	andeq	r4, r0, sl, lsr #24
    6e4c:	06230200 	strteq	r0, [r3], -r0, lsl #4
    6e50:	2c2d0800 	stccs	8, cr0, [sp]
    6e54:	2b040000 	blcs	106e5c <__Stack_Size+0x106a5c>
    6e58:	00000210 	andeq	r0, r0, r0, lsl r2
    6e5c:	1a05140e 	bne	14be9c <__Stack_Size+0x14ba9c>
    6e60:	000002ab 	andeq	r0, r0, fp, lsr #5
    6e64:	001ef10f 	andseq	pc, lr, pc, lsl #2
    6e68:	3a1b0500 	bcc	6c8270 <__Stack_Size+0x6c7e70>
    6e6c:	02000000 	andeq	r0, r0, #0	; 0x0
    6e70:	f70f0023 	undefined instruction 0xf70f0023
    6e74:	0500001c 	streq	r0, [r0, #-28]
    6e78:	00003a1c 	andeq	r3, r0, ip, lsl sl
    6e7c:	04230200 	strteq	r0, [r3], #-512
    6e80:	001f5a0f 	andseq	r5, pc, pc, lsl #20
    6e84:	3a1d0500 	bcc	74828c <__Stack_Size+0x747e8c>
    6e88:	02000000 	andeq	r0, r0, #0	; 0x0
    6e8c:	0d0f0823 	stceq	8, cr0, [pc, #-140]
    6e90:	0500001f 	streq	r0, [r0, #-31]
    6e94:	00003a1e 	andeq	r3, r0, lr, lsl sl
    6e98:	0c230200 	sfmeq	f0, 4, [r3]
    6e9c:	001e530f 	andseq	r5, lr, pc, lsl #6
    6ea0:	3a1f0500 	bcc	7c82a8 <__Stack_Size+0x7c7ea8>
    6ea4:	02000000 	andeq	r0, r0, #0	; 0x0
    6ea8:	08001023 	stmdaeq	r0, {r0, r1, r5, ip}
    6eac:	00001cbf 	strheq	r1, [r0], -pc
    6eb0:	025c2005 	subseq	r2, ip, #5	; 0x5
    6eb4:	01100000 	tsteq	r0, r0
    6eb8:	00002f1f 	andeq	r2, r0, pc, lsl pc
    6ebc:	2801e901 	stmdacs	r1, {r0, r8, fp, sp, lr, pc}
    6ec0:	4608005e 	undefined
    6ec4:	0108005e 	qaddeq	r0, lr, r8
    6ec8:	0002db5d 	andeq	sp, r2, sp, asr fp
    6ecc:	2dc41100 	stfcse	f1, [r4]
    6ed0:	e8010000 	stmda	r1, {}
    6ed4:	000002db 	ldrdeq	r0, [r0], -fp
    6ed8:	12005001 	andne	r5, r0, #1	; 0x1
    6edc:	00020504 	andeq	r0, r2, r4, lsl #10
    6ee0:	a2011300 	andge	r1, r1, #0	; 0x0
    6ee4:	0100002e 	tsteq	r0, lr, lsr #32
    6ee8:	48010100 	stmdami	r1, {r8}
    6eec:	7008005e 	andvc	r0, r8, lr, asr r0
    6ef0:	0108005e 	qaddeq	r0, lr, r8
    6ef4:	0003245d 	andeq	r2, r3, sp, asr r4
    6ef8:	2daa1100 	stfcss	f1, [sl]
    6efc:	ff010000 	undefined instruction 0xff010000
    6f00:	00000324 	andeq	r0, r0, r4, lsr #6
    6f04:	12145001 	andsne	r5, r4, #1	; 0x1
    6f08:	0100002d 	tsteq	r0, sp, lsr #32
    6f0c:	00032aff 	strdeq	r2, [r3], -pc
    6f10:	002a5b00 	eoreq	r5, sl, r0, lsl #22
    6f14:	0e9c1500 	cdpeq	5, 9, cr1, cr12, cr0, {0}
    6f18:	01010000 	tsteq	r1, r0
    6f1c:	00003a01 	andeq	r3, r0, r1, lsl #20
    6f20:	00520100 	subseq	r0, r2, r0, lsl #2
    6f24:	019c0412 	orrseq	r0, ip, r2, lsl r4
    6f28:	04120000 	ldreq	r0, [r2]
    6f2c:	00000251 	andeq	r0, r0, r1, asr r2
    6f30:	2d350113 	ldfcss	f0, [r5, #-76]!
    6f34:	24010000 	strcs	r0, [r1]
    6f38:	5e700101 	rpwpls	f0, f0, f1
    6f3c:	5e7e0800 	cdppl	8, 7, cr0, cr14, cr0, {0}
    6f40:	5d010800 	stcpl	8, cr0, [r1]
    6f44:	00000357 	andeq	r0, r0, r7, asr r3
    6f48:	002d1216 	eoreq	r1, sp, r6, lsl r2
    6f4c:	01230100 	teqeq	r3, r0, lsl #2
    6f50:	0000032a 	andeq	r0, r0, sl, lsr #6
    6f54:	13005001 	movwne	r5, #1	; 0x1
    6f58:	002c4401 	eoreq	r4, ip, r1, lsl #8
    6f5c:	01380100 	teqeq	r8, r0, lsl #2
    6f60:	005e8001 	subseq	r8, lr, r1
    6f64:	005e9a08 	subseq	r9, lr, r8, lsl #20
    6f68:	8c5d0108 	ldfhie	f0, [sp], {8}
    6f6c:	16000003 	strne	r0, [r0], -r3
    6f70:	00002daa 	andeq	r2, r0, sl, lsr #27
    6f74:	24013701 	strcs	r3, [r1], #-1793
    6f78:	01000003 	tsteq	r0, r3
    6f7c:	0dfc1650 	ldcleq	6, cr1, [ip, #320]!
    6f80:	37010000 	strcc	r0, [r1, -r0]
    6f84:	0000b401 	andeq	fp, r0, r1, lsl #8
    6f88:	00510100 	subseq	r0, r1, r0, lsl #2
    6f8c:	2d9b0117 	ldfcss	f0, [fp, #92]
    6f90:	63010000 	movwvs	r0, #4096	; 0x1000
    6f94:	5e9c0101 	fmlple	f0, f4, f1
    6f98:	5eda0800 	cdppl	8, 13, cr0, cr10, cr0, {0}
    6f9c:	2a6e0800 	bcs	1b88fa4 <__Stack_Size+0x1b88ba4>
    6fa0:	040d0000 	streq	r0, [sp]
    6fa4:	aa180000 	bge	606fac <__Stack_Size+0x606bac>
    6fa8:	0100002d 	tsteq	r0, sp, lsr #32
    6fac:	03240162 	teqeq	r4, #-2147483624	; 0x80000018
    6fb0:	2a8d0000 	bcs	fe346fb8 <SCS_BASE+0x1e338fb8>
    6fb4:	99180000 	ldmdbls	r8, {}
    6fb8:	0100002e 	tsteq	r0, lr, lsr #32
    6fbc:	004c0162 	subeq	r0, ip, r2, ror #2
    6fc0:	2aa00000 	bcs	fe806fc8 <SCS_BASE+0x1e7f8fc8>
    6fc4:	fc160000 	ldc2	0, cr0, [r6], {0}
    6fc8:	0100000d 	tsteq	r0, sp
    6fcc:	00b40162 	adcseq	r0, r4, r2, ror #2
    6fd0:	52010000 	andpl	r0, r1, #0	; 0x0
    6fd4:	002f1615 	eoreq	r1, pc, r5, lsl r6
    6fd8:	01640100 	cmneq	r4, r0, lsl #2
    6fdc:	0000003a 	andeq	r0, r0, sl, lsr r0
    6fe0:	e4195c01 	ldr	r5, [r9], #-3073
    6fe4:	0100002d 	tsteq	r0, sp, lsr #32
    6fe8:	003a0164 	eorseq	r0, sl, r4, ror #2
    6fec:	0d150000 	ldceq	0, cr0, [r5]
    6ff0:	01000011 	tsteq	r0, r1, lsl r0
    6ff4:	003a0164 	eorseq	r0, sl, r4, ror #2
    6ff8:	51010000 	tstpl	r1, r0
    6ffc:	002d4b1a 	eoreq	r4, sp, sl, lsl fp
    7000:	01650100 	cmneq	r5, r0, lsl #2
    7004:	0000003a 	andeq	r0, r0, sl, lsr r0
    7008:	00002abe 	strheq	r2, [r0], -lr
    700c:	7e011300 	cdpvc	3, 0, cr1, cr1, cr0, {0}
    7010:	0100002c 	tsteq	r0, ip, lsr #32
    7014:	dc01019e 	stfles	f0, [r1], {158}
    7018:	f408005e 	vst4.16	{d0-d3}, [r8, :64], lr
    701c:	0108005e 	qaddeq	r0, lr, r8
    7020:	0004505d 	andeq	r5, r4, sp, asr r0
    7024:	2daa1600 	stccs	6, cr1, [sl]
    7028:	9d010000 	stcls	0, cr0, [r1]
    702c:	00032401 	andeq	r2, r3, r1, lsl #8
    7030:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7034:	00002d28 	andeq	r2, r0, r8, lsr #26
    7038:	4c019d01 	stcmi	13, cr9, [r1], {1}
    703c:	01000000 	tsteq	r0, r0
    7040:	0dfc1651 	ldcleq	6, cr1, [ip, #324]!
    7044:	9d010000 	stcls	0, cr0, [r1]
    7048:	0000b401 	andeq	fp, r0, r1, lsl #8
    704c:	00520100 	subseq	r0, r2, r0, lsl #2
    7050:	2d670113 	stfcse	f0, [r7, #-76]!
    7054:	bd010000 	stclt	0, cr0, [r1]
    7058:	5ef40101 	cdppl	1, 15, cr0, cr4, cr1, {0}
    705c:	5f0a0800 	svcpl	0x000a0800
    7060:	5d010800 	stcpl	8, cr0, [r1]
    7064:	00000485 	andeq	r0, r0, r5, lsl #9
    7068:	002daa16 	eoreq	sl, sp, r6, lsl sl
    706c:	01bc0100 	undefined instruction 0x01bc0100
    7070:	00000324 	andeq	r0, r0, r4, lsr #6
    7074:	d5165001 	ldrle	r5, [r6, #-1]
    7078:	0100002d 	tsteq	r0, sp, lsr #32
    707c:	005e01bc 	ldrheq	r0, [lr], #-28
    7080:	51010000 	tstpl	r1, r0
    7084:	b2011300 	andlt	r1, r1, #0	; 0x0
    7088:	0100002e 	tsteq	r0, lr, lsr #32
    708c:	0c0101d6 	stfeqs	f0, [r1], {214}
    7090:	2208005f 	andcs	r0, r8, #95	; 0x5f
    7094:	0108005f 	qaddeq	r0, pc, r8
    7098:	0004bc5d 	andeq	fp, r4, sp, asr ip
    709c:	2daa1600 	stccs	6, cr1, [sl]
    70a0:	d5010000 	strle	r0, [r1]
    70a4:	00032401 	andeq	r2, r3, r1, lsl #8
    70a8:	18500100 	ldmdane	r0, {r8}^
    70ac:	00002c71 	andeq	r2, r0, r1, ror ip
    70b0:	4c01d501 	cfstr32mi	mvfx13, [r1], {1}
    70b4:	e7000000 	str	r0, [r0, -r0]
    70b8:	0000002a 	andeq	r0, r0, sl, lsr #32
    70bc:	2e290113 	mcrcs	1, 1, r0, cr9, cr3, {0}
    70c0:	eb010000 	bl	470c8 <__Stack_Size+0x46cc8>
    70c4:	5f240101 	svcpl	0x00240101
    70c8:	5f3e0800 	svcpl	0x003e0800
    70cc:	5d010800 	stcpl	8, cr0, [r1]
    70d0:	000004f1 	strdeq	r0, [r0], -r1
    70d4:	002daa16 	eoreq	sl, sp, r6, lsl sl
    70d8:	01ea0100 	mvneq	r0, r0, lsl #2
    70dc:	00000324 	andeq	r0, r0, r4, lsr #6
    70e0:	fc165001 	ldc2	0, cr5, [r6], {1}
    70e4:	0100000d 	tsteq	r0, sp
    70e8:	00b401ea 	adcseq	r0, r4, sl, ror #3
    70ec:	51010000 	tstpl	r1, r0
    70f0:	d9011300 	stmdble	r1, {r8, r9, ip}
    70f4:	0100002c 	tsteq	r0, ip, lsr #32
    70f8:	4001020b 	andmi	r0, r1, fp, lsl #4
    70fc:	5608005f 	undefined
    7100:	0108005f 	qaddeq	r0, pc, r8
    7104:	0005285d 	andeq	r2, r5, sp, asr r8
    7108:	2daa1600 	stccs	6, cr1, [sl]
    710c:	0a010000 	beq	47114 <__Stack_Size+0x46d14>
    7110:	00032402 	andeq	r2, r3, r2, lsl #8
    7114:	18500100 	ldmdane	r0, {r8}^
    7118:	00002c04 	andeq	r2, r0, r4, lsl #24
    711c:	4c020a01 	stcmi	10, cr0, [r2], {1}
    7120:	fa000000 	blx	7128 <__Stack_Size+0x6d28>
    7124:	0000002a 	andeq	r0, r0, sl, lsr #32
    7128:	2e4f0113 	mcrcs	1, 2, r0, cr15, cr3, {0}
    712c:	20010000 	andcs	r0, r1, r0
    7130:	5f580102 	svcpl	0x00580102
    7134:	5f720800 	svcpl	0x00720800
    7138:	5d010800 	stcpl	8, cr0, [r1]
    713c:	0000055d 	andeq	r0, r0, sp, asr r5
    7140:	002daa16 	eoreq	sl, sp, r6, lsl sl
    7144:	021f0100 	andseq	r0, pc, #0	; 0x0
    7148:	00000324 	andeq	r0, r0, r4, lsr #6
    714c:	fc165001 	ldc2	0, cr5, [r6], {1}
    7150:	0100000d 	tsteq	r0, sp
    7154:	00b4021f 	adcseq	r0, r4, pc, lsl r2
    7158:	51010000 	tstpl	r1, r0
    715c:	4e011300 	cdpmi	3, 0, cr1, cr1, cr0, {0}
    7160:	0100002c 	tsteq	r0, ip, lsr #32
    7164:	7401023c 	strvc	r0, [r1], #-572
    7168:	7c08005f 	stcvc	0, cr0, [r8], {95}
    716c:	0108005f 	qaddeq	r0, pc, r8
    7170:	0005945d 	andeq	r9, r5, sp, asr r4
    7174:	2daa1600 	stccs	6, cr1, [sl]
    7178:	3b010000 	blcc	47180 <__Stack_Size+0x46d80>
    717c:	00032402 	andeq	r2, r3, r2, lsl #8
    7180:	18500100 	ldmdane	r0, {r8}^
    7184:	000013b3 	strheq	r1, [r0], -r3
    7188:	4c023b01 	stcmi	11, cr3, [r2], {1}
    718c:	0d000000 	stceq	0, cr0, [r0]
    7190:	0000002b 	andeq	r0, r0, fp, lsr #32
    7194:	2ec5011b 	mcrcs	1, 6, r0, cr5, cr11, {0}
    7198:	4f010000 	svcmi	0x00010000
    719c:	004c0102 	subeq	r0, ip, r2, lsl #2
    71a0:	5f7c0000 	svcpl	0x007c0000
    71a4:	5f840800 	svcpl	0x00840800
    71a8:	5d010800 	stcpl	8, cr0, [r1]
    71ac:	000005c1 	andeq	r0, r0, r1, asr #11
    71b0:	002daa18 	eoreq	sl, sp, r8, lsl sl
    71b4:	024e0100 	subeq	r0, lr, #0	; 0x0
    71b8:	00000324 	andeq	r0, r0, r4, lsr #6
    71bc:	00002b20 	andeq	r2, r0, r0, lsr #22
    71c0:	8b011300 	blhi	4bdc8 <__Stack_Size+0x4b9c8>
    71c4:	0100002d 	tsteq	r0, sp, lsr #32
    71c8:	84010261 	strhi	r0, [r1], #-609
    71cc:	9008005f 	andls	r0, r8, pc, asr r0
    71d0:	0108005f 	qaddeq	r0, pc, r8
    71d4:	0005e85d 	andeq	lr, r5, sp, asr r8
    71d8:	2daa1600 	stccs	6, cr1, [sl]
    71dc:	60010000 	andvs	r0, r1, r0
    71e0:	00032402 	andeq	r2, r3, r2, lsl #8
    71e4:	00500100 	subseq	r0, r0, r0, lsl #2
    71e8:	2d780113 	ldfcse	f0, [r8, #-76]!
    71ec:	74010000 	strvc	r0, [r1]
    71f0:	5f900102 	svcpl	0x00900102
    71f4:	5fa20800 	svcpl	0x00a20800
    71f8:	5d010800 	stcpl	8, cr0, [r1]
    71fc:	0000061d 	andeq	r0, r0, sp, lsl r6
    7200:	002daa16 	eoreq	sl, sp, r6, lsl sl
    7204:	02730100 	rsbseq	r0, r3, #0	; 0x0
    7208:	00000324 	andeq	r0, r0, r4, lsr #6
    720c:	c9165001 	ldmdbgt	r6, {r0, ip, lr}
    7210:	0100002c 	tsteq	r0, ip, lsr #32
    7214:	005e0273 	subseq	r0, lr, r3, ror r2
    7218:	51010000 	tstpl	r1, r0
    721c:	e6011300 	str	r1, [r1], -r0, lsl #6
    7220:	0100002b 	tsteq	r0, fp, lsr #32
    7224:	a401028a 	strge	r0, [r1], #-650
    7228:	b608005f 	undefined
    722c:	0108005f 	qaddeq	r0, pc, r8
    7230:	0006525d 	andeq	r5, r6, sp, asr r2
    7234:	2daa1600 	stccs	6, cr1, [sl]
    7238:	89010000 	stmdbhi	r1, {}
    723c:	00032402 	andeq	r2, r3, r2, lsl #8
    7240:	16500100 	ldrbne	r0, [r0], -r0, lsl #2
    7244:	00002ed7 	ldrdeq	r2, [r0], -r7
    7248:	5e028901 	cdppl	9, 0, cr8, cr2, cr1, {0}
    724c:	01000000 	tsteq	r0, r0
    7250:	01130051 	tsteq	r3, r1, asr r0
    7254:	00002db1 	strheq	r2, [r0], -r1
    7258:	0102a001 	tsteq	r2, r1
    725c:	08005fb8 	stmdaeq	r0, {r3, r4, r5, r7, r8, r9, sl, fp, ip, lr}
    7260:	08005fd2 	stmdaeq	r0, {r1, r4, r6, r7, r8, r9, sl, fp, ip, lr}
    7264:	06875d01 	streq	r5, [r7], r1, lsl #26
    7268:	aa160000 	bge	587270 <__Stack_Size+0x586e70>
    726c:	0100002d 	tsteq	r0, sp, lsr #32
    7270:	0324029f 	teqeq	r4, #-268435447	; 0xf0000009
    7274:	50010000 	andpl	r0, r1, r0
    7278:	000dfc16 	andeq	pc, sp, r6, lsl ip
    727c:	029f0100 	addseq	r0, pc, #0	; 0x0
    7280:	000000b4 	strheq	r0, [r0], -r4
    7284:	13005101 	movwne	r5, #257	; 0x101
    7288:	002e6e01 	eoreq	r6, lr, r1, lsl #28
    728c:	02bd0100 	adcseq	r0, sp, #0	; 0x0
    7290:	005fd401 	subseq	sp, pc, r1, lsl #8
    7294:	005fee08 	subseq	lr, pc, r8, lsl #28
    7298:	bc5d0108 	ldflte	f0, [sp], {8}
    729c:	16000006 	strne	r0, [r0], -r6
    72a0:	00002daa 	andeq	r2, r0, sl, lsr #27
    72a4:	2402bc01 	strcs	fp, [r2], #-3073
    72a8:	01000003 	tsteq	r0, r3
    72ac:	0dfc1650 	ldcleq	6, cr1, [ip, #320]!
    72b0:	bc010000 	stclt	0, cr0, [r1], {0}
    72b4:	0000b402 	andeq	fp, r0, r2, lsl #8
    72b8:	00510100 	subseq	r0, r1, r0, lsl #2
    72bc:	2c5d0113 	ldfcse	f0, [sp], {19}
    72c0:	da010000 	ble	472c8 <__Stack_Size+0x46ec8>
    72c4:	5ff00102 	svcpl	0x00f00102
    72c8:	600a0800 	andvs	r0, sl, r0, lsl #16
    72cc:	5d010800 	stcpl	8, cr0, [r1]
    72d0:	000006f1 	strdeq	r0, [r0], -r1
    72d4:	002daa16 	eoreq	sl, sp, r6, lsl sl
    72d8:	02d90100 	sbcseq	r0, r9, #0	; 0x0
    72dc:	00000324 	andeq	r0, r0, r4, lsr #6
    72e0:	fc165001 	ldc2	0, cr5, [r6], {1}
    72e4:	0100000d 	tsteq	r0, sp
    72e8:	00b402d9 	ldrsbteq	r0, [r4], r9
    72ec:	51010000 	tstpl	r1, r0
    72f0:	0c011300 	stceq	3, cr1, [r1], {0}
    72f4:	0100002e 	tsteq	r0, lr, lsr #32
    72f8:	0c0102f9 	sfmeq	f0, 4, [r1], {249}
    72fc:	22080060 	andcs	r0, r8, #96	; 0x60
    7300:	01080060 	tsteq	r8, r0, rrx
    7304:	0007285d 	andeq	r2, r7, sp, asr r8
    7308:	2daa1600 	stccs	6, cr1, [sl]
    730c:	f8010000 	undefined instruction 0xf8010000
    7310:	00032402 	andeq	r2, r3, r2, lsl #8
    7314:	18500100 	ldmdane	r0, {r8}^
    7318:	00002c99 	muleq	r0, r9, ip
    731c:	4c02f801 	stcmi	8, cr15, [r2], {1}
    7320:	33000000 	movwcc	r0, #0	; 0x0
    7324:	0000002b 	andeq	r0, r0, fp, lsr #32
    7328:	2e410113 	mcrcs	1, 2, r0, cr1, cr3, {0}
    732c:	0e010000 	cdpeq	0, 0, cr0, cr1, cr0, {0}
    7330:	60240103 	eorvs	r0, r4, r3, lsl #2
    7334:	603e0800 	eorsvs	r0, lr, r0, lsl #16
    7338:	5d010800 	stcpl	8, cr0, [r1]
    733c:	0000075d 	andeq	r0, r0, sp, asr r7
    7340:	002daa16 	eoreq	sl, sp, r6, lsl sl
    7344:	030d0100 	movweq	r0, #53504	; 0xd100
    7348:	00000324 	andeq	r0, r0, r4, lsr #6
    734c:	fc165001 	ldc2	0, cr5, [r6], {1}
    7350:	0100000d 	tsteq	r0, sp
    7354:	00b4030d 	adcseq	r0, r4, sp, lsl #6
    7358:	51010000 	tstpl	r1, r0
    735c:	85011b00 	strhi	r1, [r1, #-2816]
    7360:	0100002e 	tsteq	r0, lr, lsr #32
    7364:	89010336 	stmdbhi	r1, {r1, r2, r4, r5, r8, r9}
    7368:	40000000 	andmi	r0, r0, r0
    736c:	4c080060 	stcmi	0, cr0, [r8], {96}
    7370:	01080060 	tsteq	r8, r0, rrx
    7374:	0007a45d 	andeq	sl, r7, sp, asr r4
    7378:	2daa1800 	stccs	8, cr1, [sl]
    737c:	35010000 	strcc	r0, [r1]
    7380:	00032403 	andeq	r2, r3, r3, lsl #8
    7384:	002b4600 	eoreq	r4, fp, r0, lsl #12
    7388:	2cfa1600 	ldclcs	6, cr1, [sl]
    738c:	35010000 	strcc	r0, [r1]
    7390:	00004c03 	andeq	r4, r0, r3, lsl #24
    7394:	19510100 	ldmdbne	r1, {r8}^
    7398:	00000fe9 	andeq	r0, r0, r9, ror #31
    739c:	89033701 	stmdbhi	r3, {r0, r8, r9, sl, ip, sp}
    73a0:	00000000 	andeq	r0, r0, r0
    73a4:	2dea0113 	stfcse	f0, [sl, #76]!
    73a8:	6a010000 	bvs	473b0 <__Stack_Size+0x46fb0>
    73ac:	604c0103 	subvs	r0, ip, r3, lsl #2
    73b0:	60560800 	subsvs	r0, r6, r0, lsl #16
    73b4:	5d010800 	stcpl	8, cr0, [r1]
    73b8:	000007db 	ldrdeq	r0, [r0], -fp
    73bc:	002daa16 	eoreq	sl, sp, r6, lsl sl
    73c0:	03690100 	cmneq	r9, #0	; 0x0
    73c4:	00000324 	andeq	r0, r0, r4, lsr #6
    73c8:	fa185001 	blx	61b3d4 <__Stack_Size+0x61afd4>
    73cc:	0100002c 	tsteq	r0, ip, lsr #32
    73d0:	004c0369 	subeq	r0, ip, r9, ror #6
    73d4:	2b590000 	blcs	16473dc <__Stack_Size+0x1646fdc>
    73d8:	1b000000 	blne	73e0 <__Stack_Size+0x6fe0>
    73dc:	002dfa01 	eoreq	pc, sp, r1, lsl #20
    73e0:	038b0100 	orreq	r0, fp, #0	; 0x0
    73e4:	00009401 	andeq	r9, r0, r1, lsl #8
    73e8:	00605800 	rsbeq	r5, r0, r0, lsl #16
    73ec:	0060a208 	rsbeq	sl, r0, r8, lsl #4
    73f0:	525d0108 	subspl	r0, sp, #2	; 0x2
    73f4:	18000008 	stmdane	r0, {r3}
    73f8:	00002daa 	andeq	r2, r0, sl, lsr #27
    73fc:	24038a01 	strcs	r8, [r3], #-2561
    7400:	6c000003 	stcvs	0, cr0, [r0], {3}
    7404:	1800002b 	stmdane	r0, {r0, r1, r3, r5}
    7408:	00002e99 	muleq	r0, r9, lr
    740c:	4c038a01 	stcmi	10, cr8, [r3], {1}
    7410:	7f000000 	svcvc	0x00000000
    7414:	1500002b 	strne	r0, [r0, #-43]
    7418:	00002de3 	andeq	r2, r0, r3, ror #27
    741c:	3a038c01 	bcc	ea428 <__Stack_Size+0xea028>
    7420:	01000000 	tsteq	r0, r0
    7424:	110d1a52 	tstne	sp, r2, asr sl
    7428:	8c010000 	stchi	0, cr0, [r1], {0}
    742c:	00003a03 	andeq	r3, r0, r3, lsl #20
    7430:	002ba800 	eoreq	sl, fp, r0, lsl #16
    7434:	2f161a00 	svccs	0x00161a00
    7438:	8c010000 	stchi	0, cr0, [r1], {0}
    743c:	00003a03 	andeq	r3, r0, r3, lsl #20
    7440:	002bc600 	eoreq	ip, fp, r0, lsl #12
    7444:	0fe91900 	svceq	0x00e91900
    7448:	8d010000 	stchi	0, cr0, [r1]
    744c:	00009403 	andeq	r9, r0, r3, lsl #8
    7450:	01130000 	tsteq	r3, r0
    7454:	00002cb1 	strheq	r2, [r0], -r1
    7458:	0103db01 	tsteq	r3, r1, lsl #22
    745c:	080060a4 	stmdaeq	r0, {r2, r5, r7, sp, lr}
    7460:	080060b4 	stmdaeq	r0, {r2, r4, r5, r7, sp, lr}
    7464:	08a15d01 	stmiaeq	r1!, {r0, r8, sl, fp, ip, lr}
    7468:	aa160000 	bge	587470 <__Stack_Size+0x587070>
    746c:	0100002d 	tsteq	r0, sp, lsr #32
    7470:	032403da 	teqeq	r4, #1744830467	; 0x68000003
    7474:	50010000 	andpl	r0, r1, r0
    7478:	002e9918 	eoreq	r9, lr, r8, lsl r9
    747c:	03da0100 	bicseq	r0, sl, #0	; 0x0
    7480:	0000004c 	andeq	r0, r0, ip, asr #32
    7484:	00002bd9 	ldrdeq	r2, [r0], -r9
    7488:	002de319 	eoreq	lr, sp, r9, lsl r3
    748c:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    7490:	0000004c 	andeq	r0, r0, ip, asr #32
    7494:	00110d19 	andseq	r0, r1, r9, lsl sp
    7498:	03dc0100 	bicseq	r0, ip, #0	; 0x0
    749c:	0000004c 	andeq	r0, r0, ip, asr #32
    74a0:	f9011c00 	undefined instruction 0xf9011c00
    74a4:	0100002b 	tsteq	r0, fp, lsr #32
    74a8:	60b4018d 	adcsvs	r0, r4, sp, lsl #3
    74ac:	61500800 	cmpvs	r0, r0, lsl #16
    74b0:	2bec0800 	blcs	ffb094b8 <SCS_BASE+0x1fafb4b8>
    74b4:	092a0000 	stmdbeq	sl!, {}
    74b8:	aa140000 	bge	5074c0 <__Stack_Size+0x5070c0>
    74bc:	0100002d 	tsteq	r0, sp, lsr #32
    74c0:	0003248c 	andeq	r2, r3, ip, lsl #9
    74c4:	002c1700 	eoreq	r1, ip, r0, lsl #14
    74c8:	2dc41400 	cfstrdcs	mvd1, [r4]
    74cc:	8c010000 	stchi	0, cr0, [r1], {0}
    74d0:	000002db 	ldrdeq	r0, [r0], -fp
    74d4:	00002c36 	andeq	r2, r0, r6, lsr ip
    74d8:	000e9c1d 	andeq	r9, lr, sp, lsl ip
    74dc:	3a8e0100 	bcc	fe3878e4 <SCS_BASE+0x1e3798e4>
    74e0:	54000000 	strpl	r0, [r0]
    74e4:	1d00002c 	stcne	0, cr0, [r0, #-176]
    74e8:	00002ca8 	andeq	r2, r0, r8, lsr #25
    74ec:	003a8e01 	eorseq	r8, sl, r1, lsl #28
    74f0:	2c7d0000 	ldclcs	0, cr0, [sp]
    74f4:	cc1e0000 	ldcgt	0, cr0, [lr], {0}
    74f8:	0100002b 	tsteq	r0, fp, lsr #32
    74fc:	00003a8f 	andeq	r3, r0, pc, lsl #21
    7500:	1f510100 	svcne	0x00510100
    7504:	00002e5c 	andeq	r2, r0, ip, asr lr
    7508:	003a9001 	eorseq	r9, sl, r1
    750c:	4b1e0000 	blmi	787514 <__Stack_Size+0x787114>
    7510:	0100002d 	tsteq	r0, sp, lsr #32
    7514:	00003a91 	muleq	r0, r1, sl
    7518:	1e540100 	rdfnes	f0, f4, f0
    751c:	00002d56 	andeq	r2, r0, r6, asr sp
    7520:	02ab9201 	adceq	r9, fp, #268435456	; 0x10000000
    7524:	91020000 	tstls	r2, r0
    7528:	0120005c 	qsubeq	r0, ip, r0
    752c:	00002d05 	andeq	r2, r0, r5, lsl #26
    7530:	50015b01 	andpl	r5, r1, r1, lsl #22
    7534:	e4080061 	str	r0, [r8], #-97
    7538:	90080061 	andls	r0, r8, r1, rrx
    753c:	1400002c 	strne	r0, [r0], #-44
    7540:	00002daa 	andeq	r2, r0, sl, lsr #27
    7544:	03245a01 	teqeq	r4, #4096	; 0x1000
    7548:	2cbb0000 	ldccs	0, cr0, [fp]
    754c:	00000000 	andeq	r0, r0, r0
    7550:	0000008d 	andeq	r0, r0, sp, lsl #1
    7554:	18f80002 	ldmne	r8!, {r1}^
    7558:	01040000 	tsteq	r4, r0
    755c:	00001a33 	andeq	r1, r0, r3, lsr sl
    7560:	080061e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sp, lr}
    7564:	08006252 	stmdaeq	r0, {r1, r4, r6, r9, sp, lr}
    7568:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    756c:	30316632 	eorscc	r6, r1, r2, lsr r6
    7570:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    7574:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    7578:	6f632f63 	svcvs	0x00632f63
    757c:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
    7580:	6d5f336d 	ldclvs	3, cr3, [pc, #-436]
    7584:	6f726361 	svcvs	0x00726361
    7588:	4300732e 	movwmi	r7, #814	; 0x32e
    758c:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    7590:	5c737265 	lfmpl	f7, 2, [r3], #-404
    7594:	6372614d 	cmnvs	r2, #1073741843	; 0x40000013
    7598:	636f445c 	cmnvs	pc, #1543503872	; 0x5c000000
    759c:	6e656d75 	mcrvs	13, 3, r6, cr5, cr5, {3}
    75a0:	475c7374 	undefined
    75a4:	75487469 	strbvc	r7, [r8, #-1129]
    75a8:	6d435c62 	stclvs	12, cr5, [r3, #-392]
    75ac:	61745f33 	cmnvs	r4, r3, lsr pc
    75b0:	5c316b73 	ldcpl	11, cr6, [r1], #-460
    75b4:	65656857 	strbvs	r6, [r5, #-2135]!
    75b8:	5264656c 	rsbpl	r6, r4, #452984832	; 0x1b000000
    75bc:	746f626f 	strbtvc	r6, [pc], #623	; 75c4 <__Stack_Size+0x71c4>
    75c0:	6f6d6552 	svcvs	0x006d6552
    75c4:	6f436574 	svcvs	0x00436574
    75c8:	6f72746e 	svcvs	0x0072746e
    75cc:	0031566c 	eorseq	r5, r1, ip, ror #12
    75d0:	20554e47 	subscs	r4, r5, r7, asr #28
    75d4:	32205341 	eorcc	r5, r0, #67108865	; 0x4000001
    75d8:	2e38312e 	rsfcsep	f3, f0, #0.5
    75dc:	01003035 	tsteq	r0, r5, lsr r0
    75e0:	00010280 	andeq	r0, r1, r0, lsl #5
    75e4:	0c000200 	sfmeq	f0, 4, [r0], {0}
    75e8:	04000019 	streq	r0, [r0], #-25
    75ec:	00000001 	andeq	r0, r0, r1
    75f0:	2f6a0100 	svccs	0x006a0100
    75f4:	00440000 	subeq	r0, r4, r0
    75f8:	62540000 	subsvs	r0, r4, #0	; 0x0
    75fc:	62a80800 	adcvs	r0, r8, #0	; 0x0
    7600:	1ad70800 	bne	ff5c9608 <SCS_BASE+0x1f5bb608>
    7604:	04020000 	streq	r0, [r2]
    7608:	002fae05 	eoreq	sl, pc, r5, lsl #28
    760c:	05020200 	streq	r0, [r2, #-512]
    7610:	0000003a 	andeq	r0, r0, sl, lsr r0
    7614:	00060102 	andeq	r0, r6, r2, lsl #2
    7618:	02000001 	andeq	r0, r0, #1	; 0x1
    761c:	30280704 	eorcc	r0, r8, r4, lsl #14
    7620:	02020000 	andeq	r0, r2, #0	; 0x0
    7624:	00017a07 	andeq	r7, r1, r7, lsl #20
    7628:	08010200 	stmdaeq	r1, {r9}
    762c:	000000fe 	strdeq	r0, [r0], -lr
    7630:	04070403 	streq	r0, [r7], #-1027
    7634:	002f3f01 	eoreq	r3, pc, r1, lsl #30
    7638:	01920100 	orrseq	r0, r2, r0, lsl #2
    763c:	08006254 	stmdaeq	r0, {r2, r4, r6, r9, sp, lr}
    7640:	080062a8 	stmdaeq	r0, {r3, r5, r7, r9, sp, lr}
    7644:	00002cda 	ldrdeq	r2, [r0], -sl
    7648:	00000086 	andeq	r0, r0, r6, lsl #1
    764c:	002f9c05 	eoreq	r9, pc, r5, lsl #24
    7650:	86930100 	ldrhi	r0, [r3], r0, lsl #2
    7654:	06000000 	streq	r0, [r0], -r0
    7658:	00002f4d 	andeq	r2, r0, sp, asr #30
    765c:	00869301 	addeq	r9, r6, r1, lsl #6
    7660:	2cf90000 	ldclcs	0, cr0, [r9]
    7664:	07000000 	streq	r0, [r0, -r0]
    7668:	00003a04 	andeq	r3, r0, r4, lsl #20
    766c:	2f550800 	svccs	0x00550800
    7670:	19010000 	stmdbne	r1, {}
    7674:	0000003a 	andeq	r0, r0, sl, lsr r0
    7678:	38080101 	stmdacc	r8, {r0, r8}
    767c:	0100002f 	tsteq	r0, pc, lsr #32
    7680:	00003a1b 	andeq	r3, r0, fp, lsl sl
    7684:	08010100 	stmdaeq	r1, {r8}
    7688:	00002f63 	andeq	r2, r0, r3, ror #30
    768c:	003a1d01 	eorseq	r1, sl, r1, lsl #26
    7690:	01010000 	tsteq	r1, r0
    7694:	002fa308 	eoreq	sl, pc, r8, lsl #6
    7698:	3a200100 	bcc	807aa0 <__Stack_Size+0x8076a0>
    769c:	01000000 	tsteq	r0, r0
    76a0:	2f5d0801 	svccs	0x005d0801
    76a4:	22010000 	andcs	r0, r1, #0	; 0x0
    76a8:	0000003a 	andeq	r0, r0, sl, lsr r0
    76ac:	30090101 	andcc	r0, r9, r1, lsl #2
    76b0:	0100002f 	tsteq	r0, pc, lsr #32
    76b4:	0a010125 	beq	47b50 <__Stack_Size+0x47750>
    76b8:	000000e8 	andeq	r0, r0, r8, ror #1
    76bc:	000000e6 	andeq	r0, r0, r6, ror #1
    76c0:	00004f0b 	andeq	r4, r0, fp, lsl #30
    76c4:	0c004c00 	stceq	12, cr4, [r0], {0}
    76c8:	e6040701 	str	r0, [r4], -r1, lsl #14
    76cc:	0d000000 	stceq	0, cr0, [r0]
    76d0:	00002f8f 	andeq	r2, r0, pc, lsl #31
    76d4:	01003901 	tsteq	r0, r1, lsl #18
    76d8:	05010000 	streq	r0, [r1]
    76dc:	00300003 	eorseq	r0, r0, r3
    76e0:	00d60e08 	sbcseq	r0, r6, r8, lsl #28
    76e4:	c1000000 	tstgt	r0, r0
    76e8:	02000000 	andeq	r0, r0, #0	; 0x0
    76ec:	0019c100 	andseq	ip, r9, r0, lsl #2
    76f0:	00010400 	andeq	r0, r1, r0, lsl #8
    76f4:	01000000 	tsteq	r0, r0
    76f8:	00002fee 	andeq	r2, r0, lr, ror #31
    76fc:	00002fb7 	strheq	r2, [r0], -r7
	...
    7708:	00001b35 	andeq	r1, r0, r5, lsr fp
    770c:	2d070402 	cfstrscs	mvf0, [r7, #-8]
    7710:	02000030 	andeq	r0, r0, #48	; 0x30
    7714:	01000601 	tsteq	r0, r1, lsl #12
    7718:	01020000 	tsteq	r2, r0
    771c:	0000fe08 	andeq	pc, r0, r8, lsl #28
    7720:	05020200 	streq	r0, [r2, #-512]
    7724:	0000003a 	andeq	r0, r0, sl, lsr r0
    7728:	7a070202 	bvc	1c7f38 <__Stack_Size+0x1c7b38>
    772c:	03000001 	movweq	r0, #1	; 0x1
    7730:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    7734:	08020074 	stmdaeq	r2, {r2, r4, r5, r6}
    7738:	002fa905 	eoreq	sl, pc, r5, lsl #18
    773c:	07080200 	streq	r0, [r8, -r0, lsl #4]
    7740:	00003023 	andeq	r3, r0, r3, lsr #32
    7744:	ae050402 	cdpge	4, 0, cr0, cr5, cr2, {0}
    7748:	0400002f 	streq	r0, [r0], #-47
    774c:	04020704 	streq	r0, [r2], #-1796
    7750:	00302807 	eorseq	r2, r0, r7, lsl #16
    7754:	06010500 	streq	r0, [r1], -r0, lsl #10
    7758:	00006e04 	andeq	r6, r0, r4, lsl #28
    775c:	08010200 	stmdaeq	r1, {r9}
    7760:	00000107 	andeq	r0, r0, r7, lsl #2
    7764:	00304f07 	eorseq	r4, r0, r7, lsl #30
    7768:	06020100 	streq	r0, [r2], -r0, lsl #2
    776c:	0000009c 	muleq	r0, ip, r0
    7770:	00305e08 	eorseq	r5, r0, r8, lsl #28
    7774:	43080000 	movwmi	r0, #32768	; 0x8000
    7778:	01000030 	tsteq	r0, r0, lsr r0
    777c:	00303a08 	eorseq	r3, r0, r8, lsl #20
    7780:	09000200 	stmdbeq	r0, {r9}
    7784:	00306301 	eorseq	r6, r0, r1, lsl #6
    7788:	01400100 	cmpeq	r0, r0, lsl #2
    778c:	00000048 	andeq	r0, r0, r8, asr #32
	...
    7798:	00002d0c 	andeq	r2, r0, ip, lsl #26
    779c:	006e660a 	rsbeq	r6, lr, sl, lsl #12
    77a0:	00703d01 	rsbseq	r3, r0, r1, lsl #26
    77a4:	2d370000 	ldccs	0, cr0, [r7]
    77a8:	00000000 	andeq	r0, r0, r0
    77ac:	00000936 	andeq	r0, r0, r6, lsr r9
    77b0:	1a420002 	bne	10877c0 <__Stack_Size+0x10873c0>
    77b4:	01040000 	tsteq	r4, r0
    77b8:	00000000 	andeq	r0, r0, r0
    77bc:	00307601 	eorseq	r7, r0, r1, lsl #12
    77c0:	002fb700 	eoreq	fp, pc, r0, lsl #14
	...
    77cc:	001ba900 	andseq	sl, fp, r0, lsl #18
    77d0:	07040200 	streq	r0, [r4, -r0, lsl #4]
    77d4:	0000302d 	andeq	r3, r0, sp, lsr #32
    77d8:	00060102 	andeq	r0, r6, r2, lsl #2
    77dc:	02000001 	andeq	r0, r0, #1	; 0x1
    77e0:	00fe0801 	rscseq	r0, lr, r1, lsl #16
    77e4:	02020000 	andeq	r0, r2, #0	; 0x0
    77e8:	00003a05 	andeq	r3, r0, r5, lsl #20
    77ec:	07020200 	streq	r0, [r2, -r0, lsl #4]
    77f0:	0000017a 	andeq	r0, r0, sl, ror r1
    77f4:	69050403 	stmdbvs	r5, {r0, r1, sl}
    77f8:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    77fc:	2fa90508 	svccs	0x00a90508
    7800:	08020000 	stmdaeq	r2, {}
    7804:	00302307 	eorseq	r2, r0, r7, lsl #6
    7808:	32850400 	addcc	r0, r5, #0	; 0x0
    780c:	07020000 	streq	r0, [r2, -r0]
    7810:	00000048 	andeq	r0, r0, r8, asr #32
    7814:	ae050402 	cdpge	4, 0, cr0, cr5, cr2, {0}
    7818:	0400002f 	streq	r0, [r0], #-47
    781c:	00003334 	andeq	r3, r0, r4, lsr r3
    7820:	00682c03 	rsbeq	r2, r8, r3, lsl #24
    7824:	2d050000 	stccs	0, cr0, [r5]
    7828:	04000032 	streq	r0, [r0], #-50
    782c:	00250163 	eoreq	r0, r5, r3, ror #2
    7830:	04060000 	streq	r0, [r6]
    7834:	00a54703 	adceq	r4, r5, r3, lsl #14
    7838:	27070000 	strcs	r0, [r7, -r0]
    783c:	03000032 	movweq	r0, #50	; 0x32
    7840:	00007a48 	andeq	r7, r0, r8, asr #20
    7844:	31d90700 	bicscc	r0, r9, r0, lsl #14
    7848:	49030000 	stmdbmi	r3, {}
    784c:	000000a5 	andeq	r0, r0, r5, lsr #1
    7850:	00330800 	eorseq	r0, r3, r0, lsl #16
    7854:	00b50000 	adcseq	r0, r5, r0
    7858:	b5090000 	strlt	r0, [r9]
    785c:	03000000 	movweq	r0, #0	; 0x0
    7860:	07040a00 	streq	r0, [r4, -r0, lsl #20]
    7864:	4403080b 	strmi	r0, [r3], #-2059
    7868:	000000dd 	ldrdeq	r0, [r0], -sp
    786c:	00331e0c 	eorseq	r1, r3, ip, lsl #28
    7870:	48450300 	stmdami	r5, {r8, r9}^
    7874:	02000000 	andeq	r0, r0, #0	; 0x0
    7878:	260c0023 	strcs	r0, [ip], -r3, lsr #32
    787c:	03000033 	movweq	r0, #51	; 0x33
    7880:	0000864a 	andeq	r8, r0, sl, asr #12
    7884:	04230200 	strteq	r0, [r3], #-512
    7888:	32ba0400 	adcscc	r0, sl, #0	; 0x0
    788c:	4b030000 	blmi	c7894 <__Stack_Size+0xc7494>
    7890:	000000b8 	strheq	r0, [r0], -r8
    7894:	0031ab04 	eorseq	sl, r1, r4, lsl #22
    7898:	5d4f0300 	stclpl	3, cr0, [pc]
    789c:	0d000000 	stceq	0, cr0, [r0]
    78a0:	33670404 	cmncc	r7, #67108864	; 0x4000000
    78a4:	15050000 	strne	r0, [r5]
    78a8:	00000100 	andeq	r0, r0, r0, lsl #2
    78ac:	28070402 	stmdacs	r7, {r1, sl}
    78b0:	0e000030 	mcreq	0, 0, r0, cr0, cr0, {1}
    78b4:	000031bc 	strheq	r3, [r0], -ip
    78b8:	662d0518 	undefined
    78bc:	0c000001 	stceq	0, cr0, [r0], {1}
    78c0:	000032d2 	ldrdeq	r3, [r0], -r2
    78c4:	01662e05 	cmneq	r6, r5, lsl #28
    78c8:	23020000 	movwcs	r0, #8192	; 0x2000
    78cc:	6b5f0f00 	blvs	17cb4d4 <__Stack_Size+0x17cb0d4>
    78d0:	482f0500 	stmdami	pc!, {r8, sl}
    78d4:	02000000 	andeq	r0, r0, #0	; 0x0
    78d8:	090c0423 	stmdbeq	ip, {r0, r1, r5, sl}
    78dc:	05000033 	streq	r0, [r0, #-51]
    78e0:	0000482f 	andeq	r4, r0, pc, lsr #16
    78e4:	08230200 	stmdaeq	r3!, {r9}
    78e8:	0031a50c 	eorseq	sl, r1, ip, lsl #10
    78ec:	482f0500 	stmdami	pc!, {r8, sl}
    78f0:	02000000 	andeq	r0, r0, #0	; 0x0
    78f4:	b30c0c23 	movwlt	r0, #52259	; 0xcc23
    78f8:	05000033 	streq	r0, [r0, #-51]
    78fc:	0000482f 	andeq	r4, r0, pc, lsr #16
    7900:	10230200 	eorne	r0, r3, r0, lsl #4
    7904:	00785f0f 	rsbseq	r5, r8, pc, lsl #30
    7908:	016c3005 	cmneq	ip, r5
    790c:	23020000 	movwcs	r0, #8192	; 0x2000
    7910:	04100014 	ldreq	r0, [r0], #-20
    7914:	00000107 	andeq	r0, r0, r7, lsl #2
    7918:	0000f508 	andeq	pc, r0, r8, lsl #10
    791c:	00017c00 	andeq	r7, r1, r0, lsl #24
    7920:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7924:	00000000 	andeq	r0, r0, r0
    7928:	0031d40e 	eorseq	sp, r1, lr, lsl #8
    792c:	35052400 	strcc	r2, [r5, #-1024]
    7930:	00000207 	andeq	r0, r0, r7, lsl #4
    7934:	0031080c 	eorseq	r0, r1, ip, lsl #16
    7938:	48360500 	ldmdami	r6!, {r8, sl}
    793c:	02000000 	andeq	r0, r0, #0	; 0x0
    7940:	430c0023 	movwmi	r0, #49187	; 0xc023
    7944:	05000033 	streq	r0, [r0, #-51]
    7948:	00004837 	andeq	r4, r0, r7, lsr r8
    794c:	04230200 	strteq	r0, [r3], #-512
    7950:	00311d0c 	eorseq	r1, r1, ip, lsl #26
    7954:	48380500 	ldmdami	r8!, {r8, sl}
    7958:	02000000 	andeq	r0, r0, #0	; 0x0
    795c:	2c0c0823 	stccs	8, cr0, [ip], {35}
    7960:	05000034 	streq	r0, [r0, #-52]
    7964:	00004839 	andeq	r4, r0, r9, lsr r8
    7968:	0c230200 	sfmeq	f0, 4, [r3]
    796c:	0032580c 	eorseq	r5, r2, ip, lsl #16
    7970:	483a0500 	ldmdami	sl!, {r8, sl}
    7974:	02000000 	andeq	r0, r0, #0	; 0x0
    7978:	470c1023 	strmi	r1, [ip, -r3, lsr #32]
    797c:	05000032 	streq	r0, [r0, #-50]
    7980:	0000483b 	andeq	r4, r0, fp, lsr r8
    7984:	14230200 	strtne	r0, [r3], #-512
    7988:	0033b80c 	eorseq	fp, r3, ip, lsl #16
    798c:	483c0500 	ldmdami	ip!, {r8, sl}
    7990:	02000000 	andeq	r0, r0, #0	; 0x0
    7994:	9c0c1823 	stcls	8, cr1, [ip], {35}
    7998:	05000032 	streq	r0, [r0, #-50]
    799c:	0000483d 	andeq	r4, r0, sp, lsr r8
    79a0:	1c230200 	sfmne	f0, 4, [r3]
    79a4:	0033f30c 	eorseq	pc, r3, ip, lsl #6
    79a8:	483e0500 	ldmdami	lr!, {r8, sl}
    79ac:	02000000 	andeq	r0, r0, #0	; 0x0
    79b0:	11002023 	tstne	r0, r3, lsr #32
    79b4:	0000312c 	andeq	r3, r0, ip, lsr #2
    79b8:	47050108 	strmi	r0, [r5, -r8, lsl #2]
    79bc:	00000250 	andeq	r0, r0, r0, asr r2
    79c0:	0031980c 	eorseq	r9, r1, ip, lsl #16
    79c4:	50480500 	subpl	r0, r8, r0, lsl #10
    79c8:	02000002 	andeq	r0, r0, #2	; 0x2
    79cc:	6a0c0023 	bvs	307a60 <__Stack_Size+0x307660>
    79d0:	05000030 	streq	r0, [r0, #-48]
    79d4:	00025049 	andeq	r5, r2, r9, asr #32
    79d8:	80230300 	eorhi	r0, r3, r0, lsl #6
    79dc:	33590c01 	cmpcc	r9, #256	; 0x100
    79e0:	4b050000 	blmi	1479e8 <__Stack_Size+0x1475e8>
    79e4:	000000f5 	strdeq	r0, [r0], -r5
    79e8:	02802303 	addeq	r2, r0, #201326592	; 0xc000000
    79ec:	0031510c 	eorseq	r5, r1, ip, lsl #2
    79f0:	f54e0500 	undefined instruction 0xf54e0500
    79f4:	03000000 	movweq	r0, #0	; 0x0
    79f8:	00028423 	andeq	r8, r2, r3, lsr #8
    79fc:	0000f308 	andeq	pc, r0, r8, lsl #6
    7a00:	00026000 	andeq	r6, r2, r0
    7a04:	00b50900 	adcseq	r0, r5, r0, lsl #18
    7a08:	001f0000 	andseq	r0, pc, r0
    7a0c:	00306211 	eorseq	r6, r0, r1, lsl r2
    7a10:	05019000 	streq	r9, [r1]
    7a14:	0002a759 	andeq	sl, r2, r9, asr r7
    7a18:	32d20c00 	sbcscc	r0, r2, #0	; 0x0
    7a1c:	5a050000 	bpl	147a24 <__Stack_Size+0x147624>
    7a20:	000002a7 	andeq	r0, r0, r7, lsr #5
    7a24:	0c002302 	stceq	3, cr2, [r0], {2}
    7a28:	000032ea 	andeq	r3, r0, sl, ror #5
    7a2c:	00485b05 	subeq	r5, r8, r5, lsl #22
    7a30:	23020000 	movwcs	r0, #8192	; 0x2000
    7a34:	31a00c04 	lslcc	r0, r4, #24
    7a38:	5d050000 	stcpl	0, cr0, [r5]
    7a3c:	000002ad 	andeq	r0, r0, sp, lsr #5
    7a40:	0c082302 	stceq	3, cr2, [r8], {2}
    7a44:	0000312c 	andeq	r3, r0, ip, lsr #2
    7a48:	02075e05 	andeq	r5, r7, #80	; 0x50
    7a4c:	23030000 	movwcs	r0, #12288	; 0x3000
    7a50:	10000188 	andne	r0, r0, r8, lsl #3
    7a54:	00026004 	andeq	r6, r2, r4
    7a58:	02bf0800 	adcseq	r0, pc, #0	; 0x0
    7a5c:	02bd0000 	adcseq	r0, sp, #0	; 0x0
    7a60:	b5090000 	strlt	r0, [r9]
    7a64:	1f000000 	svcne	0x00000000
    7a68:	10011200 	andne	r1, r1, r0, lsl #4
    7a6c:	0002bd04 	andeq	fp, r2, r4, lsl #26
    7a70:	32a60e00 	adccc	r0, r6, #0	; 0x0
    7a74:	05080000 	streq	r0, [r8]
    7a78:	0002ee69 	andeq	lr, r2, r9, ror #28
    7a7c:	31170c00 	tstcc	r7, r0, lsl #24
    7a80:	6a050000 	bvs	147a88 <__Stack_Size+0x147688>
    7a84:	000002ee 	andeq	r0, r0, lr, ror #5
    7a88:	0c002302 	stceq	3, cr2, [r0], {2}
    7a8c:	000030a9 	andeq	r3, r0, r9, lsr #1
    7a90:	00486b05 	subeq	r6, r8, r5, lsl #22
    7a94:	23020000 	movwcs	r0, #8192	; 0x2000
    7a98:	04100004 	ldreq	r0, [r0], #-4
    7a9c:	00000033 	andeq	r0, r0, r3, lsr r0
    7aa0:	0032c50e 	eorseq	ip, r2, lr, lsl #10
    7aa4:	a9055c00 	stmdbge	r5, {sl, fp, ip, lr}
    7aa8:	00000432 	andeq	r0, r0, r2, lsr r4
    7aac:	00705f0f 	rsbseq	r5, r0, pc, lsl #30
    7ab0:	02eeaa05 	rsceq	sl, lr, #20480	; 0x5000
    7ab4:	23020000 	movwcs	r0, #8192	; 0x2000
    7ab8:	725f0f00 	subsvc	r0, pc, #0	; 0x0
    7abc:	48ab0500 	stmiami	fp!, {r8, sl}
    7ac0:	02000000 	andeq	r0, r0, #0	; 0x0
    7ac4:	5f0f0423 	svcpl	0x000f0423
    7ac8:	ac050077 	stcge	0, cr0, [r5], {119}
    7acc:	00000048 	andeq	r0, r0, r8, asr #32
    7ad0:	0c082302 	stceq	3, cr2, [r8], {2}
    7ad4:	0000314a 	andeq	r3, r0, sl, asr #2
    7ad8:	003aad05 	eorseq	sl, sl, r5, lsl #26
    7adc:	23020000 	movwcs	r0, #8192	; 0x2000
    7ae0:	31f00c0c 	mvnscc	r0, ip, lsl #24
    7ae4:	ae050000 	cdpge	0, 0, cr0, cr5, cr0, {0}
    7ae8:	0000003a 	andeq	r0, r0, sl, lsr r0
    7aec:	0f0e2302 	svceq	0x000e2302
    7af0:	0066625f 	rsbeq	r6, r6, pc, asr r2
    7af4:	02c5af05 	sbceq	sl, r5, #20	; 0x14
    7af8:	23020000 	movwcs	r0, #8192	; 0x2000
    7afc:	30e20c10 	rsccc	r0, r2, r0, lsl ip
    7b00:	b0050000 	andlt	r0, r5, r0
    7b04:	00000048 	andeq	r0, r0, r8, asr #32
    7b08:	0c182302 	ldceq	3, cr2, [r8], {2}
    7b0c:	0000313a 	andeq	r3, r0, sl, lsr r1
    7b10:	00f3b705 	rscseq	fp, r3, r5, lsl #14
    7b14:	23020000 	movwcs	r0, #8192	; 0x2000
    7b18:	31c40c1c 	biccc	r0, r4, ip, lsl ip
    7b1c:	b9050000 	stmdblt	r5, {}
    7b20:	000005c1 	andeq	r0, r0, r1, asr #11
    7b24:	0c202302 	stceq	3, cr2, [r0], #-8
    7b28:	00003240 	andeq	r3, r0, r0, asr #4
    7b2c:	05f1bb05 	ldrbeq	fp, [r1, #2821]!
    7b30:	23020000 	movwcs	r0, #8192	; 0x2000
    7b34:	332e0c24 	teqcc	lr, #9216	; 0x2400
    7b38:	bd050000 	stclt	0, cr0, [r5]
    7b3c:	00000616 	andeq	r0, r0, r6, lsl r6
    7b40:	0c282302 	stceq	3, cr2, [r8], #-8
    7b44:	0000340d 	andeq	r3, r0, sp, lsl #8
    7b48:	0631be05 	ldrteq	fp, [r1], -r5, lsl #28
    7b4c:	23020000 	movwcs	r0, #8192	; 0x2000
    7b50:	755f0f2c 	ldrbvc	r0, [pc, #-3884]	; 6c2c <__Stack_Size+0x682c>
    7b54:	c1050062 	tstgt	r5, r2, rrx
    7b58:	000002c5 	andeq	r0, r0, r5, asr #5
    7b5c:	0f302302 	svceq	0x00302302
    7b60:	0070755f 	rsbseq	r7, r0, pc, asr r5
    7b64:	02eec205 	rsceq	ip, lr, #1342177280	; 0x50000000
    7b68:	23020000 	movwcs	r0, #8192	; 0x2000
    7b6c:	755f0f38 	ldrbvc	r0, [pc, #-3896]	; 6c3c <__Stack_Size+0x683c>
    7b70:	c3050072 	movwgt	r0, #20594	; 0x5072
    7b74:	00000048 	andeq	r0, r0, r8, asr #32
    7b78:	0c3c2302 	ldceq	3, cr2, [ip], #-8
    7b7c:	00003111 	andeq	r3, r0, r1, lsl r1
    7b80:	0637c605 	ldrteq	ip, [r7], -r5, lsl #12
    7b84:	23020000 	movwcs	r0, #8192	; 0x2000
    7b88:	33e50c40 	mvncc	r0, #16384	; 0x4000
    7b8c:	c7050000 	strgt	r0, [r5, -r0]
    7b90:	00000647 	andeq	r0, r0, r7, asr #12
    7b94:	0f432302 	svceq	0x00432302
    7b98:	00626c5f 	rsbeq	r6, r2, pc, asr ip
    7b9c:	02c5ca05 	sbceq	ip, r5, #20480	; 0x5000
    7ba0:	23020000 	movwcs	r0, #8192	; 0x2000
    7ba4:	31600c44 	cmncc	r0, r4, asr #24
    7ba8:	cd050000 	stcgt	0, cr0, [r5]
    7bac:	00000048 	andeq	r0, r0, r8, asr #32
    7bb0:	0c4c2302 	mcrreq	3, 0, r2, ip, cr2
    7bb4:	00003171 	andeq	r3, r0, r1, ror r1
    7bb8:	0048ce05 	subeq	ip, r8, r5, lsl #28
    7bbc:	23020000 	movwcs	r0, #8192	; 0x2000
    7bc0:	343c0c50 	ldrtcc	r0, [ip], #-3152
    7bc4:	d1050000 	tstle	r5, r0
    7bc8:	00000451 	andeq	r0, r0, r1, asr r4
    7bcc:	0c542302 	mrrceq	3, 0, r2, r4, cr2
    7bd0:	00003234 	andeq	r3, r0, r4, lsr r2
    7bd4:	00e8d505 	rsceq	sp, r8, r5, lsl #10
    7bd8:	23020000 	movwcs	r0, #8192	; 0x2000
    7bdc:	01130058 	tsteq	r3, r8, asr r0
    7be0:	00000048 	andeq	r0, r0, r8, asr #32
    7be4:	00000451 	andeq	r0, r0, r1, asr r4
    7be8:	00045114 	andeq	r5, r4, r4, lsl r1
    7bec:	00f31400 	rscseq	r1, r3, r0, lsl #8
    7bf0:	b4140000 	ldrlt	r0, [r4]
    7bf4:	14000005 	strne	r0, [r0], #-5
    7bf8:	00000048 	andeq	r0, r0, r8, asr #32
    7bfc:	57041000 	strpl	r1, [r4, -r0]
    7c00:	11000004 	tstne	r0, r4
    7c04:	00003311 	andeq	r3, r0, r1, lsl r3
    7c08:	25050400 	strcs	r0, [r5, #-1024]
    7c0c:	000005b4 	strheq	r0, [r0], -r4
    7c10:	00333c15 	eorseq	r3, r3, r5, lsl ip
    7c14:	02410500 	subeq	r0, r1, #0	; 0x0
    7c18:	00000048 	andeq	r0, r0, r8, asr #32
    7c1c:	15002302 	strne	r2, [r0, #-770]
    7c20:	00003159 	andeq	r3, r0, r9, asr r1
    7c24:	a4024605 	strge	r4, [r2], #-1541
    7c28:	02000006 	andeq	r0, r0, #6	; 0x6
    7c2c:	e0150423 	ands	r0, r5, r3, lsr #8
    7c30:	05000031 	streq	r0, [r0, #-49]
    7c34:	06a40246 	strteq	r0, [r4], r6, asr #4
    7c38:	23020000 	movwcs	r0, #8192	; 0x2000
    7c3c:	31b41508 	undefined instruction 0x31b41508
    7c40:	46050000 	strmi	r0, [r5], -r0
    7c44:	0006a402 	andeq	sl, r6, r2, lsl #8
    7c48:	0c230200 	sfmeq	f0, 4, [r3]
    7c4c:	0032e515 	eorseq	lr, r2, r5, lsl r5
    7c50:	02480500 	subeq	r0, r8, #0	; 0x0
    7c54:	00000048 	andeq	r0, r0, r8, asr #32
    7c58:	15102302 	ldrne	r2, [r0, #-770]
    7c5c:	000030b7 	strheq	r3, [r0], -r7
    7c60:	af024905 	svcge	0x00024905
    7c64:	02000008 	andeq	r0, r0, #8	; 0x8
    7c68:	8f151423 	svchi	0x00151423
    7c6c:	05000033 	streq	r0, [r0, #-51]
    7c70:	0048024b 	subeq	r0, r8, fp, asr #4
    7c74:	23020000 	movwcs	r0, #8192	; 0x2000
    7c78:	32ef1530 	rsccc	r1, pc, #201326592	; 0xc000000
    7c7c:	4c050000 	stcmi	0, cr0, [r5], {0}
    7c80:	0005e602 	andeq	lr, r5, r2, lsl #12
    7c84:	34230200 	strtcc	r0, [r3], #-512
    7c88:	00326115 	eorseq	r6, r2, r5, lsl r1
    7c8c:	024e0500 	subeq	r0, lr, #0	; 0x0
    7c90:	00000048 	andeq	r0, r0, r8, asr #32
    7c94:	15382302 	ldrne	r2, [r8, #-770]!
    7c98:	000032ff 	strdeq	r3, [r0], -pc
    7c9c:	cb025005 	blgt	9bcb8 <__Stack_Size+0x9b8b8>
    7ca0:	02000008 	andeq	r0, r0, #8	; 0x8
    7ca4:	1f153c23 	svcne	0x00153c23
    7ca8:	05000032 	streq	r0, [r0, #-50]
    7cac:	01660253 	cmneq	r6, r3, asr r2
    7cb0:	23020000 	movwcs	r0, #8192	; 0x2000
    7cb4:	31ca1540 	biccc	r1, sl, r0, asr #10
    7cb8:	54050000 	strpl	r0, [r5]
    7cbc:	00004802 	andeq	r4, r0, r2, lsl #16
    7cc0:	44230200 	strtmi	r0, [r3], #-512
    7cc4:	00342715 	eorseq	r2, r4, r5, lsl r7
    7cc8:	02550500 	subseq	r0, r5, #0	; 0x0
    7ccc:	00000166 	andeq	r0, r0, r6, ror #2
    7cd0:	15482302 	strbne	r2, [r8, #-770]
    7cd4:	0000327b 	andeq	r3, r0, fp, ror r2
    7cd8:	d1025605 	tstle	r2, r5, lsl #12
    7cdc:	02000008 	andeq	r0, r0, #8	; 0x8
    7ce0:	e8154c23 	ldmda	r5, {r0, r1, r5, sl, fp, lr}
    7ce4:	05000031 	streq	r0, [r0, #-49]
    7ce8:	00480259 	subeq	r0, r8, r9, asr r2
    7cec:	23020000 	movwcs	r0, #8192	; 0x2000
    7cf0:	31691550 	cmncc	r9, r0, asr r5
    7cf4:	5a050000 	bpl	147cfc <__Stack_Size+0x1478fc>
    7cf8:	0005b402 	andeq	fp, r5, r2, lsl #8
    7cfc:	54230200 	strtpl	r0, [r3], #-512
    7d00:	00329715 	eorseq	r9, r2, r5, lsl r7
    7d04:	027c0500 	rsbseq	r0, ip, #0	; 0x0
    7d08:	0000088d 	andeq	r0, r0, sp, lsl #17
    7d0c:	15582302 	ldrbne	r2, [r8, #-770]
    7d10:	00003062 	andeq	r3, r0, r2, rrx
    7d14:	a7027f05 	strge	r7, [r2, -r5, lsl #30]
    7d18:	03000002 	movweq	r0, #2	; 0x2
    7d1c:	1502c823 	strne	ip, [r2, #-2083]
    7d20:	000031fd 	strdeq	r3, [r0], -sp
    7d24:	60028005 	andvs	r8, r2, r5
    7d28:	03000002 	movweq	r0, #2	; 0x2
    7d2c:	1502cc23 	strne	ip, [r2, #-3107]
    7d30:	000033db 	ldrdeq	r3, [r0], -fp
    7d34:	e3028305 	movw	r8, #8965	; 0x2305
    7d38:	03000008 	movweq	r0, #8	; 0x8
    7d3c:	1505dc23 	strne	sp, [r5, #-3107]
    7d40:	00003142 	andeq	r3, r0, r2, asr #2
    7d44:	63028805 	movwvs	r8, #10245	; 0x2805
    7d48:	03000006 	movweq	r0, #6	; 0x6
    7d4c:	1505e023 	strne	lr, [r5, #-35]
    7d50:	00003127 	andeq	r3, r0, r7, lsr #2
    7d54:	ef028905 	svc	0x00028905
    7d58:	03000008 	movweq	r0, #8	; 0x8
    7d5c:	0005ec23 	andeq	lr, r5, r3, lsr #24
    7d60:	05ba0410 	ldreq	r0, [sl, #1040]!
    7d64:	01020000 	tsteq	r2, r0
    7d68:	00010708 	andeq	r0, r1, r8, lsl #14
    7d6c:	32041000 	andcc	r1, r4, #0	; 0x0
    7d70:	13000004 	movwne	r0, #4	; 0x4
    7d74:	00004801 	andeq	r4, r0, r1, lsl #16
    7d78:	0005e600 	andeq	lr, r5, r0, lsl #12
    7d7c:	04511400 	ldrbeq	r1, [r1], #-1024
    7d80:	f3140000 	vhadd.u16	d0, d4, d0
    7d84:	14000000 	strne	r0, [r0]
    7d88:	000005e6 	andeq	r0, r0, r6, ror #11
    7d8c:	00004814 	andeq	r4, r0, r4, lsl r8
    7d90:	04100000 	ldreq	r0, [r0]
    7d94:	000005ec 	andeq	r0, r0, ip, ror #11
    7d98:	0005ba16 	andeq	fp, r5, r6, lsl sl
    7d9c:	c7041000 	strgt	r1, [r4, -r0]
    7da0:	13000005 	movwne	r0, #5	; 0x5
    7da4:	00006f01 	andeq	r6, r0, r1, lsl #30
    7da8:	00061600 	andeq	r1, r6, r0, lsl #12
    7dac:	04511400 	ldrbeq	r1, [r1], #-1024
    7db0:	f3140000 	vhadd.u16	d0, d4, d0
    7db4:	14000000 	strne	r0, [r0]
    7db8:	0000006f 	andeq	r0, r0, pc, rrx
    7dbc:	00004814 	andeq	r4, r0, r4, lsl r8
    7dc0:	04100000 	ldreq	r0, [r0]
    7dc4:	000005f7 	strdeq	r0, [r0], -r7
    7dc8:	00480113 	subeq	r0, r8, r3, lsl r1
    7dcc:	06310000 	ldrteq	r0, [r1], -r0
    7dd0:	51140000 	tstpl	r4, r0
    7dd4:	14000004 	strne	r0, [r0], #-4
    7dd8:	000000f3 	strdeq	r0, [r0], -r3
    7ddc:	1c041000 	stcne	0, cr1, [r4], {0}
    7de0:	08000006 	stmdaeq	r0, {r1, r2}
    7de4:	00000033 	andeq	r0, r0, r3, lsr r0
    7de8:	00000647 	andeq	r0, r0, r7, asr #12
    7dec:	0000b509 	andeq	fp, r0, r9, lsl #10
    7df0:	08000200 	stmdaeq	r0, {r9}
    7df4:	00000033 	andeq	r0, r0, r3, lsr r0
    7df8:	00000657 	andeq	r0, r0, r7, asr r6
    7dfc:	0000b509 	andeq	fp, r0, r9, lsl #10
    7e00:	05000000 	streq	r0, [r0]
    7e04:	000032b3 	strheq	r3, [r0], -r3
    7e08:	f4010e05 	undefined instruction 0xf4010e05
    7e0c:	17000002 	strne	r0, [r0, -r2]
    7e10:	000033c2 	andeq	r3, r0, r2, asr #7
    7e14:	0113050c 	tsteq	r3, ip, lsl #10
    7e18:	0000069e 	muleq	r0, lr, r6
    7e1c:	0032d215 	eorseq	sp, r2, r5, lsl r2
    7e20:	01140500 	tsteq	r4, r0, lsl #10
    7e24:	0000069e 	muleq	r0, lr, r6
    7e28:	15002302 	strne	r2, [r0, #-770]
    7e2c:	000031f6 	strdeq	r3, [r0], -r6
    7e30:	48011505 	stmdami	r1, {r0, r2, r8, sl, ip}
    7e34:	02000000 	andeq	r0, r0, #0	; 0x0
    7e38:	ad150423 	cfldrsge	mvf0, [r5, #-140]
    7e3c:	05000032 	streq	r0, [r0, #-50]
    7e40:	06a40116 	ssateq	r0, #5, r6, lsl #2
    7e44:	23020000 	movwcs	r0, #8192	; 0x2000
    7e48:	04100008 	ldreq	r0, [r0], #-8
    7e4c:	00000663 	andeq	r0, r0, r3, ror #12
    7e50:	06570410 	undefined
    7e54:	af170000 	svcge	0x00170000
    7e58:	0e000030 	mcreq	0, 0, r0, cr0, cr0, {1}
    7e5c:	e5012e05 	str	r2, [r1, #-3589]
    7e60:	15000006 	strne	r0, [r0, #-6]
    7e64:	00003318 	andeq	r3, r0, r8, lsl r3
    7e68:	e5012f05 	str	r2, [r1, #-3845]
    7e6c:	02000006 	andeq	r0, r0, #6	; 0x6
    7e70:	3a150023 	bcc	547f04 <__Stack_Size+0x547b04>
    7e74:	05000032 	streq	r0, [r0, #-50]
    7e78:	06e50130 	undefined
    7e7c:	23020000 	movwcs	r0, #8192	; 0x2000
    7e80:	33621506 	cmncc	r2, #25165824	; 0x1800000
    7e84:	31050000 	tstcc	r5, r0
    7e88:	00004101 	andeq	r4, r0, r1, lsl #2
    7e8c:	0c230200 	sfmeq	f0, 4, [r3]
    7e90:	00410800 	subeq	r0, r1, r0, lsl #16
    7e94:	06f50000 	ldrbteq	r0, [r5], r0
    7e98:	b5090000 	strlt	r0, [r9]
    7e9c:	02000000 	andeq	r0, r0, #0	; 0x0
    7ea0:	05d01800 	ldrbeq	r1, [r0, #2048]
    7ea4:	0815025f 	ldmdaeq	r5, {r0, r1, r2, r3, r4, r6, r9}
    7ea8:	a6150000 	ldrge	r0, [r5], -r0
    7eac:	05000033 	streq	r0, [r0, #-51]
    7eb0:	00250260 	eoreq	r0, r5, r0, ror #4
    7eb4:	23020000 	movwcs	r0, #8192	; 0x2000
    7eb8:	334c1500 	movtcc	r1, #50432	; 0xc500
    7ebc:	61050000 	tstvs	r5, r0
    7ec0:	0005b402 	andeq	fp, r5, r2, lsl #8
    7ec4:	04230200 	strteq	r0, [r3], #-512
    7ec8:	00321215 	eorseq	r1, r2, r5, lsl r2
    7ecc:	02620500 	rsbeq	r0, r2, #0	; 0x0
    7ed0:	00000815 	andeq	r0, r0, r5, lsl r8
    7ed4:	15082302 	strne	r2, [r8, #-770]
    7ed8:	000033fe 	strdeq	r3, [r0], -lr
    7edc:	7c026305 	stcvc	3, cr6, [r2], {5}
    7ee0:	02000001 	andeq	r0, r0, #1	; 0x1
    7ee4:	6c152423 	cfldrsvs	mvf2, [r5], {35}
    7ee8:	05000032 	streq	r0, [r0, #-50]
    7eec:	00480264 	subeq	r0, r8, r4, ror #4
    7ef0:	23020000 	movwcs	r0, #8192	; 0x2000
    7ef4:	32cd1548 	sbccc	r1, sp, #301989888	; 0x12000000
    7ef8:	65050000 	strvs	r0, [r5]
    7efc:	00005602 	andeq	r5, r0, r2, lsl #12
    7f00:	50230200 	eorpl	r0, r3, r0, lsl #4
    7f04:	00341415 	eorseq	r1, r4, r5, lsl r4
    7f08:	02660500 	rsbeq	r0, r6, #0	; 0x0
    7f0c:	000006aa 	andeq	r0, r0, sl, lsr #13
    7f10:	15582302 	ldrbne	r2, [r8, #-770]
    7f14:	000032d8 	ldrdeq	r3, [r0], -r8
    7f18:	dd026705 	stcle	7, cr6, [r2, #-20]
    7f1c:	02000000 	andeq	r0, r0, #0	; 0x0
    7f20:	19156823 	ldmdbne	r5, {r0, r1, r5, fp, sp, lr}
    7f24:	05000034 	streq	r0, [r0, #-52]
    7f28:	00dd0268 	sbcseq	r0, sp, r8, ror #4
    7f2c:	23020000 	movwcs	r0, #8192	; 0x2000
    7f30:	30fa1570 	rscscc	r1, sl, r0, ror r5
    7f34:	69050000 	stmdbvs	r5, {}
    7f38:	0000dd02 	andeq	sp, r0, r2, lsl #26
    7f3c:	78230200 	stmdavc	r3!, {r9}
    7f40:	0033d115 	eorseq	sp, r3, r5, lsl r1
    7f44:	026a0500 	rsbeq	r0, sl, #0	; 0x0
    7f48:	00000825 	andeq	r0, r0, r5, lsr #16
    7f4c:	01802303 	orreq	r2, r0, r3, lsl #6
    7f50:	00320615 	eorseq	r0, r2, r5, lsl r6
    7f54:	026b0500 	rsbeq	r0, fp, #0	; 0x0
    7f58:	00000835 	andeq	r0, r0, r5, lsr r8
    7f5c:	01882303 	orreq	r2, r8, r3, lsl #6
    7f60:	00336f15 	eorseq	r6, r3, r5, lsl pc
    7f64:	026c0500 	rsbeq	r0, ip, #0	; 0x0
    7f68:	00000048 	andeq	r0, r0, r8, asr #32
    7f6c:	01a02303 	lsleq	r2, r3, #6
    7f70:	00318a15 	eorseq	r8, r1, r5, lsl sl
    7f74:	026d0500 	rsbeq	r0, sp, #0	; 0x0
    7f78:	000000dd 	ldrdeq	r0, [r0], -sp
    7f7c:	01a42303 	undefined instruction 0x01a42303
    7f80:	0030eb15 	eorseq	lr, r0, r5, lsl fp
    7f84:	026e0500 	rsbeq	r0, lr, #0	; 0x0
    7f88:	000000dd 	ldrdeq	r0, [r0], -sp
    7f8c:	01ac2303 	undefined instruction 0x01ac2303
    7f90:	00317915 	eorseq	r7, r1, r5, lsl r9
    7f94:	026f0500 	rsbeq	r0, pc, #0	; 0x0
    7f98:	000000dd 	ldrdeq	r0, [r0], -sp
    7f9c:	01b42303 	undefined instruction 0x01b42303
    7fa0:	0030c215 	eorseq	ip, r0, r5, lsl r2
    7fa4:	02700500 	rsbseq	r0, r0, #0	; 0x0
    7fa8:	000000dd 	ldrdeq	r0, [r0], -sp
    7fac:	01bc2303 	undefined instruction 0x01bc2303
    7fb0:	0030d115 	eorseq	sp, r0, r5, lsl r1
    7fb4:	02710500 	rsbseq	r0, r1, #0	; 0x0
    7fb8:	000000dd 	ldrdeq	r0, [r0], -sp
    7fbc:	01c42303 	biceq	r2, r4, r3, lsl #6
    7fc0:	05ba0800 	ldreq	r0, [sl, #2048]!
    7fc4:	08250000 	stmdaeq	r5!, {}
    7fc8:	b5090000 	strlt	r0, [r9]
    7fcc:	19000000 	stmdbne	r0, {}
    7fd0:	05ba0800 	ldreq	r0, [sl, #2048]!
    7fd4:	08350000 	ldmdaeq	r5!, {}
    7fd8:	b5090000 	strlt	r0, [r9]
    7fdc:	07000000 	streq	r0, [r0, -r0]
    7fe0:	05ba0800 	ldreq	r0, [sl, #2048]!
    7fe4:	08450000 	stmdaeq	r5, {}^
    7fe8:	b5090000 	strlt	r0, [r9]
    7fec:	17000000 	strne	r0, [r0, -r0]
    7ff0:	05f01800 	ldrbeq	r1, [r0, #2048]!
    7ff4:	086d0277 	stmdaeq	sp!, {r0, r1, r2, r4, r5, r6, r9}^
    7ff8:	51150000 	tstpl	r5, r0
    7ffc:	05000032 	streq	r0, [r0, #-50]
    8000:	086d0279 	stmdaeq	sp!, {r0, r3, r4, r5, r6, r9}^
    8004:	23020000 	movwcs	r0, #8192	; 0x2000
    8008:	33c81500 	biccc	r1, r8, #0	; 0x0
    800c:	7a050000 	bvc	148014 <__Stack_Size+0x147c14>
    8010:	00087d02 	andeq	r7, r8, r2, lsl #26
    8014:	78230200 	stmdavc	r3!, {r9}
    8018:	02ee0800 	rsceq	r0, lr, #0	; 0x0
    801c:	087d0000 	ldmdaeq	sp!, {}^
    8020:	b5090000 	strlt	r0, [r9]
    8024:	1d000000 	stcne	0, cr0, [r0]
    8028:	00250800 	eoreq	r0, r5, r0, lsl #16
    802c:	088d0000 	stmeq	sp, {}
    8030:	b5090000 	strlt	r0, [r9]
    8034:	1d000000 	stcne	0, cr0, [r0]
    8038:	05f01900 	ldrbeq	r1, [r0, #2304]!
    803c:	08af025d 	stmiaeq	pc!, {r0, r2, r3, r4, r6, r9}
    8040:	111a0000 	tstne	sl, r0
    8044:	05000033 	streq	r0, [r0, #-51]
    8048:	06f50272 	undefined
    804c:	eb1a0000 	bl	688054 <__Stack_Size+0x687c54>
    8050:	05000033 	streq	r0, [r0, #-51]
    8054:	0845027b 	stmdaeq	r5, {r0, r1, r3, r4, r5, r6, r9}^
    8058:	08000000 	stmdaeq	r0, {}
    805c:	000005ba 	strheq	r0, [r0], -sl
    8060:	000008bf 	strheq	r0, [r0], -pc
    8064:	0000b509 	andeq	fp, r0, r9, lsl #10
    8068:	1b001800 	blne	e070 <__Stack_Size+0xdc70>
    806c:	0008cb01 	andeq	ip, r8, r1, lsl #22
    8070:	04511400 	ldrbeq	r1, [r1], #-1024
    8074:	10000000 	andne	r0, r0, r0
    8078:	0008bf04 	andeq	fp, r8, r4, lsl #30
    807c:	66041000 	strvs	r1, [r4], -r0
    8080:	1b000001 	blne	808c <__Stack_Size+0x7c8c>
    8084:	0008e301 	andeq	lr, r8, r1, lsl #6
    8088:	00481400 	subeq	r1, r8, r0, lsl #8
    808c:	10000000 	andne	r0, r0, r0
    8090:	0008e904 	andeq	lr, r8, r4, lsl #18
    8094:	d7041000 	strle	r1, [r4, -r0]
    8098:	08000008 	stmdaeq	r0, {r3}
    809c:	00000657 	andeq	r0, r0, r7, asr r6
    80a0:	000008ff 	strdeq	r0, [r0], -pc
    80a4:	0000b509 	andeq	fp, r0, r9, lsl #10
    80a8:	1c000200 	sfmne	f0, 4, [r0], {0}
    80ac:	00304a01 	eorseq	r4, r0, r1, lsl #20
    80b0:	013c0100 	teqeq	ip, r0, lsl #2
	...
    80bc:	09265d01 	stmdbeq	r6!, {r0, r8, sl, fp, ip, lr}
    80c0:	a11d0000 	tstge	sp, r0
    80c4:	01000033 	tsteq	r0, r3, lsr r0
    80c8:	0000483a 	andeq	r4, r0, sl, lsr r8
    80cc:	002d5500 	eoreq	r5, sp, r0, lsl #10
    80d0:	7c1e0000 	ldcvc	0, cr0, [lr], {0}
    80d4:	05000033 	streq	r0, [r0, #-51]
    80d8:	09340328 	ldmdbeq	r4!, {r3, r5, r8, r9}
    80dc:	01010000 	tsteq	r1, r0
    80e0:	00045116 	andeq	r5, r4, r6, lsl r1
    80e4:	09360000 	ldmdbeq	r6!, {}
    80e8:	00020000 	.word	0x00020000
    80ec:	00001bb9 	.word	0x00001bb9
    80f0:	00000104 	.word	0x00000104
    80f4:	42010000 	.word	0x42010000
    80f8:	76000034 	.word	0x76000034
    80fc:	00000034 	.word	0x00000034
    8100:	00000000 	.word	0x00000000
    8104:	98000000 	.word	0x98000000
    8108:	0200001c 	.word	0x0200001c
    810c:	01000601 	.word	0x01000601
    8110:	01020000 	.word	0x01020000
    8114:	0000fe08 	.word	0x0000fe08
    8118:	05020200 	.word	0x05020200
    811c:	0000003a 	.word	0x0000003a
    8120:	7a070202 	.word	0x7a070202
    8124:	03000001 	.word	0x03000001
    8128:	6e690504 	.word	0x6e690504
    812c:	04020074 	.word	0x04020074
    8130:	00302d07 	.word	0x00302d07
    8134:	05080200 	.word	0x05080200
    8138:	00002fa9 	.word	0x00002fa9
    813c:	23070802 	.word	0x23070802
    8140:	04000030 	.word	0x04000030
    8144:	00003285 	.word	0x00003285
    8148:	00410701 	.word	0x00410701
    814c:	04020000 	.word	0x04020000
    8150:	002fae05 	.word	0x002fae05
    8154:	33340400 	.word	0x33340400
    8158:	2c020000 	.word	0x2c020000
    815c:	00000068 	.word	0x00000068
    8160:	00322d05 	.word	0x00322d05
    8164:	01630300 	.word	0x01630300
    8168:	00000048 	.word	0x00000048
    816c:	47020406 	.word	0x47020406
    8170:	000000a5 	.word	0x000000a5
    8174:	00322707 	.word	0x00322707
    8178:	7a480200 	.word	0x7a480200
    817c:	07000000 	.word	0x07000000
    8180:	000031d9 	.word	0x000031d9
    8184:	00a54902 	.word	0x00a54902
    8188:	08000000 	.word	0x08000000
    818c:	0000002c 	.word	0x0000002c
    8190:	000000b5 	.word	0x000000b5
    8194:	0000b509 	.word	0x0000b509
    8198:	0a000300 	.word	0x0a000300
    819c:	080b0704 	.word	0x080b0704
    81a0:	00dd4402 	.word	0x00dd4402
    81a4:	1e0c0000 	.word	0x1e0c0000
    81a8:	02000033 	.word	0x02000033
    81ac:	00004145 	.word	0x00004145
    81b0:	00230200 	.word	0x00230200
    81b4:	0033260c 	.word	0x0033260c
    81b8:	864a0200 	.word	0x864a0200
    81bc:	02000000 	.word	0x02000000
    81c0:	04000423 	.word	0x04000423
    81c4:	000032ba 	.word	0x000032ba
    81c8:	00b84b02 	.word	0x00b84b02
    81cc:	ab040000 	.word	0xab040000
    81d0:	02000031 	.word	0x02000031
    81d4:	00005d4f 	.word	0x00005d4f
    81d8:	04040d00 	.word	0x04040d00
    81dc:	00003367 	.word	0x00003367
    81e0:	01001504 	.word	0x01001504
    81e4:	04020000 	.word	0x04020000
    81e8:	00302807 	.word	0x00302807
    81ec:	31bc0e00 	.word	0x31bc0e00
    81f0:	04180000 	.word	0x04180000
    81f4:	0001662d 	.word	0x0001662d
    81f8:	32d20c00 	.word	0x32d20c00
    81fc:	2e040000 	.word	0x2e040000
    8200:	00000166 	.word	0x00000166
    8204:	0f002302 	.word	0x0f002302
    8208:	04006b5f 	.word	0x04006b5f
    820c:	0000412f 	.word	0x0000412f
    8210:	04230200 	.word	0x04230200
    8214:	0033090c 	.word	0x0033090c
    8218:	412f0400 	.word	0x412f0400
    821c:	02000000 	.word	0x02000000
    8220:	a50c0823 	.word	0xa50c0823
    8224:	04000031 	.word	0x04000031
    8228:	0000412f 	.word	0x0000412f
    822c:	0c230200 	.word	0x0c230200
    8230:	0033b30c 	.word	0x0033b30c
    8234:	412f0400 	.word	0x412f0400
    8238:	02000000 	.word	0x02000000
    823c:	5f0f1023 	.word	0x5f0f1023
    8240:	30040078 	.word	0x30040078
    8244:	0000016c 	.word	0x0000016c
    8248:	00142302 	.word	0x00142302
    824c:	01070410 	.word	0x01070410
    8250:	f5080000 	.word	0xf5080000
    8254:	7c000000 	.word	0x7c000000
    8258:	09000001 	.word	0x09000001
    825c:	000000b5 	.word	0x000000b5
    8260:	d40e0000 	.word	0xd40e0000
    8264:	24000031 	.word	0x24000031
    8268:	02073504 	.word	0x02073504
    826c:	080c0000 	.word	0x080c0000
    8270:	04000031 	.word	0x04000031
    8274:	00004136 	.word	0x00004136
    8278:	00230200 	.word	0x00230200
    827c:	0033430c 	.word	0x0033430c
    8280:	41370400 	.word	0x41370400
    8284:	02000000 	.word	0x02000000
    8288:	1d0c0423 	.word	0x1d0c0423
    828c:	04000031 	.word	0x04000031
    8290:	00004138 	.word	0x00004138
    8294:	08230200 	.word	0x08230200
    8298:	00342c0c 	.word	0x00342c0c
    829c:	41390400 	.word	0x41390400
    82a0:	02000000 	.word	0x02000000
    82a4:	580c0c23 	.word	0x580c0c23
    82a8:	04000032 	.word	0x04000032
    82ac:	0000413a 	.word	0x0000413a
    82b0:	10230200 	.word	0x10230200
    82b4:	0032470c 	.word	0x0032470c
    82b8:	413b0400 	.word	0x413b0400
    82bc:	02000000 	.word	0x02000000
    82c0:	b80c1423 	.word	0xb80c1423
    82c4:	04000033 	.word	0x04000033
    82c8:	0000413c 	.word	0x0000413c
    82cc:	18230200 	.word	0x18230200
    82d0:	00329c0c 	.word	0x00329c0c
    82d4:	413d0400 	.word	0x413d0400
    82d8:	02000000 	.word	0x02000000
    82dc:	f30c1c23 	.word	0xf30c1c23
    82e0:	04000033 	.word	0x04000033
    82e4:	0000413e 	.word	0x0000413e
    82e8:	20230200 	.word	0x20230200
    82ec:	312c1100 	.word	0x312c1100
    82f0:	01080000 	.word	0x01080000
    82f4:	02504704 	.word	0x02504704
    82f8:	980c0000 	.word	0x980c0000
    82fc:	04000031 	.word	0x04000031
    8300:	00025048 	.word	0x00025048
    8304:	00230200 	.word	0x00230200
    8308:	00306a0c 	.word	0x00306a0c
    830c:	50490400 	.word	0x50490400
    8310:	03000002 	.word	0x03000002
    8314:	0c018023 	.word	0x0c018023
    8318:	00003359 	.word	0x00003359
    831c:	00f54b04 	.word	0x00f54b04
    8320:	23030000 	.word	0x23030000
    8324:	510c0280 	.word	0x510c0280
    8328:	04000031 	.word	0x04000031
    832c:	0000f54e 	.word	0x0000f54e
    8330:	84230300 	.word	0x84230300
    8334:	f3080002 	.word	0xf3080002
    8338:	60000000 	.word	0x60000000
    833c:	09000002 	.word	0x09000002
    8340:	000000b5 	.word	0x000000b5
    8344:	6211001f 	.word	0x6211001f
    8348:	90000030 	.word	0x90000030
    834c:	a7590401 	.word	0xa7590401
    8350:	0c000002 	.word	0x0c000002
    8354:	000032d2 	.word	0x000032d2
    8358:	02a75a04 	.word	0x02a75a04
    835c:	23020000 	.word	0x23020000
    8360:	32ea0c00 	.word	0x32ea0c00
    8364:	5b040000 	.word	0x5b040000
    8368:	00000041 	.word	0x00000041
    836c:	0c042302 	.word	0x0c042302
    8370:	000031a0 	.word	0x000031a0
    8374:	02ad5d04 	.word	0x02ad5d04
    8378:	23020000 	.word	0x23020000
    837c:	312c0c08 	.word	0x312c0c08
    8380:	5e040000 	.word	0x5e040000
    8384:	00000207 	.word	0x00000207
    8388:	01882303 	.word	0x01882303
    838c:	60041000 	.word	0x60041000
    8390:	08000002 	.word	0x08000002
    8394:	000002bf 	.word	0x000002bf
    8398:	000002bd 	.word	0x000002bd
    839c:	0000b509 	.word	0x0000b509
    83a0:	12001f00 	.word	0x12001f00
    83a4:	bd041001 	.word	0xbd041001
    83a8:	0e000002 	.word	0x0e000002
    83ac:	000032a6 	.word	0x000032a6
    83b0:	ee690408 	.word	0xee690408
    83b4:	0c000002 	.word	0x0c000002
    83b8:	00003117 	.word	0x00003117
    83bc:	02ee6a04 	.word	0x02ee6a04
    83c0:	23020000 	.word	0x23020000
    83c4:	30a90c00 	.word	0x30a90c00
    83c8:	6b040000 	.word	0x6b040000
    83cc:	00000041 	.word	0x00000041
    83d0:	00042302 	.word	0x00042302
    83d4:	002c0410 	.word	0x002c0410
    83d8:	c50e0000 	.word	0xc50e0000
    83dc:	5c000032 	.word	0x5c000032
    83e0:	0432a904 	.word	0x0432a904
    83e4:	5f0f0000 	.word	0x5f0f0000
    83e8:	aa040070 	.word	0xaa040070
    83ec:	000002ee 	.word	0x000002ee
    83f0:	0f002302 	.word	0x0f002302
    83f4:	0400725f 	.word	0x0400725f
    83f8:	000041ab 	.word	0x000041ab
    83fc:	04230200 	.word	0x04230200
    8400:	00775f0f 	.word	0x00775f0f
    8404:	0041ac04 	.word	0x0041ac04
    8408:	23020000 	.word	0x23020000
    840c:	314a0c08 	.word	0x314a0c08
    8410:	ad040000 	.word	0xad040000
    8414:	00000033 	.word	0x00000033
    8418:	0c0c2302 	.word	0x0c0c2302
    841c:	000031f0 	.word	0x000031f0
    8420:	0033ae04 	.word	0x0033ae04
    8424:	23020000 	.word	0x23020000
    8428:	625f0f0e 	.word	0x625f0f0e
    842c:	af040066 	.word	0xaf040066
    8430:	000002c5 	.word	0x000002c5
    8434:	0c102302 	.word	0x0c102302
    8438:	000030e2 	.word	0x000030e2
    843c:	0041b004 	.word	0x0041b004
    8440:	23020000 	.word	0x23020000
    8444:	313a0c18 	.word	0x313a0c18
    8448:	b7040000 	.word	0xb7040000
    844c:	000000f3 	.word	0x000000f3
    8450:	0c1c2302 	.word	0x0c1c2302
    8454:	000031c4 	.word	0x000031c4
    8458:	05c1b904 	.word	0x05c1b904
    845c:	23020000 	.word	0x23020000
    8460:	32400c20 	.word	0x32400c20
    8464:	bb040000 	.word	0xbb040000
    8468:	000005f1 	.word	0x000005f1
    846c:	0c242302 	.word	0x0c242302
    8470:	0000332e 	.word	0x0000332e
    8474:	0616bd04 	.word	0x0616bd04
    8478:	23020000 	.word	0x23020000
    847c:	340d0c28 	.word	0x340d0c28
    8480:	be040000 	.word	0xbe040000
    8484:	00000631 	.word	0x00000631
    8488:	0f2c2302 	.word	0x0f2c2302
    848c:	0062755f 	.word	0x0062755f
    8490:	02c5c104 	.word	0x02c5c104
    8494:	23020000 	.word	0x23020000
    8498:	755f0f30 	.word	0x755f0f30
    849c:	c2040070 	.word	0xc2040070
    84a0:	000002ee 	.word	0x000002ee
    84a4:	0f382302 	.word	0x0f382302
    84a8:	0072755f 	.word	0x0072755f
    84ac:	0041c304 	.word	0x0041c304
    84b0:	23020000 	.word	0x23020000
    84b4:	31110c3c 	.word	0x31110c3c
    84b8:	c6040000 	.word	0xc6040000
    84bc:	00000637 	.word	0x00000637
    84c0:	0c402302 	.word	0x0c402302
    84c4:	000033e5 	.word	0x000033e5
    84c8:	0647c704 	.word	0x0647c704
    84cc:	23020000 	.word	0x23020000
    84d0:	6c5f0f43 	.word	0x6c5f0f43
    84d4:	ca040062 	.word	0xca040062
    84d8:	000002c5 	.word	0x000002c5
    84dc:	0c442302 	.word	0x0c442302
    84e0:	00003160 	.word	0x00003160
    84e4:	0041cd04 	.word	0x0041cd04
    84e8:	23020000 	.word	0x23020000
    84ec:	31710c4c 	.word	0x31710c4c
    84f0:	ce040000 	.word	0xce040000
    84f4:	00000041 	.word	0x00000041
    84f8:	0c502302 	.word	0x0c502302
    84fc:	0000343c 	.word	0x0000343c
    8500:	0451d104 	.word	0x0451d104
    8504:	23020000 	.word	0x23020000
    8508:	32340c54 	.word	0x32340c54
    850c:	d5040000 	.word	0xd5040000
    8510:	000000e8 	.word	0x000000e8
    8514:	00582302 	.word	0x00582302
    8518:	00410113 	.word	0x00410113
    851c:	04510000 	.word	0x04510000
    8520:	51140000 	.word	0x51140000
    8524:	14000004 	.word	0x14000004
    8528:	000000f3 	.word	0x000000f3
    852c:	0005b414 	.word	0x0005b414
    8530:	00411400 	.word	0x00411400
    8534:	10000000 	.word	0x10000000
    8538:	00045704 	.word	0x00045704
    853c:	33111100 	.word	0x33111100
    8540:	04000000 	.word	0x04000000
    8544:	05b42504 	.word	0x05b42504
    8548:	3c150000 	.word	0x3c150000
    854c:	04000033 	.word	0x04000033
    8550:	00410241 	.word	0x00410241
    8554:	23020000 	.word	0x23020000
    8558:	31591500 	.word	0x31591500
    855c:	46040000 	.word	0x46040000
    8560:	0006a402 	.word	0x0006a402
    8564:	04230200 	.word	0x04230200
    8568:	0031e015 	.word	0x0031e015
    856c:	02460400 	.word	0x02460400
    8570:	000006a4 	.word	0x000006a4
    8574:	15082302 	.word	0x15082302
    8578:	000031b4 	.word	0x000031b4
    857c:	a4024604 	.word	0xa4024604
    8580:	02000006 	.word	0x02000006
    8584:	e5150c23 	.word	0xe5150c23
    8588:	04000032 	.word	0x04000032
    858c:	00410248 	.word	0x00410248
    8590:	23020000 	.word	0x23020000
    8594:	30b71510 	.word	0x30b71510
    8598:	49040000 	.word	0x49040000
    859c:	0008af02 	.word	0x0008af02
    85a0:	14230200 	.word	0x14230200
    85a4:	00338f15 	.word	0x00338f15
    85a8:	024b0400 	.word	0x024b0400
    85ac:	00000041 	.word	0x00000041
    85b0:	15302302 	.word	0x15302302
    85b4:	000032ef 	.word	0x000032ef
    85b8:	e6024c04 	.word	0xe6024c04
    85bc:	02000005 	.word	0x02000005
    85c0:	61153423 	.word	0x61153423
    85c4:	04000032 	.word	0x04000032
    85c8:	0041024e 	.word	0x0041024e
    85cc:	23020000 	.word	0x23020000
    85d0:	32ff1538 	.word	0x32ff1538
    85d4:	50040000 	.word	0x50040000
    85d8:	0008cb02 	.word	0x0008cb02
    85dc:	3c230200 	.word	0x3c230200
    85e0:	00321f15 	.word	0x00321f15
    85e4:	02530400 	.word	0x02530400
    85e8:	00000166 	.word	0x00000166
    85ec:	15402302 	.word	0x15402302
    85f0:	000031ca 	.word	0x000031ca
    85f4:	41025404 	.word	0x41025404
    85f8:	02000000 	.word	0x02000000
    85fc:	27154423 	.word	0x27154423
    8600:	04000034 	.word	0x04000034
    8604:	01660255 	.word	0x01660255
    8608:	23020000 	.word	0x23020000
    860c:	327b1548 	.word	0x327b1548
    8610:	56040000 	.word	0x56040000
    8614:	0008d102 	.word	0x0008d102
    8618:	4c230200 	.word	0x4c230200
    861c:	0031e815 	.word	0x0031e815
    8620:	02590400 	.word	0x02590400
    8624:	00000041 	.word	0x00000041
    8628:	15502302 	.word	0x15502302
    862c:	00003169 	.word	0x00003169
    8630:	b4025a04 	.word	0xb4025a04
    8634:	02000005 	.word	0x02000005
    8638:	97155423 	.word	0x97155423
    863c:	04000032 	.word	0x04000032
    8640:	088d027c 	.word	0x088d027c
    8644:	23020000 	.word	0x23020000
    8648:	30621558 	.word	0x30621558
    864c:	7f040000 	.word	0x7f040000
    8650:	0002a702 	.word	0x0002a702
    8654:	c8230300 	.word	0xc8230300
    8658:	31fd1502 	.word	0x31fd1502
    865c:	80040000 	.word	0x80040000
    8660:	00026002 	.word	0x00026002
    8664:	cc230300 	.word	0xcc230300
    8668:	33db1502 	.word	0x33db1502
    866c:	83040000 	.word	0x83040000
    8670:	0008e302 	.word	0x0008e302
    8674:	dc230300 	.word	0xdc230300
    8678:	31421505 	.word	0x31421505
    867c:	88040000 	.word	0x88040000
    8680:	00066302 	.word	0x00066302
    8684:	e0230300 	.word	0xe0230300
    8688:	31271505 	.word	0x31271505
    868c:	89040000 	.word	0x89040000
    8690:	0008ef02 	.word	0x0008ef02
    8694:	ec230300 	.word	0xec230300
    8698:	04100005 	.word	0x04100005
    869c:	000005ba 	.word	0x000005ba
    86a0:	07080102 	.word	0x07080102
    86a4:	10000001 	.word	0x10000001
    86a8:	00043204 	.word	0x00043204
    86ac:	41011300 	.word	0x41011300
    86b0:	e6000000 	.word	0xe6000000
    86b4:	14000005 	.word	0x14000005
    86b8:	00000451 	.word	0x00000451
    86bc:	0000f314 	.word	0x0000f314
    86c0:	05e61400 	.word	0x05e61400
    86c4:	41140000 	.word	0x41140000
    86c8:	00000000 	.word	0x00000000
    86cc:	05ec0410 	.word	0x05ec0410
    86d0:	ba160000 	.word	0xba160000
    86d4:	10000005 	.word	0x10000005
    86d8:	0005c704 	.word	0x0005c704
    86dc:	6f011300 	.word	0x6f011300
    86e0:	16000000 	.word	0x16000000
    86e4:	14000006 	.word	0x14000006
    86e8:	00000451 	.word	0x00000451
    86ec:	0000f314 	.word	0x0000f314
    86f0:	006f1400 	.word	0x006f1400
    86f4:	41140000 	.word	0x41140000
    86f8:	00000000 	.word	0x00000000
    86fc:	05f70410 	.word	0x05f70410
    8700:	01130000 	.word	0x01130000
    8704:	00000041 	.word	0x00000041
    8708:	00000631 	.word	0x00000631
    870c:	00045114 	.word	0x00045114
    8710:	00f31400 	.word	0x00f31400
    8714:	10000000 	.word	0x10000000
    8718:	00061c04 	.word	0x00061c04
    871c:	002c0800 	.word	0x002c0800
    8720:	06470000 	.word	0x06470000
    8724:	b5090000 	.word	0xb5090000
    8728:	02000000 	.word	0x02000000
    872c:	002c0800 	.word	0x002c0800
    8730:	06570000 	.word	0x06570000
    8734:	b5090000 	.word	0xb5090000
    8738:	00000000 	.word	0x00000000
    873c:	32b30500 	.word	0x32b30500
    8740:	0e040000 	.word	0x0e040000
    8744:	0002f401 	.word	0x0002f401
    8748:	33c21700 	.word	0x33c21700
    874c:	040c0000 	.word	0x040c0000
    8750:	069e0113 	.word	0x069e0113
    8754:	d2150000 	.word	0xd2150000
    8758:	04000032 	.word	0x04000032
    875c:	069e0114 	.word	0x069e0114
    8760:	23020000 	.word	0x23020000
    8764:	31f61500 	.word	0x31f61500
    8768:	15040000 	.word	0x15040000
    876c:	00004101 	.word	0x00004101
    8770:	04230200 	.word	0x04230200
    8774:	0032ad15 	.word	0x0032ad15
    8778:	01160400 	.word	0x01160400
    877c:	000006a4 	.word	0x000006a4
    8780:	00082302 	.word	0x00082302
    8784:	06630410 	.word	0x06630410
    8788:	04100000 	.word	0x04100000
    878c:	00000657 	.word	0x00000657
    8790:	0030af17 	.word	0x0030af17
    8794:	2e040e00 	.word	0x2e040e00
    8798:	0006e501 	.word	0x0006e501
    879c:	33181500 	.word	0x33181500
    87a0:	2f040000 	.word	0x2f040000
    87a4:	0006e501 	.word	0x0006e501
    87a8:	00230200 	.word	0x00230200
    87ac:	00323a15 	.word	0x00323a15
    87b0:	01300400 	.word	0x01300400
    87b4:	000006e5 	.word	0x000006e5
    87b8:	15062302 	.word	0x15062302
    87bc:	00003362 	.word	0x00003362
    87c0:	3a013104 	.word	0x3a013104
    87c4:	02000000 	.word	0x02000000
    87c8:	08000c23 	.word	0x08000c23
    87cc:	0000003a 	.word	0x0000003a
    87d0:	000006f5 	.word	0x000006f5
    87d4:	0000b509 	.word	0x0000b509
    87d8:	18000200 	.word	0x18000200
    87dc:	025f04d0 	.word	0x025f04d0
    87e0:	00000815 	.word	0x00000815
    87e4:	0033a615 	.word	0x0033a615
    87e8:	02600400 	.word	0x02600400
    87ec:	00000048 	.word	0x00000048
    87f0:	15002302 	.word	0x15002302
    87f4:	0000334c 	.word	0x0000334c
    87f8:	b4026104 	.word	0xb4026104
    87fc:	02000005 	.word	0x02000005
    8800:	12150423 	.word	0x12150423
    8804:	04000032 	.word	0x04000032
    8808:	08150262 	.word	0x08150262
    880c:	23020000 	.word	0x23020000
    8810:	33fe1508 	.word	0x33fe1508
    8814:	63040000 	.word	0x63040000
    8818:	00017c02 	.word	0x00017c02
    881c:	24230200 	.word	0x24230200
    8820:	00326c15 	.word	0x00326c15
    8824:	02640400 	.word	0x02640400
    8828:	00000041 	.word	0x00000041
    882c:	15482302 	.word	0x15482302
    8830:	000032cd 	.word	0x000032cd
    8834:	56026504 	.word	0x56026504
    8838:	02000000 	.word	0x02000000
    883c:	14155023 	.word	0x14155023
    8840:	04000034 	.word	0x04000034
    8844:	06aa0266 	.word	0x06aa0266
    8848:	23020000 	.word	0x23020000
    884c:	32d81558 	.word	0x32d81558
    8850:	67040000 	.word	0x67040000
    8854:	0000dd02 	.word	0x0000dd02
    8858:	68230200 	.word	0x68230200
    885c:	00341915 	.word	0x00341915
    8860:	02680400 	.word	0x02680400
    8864:	000000dd 	.word	0x000000dd
    8868:	15702302 	.word	0x15702302
    886c:	000030fa 	.word	0x000030fa
    8870:	dd026904 	.word	0xdd026904
    8874:	02000000 	.word	0x02000000
    8878:	d1157823 	.word	0xd1157823
    887c:	04000033 	.word	0x04000033
    8880:	0825026a 	.word	0x0825026a
    8884:	23030000 	.word	0x23030000
    8888:	06150180 	.word	0x06150180
    888c:	04000032 	.word	0x04000032
    8890:	0835026b 	.word	0x0835026b
    8894:	23030000 	.word	0x23030000
    8898:	6f150188 	.word	0x6f150188
    889c:	04000033 	.word	0x04000033
    88a0:	0041026c 	.word	0x0041026c
    88a4:	23030000 	.word	0x23030000
    88a8:	8a1501a0 	.word	0x8a1501a0
    88ac:	04000031 	.word	0x04000031
    88b0:	00dd026d 	.word	0x00dd026d
    88b4:	23030000 	.word	0x23030000
    88b8:	eb1501a4 	.word	0xeb1501a4
    88bc:	04000030 	.word	0x04000030
    88c0:	00dd026e 	.word	0x00dd026e
    88c4:	23030000 	.word	0x23030000
    88c8:	791501ac 	.word	0x791501ac
    88cc:	04000031 	.word	0x04000031
    88d0:	00dd026f 	.word	0x00dd026f
    88d4:	23030000 	.word	0x23030000
    88d8:	c21501b4 	.word	0xc21501b4
    88dc:	04000030 	.word	0x04000030
    88e0:	00dd0270 	.word	0x00dd0270
    88e4:	23030000 	.word	0x23030000
    88e8:	d11501bc 	.word	0xd11501bc
    88ec:	04000030 	.word	0x04000030
    88f0:	00dd0271 	.word	0x00dd0271
    88f4:	23030000 	.word	0x23030000
    88f8:	080001c4 	.word	0x080001c4
    88fc:	000005ba 	.word	0x000005ba
    8900:	00000825 	.word	0x00000825
    8904:	0000b509 	.word	0x0000b509
    8908:	08001900 	.word	0x08001900
    890c:	000005ba 	.word	0x000005ba
    8910:	00000835 	.word	0x00000835
    8914:	0000b509 	.word	0x0000b509
    8918:	08000700 	.word	0x08000700
    891c:	000005ba 	.word	0x000005ba
    8920:	00000845 	.word	0x00000845
    8924:	0000b509 	.word	0x0000b509
    8928:	18001700 	.word	0x18001700
    892c:	027704f0 	.word	0x027704f0
    8930:	0000086d 	.word	0x0000086d
    8934:	00325115 	.word	0x00325115
    8938:	02790400 	.word	0x02790400
    893c:	0000086d 	.word	0x0000086d
    8940:	15002302 	.word	0x15002302
    8944:	000033c8 	.word	0x000033c8
    8948:	7d027a04 	.word	0x7d027a04
    894c:	02000008 	.word	0x02000008
    8950:	08007823 	.word	0x08007823
    8954:	000002ee 	.word	0x000002ee
    8958:	0000087d 	.word	0x0000087d
    895c:	0000b509 	.word	0x0000b509
    8960:	08001d00 	.word	0x08001d00
    8964:	00000048 	.word	0x00000048
    8968:	0000088d 	.word	0x0000088d
    896c:	0000b509 	.word	0x0000b509
    8970:	19001d00 	.word	0x19001d00
    8974:	025d04f0 	.word	0x025d04f0
    8978:	000008af 	.word	0x000008af
    897c:	0033111a 	.word	0x0033111a
    8980:	02720400 	.word	0x02720400
    8984:	000006f5 	.word	0x000006f5
    8988:	0033eb1a 	.word	0x0033eb1a
    898c:	027b0400 	.word	0x027b0400
    8990:	00000845 	.word	0x00000845
    8994:	05ba0800 	.word	0x05ba0800
    8998:	08bf0000 	.word	0x08bf0000
    899c:	b5090000 	.word	0xb5090000
    89a0:	18000000 	.word	0x18000000
    89a4:	cb011b00 	.word	0xcb011b00
    89a8:	14000008 	.word	0x14000008
    89ac:	00000451 	.word	0x00000451
    89b0:	bf041000 	.word	0xbf041000
    89b4:	10000008 	.word	0x10000008
    89b8:	00016604 	.word	0x00016604
    89bc:	e3011b00 	.word	0xe3011b00
    89c0:	14000008 	.word	0x14000008
    89c4:	00000041 	.word	0x00000041
    89c8:	e9041000 	.word	0xe9041000
    89cc:	10000008 	.word	0x10000008
    89d0:	0008d704 	.word	0x0008d704
    89d4:	06570800 	.word	0x06570800
    89d8:	08ff0000 	.word	0x08ff0000
    89dc:	b5090000 	.word	0xb5090000
    89e0:	02000000 	.word	0x02000000
    89e4:	34361c00 	.word	0x34361c00
    89e8:	0c050000 	.word	0x0c050000
    89ec:	00000457 	.word	0x00000457
    89f0:	00000305 	.word	0x00000305
    89f4:	831d0000 	.word	0x831d0000
    89f8:	05000033 	.word	0x05000033
    89fc:	00045110 	.word	0x00045110
    8a00:	03050100 	.word	0x03050100
    8a04:	00000000 	.word	0x00000000
    8a08:	00337c1d 	.word	0x00337c1d
    8a0c:	34110500 	.word	0x34110500
    8a10:	01000009 	.word	0x01000009
    8a14:	00000305 	.word	0x00000305
    8a18:	51160000 	.word	0x51160000
    8a1c:	00000004 	.word	0x00000004
    8a20:	00000142 	.word	0x00000142
    8a24:	1d190002 	.word	0x1d190002
    8a28:	01040000 	.word	0x01040000
    8a2c:	00000000 	.word	0x00000000
    8a30:	0034eb01 	.word	0x0034eb01
    8a34:	00353f00 	.word	0x00353f00
	...
    8a40:	001d7300 	.word	0x001d7300
    8a44:	06010200 	.word	0x06010200
    8a48:	00000100 	.word	0x00000100
    8a4c:	fe080102 	.word	0xfe080102
    8a50:	02000000 	.word	0x02000000
    8a54:	003a0502 	.word	0x003a0502
    8a58:	02020000 	.word	0x02020000
    8a5c:	00017a07 	.word	0x00017a07
    8a60:	05040300 	.word	0x05040300
    8a64:	00746e69 	.word	0x00746e69
    8a68:	2d070402 	.word	0x2d070402
    8a6c:	02000030 	.word	0x02000030
    8a70:	2fa90508 	.word	0x2fa90508
    8a74:	08020000 	.word	0x08020000
    8a78:	00302307 	.word	0x00302307
    8a7c:	05040200 	.word	0x05040200
    8a80:	00002fae 	.word	0x00002fae
    8a84:	05070404 	.word	0x05070404
    8a88:	000034bf 	.word	0x000034bf
    8a8c:	0048d602 	.word	0x0048d602
    8a90:	04020000 	.word	0x04020000
    8a94:	00302807 	.word	0x00302807
    8a98:	08010200 	.word	0x08010200
    8a9c:	00000107 	.word	0x00000107
    8aa0:	35740106 	.word	0x35740106
    8aa4:	32010000 	.word	0x32010000
    8aa8:	00000001 	.word	0x00000001
    8aac:	00000000 	.word	0x00000000
    8ab0:	002d7300 	.word	0x002d7300
    8ab4:	0000b200 	.word	0x0000b200
    8ab8:	33200700 	.word	0x33200700
    8abc:	33010000 	.word	0x33010000
    8ac0:	00000067 	.word	0x00000067
    8ac4:	69085501 	.word	0x69085501
    8ac8:	67340100 	.word	0x67340100
    8acc:	01000000 	.word	0x01000000
    8ad0:	01060054 	.word	0x01060054
    8ad4:	0000352d 	.word	0x0000352d
    8ad8:	00012001 	.word	0x00012001
    8adc:	00000000 	.word	0x00000000
    8ae0:	92000000 	.word	0x92000000
    8ae4:	e400002d 	.word	0xe400002d
    8ae8:	07000000 	.word	0x07000000
    8aec:	00003320 	.word	0x00003320
    8af0:	00672101 	.word	0x00672101
    8af4:	55010000 	.word	0x55010000
    8af8:	01006908 	.word	0x01006908
    8afc:	00006722 	.word	0x00006722
    8b00:	00540100 	.word	0x00540100
    8b04:	0000f109 	.word	0x0000f109
    8b08:	0000ef00 	.word	0x0000ef00
    8b0c:	0b000a00 	.word	0x0b000a00
    8b10:	ef040c01 	.word	0xef040c01
    8b14:	0d000000 	.word	0x0d000000
    8b18:	00003586 	.word	0x00003586
    8b1c:	00e41301 	.word	0x00e41301
    8b20:	01010000 	.word	0x01010000
    8b24:	0034d70d 	.word	0x0034d70d
    8b28:	e4140100 	.word	0xe4140100
    8b2c:	01000000 	.word	0x01000000
    8b30:	359c0d01 	.word	0x359c0d01
    8b34:	15010000 	.word	0x15010000
    8b38:	000000e4 	.word	0x000000e4
    8b3c:	1c0d0101 	.word	0x1c0d0101
    8b40:	01000035 	.word	0x01000035
    8b44:	0000e416 	.word	0x0000e416
    8b48:	0d010100 	.word	0x0d010100
    8b4c:	000034ac 	.word	0x000034ac
    8b50:	00e41701 	.word	0x00e41701
    8b54:	01010000 	.word	0x01010000
    8b58:	0034c60d 	.word	0x0034c60d
    8b5c:	e4180100 	.word	0xe4180100
    8b60:	01000000 	.word	0x01000000
    8b64:	010f0001 	.word	0x010f0001
    8b68:	00020000 	.word	0x00020000
    8b6c:	00001dbd 	.word	0x00001dbd
    8b70:	00000104 	.word	0x00000104
    8b74:	f3010000 	.word	0xf3010000
    8b78:	bc000035 	.word	0xbc000035
    8b7c:	00000035 	.word	0x00000035
    8b80:	00000000 	.word	0x00000000
    8b84:	19000000 	.word	0x19000000
    8b88:	0200001e 	.word	0x0200001e
    8b8c:	01000601 	.word	0x01000601
    8b90:	01020000 	.word	0x01020000
    8b94:	0000fe08 	.word	0x0000fe08
    8b98:	05020200 	.word	0x05020200
    8b9c:	0000003a 	.word	0x0000003a
    8ba0:	7a070202 	.word	0x7a070202
    8ba4:	03000001 	.word	0x03000001
    8ba8:	6e690504 	.word	0x6e690504
    8bac:	04020074 	.word	0x04020074
    8bb0:	00302d07 	.word	0x00302d07
    8bb4:	05080200 	.word	0x05080200
    8bb8:	00002fa9 	.word	0x00002fa9
    8bbc:	23070802 	.word	0x23070802
    8bc0:	02000030 	.word	0x02000030
    8bc4:	2fae0504 	.word	0x2fae0504
    8bc8:	04040000 	.word	0x04040000
    8bcc:	02040507 	.word	0x02040507
    8bd0:	30280704 	.word	0x30280704
    8bd4:	04060000 	.word	0x04060000
    8bd8:	00000076 	.word	0x00000076
    8bdc:	07080102 	.word	0x07080102
    8be0:	07000001 	.word	0x07000001
    8be4:	000034bf 	.word	0x000034bf
    8be8:	0048d602 	.word	0x0048d602
    8bec:	01080000 	.word	0x01080000
    8bf0:	00003628 	.word	0x00003628
    8bf4:	67012f01 	.word	0x67012f01
	...
    8c00:	b1000000 	.word	0xb1000000
    8c04:	0c00002d 	.word	0x0c00002d
    8c08:	09000001 	.word	0x09000001
    8c0c:	2b01006d 	.word	0x2b01006d
    8c10:	00000067 	.word	0x00000067
    8c14:	00002dd0 	.word	0x00002dd0
    8c18:	01006309 	.word	0x01006309
    8c1c:	0000412b 	.word	0x0000412b
    8c20:	002e0400 	.word	0x002e0400
    8c24:	006e0900 	.word	0x006e0900
    8c28:	007d2b01 	.word	0x007d2b01
    8c2c:	2e2d0000 	.word	0x2e2d0000
    8c30:	730a0000 	.word	0x730a0000
    8c34:	703a0100 	.word	0x703a0100
    8c38:	61000000 	.word	0x61000000
    8c3c:	0b00002e 	.word	0x0b00002e
    8c40:	3b010069 	.word	0x3b010069
    8c44:	00000041 	.word	0x00000041
    8c48:	00362f0c 	.word	0x00362f0c
    8c4c:	693c0100 	.word	0x693c0100
    8c50:	7f000000 	.word	0x7f000000
    8c54:	0c00002e 	.word	0x0c00002e
    8c58:	000035af 	.word	0x000035af
    8c5c:	010c3d01 	.word	0x010c3d01
    8c60:	2ea80000 	.word	0x2ea80000
    8c64:	640d0000 	.word	0x640d0000
    8c68:	483e0100 	.word	0x483e0100
    8c6c:	01000000 	.word	0x01000000
    8c70:	04060055 	.word	0x04060055
    8c74:	00000069 	.word	0x00000069
    8c78:	0009a100 	.word	0x0009a100
    8c7c:	6f000200 	.word	0x6f000200
    8c80:	0400001e 	.word	0x0400001e
    8c84:	00000001 	.word	0x00000001
    8c88:	36360100 	.word	0x36360100
    8c8c:	2fb70000 	.word	0x2fb70000
	...
    8c98:	1ef50000 	.word	0x1ef50000
    8c9c:	04020000 	.word	0x04020000
    8ca0:	746e6905 	.word	0x746e6905
    8ca4:	07040300 	.word	0x07040300
    8ca8:	0000302d 	.word	0x0000302d
    8cac:	00060103 	.word	0x00060103
    8cb0:	03000001 	.word	0x03000001
    8cb4:	00fe0801 	.word	0x00fe0801
    8cb8:	02030000 	.word	0x02030000
    8cbc:	00003a05 	.word	0x00003a05
    8cc0:	07020300 	.word	0x07020300
    8cc4:	0000017a 	.word	0x0000017a
    8cc8:	a9050803 	.word	0xa9050803
    8ccc:	0300002f 	.word	0x0300002f
    8cd0:	30230708 	.word	0x30230708
    8cd4:	85040000 	.word	0x85040000
    8cd8:	02000032 	.word	0x02000032
    8cdc:	00002507 	.word	0x00002507
    8ce0:	05040300 	.word	0x05040300
    8ce4:	00002fae 	.word	0x00002fae
    8ce8:	00333404 	.word	0x00333404
    8cec:	682c0300 	.word	0x682c0300
    8cf0:	05000000 	.word	0x05000000
    8cf4:	0000322d 	.word	0x0000322d
    8cf8:	2c016304 	.word	0x2c016304
    8cfc:	06000000 	.word	0x06000000
    8d00:	a5470304 	.word	0xa5470304
    8d04:	07000000 	.word	0x07000000
    8d08:	00003227 	.word	0x00003227
    8d0c:	007a4803 	.word	0x007a4803
    8d10:	d9070000 	.word	0xd9070000
    8d14:	03000031 	.word	0x03000031
    8d18:	0000a549 	.word	0x0000a549
    8d1c:	3a080000 	.word	0x3a080000
    8d20:	b5000000 	.word	0xb5000000
    8d24:	09000000 	.word	0x09000000
    8d28:	000000b5 	.word	0x000000b5
    8d2c:	040a0003 	.word	0x040a0003
    8d30:	03080b07 	.word	0x03080b07
    8d34:	0000dd44 	.word	0x0000dd44
    8d38:	331e0c00 	.word	0x331e0c00
    8d3c:	45030000 	.word	0x45030000
    8d40:	00000025 	.word	0x00000025
    8d44:	0c002302 	.word	0x0c002302
    8d48:	00003326 	.word	0x00003326
    8d4c:	00864a03 	.word	0x00864a03
    8d50:	23020000 	.word	0x23020000
    8d54:	ba040004 	.word	0xba040004
    8d58:	03000032 	.word	0x03000032
    8d5c:	0000b84b 	.word	0x0000b84b
    8d60:	31ab0400 	.word	0x31ab0400
    8d64:	4f030000 	.word	0x4f030000
    8d68:	0000005d 	.word	0x0000005d
    8d6c:	6704040d 	.word	0x6704040d
    8d70:	05000033 	.word	0x05000033
    8d74:	00010015 	.word	0x00010015
    8d78:	07040300 	.word	0x07040300
    8d7c:	00003028 	.word	0x00003028
    8d80:	0031bc0e 	.word	0x0031bc0e
    8d84:	2d051800 	.word	0x2d051800
    8d88:	00000166 	.word	0x00000166
    8d8c:	0032d20c 	.word	0x0032d20c
    8d90:	662e0500 	.word	0x662e0500
    8d94:	02000001 	.word	0x02000001
    8d98:	5f0f0023 	.word	0x5f0f0023
    8d9c:	2f05006b 	.word	0x2f05006b
    8da0:	00000025 	.word	0x00000025
    8da4:	0c042302 	.word	0x0c042302
    8da8:	00003309 	.word	0x00003309
    8dac:	00252f05 	.word	0x00252f05
    8db0:	23020000 	.word	0x23020000
    8db4:	31a50c08 	.word	0x31a50c08
    8db8:	2f050000 	.word	0x2f050000
    8dbc:	00000025 	.word	0x00000025
    8dc0:	0c0c2302 	.word	0x0c0c2302
    8dc4:	000033b3 	.word	0x000033b3
    8dc8:	00252f05 	.word	0x00252f05
    8dcc:	23020000 	.word	0x23020000
    8dd0:	785f0f10 	.word	0x785f0f10
    8dd4:	6c300500 	.word	0x6c300500
    8dd8:	02000001 	.word	0x02000001
    8ddc:	10001423 	.word	0x10001423
    8de0:	00010704 	.word	0x00010704
    8de4:	00f50800 	.word	0x00f50800
    8de8:	017c0000 	.word	0x017c0000
    8dec:	b5090000 	.word	0xb5090000
    8df0:	00000000 	.word	0x00000000
    8df4:	31d40e00 	.word	0x31d40e00
    8df8:	05240000 	.word	0x05240000
    8dfc:	00020735 	.word	0x00020735
    8e00:	31080c00 	.word	0x31080c00
    8e04:	36050000 	.word	0x36050000
    8e08:	00000025 	.word	0x00000025
    8e0c:	0c002302 	.word	0x0c002302
    8e10:	00003343 	.word	0x00003343
    8e14:	00253705 	.word	0x00253705
    8e18:	23020000 	.word	0x23020000
    8e1c:	311d0c04 	.word	0x311d0c04
    8e20:	38050000 	.word	0x38050000
    8e24:	00000025 	.word	0x00000025
    8e28:	0c082302 	.word	0x0c082302
    8e2c:	0000342c 	.word	0x0000342c
    8e30:	00253905 	.word	0x00253905
    8e34:	23020000 	.word	0x23020000
    8e38:	32580c0c 	.word	0x32580c0c
    8e3c:	3a050000 	.word	0x3a050000
    8e40:	00000025 	.word	0x00000025
    8e44:	0c102302 	.word	0x0c102302
    8e48:	00003247 	.word	0x00003247
    8e4c:	00253b05 	.word	0x00253b05
    8e50:	23020000 	.word	0x23020000
    8e54:	33b80c14 	.word	0x33b80c14
    8e58:	3c050000 	.word	0x3c050000
    8e5c:	00000025 	.word	0x00000025
    8e60:	0c182302 	.word	0x0c182302
    8e64:	0000329c 	.word	0x0000329c
    8e68:	00253d05 	.word	0x00253d05
    8e6c:	23020000 	.word	0x23020000
    8e70:	33f30c1c 	.word	0x33f30c1c
    8e74:	3e050000 	.word	0x3e050000
    8e78:	00000025 	.word	0x00000025
    8e7c:	00202302 	.word	0x00202302
    8e80:	00312c11 	.word	0x00312c11
    8e84:	05010800 	.word	0x05010800
    8e88:	00025047 	.word	0x00025047
    8e8c:	31980c00 	.word	0x31980c00
    8e90:	48050000 	.word	0x48050000
    8e94:	00000250 	.word	0x00000250
    8e98:	0c002302 	.word	0x0c002302
    8e9c:	0000306a 	.word	0x0000306a
    8ea0:	02504905 	.word	0x02504905
    8ea4:	23030000 	.word	0x23030000
    8ea8:	590c0180 	.word	0x590c0180
    8eac:	05000033 	.word	0x05000033
    8eb0:	0000f54b 	.word	0x0000f54b
    8eb4:	80230300 	.word	0x80230300
    8eb8:	31510c02 	.word	0x31510c02
    8ebc:	4e050000 	.word	0x4e050000
    8ec0:	000000f5 	.word	0x000000f5
    8ec4:	02842303 	.word	0x02842303
    8ec8:	00f30800 	.word	0x00f30800
    8ecc:	02600000 	.word	0x02600000
    8ed0:	b5090000 	.word	0xb5090000
    8ed4:	1f000000 	.word	0x1f000000
    8ed8:	30621100 	.word	0x30621100
    8edc:	01900000 	.word	0x01900000
    8ee0:	02a75905 	.word	0x02a75905
    8ee4:	d20c0000 	.word	0xd20c0000
    8ee8:	05000032 	.word	0x05000032
    8eec:	0002a75a 	.word	0x0002a75a
    8ef0:	00230200 	.word	0x00230200
    8ef4:	0032ea0c 	.word	0x0032ea0c
    8ef8:	255b0500 	.word	0x255b0500
    8efc:	02000000 	.word	0x02000000
    8f00:	a00c0423 	.word	0xa00c0423
    8f04:	05000031 	.word	0x05000031
    8f08:	0002ad5d 	.word	0x0002ad5d
    8f0c:	08230200 	.word	0x08230200
    8f10:	00312c0c 	.word	0x00312c0c
    8f14:	075e0500 	.word	0x075e0500
    8f18:	03000002 	.word	0x03000002
    8f1c:	00018823 	.word	0x00018823
    8f20:	02600410 	.word	0x02600410
    8f24:	bf080000 	.word	0xbf080000
    8f28:	bd000002 	.word	0xbd000002
    8f2c:	09000002 	.word	0x09000002
    8f30:	000000b5 	.word	0x000000b5
    8f34:	0112001f 	.word	0x0112001f
    8f38:	02bd0410 	.word	0x02bd0410
    8f3c:	a60e0000 	.word	0xa60e0000
    8f40:	08000032 	.word	0x08000032
    8f44:	02ee6905 	.word	0x02ee6905
    8f48:	170c0000 	.word	0x170c0000
    8f4c:	05000031 	.word	0x05000031
    8f50:	0002ee6a 	.word	0x0002ee6a
    8f54:	00230200 	.word	0x00230200
    8f58:	0030a90c 	.word	0x0030a90c
    8f5c:	256b0500 	.word	0x256b0500
    8f60:	02000000 	.word	0x02000000
    8f64:	10000423 	.word	0x10000423
    8f68:	00003a04 	.word	0x00003a04
    8f6c:	32c50e00 	.word	0x32c50e00
    8f70:	055c0000 	.word	0x055c0000
    8f74:	000432a9 	.word	0x000432a9
    8f78:	705f0f00 	.word	0x705f0f00
    8f7c:	eeaa0500 	.word	0xeeaa0500
    8f80:	02000002 	.word	0x02000002
    8f84:	5f0f0023 	.word	0x5f0f0023
    8f88:	ab050072 	.word	0xab050072
    8f8c:	00000025 	.word	0x00000025
    8f90:	0f042302 	.word	0x0f042302
    8f94:	0500775f 	.word	0x0500775f
    8f98:	000025ac 	.word	0x000025ac
    8f9c:	08230200 	.word	0x08230200
    8fa0:	00314a0c 	.word	0x00314a0c
    8fa4:	41ad0500 	.word	0x41ad0500
    8fa8:	02000000 	.word	0x02000000
    8fac:	f00c0c23 	.word	0xf00c0c23
    8fb0:	05000031 	.word	0x05000031
    8fb4:	000041ae 	.word	0x000041ae
    8fb8:	0e230200 	.word	0x0e230200
    8fbc:	66625f0f 	.word	0x66625f0f
    8fc0:	c5af0500 	.word	0xc5af0500
    8fc4:	02000002 	.word	0x02000002
    8fc8:	e20c1023 	.word	0xe20c1023
    8fcc:	05000030 	.word	0x05000030
    8fd0:	000025b0 	.word	0x000025b0
    8fd4:	18230200 	.word	0x18230200
    8fd8:	00313a0c 	.word	0x00313a0c
    8fdc:	f3b70500 	.word	0xf3b70500
    8fe0:	02000000 	.word	0x02000000
    8fe4:	c40c1c23 	.word	0xc40c1c23
    8fe8:	05000031 	.word	0x05000031
    8fec:	0005c1b9 	.word	0x0005c1b9
    8ff0:	20230200 	.word	0x20230200
    8ff4:	0032400c 	.word	0x0032400c
    8ff8:	f1bb0500 	.word	0xf1bb0500
    8ffc:	02000005 	.word	0x02000005
    9000:	2e0c2423 	.word	0x2e0c2423
    9004:	05000033 	.word	0x05000033
    9008:	000616bd 	.word	0x000616bd
    900c:	28230200 	.word	0x28230200
    9010:	00340d0c 	.word	0x00340d0c
    9014:	31be0500 	.word	0x31be0500
    9018:	02000006 	.word	0x02000006
    901c:	5f0f2c23 	.word	0x5f0f2c23
    9020:	05006275 	.word	0x05006275
    9024:	0002c5c1 	.word	0x0002c5c1
    9028:	30230200 	.word	0x30230200
    902c:	70755f0f 	.word	0x70755f0f
    9030:	eec20500 	.word	0xeec20500
    9034:	02000002 	.word	0x02000002
    9038:	5f0f3823 	.word	0x5f0f3823
    903c:	05007275 	.word	0x05007275
    9040:	000025c3 	.word	0x000025c3
    9044:	3c230200 	.word	0x3c230200
    9048:	0031110c 	.word	0x0031110c
    904c:	37c60500 	.word	0x37c60500
    9050:	02000006 	.word	0x02000006
    9054:	e50c4023 	.word	0xe50c4023
    9058:	05000033 	.word	0x05000033
    905c:	000647c7 	.word	0x000647c7
    9060:	43230200 	.word	0x43230200
    9064:	626c5f0f 	.word	0x626c5f0f
    9068:	c5ca0500 	.word	0xc5ca0500
    906c:	02000002 	.word	0x02000002
    9070:	600c4423 	.word	0x600c4423
    9074:	05000031 	.word	0x05000031
    9078:	000025cd 	.word	0x000025cd
    907c:	4c230200 	.word	0x4c230200
    9080:	0031710c 	.word	0x0031710c
    9084:	25ce0500 	.word	0x25ce0500
    9088:	02000000 	.word	0x02000000
    908c:	3c0c5023 	.word	0x3c0c5023
    9090:	05000034 	.word	0x05000034
    9094:	000451d1 	.word	0x000451d1
    9098:	54230200 	.word	0x54230200
    909c:	0032340c 	.word	0x0032340c
    90a0:	e8d50500 	.word	0xe8d50500
    90a4:	02000000 	.word	0x02000000
    90a8:	13005823 	.word	0x13005823
    90ac:	00002501 	.word	0x00002501
    90b0:	00045100 	.word	0x00045100
    90b4:	04511400 	.word	0x04511400
    90b8:	f3140000 	.word	0xf3140000
    90bc:	14000000 	.word	0x14000000
    90c0:	000005b4 	.word	0x000005b4
    90c4:	00002514 	.word	0x00002514
    90c8:	04100000 	.word	0x04100000
    90cc:	00000457 	.word	0x00000457
    90d0:	00331111 	.word	0x00331111
    90d4:	05040000 	.word	0x05040000
    90d8:	0005b425 	.word	0x0005b425
    90dc:	333c1500 	.word	0x333c1500
    90e0:	41050000 	.word	0x41050000
    90e4:	00002502 	.word	0x00002502
    90e8:	00230200 	.word	0x00230200
    90ec:	00315915 	.word	0x00315915
    90f0:	02460500 	.word	0x02460500
    90f4:	000006a4 	.word	0x000006a4
    90f8:	15042302 	.word	0x15042302
    90fc:	000031e0 	.word	0x000031e0
    9100:	a4024605 	.word	0xa4024605
    9104:	02000006 	.word	0x02000006
    9108:	b4150823 	.word	0xb4150823
    910c:	05000031 	.word	0x05000031
    9110:	06a40246 	.word	0x06a40246
    9114:	23020000 	.word	0x23020000
    9118:	32e5150c 	.word	0x32e5150c
    911c:	48050000 	.word	0x48050000
    9120:	00002502 	.word	0x00002502
    9124:	10230200 	.word	0x10230200
    9128:	0030b715 	.word	0x0030b715
    912c:	02490500 	.word	0x02490500
    9130:	000008af 	.word	0x000008af
    9134:	15142302 	.word	0x15142302
    9138:	0000338f 	.word	0x0000338f
    913c:	25024b05 	.word	0x25024b05
    9140:	02000000 	.word	0x02000000
    9144:	ef153023 	.word	0xef153023
    9148:	05000032 	.word	0x05000032
    914c:	05e6024c 	.word	0x05e6024c
    9150:	23020000 	.word	0x23020000
    9154:	32611534 	.word	0x32611534
    9158:	4e050000 	.word	0x4e050000
    915c:	00002502 	.word	0x00002502
    9160:	38230200 	.word	0x38230200
    9164:	0032ff15 	.word	0x0032ff15
    9168:	02500500 	.word	0x02500500
    916c:	000008cb 	.word	0x000008cb
    9170:	153c2302 	.word	0x153c2302
    9174:	0000321f 	.word	0x0000321f
    9178:	66025305 	.word	0x66025305
    917c:	02000001 	.word	0x02000001
    9180:	ca154023 	.word	0xca154023
    9184:	05000031 	.word	0x05000031
    9188:	00250254 	.word	0x00250254
    918c:	23020000 	.word	0x23020000
    9190:	34271544 	.word	0x34271544
    9194:	55050000 	.word	0x55050000
    9198:	00016602 	.word	0x00016602
    919c:	48230200 	.word	0x48230200
    91a0:	00327b15 	.word	0x00327b15
    91a4:	02560500 	.word	0x02560500
    91a8:	000008d1 	.word	0x000008d1
    91ac:	154c2302 	.word	0x154c2302
    91b0:	000031e8 	.word	0x000031e8
    91b4:	25025905 	.word	0x25025905
    91b8:	02000000 	.word	0x02000000
    91bc:	69155023 	.word	0x69155023
    91c0:	05000031 	.word	0x05000031
    91c4:	05b4025a 	.word	0x05b4025a
    91c8:	23020000 	.word	0x23020000
    91cc:	32971554 	.word	0x32971554
    91d0:	7c050000 	.word	0x7c050000
    91d4:	00088d02 	.word	0x00088d02
    91d8:	58230200 	.word	0x58230200
    91dc:	00306215 	.word	0x00306215
    91e0:	027f0500 	.word	0x027f0500
    91e4:	000002a7 	.word	0x000002a7
    91e8:	02c82303 	.word	0x02c82303
    91ec:	0031fd15 	.word	0x0031fd15
    91f0:	02800500 	.word	0x02800500
    91f4:	00000260 	.word	0x00000260
    91f8:	02cc2303 	.word	0x02cc2303
    91fc:	0033db15 	.word	0x0033db15
    9200:	02830500 	.word	0x02830500
    9204:	000008e3 	.word	0x000008e3
    9208:	05dc2303 	.word	0x05dc2303
    920c:	00314215 	.word	0x00314215
    9210:	02880500 	.word	0x02880500
    9214:	00000663 	.word	0x00000663
    9218:	05e02303 	.word	0x05e02303
    921c:	00312715 	.word	0x00312715
    9220:	02890500 	.word	0x02890500
    9224:	000008ef 	.word	0x000008ef
    9228:	05ec2303 	.word	0x05ec2303
    922c:	ba041000 	.word	0xba041000
    9230:	03000005 	.word	0x03000005
    9234:	01070801 	.word	0x01070801
    9238:	04100000 	.word	0x04100000
    923c:	00000432 	.word	0x00000432
    9240:	00250113 	.word	0x00250113
    9244:	05e60000 	.word	0x05e60000
    9248:	51140000 	.word	0x51140000
    924c:	14000004 	.word	0x14000004
    9250:	000000f3 	.word	0x000000f3
    9254:	0005e614 	.word	0x0005e614
    9258:	00251400 	.word	0x00251400
    925c:	10000000 	.word	0x10000000
    9260:	0005ec04 	.word	0x0005ec04
    9264:	05ba1600 	.word	0x05ba1600
    9268:	04100000 	.word	0x04100000
    926c:	000005c7 	.word	0x000005c7
    9270:	006f0113 	.word	0x006f0113
    9274:	06160000 	.word	0x06160000
    9278:	51140000 	.word	0x51140000
    927c:	14000004 	.word	0x14000004
    9280:	000000f3 	.word	0x000000f3
    9284:	00006f14 	.word	0x00006f14
    9288:	00251400 	.word	0x00251400
    928c:	10000000 	.word	0x10000000
    9290:	0005f704 	.word	0x0005f704
    9294:	25011300 	.word	0x25011300
    9298:	31000000 	.word	0x31000000
    929c:	14000006 	.word	0x14000006
    92a0:	00000451 	.word	0x00000451
    92a4:	0000f314 	.word	0x0000f314
    92a8:	04100000 	.word	0x04100000
    92ac:	0000061c 	.word	0x0000061c
    92b0:	00003a08 	.word	0x00003a08
    92b4:	00064700 	.word	0x00064700
    92b8:	00b50900 	.word	0x00b50900
    92bc:	00020000 	.word	0x00020000
    92c0:	00003a08 	.word	0x00003a08
    92c4:	00065700 	.word	0x00065700
    92c8:	00b50900 	.word	0x00b50900
    92cc:	00000000 	.word	0x00000000
    92d0:	0032b305 	.word	0x0032b305
    92d4:	010e0500 	.word	0x010e0500
    92d8:	000002f4 	.word	0x000002f4
    92dc:	0033c217 	.word	0x0033c217
    92e0:	13050c00 	.word	0x13050c00
    92e4:	00069e01 	.word	0x00069e01
    92e8:	32d21500 	.word	0x32d21500
    92ec:	14050000 	.word	0x14050000
    92f0:	00069e01 	.word	0x00069e01
    92f4:	00230200 	.word	0x00230200
    92f8:	0031f615 	.word	0x0031f615
    92fc:	01150500 	.word	0x01150500
    9300:	00000025 	.word	0x00000025
    9304:	15042302 	.word	0x15042302
    9308:	000032ad 	.word	0x000032ad
    930c:	a4011605 	.word	0xa4011605
    9310:	02000006 	.word	0x02000006
    9314:	10000823 	.word	0x10000823
    9318:	00066304 	.word	0x00066304
    931c:	57041000 	.word	0x57041000
    9320:	17000006 	.word	0x17000006
    9324:	000030af 	.word	0x000030af
    9328:	012e050e 	.word	0x012e050e
    932c:	000006e5 	.word	0x000006e5
    9330:	00331815 	.word	0x00331815
    9334:	012f0500 	.word	0x012f0500
    9338:	000006e5 	.word	0x000006e5
    933c:	15002302 	.word	0x15002302
    9340:	0000323a 	.word	0x0000323a
    9344:	e5013005 	.word	0xe5013005
    9348:	02000006 	.word	0x02000006
    934c:	62150623 	.word	0x62150623
    9350:	05000033 	.word	0x05000033
    9354:	00480131 	.word	0x00480131
    9358:	23020000 	.word	0x23020000
    935c:	4808000c 	.word	0x4808000c
    9360:	f5000000 	.word	0xf5000000
    9364:	09000006 	.word	0x09000006
    9368:	000000b5 	.word	0x000000b5
    936c:	d0180002 	.word	0xd0180002
    9370:	15025f05 	.word	0x15025f05
    9374:	15000008 	.word	0x15000008
    9378:	000033a6 	.word	0x000033a6
    937c:	2c026005 	.word	0x2c026005
    9380:	02000000 	.word	0x02000000
    9384:	4c150023 	.word	0x4c150023
    9388:	05000033 	.word	0x05000033
    938c:	05b40261 	.word	0x05b40261
    9390:	23020000 	.word	0x23020000
    9394:	32121504 	.word	0x32121504
    9398:	62050000 	.word	0x62050000
    939c:	00081502 	.word	0x00081502
    93a0:	08230200 	.word	0x08230200
    93a4:	0033fe15 	.word	0x0033fe15
    93a8:	02630500 	.word	0x02630500
    93ac:	0000017c 	.word	0x0000017c
    93b0:	15242302 	.word	0x15242302
    93b4:	0000326c 	.word	0x0000326c
    93b8:	25026405 	.word	0x25026405
    93bc:	02000000 	.word	0x02000000
    93c0:	cd154823 	.word	0xcd154823
    93c4:	05000032 	.word	0x05000032
    93c8:	00560265 	.word	0x00560265
    93cc:	23020000 	.word	0x23020000
    93d0:	34141550 	.word	0x34141550
    93d4:	66050000 	.word	0x66050000
    93d8:	0006aa02 	.word	0x0006aa02
    93dc:	58230200 	.word	0x58230200
    93e0:	0032d815 	.word	0x0032d815
    93e4:	02670500 	.word	0x02670500
    93e8:	000000dd 	.word	0x000000dd
    93ec:	15682302 	.word	0x15682302
    93f0:	00003419 	.word	0x00003419
    93f4:	dd026805 	.word	0xdd026805
    93f8:	02000000 	.word	0x02000000
    93fc:	fa157023 	.word	0xfa157023
    9400:	05000030 	.word	0x05000030
    9404:	00dd0269 	.word	0x00dd0269
    9408:	23020000 	.word	0x23020000
    940c:	33d11578 	.word	0x33d11578
    9410:	6a050000 	.word	0x6a050000
    9414:	00082502 	.word	0x00082502
    9418:	80230300 	.word	0x80230300
    941c:	32061501 	.word	0x32061501
    9420:	6b050000 	.word	0x6b050000
    9424:	00083502 	.word	0x00083502
    9428:	88230300 	.word	0x88230300
    942c:	336f1501 	.word	0x336f1501
    9430:	6c050000 	.word	0x6c050000
    9434:	00002502 	.word	0x00002502
    9438:	a0230300 	.word	0xa0230300
    943c:	318a1501 	.word	0x318a1501
    9440:	6d050000 	.word	0x6d050000
    9444:	0000dd02 	.word	0x0000dd02
    9448:	a4230300 	.word	0xa4230300
    944c:	30eb1501 	.word	0x30eb1501
    9450:	6e050000 	.word	0x6e050000
    9454:	0000dd02 	.word	0x0000dd02
    9458:	ac230300 	.word	0xac230300
    945c:	31791501 	.word	0x31791501
    9460:	6f050000 	.word	0x6f050000
    9464:	0000dd02 	.word	0x0000dd02
    9468:	b4230300 	.word	0xb4230300
    946c:	30c21501 	.word	0x30c21501
    9470:	70050000 	.word	0x70050000
    9474:	0000dd02 	.word	0x0000dd02
    9478:	bc230300 	.word	0xbc230300
    947c:	30d11501 	.word	0x30d11501
    9480:	71050000 	.word	0x71050000
    9484:	0000dd02 	.word	0x0000dd02
    9488:	c4230300 	.word	0xc4230300
    948c:	ba080001 	.word	0xba080001
    9490:	25000005 	.word	0x25000005
    9494:	09000008 	.word	0x09000008
    9498:	000000b5 	.word	0x000000b5
    949c:	ba080019 	.word	0xba080019
    94a0:	35000005 	.word	0x35000005
    94a4:	09000008 	.word	0x09000008
    94a8:	000000b5 	.word	0x000000b5
    94ac:	ba080007 	.word	0xba080007
    94b0:	45000005 	.word	0x45000005
    94b4:	09000008 	.word	0x09000008
    94b8:	000000b5 	.word	0x000000b5
    94bc:	f0180017 	.word	0xf0180017
    94c0:	6d027705 	.word	0x6d027705
    94c4:	15000008 	.word	0x15000008
    94c8:	00003251 	.word	0x00003251
    94cc:	6d027905 	.word	0x6d027905
    94d0:	02000008 	.word	0x02000008
    94d4:	c8150023 	.word	0xc8150023
    94d8:	05000033 	.word	0x05000033
    94dc:	087d027a 	.word	0x087d027a
    94e0:	23020000 	.word	0x23020000
    94e4:	ee080078 	.word	0xee080078
    94e8:	7d000002 	.word	0x7d000002
    94ec:	09000008 	.word	0x09000008
    94f0:	000000b5 	.word	0x000000b5
    94f4:	2c08001d 	.word	0x2c08001d
    94f8:	8d000000 	.word	0x8d000000
    94fc:	09000008 	.word	0x09000008
    9500:	000000b5 	.word	0x000000b5
    9504:	f019001d 	.word	0xf019001d
    9508:	af025d05 	.word	0xaf025d05
    950c:	1a000008 	.word	0x1a000008
    9510:	00003311 	.word	0x00003311
    9514:	f5027205 	.word	0xf5027205
    9518:	1a000006 	.word	0x1a000006
    951c:	000033eb 	.word	0x000033eb
    9520:	45027b05 	.word	0x45027b05
    9524:	00000008 	.word	0x00000008
    9528:	0005ba08 	.word	0x0005ba08
    952c:	0008bf00 	.word	0x0008bf00
    9530:	00b50900 	.word	0x00b50900
    9534:	00180000 	.word	0x00180000
    9538:	08cb011b 	.word	0x08cb011b
    953c:	51140000 	.word	0x51140000
    9540:	00000004 	.word	0x00000004
    9544:	08bf0410 	.word	0x08bf0410
    9548:	04100000 	.word	0x04100000
    954c:	00000166 	.word	0x00000166
    9550:	08e3011b 	.word	0x08e3011b
    9554:	25140000 	.word	0x25140000
    9558:	00000000 	.word	0x00000000
    955c:	08e90410 	.word	0x08e90410
    9560:	04100000 	.word	0x04100000
    9564:	000008d7 	.word	0x000008d7
    9568:	00065708 	.word	0x00065708
    956c:	0008ff00 	.word	0x0008ff00
    9570:	00b50900 	.word	0x00b50900
    9574:	00020000 	.word	0x00020000
    9578:	00304f1c 	.word	0x00304f1c
    957c:	06060100 	.word	0x06060100
    9580:	0000091e 	.word	0x0000091e
    9584:	00305e1d 	.word	0x00305e1d
    9588:	431d0000 	.word	0x431d0000
    958c:	01000030 	.word	0x01000030
    9590:	00303a1d 	.word	0x00303a1d
    9594:	1e000200 	.word	0x1e000200
    9598:	00367201 	.word	0x00367201
    959c:	01170100 	.word	0x01170100
    95a0:	00000025 	.word	0x00000025
	...
    95ac:	00002edc 	.word	0x00002edc
    95b0:	0000098b 	.word	0x0000098b
    95b4:	00366d1f 	.word	0x00366d1f
    95b8:	25110100 	.word	0x25110100
    95bc:	fb000000 	.word	0xfb000000
    95c0:	2000002e 	.word	0x2000002e
    95c4:	01006e66 	.word	0x01006e66
    95c8:	0002bf11 	.word	0x0002bf11
    95cc:	002f1900 	.word	0x002f1900
    95d0:	72612000 	.word	0x72612000
    95d4:	11010067 	.word	0x11010067
    95d8:	000000f3 	.word	0x000000f3
    95dc:	00002f37 	.word	0x00002f37
    95e0:	01006420 	.word	0x01006420
    95e4:	0000f311 	.word	0x0000f311
    95e8:	002f5500 	.word	0x002f5500
    95ec:	31352100 	.word	0x31352100
    95f0:	18010000 	.word	0x18010000
    95f4:	0000098b 	.word	0x0000098b
    95f8:	01007022 	.word	0x01007022
    95fc:	0002a719 	.word	0x0002a719
    9600:	005c0100 	.word	0x005c0100
    9604:	02070410 	.word	0x02070410
    9608:	7c230000 	.word	0x7c230000
    960c:	05000033 	.word	0x05000033
    9610:	099f0328 	.word	0x099f0328
    9614:	01010000 	.word	0x01010000
    9618:	00045116 	.word	0x00045116
    961c:	09ae0000 	.word	0x09ae0000
    9620:	00020000 	.word	0x00020000
    9624:	0000202b 	.word	0x0000202b
    9628:	00000104 	.word	0x00000104
    962c:	97010000 	.word	0x97010000
    9630:	b7000036 	.word	0xb7000036
    9634:	0000002f 	.word	0x0000002f
    9638:	00000000 	.word	0x00000000
    963c:	1c000000 	.word	0x1c000000
    9640:	02000020 	.word	0x02000020
    9644:	302d0704 	.word	0x302d0704
    9648:	01020000 	.word	0x01020000
    964c:	00010006 	.word	0x00010006
    9650:	08010200 	.word	0x08010200
    9654:	000000fe 	.word	0x000000fe
    9658:	3a050202 	.word	0x3a050202
    965c:	02000000 	.word	0x02000000
    9660:	017a0702 	.word	0x017a0702
    9664:	04030000 	.word	0x04030000
    9668:	746e6905 	.word	0x746e6905
    966c:	05080200 	.word	0x05080200
    9670:	00002fa9 	.word	0x00002fa9
    9674:	23070802 	.word	0x23070802
    9678:	04000030 	.word	0x04000030
    967c:	00003285 	.word	0x00003285
    9680:	00480702 	.word	0x00480702
    9684:	04020000 	.word	0x04020000
    9688:	002fae05 	.word	0x002fae05
    968c:	33340400 	.word	0x33340400
    9690:	2c030000 	.word	0x2c030000
    9694:	00000068 	.word	0x00000068
    9698:	00322d05 	.word	0x00322d05
    969c:	01630400 	.word	0x01630400
    96a0:	00000025 	.word	0x00000025
    96a4:	47030406 	.word	0x47030406
    96a8:	000000a5 	.word	0x000000a5
    96ac:	00322707 	.word	0x00322707
    96b0:	7a480300 	.word	0x7a480300
    96b4:	07000000 	.word	0x07000000
    96b8:	000031d9 	.word	0x000031d9
    96bc:	00a54903 	.word	0x00a54903
    96c0:	08000000 	.word	0x08000000
    96c4:	00000033 	.word	0x00000033
    96c8:	000000b5 	.word	0x000000b5
    96cc:	0000b509 	.word	0x0000b509
    96d0:	0a000300 	.word	0x0a000300
    96d4:	080b0704 	.word	0x080b0704
    96d8:	00dd4403 	.word	0x00dd4403
    96dc:	1e0c0000 	.word	0x1e0c0000
    96e0:	03000033 	.word	0x03000033
    96e4:	00004845 	.word	0x00004845
    96e8:	00230200 	.word	0x00230200
    96ec:	0033260c 	.word	0x0033260c
    96f0:	864a0300 	.word	0x864a0300
    96f4:	02000000 	.word	0x02000000
    96f8:	04000423 	.word	0x04000423
    96fc:	000032ba 	.word	0x000032ba
    9700:	00b84b03 	.word	0x00b84b03
    9704:	ab040000 	.word	0xab040000
    9708:	03000031 	.word	0x03000031
    970c:	00005d4f 	.word	0x00005d4f
    9710:	04040d00 	.word	0x04040d00
    9714:	00003367 	.word	0x00003367
    9718:	01001505 	.word	0x01001505
    971c:	04020000 	.word	0x04020000
    9720:	00302807 	.word	0x00302807
    9724:	31bc0e00 	.word	0x31bc0e00
    9728:	05180000 	.word	0x05180000
    972c:	0001662d 	.word	0x0001662d
    9730:	32d20c00 	.word	0x32d20c00
    9734:	2e050000 	.word	0x2e050000
    9738:	00000166 	.word	0x00000166
    973c:	0f002302 	.word	0x0f002302
    9740:	05006b5f 	.word	0x05006b5f
    9744:	0000482f 	.word	0x0000482f
    9748:	04230200 	.word	0x04230200
    974c:	0033090c 	.word	0x0033090c
    9750:	482f0500 	.word	0x482f0500
    9754:	02000000 	.word	0x02000000
    9758:	a50c0823 	.word	0xa50c0823
    975c:	05000031 	.word	0x05000031
    9760:	0000482f 	.word	0x0000482f
    9764:	0c230200 	.word	0x0c230200
    9768:	0033b30c 	.word	0x0033b30c
    976c:	482f0500 	.word	0x482f0500
    9770:	02000000 	.word	0x02000000
    9774:	5f0f1023 	.word	0x5f0f1023
    9778:	30050078 	.word	0x30050078
    977c:	0000016c 	.word	0x0000016c
    9780:	00142302 	.word	0x00142302
    9784:	01070410 	.word	0x01070410
    9788:	f5080000 	.word	0xf5080000
    978c:	7c000000 	.word	0x7c000000
    9790:	09000001 	.word	0x09000001
    9794:	000000b5 	.word	0x000000b5
    9798:	d40e0000 	.word	0xd40e0000
    979c:	24000031 	.word	0x24000031
    97a0:	02073505 	.word	0x02073505
    97a4:	080c0000 	.word	0x080c0000
    97a8:	05000031 	.word	0x05000031
    97ac:	00004836 	.word	0x00004836
    97b0:	00230200 	.word	0x00230200
    97b4:	0033430c 	.word	0x0033430c
    97b8:	48370500 	.word	0x48370500
    97bc:	02000000 	.word	0x02000000
    97c0:	1d0c0423 	.word	0x1d0c0423
    97c4:	05000031 	.word	0x05000031
    97c8:	00004838 	.word	0x00004838
    97cc:	08230200 	.word	0x08230200
    97d0:	00342c0c 	.word	0x00342c0c
    97d4:	48390500 	.word	0x48390500
    97d8:	02000000 	.word	0x02000000
    97dc:	580c0c23 	.word	0x580c0c23
    97e0:	05000032 	.word	0x05000032
    97e4:	0000483a 	.word	0x0000483a
    97e8:	10230200 	.word	0x10230200
    97ec:	0032470c 	.word	0x0032470c
    97f0:	483b0500 	.word	0x483b0500
    97f4:	02000000 	.word	0x02000000
    97f8:	b80c1423 	.word	0xb80c1423
    97fc:	05000033 	.word	0x05000033
    9800:	0000483c 	.word	0x0000483c
    9804:	18230200 	.word	0x18230200
    9808:	00329c0c 	.word	0x00329c0c
    980c:	483d0500 	.word	0x483d0500
    9810:	02000000 	.word	0x02000000
    9814:	f30c1c23 	.word	0xf30c1c23
    9818:	05000033 	.word	0x05000033
    981c:	0000483e 	.word	0x0000483e
    9820:	20230200 	.word	0x20230200
    9824:	312c1100 	.word	0x312c1100
    9828:	01080000 	.word	0x01080000
    982c:	02504705 	.word	0x02504705
    9830:	980c0000 	.word	0x980c0000
    9834:	05000031 	.word	0x05000031
    9838:	00025048 	.word	0x00025048
    983c:	00230200 	.word	0x00230200
    9840:	00306a0c 	.word	0x00306a0c
    9844:	50490500 	.word	0x50490500
    9848:	03000002 	.word	0x03000002
    984c:	0c018023 	.word	0x0c018023
    9850:	00003359 	.word	0x00003359
    9854:	00f54b05 	.word	0x00f54b05
    9858:	23030000 	.word	0x23030000
    985c:	510c0280 	.word	0x510c0280
    9860:	05000031 	.word	0x05000031
    9864:	0000f54e 	.word	0x0000f54e
    9868:	84230300 	.word	0x84230300
    986c:	f3080002 	.word	0xf3080002
    9870:	60000000 	.word	0x60000000
    9874:	09000002 	.word	0x09000002
    9878:	000000b5 	.word	0x000000b5
    987c:	6211001f 	.word	0x6211001f
    9880:	90000030 	.word	0x90000030
    9884:	a7590501 	.word	0xa7590501
    9888:	0c000002 	.word	0x0c000002
    988c:	000032d2 	.word	0x000032d2
    9890:	02a75a05 	.word	0x02a75a05
    9894:	23020000 	.word	0x23020000
    9898:	32ea0c00 	.word	0x32ea0c00
    989c:	5b050000 	.word	0x5b050000
    98a0:	00000048 	.word	0x00000048
    98a4:	0c042302 	.word	0x0c042302
    98a8:	000031a0 	.word	0x000031a0
    98ac:	02ad5d05 	.word	0x02ad5d05
    98b0:	23020000 	.word	0x23020000
    98b4:	312c0c08 	.word	0x312c0c08
    98b8:	5e050000 	.word	0x5e050000
    98bc:	00000207 	.word	0x00000207
    98c0:	01882303 	.word	0x01882303
    98c4:	60041000 	.word	0x60041000
    98c8:	08000002 	.word	0x08000002
    98cc:	000002bf 	.word	0x000002bf
    98d0:	000002bd 	.word	0x000002bd
    98d4:	0000b509 	.word	0x0000b509
    98d8:	12001f00 	.word	0x12001f00
    98dc:	bd041001 	.word	0xbd041001
    98e0:	0e000002 	.word	0x0e000002
    98e4:	000032a6 	.word	0x000032a6
    98e8:	ee690508 	.word	0xee690508
    98ec:	0c000002 	.word	0x0c000002
    98f0:	00003117 	.word	0x00003117
    98f4:	02ee6a05 	.word	0x02ee6a05
    98f8:	23020000 	.word	0x23020000
    98fc:	30a90c00 	.word	0x30a90c00
    9900:	6b050000 	.word	0x6b050000
    9904:	00000048 	.word	0x00000048
    9908:	00042302 	.word	0x00042302
    990c:	00330410 	.word	0x00330410
    9910:	c50e0000 	.word	0xc50e0000
    9914:	5c000032 	.word	0x5c000032
    9918:	0432a905 	.word	0x0432a905
    991c:	5f0f0000 	.word	0x5f0f0000
    9920:	aa050070 	.word	0xaa050070
    9924:	000002ee 	.word	0x000002ee
    9928:	0f002302 	.word	0x0f002302
    992c:	0500725f 	.word	0x0500725f
    9930:	000048ab 	.word	0x000048ab
    9934:	04230200 	.word	0x04230200
    9938:	00775f0f 	.word	0x00775f0f
    993c:	0048ac05 	.word	0x0048ac05
    9940:	23020000 	.word	0x23020000
    9944:	314a0c08 	.word	0x314a0c08
    9948:	ad050000 	.word	0xad050000
    994c:	0000003a 	.word	0x0000003a
    9950:	0c0c2302 	.word	0x0c0c2302
    9954:	000031f0 	.word	0x000031f0
    9958:	003aae05 	.word	0x003aae05
    995c:	23020000 	.word	0x23020000
    9960:	625f0f0e 	.word	0x625f0f0e
    9964:	af050066 	.word	0xaf050066
    9968:	000002c5 	.word	0x000002c5
    996c:	0c102302 	.word	0x0c102302
    9970:	000030e2 	.word	0x000030e2
    9974:	0048b005 	.word	0x0048b005
    9978:	23020000 	.word	0x23020000
    997c:	313a0c18 	.word	0x313a0c18
    9980:	b7050000 	.word	0xb7050000
    9984:	000000f3 	.word	0x000000f3
    9988:	0c1c2302 	.word	0x0c1c2302
    998c:	000031c4 	.word	0x000031c4
    9990:	05c1b905 	.word	0x05c1b905
    9994:	23020000 	.word	0x23020000
    9998:	32400c20 	.word	0x32400c20
    999c:	bb050000 	.word	0xbb050000
    99a0:	000005f1 	.word	0x000005f1
    99a4:	0c242302 	.word	0x0c242302
    99a8:	0000332e 	.word	0x0000332e
    99ac:	0616bd05 	.word	0x0616bd05
    99b0:	23020000 	.word	0x23020000
    99b4:	340d0c28 	.word	0x340d0c28
    99b8:	be050000 	.word	0xbe050000
    99bc:	00000631 	.word	0x00000631
    99c0:	0f2c2302 	.word	0x0f2c2302
    99c4:	0062755f 	.word	0x0062755f
    99c8:	02c5c105 	.word	0x02c5c105
    99cc:	23020000 	.word	0x23020000
    99d0:	755f0f30 	.word	0x755f0f30
    99d4:	c2050070 	.word	0xc2050070
    99d8:	000002ee 	.word	0x000002ee
    99dc:	0f382302 	.word	0x0f382302
    99e0:	0072755f 	.word	0x0072755f
    99e4:	0048c305 	.word	0x0048c305
    99e8:	23020000 	.word	0x23020000
    99ec:	31110c3c 	.word	0x31110c3c
    99f0:	c6050000 	.word	0xc6050000
    99f4:	00000637 	.word	0x00000637
    99f8:	0c402302 	.word	0x0c402302
    99fc:	000033e5 	.word	0x000033e5
    9a00:	0647c705 	.word	0x0647c705
    9a04:	23020000 	.word	0x23020000
    9a08:	6c5f0f43 	.word	0x6c5f0f43
    9a0c:	ca050062 	.word	0xca050062
    9a10:	000002c5 	.word	0x000002c5
    9a14:	0c442302 	.word	0x0c442302
    9a18:	00003160 	.word	0x00003160
    9a1c:	0048cd05 	.word	0x0048cd05
    9a20:	23020000 	.word	0x23020000
    9a24:	31710c4c 	.word	0x31710c4c
    9a28:	ce050000 	.word	0xce050000
    9a2c:	00000048 	.word	0x00000048
    9a30:	0c502302 	.word	0x0c502302
    9a34:	0000343c 	.word	0x0000343c
    9a38:	0451d105 	.word	0x0451d105
    9a3c:	23020000 	.word	0x23020000
    9a40:	32340c54 	.word	0x32340c54
    9a44:	d5050000 	.word	0xd5050000
    9a48:	000000e8 	.word	0x000000e8
    9a4c:	00582302 	.word	0x00582302
    9a50:	00480113 	.word	0x00480113
    9a54:	04510000 	.word	0x04510000
    9a58:	51140000 	.word	0x51140000
    9a5c:	14000004 	.word	0x14000004
    9a60:	000000f3 	.word	0x000000f3
    9a64:	0005b414 	.word	0x0005b414
    9a68:	00481400 	.word	0x00481400
    9a6c:	10000000 	.word	0x10000000
    9a70:	00045704 	.word	0x00045704
    9a74:	33111100 	.word	0x33111100
    9a78:	04000000 	.word	0x04000000
    9a7c:	05b42505 	.word	0x05b42505
    9a80:	3c150000 	.word	0x3c150000
    9a84:	05000033 	.word	0x05000033
    9a88:	00480241 	.word	0x00480241
    9a8c:	23020000 	.word	0x23020000
    9a90:	31591500 	.word	0x31591500
    9a94:	46050000 	.word	0x46050000
    9a98:	0006a402 	.word	0x0006a402
    9a9c:	04230200 	.word	0x04230200
    9aa0:	0031e015 	.word	0x0031e015
    9aa4:	02460500 	.word	0x02460500
    9aa8:	000006a4 	.word	0x000006a4
    9aac:	15082302 	.word	0x15082302
    9ab0:	000031b4 	.word	0x000031b4
    9ab4:	a4024605 	.word	0xa4024605
    9ab8:	02000006 	.word	0x02000006
    9abc:	e5150c23 	.word	0xe5150c23
    9ac0:	05000032 	.word	0x05000032
    9ac4:	00480248 	.word	0x00480248
    9ac8:	23020000 	.word	0x23020000
    9acc:	30b71510 	.word	0x30b71510
    9ad0:	49050000 	.word	0x49050000
    9ad4:	0008af02 	.word	0x0008af02
    9ad8:	14230200 	.word	0x14230200
    9adc:	00338f15 	.word	0x00338f15
    9ae0:	024b0500 	.word	0x024b0500
    9ae4:	00000048 	.word	0x00000048
    9ae8:	15302302 	.word	0x15302302
    9aec:	000032ef 	.word	0x000032ef
    9af0:	e6024c05 	.word	0xe6024c05
    9af4:	02000005 	.word	0x02000005
    9af8:	61153423 	.word	0x61153423
    9afc:	05000032 	.word	0x05000032
    9b00:	0048024e 	.word	0x0048024e
    9b04:	23020000 	.word	0x23020000
    9b08:	32ff1538 	.word	0x32ff1538
    9b0c:	50050000 	.word	0x50050000
    9b10:	0008cb02 	.word	0x0008cb02
    9b14:	3c230200 	.word	0x3c230200
    9b18:	00321f15 	.word	0x00321f15
    9b1c:	02530500 	.word	0x02530500
    9b20:	00000166 	.word	0x00000166
    9b24:	15402302 	.word	0x15402302
    9b28:	000031ca 	.word	0x000031ca
    9b2c:	48025405 	.word	0x48025405
    9b30:	02000000 	.word	0x02000000
    9b34:	27154423 	.word	0x27154423
    9b38:	05000034 	.word	0x05000034
    9b3c:	01660255 	.word	0x01660255
    9b40:	23020000 	.word	0x23020000
    9b44:	327b1548 	.word	0x327b1548
    9b48:	56050000 	.word	0x56050000
    9b4c:	0008d102 	.word	0x0008d102
    9b50:	4c230200 	.word	0x4c230200
    9b54:	0031e815 	.word	0x0031e815
    9b58:	02590500 	.word	0x02590500
    9b5c:	00000048 	.word	0x00000048
    9b60:	15502302 	.word	0x15502302
    9b64:	00003169 	.word	0x00003169
    9b68:	b4025a05 	.word	0xb4025a05
    9b6c:	02000005 	.word	0x02000005
    9b70:	97155423 	.word	0x97155423
    9b74:	05000032 	.word	0x05000032
    9b78:	088d027c 	.word	0x088d027c
    9b7c:	23020000 	.word	0x23020000
    9b80:	30621558 	.word	0x30621558
    9b84:	7f050000 	.word	0x7f050000
    9b88:	0002a702 	.word	0x0002a702
    9b8c:	c8230300 	.word	0xc8230300
    9b90:	31fd1502 	.word	0x31fd1502
    9b94:	80050000 	.word	0x80050000
    9b98:	00026002 	.word	0x00026002
    9b9c:	cc230300 	.word	0xcc230300
    9ba0:	33db1502 	.word	0x33db1502
    9ba4:	83050000 	.word	0x83050000
    9ba8:	0008e302 	.word	0x0008e302
    9bac:	dc230300 	.word	0xdc230300
    9bb0:	31421505 	.word	0x31421505
    9bb4:	88050000 	.word	0x88050000
    9bb8:	00066302 	.word	0x00066302
    9bbc:	e0230300 	.word	0xe0230300
    9bc0:	31271505 	.word	0x31271505
    9bc4:	89050000 	.word	0x89050000
    9bc8:	0008ef02 	.word	0x0008ef02
    9bcc:	ec230300 	.word	0xec230300
    9bd0:	04100005 	.word	0x04100005
    9bd4:	000005ba 	.word	0x000005ba
    9bd8:	07080102 	.word	0x07080102
    9bdc:	10000001 	.word	0x10000001
    9be0:	00043204 	.word	0x00043204
    9be4:	48011300 	.word	0x48011300
    9be8:	e6000000 	.word	0xe6000000
    9bec:	14000005 	.word	0x14000005
    9bf0:	00000451 	.word	0x00000451
    9bf4:	0000f314 	.word	0x0000f314
    9bf8:	05e61400 	.word	0x05e61400
    9bfc:	48140000 	.word	0x48140000
    9c00:	00000000 	.word	0x00000000
    9c04:	05ec0410 	.word	0x05ec0410
    9c08:	ba160000 	.word	0xba160000
    9c0c:	10000005 	.word	0x10000005
    9c10:	0005c704 	.word	0x0005c704
    9c14:	6f011300 	.word	0x6f011300
    9c18:	16000000 	.word	0x16000000
    9c1c:	14000006 	.word	0x14000006
    9c20:	00000451 	.word	0x00000451
    9c24:	0000f314 	.word	0x0000f314
    9c28:	006f1400 	.word	0x006f1400
    9c2c:	48140000 	.word	0x48140000
    9c30:	00000000 	.word	0x00000000
    9c34:	05f70410 	.word	0x05f70410
    9c38:	01130000 	.word	0x01130000
    9c3c:	00000048 	.word	0x00000048
    9c40:	00000631 	.word	0x00000631
    9c44:	00045114 	.word	0x00045114
    9c48:	00f31400 	.word	0x00f31400
    9c4c:	10000000 	.word	0x10000000
    9c50:	00061c04 	.word	0x00061c04
    9c54:	00330800 	.word	0x00330800
    9c58:	06470000 	.word	0x06470000
    9c5c:	b5090000 	.word	0xb5090000
    9c60:	02000000 	.word	0x02000000
    9c64:	00330800 	.word	0x00330800
    9c68:	06570000 	.word	0x06570000
    9c6c:	b5090000 	.word	0xb5090000
    9c70:	00000000 	.word	0x00000000
    9c74:	32b30500 	.word	0x32b30500
    9c78:	0e050000 	.word	0x0e050000
    9c7c:	0002f401 	.word	0x0002f401
    9c80:	33c21700 	.word	0x33c21700
    9c84:	050c0000 	.word	0x050c0000
    9c88:	069e0113 	.word	0x069e0113
    9c8c:	d2150000 	.word	0xd2150000
    9c90:	05000032 	.word	0x05000032
    9c94:	069e0114 	.word	0x069e0114
    9c98:	23020000 	.word	0x23020000
    9c9c:	31f61500 	.word	0x31f61500
    9ca0:	15050000 	.word	0x15050000
    9ca4:	00004801 	.word	0x00004801
    9ca8:	04230200 	.word	0x04230200
    9cac:	0032ad15 	.word	0x0032ad15
    9cb0:	01160500 	.word	0x01160500
    9cb4:	000006a4 	.word	0x000006a4
    9cb8:	00082302 	.word	0x00082302
    9cbc:	06630410 	.word	0x06630410
    9cc0:	04100000 	.word	0x04100000
    9cc4:	00000657 	.word	0x00000657
    9cc8:	0030af17 	.word	0x0030af17
    9ccc:	2e050e00 	.word	0x2e050e00
    9cd0:	0006e501 	.word	0x0006e501
    9cd4:	33181500 	.word	0x33181500
    9cd8:	2f050000 	.word	0x2f050000
    9cdc:	0006e501 	.word	0x0006e501
    9ce0:	00230200 	.word	0x00230200
    9ce4:	00323a15 	.word	0x00323a15
    9ce8:	01300500 	.word	0x01300500
    9cec:	000006e5 	.word	0x000006e5
    9cf0:	15062302 	.word	0x15062302
    9cf4:	00003362 	.word	0x00003362
    9cf8:	41013105 	.word	0x41013105
    9cfc:	02000000 	.word	0x02000000
    9d00:	08000c23 	.word	0x08000c23
    9d04:	00000041 	.word	0x00000041
    9d08:	000006f5 	.word	0x000006f5
    9d0c:	0000b509 	.word	0x0000b509
    9d10:	18000200 	.word	0x18000200
    9d14:	025f05d0 	.word	0x025f05d0
    9d18:	00000815 	.word	0x00000815
    9d1c:	0033a615 	.word	0x0033a615
    9d20:	02600500 	.word	0x02600500
    9d24:	00000025 	.word	0x00000025
    9d28:	15002302 	.word	0x15002302
    9d2c:	0000334c 	.word	0x0000334c
    9d30:	b4026105 	.word	0xb4026105
    9d34:	02000005 	.word	0x02000005
    9d38:	12150423 	.word	0x12150423
    9d3c:	05000032 	.word	0x05000032
    9d40:	08150262 	.word	0x08150262
    9d44:	23020000 	.word	0x23020000
    9d48:	33fe1508 	.word	0x33fe1508
    9d4c:	63050000 	.word	0x63050000
    9d50:	00017c02 	.word	0x00017c02
    9d54:	24230200 	.word	0x24230200
    9d58:	00326c15 	.word	0x00326c15
    9d5c:	02640500 	.word	0x02640500
    9d60:	00000048 	.word	0x00000048
    9d64:	15482302 	.word	0x15482302
    9d68:	000032cd 	.word	0x000032cd
    9d6c:	56026505 	.word	0x56026505
    9d70:	02000000 	.word	0x02000000
    9d74:	14155023 	.word	0x14155023
    9d78:	05000034 	.word	0x05000034
    9d7c:	06aa0266 	.word	0x06aa0266
    9d80:	23020000 	.word	0x23020000
    9d84:	32d81558 	.word	0x32d81558
    9d88:	67050000 	.word	0x67050000
    9d8c:	0000dd02 	.word	0x0000dd02
    9d90:	68230200 	.word	0x68230200
    9d94:	00341915 	.word	0x00341915
    9d98:	02680500 	.word	0x02680500
    9d9c:	000000dd 	.word	0x000000dd
    9da0:	15702302 	.word	0x15702302
    9da4:	000030fa 	.word	0x000030fa
    9da8:	dd026905 	.word	0xdd026905
    9dac:	02000000 	.word	0x02000000
    9db0:	d1157823 	.word	0xd1157823
    9db4:	05000033 	.word	0x05000033
    9db8:	0825026a 	.word	0x0825026a
    9dbc:	23030000 	.word	0x23030000
    9dc0:	06150180 	.word	0x06150180
    9dc4:	05000032 	.word	0x05000032
    9dc8:	0835026b 	.word	0x0835026b
    9dcc:	23030000 	.word	0x23030000
    9dd0:	6f150188 	.word	0x6f150188
    9dd4:	05000033 	.word	0x05000033
    9dd8:	0048026c 	.word	0x0048026c
    9ddc:	23030000 	.word	0x23030000
    9de0:	8a1501a0 	.word	0x8a1501a0
    9de4:	05000031 	.word	0x05000031
    9de8:	00dd026d 	.word	0x00dd026d
    9dec:	23030000 	.word	0x23030000
    9df0:	eb1501a4 	.word	0xeb1501a4
    9df4:	05000030 	.word	0x05000030
    9df8:	00dd026e 	.word	0x00dd026e
    9dfc:	23030000 	.word	0x23030000
    9e00:	791501ac 	.word	0x791501ac
    9e04:	05000031 	.word	0x05000031
    9e08:	00dd026f 	.word	0x00dd026f
    9e0c:	23030000 	.word	0x23030000
    9e10:	c21501b4 	.word	0xc21501b4
    9e14:	05000030 	.word	0x05000030
    9e18:	00dd0270 	.word	0x00dd0270
    9e1c:	23030000 	.word	0x23030000
    9e20:	d11501bc 	.word	0xd11501bc
    9e24:	05000030 	.word	0x05000030
    9e28:	00dd0271 	.word	0x00dd0271
    9e2c:	23030000 	.word	0x23030000
    9e30:	080001c4 	.word	0x080001c4
    9e34:	000005ba 	.word	0x000005ba
    9e38:	00000825 	.word	0x00000825
    9e3c:	0000b509 	.word	0x0000b509
    9e40:	08001900 	.word	0x08001900
    9e44:	000005ba 	.word	0x000005ba
    9e48:	00000835 	.word	0x00000835
    9e4c:	0000b509 	.word	0x0000b509
    9e50:	08000700 	.word	0x08000700
    9e54:	000005ba 	.word	0x000005ba
    9e58:	00000845 	.word	0x00000845
    9e5c:	0000b509 	.word	0x0000b509
    9e60:	18001700 	.word	0x18001700
    9e64:	027705f0 	.word	0x027705f0
    9e68:	0000086d 	.word	0x0000086d
    9e6c:	00325115 	.word	0x00325115
    9e70:	02790500 	.word	0x02790500
    9e74:	0000086d 	.word	0x0000086d
    9e78:	15002302 	.word	0x15002302
    9e7c:	000033c8 	.word	0x000033c8
    9e80:	7d027a05 	.word	0x7d027a05
    9e84:	02000008 	.word	0x02000008
    9e88:	08007823 	.word	0x08007823
    9e8c:	000002ee 	.word	0x000002ee
    9e90:	0000087d 	.word	0x0000087d
    9e94:	0000b509 	.word	0x0000b509
    9e98:	08001d00 	.word	0x08001d00
    9e9c:	00000025 	.word	0x00000025
    9ea0:	0000088d 	.word	0x0000088d
    9ea4:	0000b509 	.word	0x0000b509
    9ea8:	19001d00 	.word	0x19001d00
    9eac:	025d05f0 	.word	0x025d05f0
    9eb0:	000008af 	.word	0x000008af
    9eb4:	0033111a 	.word	0x0033111a
    9eb8:	02720500 	.word	0x02720500
    9ebc:	000006f5 	.word	0x000006f5
    9ec0:	0033eb1a 	.word	0x0033eb1a
    9ec4:	027b0500 	.word	0x027b0500
    9ec8:	00000845 	.word	0x00000845
    9ecc:	05ba0800 	.word	0x05ba0800
    9ed0:	08bf0000 	.word	0x08bf0000
    9ed4:	b5090000 	.word	0xb5090000
    9ed8:	18000000 	.word	0x18000000
    9edc:	cb011b00 	.word	0xcb011b00
    9ee0:	14000008 	.word	0x14000008
    9ee4:	00000451 	.word	0x00000451
    9ee8:	bf041000 	.word	0xbf041000
    9eec:	10000008 	.word	0x10000008
    9ef0:	00016604 	.word	0x00016604
    9ef4:	e3011b00 	.word	0xe3011b00
    9ef8:	14000008 	.word	0x14000008
    9efc:	00000048 	.word	0x00000048
    9f00:	e9041000 	.word	0xe9041000
    9f04:	10000008 	.word	0x10000008
    9f08:	0008d704 	.word	0x0008d704
    9f0c:	06570800 	.word	0x06570800
    9f10:	08ff0000 	.word	0x08ff0000
    9f14:	b5090000 	.word	0xb5090000
    9f18:	02000000 	.word	0x02000000
    9f1c:	86011c00 	.word	0x86011c00
    9f20:	01000036 	.word	0x01000036
    9f24:	00000112 	.word	0x00000112
    9f28:	00000000 	.word	0x00000000
    9f2c:	2f730000 	.word	0x2f730000
    9f30:	09920000 	.word	0x09920000
    9f34:	a11d0000 	.word	0xa11d0000
    9f38:	01000033 	.word	0x01000033
    9f3c:	00004810 	.word	0x00004810
    9f40:	002f9e00 	.word	0x002f9e00
    9f44:	00641e00 	.word	0x00641e00
    9f48:	00f31001 	.word	0x00f31001
    9f4c:	2fed0000 	.word	0x2fed0000
    9f50:	701f0000 	.word	0x701f0000
    9f54:	a7130100 	.word	0xa7130100
    9f58:	01000002 	.word	0x01000002
    9f5c:	36d32056 	.word	0x36d32056
    9f60:	14010000 	.word	0x14010000
    9f64:	00000992 	.word	0x00000992
    9f68:	00313520 	.word	0x00313520
    9f6c:	98150100 	.word	0x98150100
    9f70:	1f000009 	.word	0x1f000009
    9f74:	1601006e 	.word	0x1601006e
    9f78:	00000048 	.word	0x00000048
    9f7c:	69215501 	.word	0x69215501
    9f80:	48170100 	.word	0x48170100
    9f84:	22000000 	.word	0x22000000
    9f88:	01006e66 	.word	0x01006e66
    9f8c:	0002bf18 	.word	0x0002bf18
    9f90:	00300b00 	.word	0x00300b00
    9f94:	36d92300 	.word	0x36d92300
    9f98:	49010000 	.word	0x49010000
    9f9c:	00020824 	.word	0x00020824
    9fa0:	6e691f00 	.word	0x6e691f00
    9fa4:	27010064 	.word	0x27010064
    9fa8:	00000048 	.word	0x00000048
    9fac:	00005801 	.word	0x00005801
    9fb0:	02a70410 	.word	0x02a70410
    9fb4:	04100000 	.word	0x04100000
    9fb8:	00000207 	.word	0x00000207
    9fbc:	00337c25 	.word	0x00337c25
    9fc0:	03280500 	.word	0x03280500
    9fc4:	000009ac 	.word	0x000009ac
    9fc8:	51160101 	.word	0x51160101
    9fcc:	00000004 	.word	0x00000004
    9fd0:	00000049 	.word	0x00000049
    9fd4:	21fb0002 	.word	0x21fb0002
    9fd8:	01040000 	.word	0x01040000
    9fdc:	0000213b 	.word	0x0000213b
    9fe0:	00000228 	.word	0x00000228
    9fe4:	6e747263 	.word	0x6e747263
    9fe8:	6d73612e 	.word	0x6d73612e
    9fec:	5c3a6300 	.word	0x5c3a6300
    9ff0:	616e6977 	.word	0x616e6977
    9ff4:	5c736d72 	.word	0x5c736d72
    9ff8:	6c697562 	.word	0x6c697562
    9ffc:	63675c64 	.word	0x63675c64
    a000:	75622d63 	.word	0x75622d63
    a004:	5c646c69 	.word	0x5c646c69
    a008:	00636367 	.word	0x00636367
    a00c:	20554e47 	.word	0x20554e47
    a010:	32205341 	.word	0x32205341
    a014:	2e38312e 	.word	0x2e38312e
    a018:	01003035 	.word	0x01003035
    a01c:	Address 0x0000a01c is out of bounds.


Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	10001101 	andne	r1, r0, r1, lsl #2
       4:	03065506 	movweq	r5, #25862	; 0x6506
       8:	25081b08 	strcs	r1, [r8, #-2824]
       c:	00051308 	andeq	r1, r5, r8, lsl #6
      10:	11010000 	tstne	r1, r0
      14:	11061000 	tstne	r6, r0
      18:	03011201 	movweq	r1, #4609	; 0x1201
      1c:	25081b08 	strcs	r1, [r8, #-2824]
      20:	00051308 	andeq	r1, r5, r8, lsl #6
      24:	11010000 	tstne	r1, r0
      28:	130e2501 	movwne	r2, #58625	; 0xe501
      2c:	1b0e030b 	blne	380c60 <__Stack_Size+0x380860>
      30:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
      34:	00061001 	andeq	r1, r6, r1
      38:	00240200 	eoreq	r0, r4, r0, lsl #4
      3c:	0b3e0b0b 	bleq	f82c70 <__Stack_Size+0xf82870>
      40:	00000e03 	andeq	r0, r0, r3, lsl #28
      44:	03001603 	movweq	r1, #1539	; 0x603
      48:	3b0b3a08 	blcc	2ce870 <__Stack_Size+0x2ce470>
      4c:	0013490b 	andseq	r4, r3, fp, lsl #18
      50:	00350400 	eorseq	r0, r5, r0, lsl #8
      54:	00001349 	andeq	r1, r0, r9, asr #6
      58:	0b010405 	bleq	41074 <__Stack_Size+0x40c74>
      5c:	3b0b3a0b 	blcc	2ce890 <__Stack_Size+0x2ce490>
      60:	0013010b 	andseq	r0, r3, fp, lsl #2
      64:	00280600 	eoreq	r0, r8, r0, lsl #12
      68:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
      6c:	28070000 	stmdacs	r7, {}
      70:	1c080300 	stcne	3, cr0, [r8], {0}
      74:	0800000d 	stmdaeq	r0, {r0, r2, r3}
      78:	0b0b0024 	bleq	2c0110 <__Stack_Size+0x2bfd10>
      7c:	00000b3e 	andeq	r0, r0, lr, lsr fp
      80:	0b011309 	bleq	44cac <__Stack_Size+0x448ac>
      84:	3b0b3a0b 	blcc	2ce8b8 <__Stack_Size+0x2ce4b8>
      88:	00130105 	andseq	r0, r3, r5, lsl #2
      8c:	000d0a00 	andeq	r0, sp, r0, lsl #20
      90:	0b3a0803 	bleq	e820a4 <__Stack_Size+0xe81ca4>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	00000a38 	andeq	r0, r0, r8, lsr sl
      9c:	03000d0b 	movweq	r0, #3339	; 0xd0b
      a0:	3b0b3a0e 	blcc	2ce8e0 <__Stack_Size+0x2ce4e0>
      a4:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
      a8:	0c00000a 	stceq	0, cr0, [r0], {10}
      ac:	0c3f002e 	ldceq	0, cr0, [pc], #-184
      b0:	0b3a0e03 	bleq	e838c4 <__Stack_Size+0xe834c4>
      b4:	0c270b3b 	stceq	11, cr0, [r7], #-236
      b8:	01120111 	tsteq	r2, r1, lsl r1
      bc:	00000a40 	andeq	r0, r0, r0, asr #20
      c0:	3f002e0d 	svccc	0x00002e0d
      c4:	3a0e030c 	bcc	380cfc <__Stack_Size+0x3808fc>
      c8:	110b3b0b 	tstne	fp, fp, lsl #22
      cc:	40011201 	andmi	r1, r1, r1, lsl #4
      d0:	0e000006 	cdpeq	0, 0, cr0, cr0, cr6, {0}
      d4:	0c3f012e 	ldfeqs	f0, [pc], #-184
      d8:	0b3a0e03 	bleq	e838ec <__Stack_Size+0xe834ec>
      dc:	0c270b3b 	stceq	11, cr0, [r7], #-236
      e0:	01111349 	tsteq	r1, r9, asr #6
      e4:	06400112 	undefined
      e8:	00001301 	andeq	r1, r0, r1, lsl #6
      ec:	0300340f 	movweq	r3, #1039	; 0x40f
      f0:	3b0b3a08 	blcc	2ce918 <__Stack_Size+0x2ce518>
      f4:	0013490b 	andseq	r4, r3, fp, lsl #18
      f8:	00341000 	eorseq	r1, r4, r0
      fc:	0b3a0e03 	bleq	e83910 <__Stack_Size+0xe83510>
     100:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     104:	34110000 	ldrcc	r0, [r1]
     108:	3a080300 	bcc	200d10 <__Stack_Size+0x200910>
     10c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     110:	00060213 	andeq	r0, r6, r3, lsl r2
     114:	00241200 	eoreq	r1, r4, r0, lsl #4
     118:	0b3e0b0b 	bleq	f82d4c <__Stack_Size+0xf8294c>
     11c:	00000803 	andeq	r0, r0, r3, lsl #16
     120:	03003413 	movweq	r3, #1043	; 0x413
     124:	3b0b3a0e 	blcc	2ce964 <__Stack_Size+0x2ce564>
     128:	3f13490b 	svccc	0x0013490b
     12c:	000c3c0c 	andeq	r3, ip, ip, lsl #24
     130:	01011400 	tsteq	r1, r0, lsl #8
     134:	13011349 	movwne	r1, #4937	; 0x1349
     138:	21150000 	tstcs	r5, r0
     13c:	2f134900 	svccs	0x00134900
     140:	1600000b 	strne	r0, [r0], -fp
     144:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     148:	0b3b0b3a 	bleq	ec2e38 <__Stack_Size+0xec2a38>
     14c:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     150:	00000a02 	andeq	r0, r0, r2, lsl #20
     154:	01110100 	tsteq	r1, r0, lsl #2
     158:	0b130e25 	bleq	4c39f4 <__Stack_Size+0x4c35f4>
     15c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     160:	01120111 	tsteq	r2, r1, lsl r1
     164:	00000610 	andeq	r0, r0, r0, lsl r6
     168:	0b002402 	bleq	9178 <__Stack_Size+0x8d78>
     16c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     170:	0300000e 	movweq	r0, #14	; 0xe
     174:	0b0b0024 	bleq	2c020c <__Stack_Size+0x2bfe0c>
     178:	00000b3e 	andeq	r0, r0, lr, lsr fp
     17c:	3f002e04 	svccc	0x00002e04
     180:	3a0e030c 	bcc	380db8 <__Stack_Size+0x3809b8>
     184:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     188:	1201110c 	andne	r1, r1, #3	; 0x3
     18c:	000a4001 	andeq	r4, sl, r1
     190:	002e0500 	eoreq	r0, lr, r0, lsl #10
     194:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     198:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     19c:	01110c27 	tsteq	r1, r7, lsr #24
     1a0:	0a400112 	beq	10005f0 <__Stack_Size+0x10001f0>
     1a4:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     1a8:	030c3f00 	movweq	r3, #52992	; 0xcf00
     1ac:	3b0b3a0e 	blcc	2ce9ec <__Stack_Size+0x2ce5ec>
     1b0:	110c2705 	tstne	ip, r5, lsl #14
     1b4:	40011201 	andmi	r1, r1, r1, lsl #4
     1b8:	07000006 	streq	r0, [r0, -r6]
     1bc:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     1c0:	0b3a0e03 	bleq	e839d4 <__Stack_Size+0xe835d4>
     1c4:	0c270b3b 	stceq	11, cr0, [r7], #-236
     1c8:	01120111 	tsteq	r2, r1, lsl r1
     1cc:	00000640 	andeq	r0, r0, r0, asr #12
     1d0:	01110100 	tsteq	r1, r0, lsl #2
     1d4:	0b130e25 	bleq	4c3a70 <__Stack_Size+0x4c3670>
     1d8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     1dc:	01120111 	tsteq	r2, r1, lsl r1
     1e0:	00000610 	andeq	r0, r0, r0, lsl r6
     1e4:	0b002402 	bleq	91f4 <__Stack_Size+0x8df4>
     1e8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     1ec:	0300000e 	movweq	r0, #14	; 0xe
     1f0:	08030016 	stmdaeq	r3, {r1, r2, r4}
     1f4:	0b3b0b3a 	bleq	ec2ee4 <__Stack_Size+0xec2ae4>
     1f8:	00001349 	andeq	r1, r0, r9, asr #6
     1fc:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     200:	05000013 	streq	r0, [r0, #-19]
     204:	0b0b0104 	bleq	2c061c <__Stack_Size+0x2c021c>
     208:	0b3b0b3a 	bleq	ec2ef8 <__Stack_Size+0xec2af8>
     20c:	00001301 	andeq	r1, r0, r1, lsl #6
     210:	03002806 	movweq	r2, #2054	; 0x806
     214:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     218:	00280700 	eoreq	r0, r8, r0, lsl #14
     21c:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     220:	16080000 	strne	r0, [r8], -r0
     224:	3a0e0300 	bcc	380e2c <__Stack_Size+0x380a2c>
     228:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     22c:	09000013 	stmdbeq	r0, {r0, r1, r4}
     230:	0b0b0024 	bleq	2c02c8 <__Stack_Size+0x2bfec8>
     234:	00000b3e 	andeq	r0, r0, lr, lsr fp
     238:	0b01130a 	bleq	44e68 <__Stack_Size+0x44a68>
     23c:	3b0b3a0b 	blcc	2cea70 <__Stack_Size+0x2ce670>
     240:	00130105 	andseq	r0, r3, r5, lsl #2
     244:	000d0b00 	andeq	r0, sp, r0, lsl #22
     248:	0b3a0803 	bleq	e8225c <__Stack_Size+0xe81e5c>
     24c:	1349053b 	movtne	r0, #38203	; 0x953b
     250:	00000a38 	andeq	r0, r0, r8, lsr sl
     254:	03000d0c 	movweq	r0, #3340	; 0xd0c
     258:	3b0b3a0e 	blcc	2cea98 <__Stack_Size+0x2ce698>
     25c:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     260:	0d00000a 	stceq	0, cr0, [r0, #-40]
     264:	0b0b0113 	bleq	2c06b8 <__Stack_Size+0x2c02b8>
     268:	0b3b0b3a 	bleq	ec2f58 <__Stack_Size+0xec2b58>
     26c:	00001301 	andeq	r1, r0, r1, lsl #6
     270:	03000d0e 	movweq	r0, #3342	; 0xd0e
     274:	3b0b3a0e 	blcc	2ceab4 <__Stack_Size+0x2ce6b4>
     278:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     27c:	0f00000a 	svceq	0x0000000a
     280:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     284:	0b3a0e03 	bleq	e83a98 <__Stack_Size+0xe83698>
     288:	01110b3b 	tsteq	r1, fp, lsr fp
     28c:	0a400112 	beq	10006dc <__Stack_Size+0x10002dc>
     290:	2e100000 	wxorcs	wr0, wr0, wr0
     294:	030c3f00 	movweq	r3, #52992	; 0xcf00
     298:	3b0b3a0e 	blcc	2cead8 <__Stack_Size+0x2ce6d8>
     29c:	110c270b 	tstne	ip, fp, lsl #14
     2a0:	40011201 	andmi	r1, r1, r1, lsl #4
     2a4:	11000006 	tstne	r0, r6
     2a8:	0c3f012e 	ldfeqs	f0, [pc], #-184
     2ac:	0b3a0e03 	bleq	e83ac0 <__Stack_Size+0xe836c0>
     2b0:	0c270b3b 	stceq	11, cr0, [r7], #-236
     2b4:	01120111 	tsteq	r2, r1, lsl r1
     2b8:	13010640 	movwne	r0, #5696	; 0x1640
     2bc:	34120000 	ldrcc	r0, [r2]
     2c0:	3a0e0300 	bcc	380ec8 <__Stack_Size+0x380ac8>
     2c4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2c8:	000a0213 	andeq	r0, sl, r3, lsl r2
     2cc:	012e1300 	teqeq	lr, r0, lsl #6
     2d0:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     2d4:	0b3b0b3a 	bleq	ec2fc4 <__Stack_Size+0xec2bc4>
     2d8:	01110c27 	tsteq	r1, r7, lsr #24
     2dc:	06400112 	undefined
     2e0:	34140000 	ldrcc	r0, [r4]
     2e4:	3a0e0300 	bcc	380eec <__Stack_Size+0x380aec>
     2e8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     2ec:	00000013 	andeq	r0, r0, r3, lsl r0
     2f0:	25011101 	strcs	r1, [r1, #-257]
     2f4:	030b130e 	movweq	r1, #45838	; 0xb30e
     2f8:	110e1b0e 	tstne	lr, lr, lsl #22
     2fc:	10011201 	andne	r1, r1, r1, lsl #4
     300:	02000006 	andeq	r0, r0, #6	; 0x6
     304:	0b0b0024 	bleq	2c039c <__Stack_Size+0x2bff9c>
     308:	0e030b3e 	vmoveq.16	d3[0], r0
     30c:	16030000 	strne	r0, [r3], -r0
     310:	3a080300 	bcc	200f18 <__Stack_Size+0x200b18>
     314:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     318:	04000013 	streq	r0, [r0], #-19
     31c:	13490035 	movtne	r0, #36917	; 0x9035
     320:	04050000 	streq	r0, [r5]
     324:	3a0b0b01 	bcc	2c2f30 <__Stack_Size+0x2c2b30>
     328:	010b3b0b 	tsteq	fp, fp, lsl #22
     32c:	06000013 	undefined
     330:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     334:	00000d1c 	andeq	r0, r0, ip, lsl sp
     338:	03002807 	movweq	r2, #2055	; 0x807
     33c:	000d1c08 	andeq	r1, sp, r8, lsl #24
     340:	00240800 	eoreq	r0, r4, r0, lsl #16
     344:	0b3e0b0b 	bleq	f82f78 <__Stack_Size+0xf82b78>
     348:	13090000 	movwne	r0, #36864	; 0x9000
     34c:	3a0b0b01 	bcc	2c2f58 <__Stack_Size+0x2c2b58>
     350:	01053b0b 	tsteq	r5, fp, lsl #22
     354:	0a000013 	beq	3a8 <_Minimum_Stack_Size+0x2a8>
     358:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     35c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     360:	0a381349 	beq	e0508c <__Stack_Size+0xe04c8c>
     364:	0d0b0000 	stceq	0, cr0, [fp]
     368:	3a0e0300 	bcc	380f70 <__Stack_Size+0x380b70>
     36c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     370:	000a3813 	andeq	r3, sl, r3, lsl r8
     374:	01130c00 	tsteq	r3, r0, lsl #24
     378:	0b3a0b0b 	bleq	e82fac <__Stack_Size+0xe82bac>
     37c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     380:	0d0d0000 	stceq	0, cr0, [sp]
     384:	3a0e0300 	bcc	380f8c <__Stack_Size+0x380b8c>
     388:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     38c:	000a3813 	andeq	r3, sl, r3, lsl r8
     390:	00160e00 	andseq	r0, r6, r0, lsl #28
     394:	0b3a0e03 	bleq	e83ba8 <__Stack_Size+0xe837a8>
     398:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     39c:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     3a0:	030c3f00 	movweq	r3, #52992	; 0xcf00
     3a4:	3b0b3a0e 	blcc	2cebe4 <__Stack_Size+0x2ce7e4>
     3a8:	1201110b 	andne	r1, r1, #-1073741822	; 0xc0000002
     3ac:	00064001 	andeq	r4, r6, r1
     3b0:	012e1000 	teqeq	lr, r0
     3b4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     3b8:	0b3b0b3a 	bleq	ec30a8 <__Stack_Size+0xec2ca8>
     3bc:	01110c27 	tsteq	r1, r7, lsr #24
     3c0:	06400112 	undefined
     3c4:	00001301 	andeq	r1, r0, r1, lsl #6
     3c8:	03000511 	movweq	r0, #1297	; 0x511
     3cc:	3b0b3a0e 	blcc	2cec0c <__Stack_Size+0x2ce80c>
     3d0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     3d4:	12000006 	andne	r0, r0, #6	; 0x6
     3d8:	08030005 	stmdaeq	r3, {r0, r2}
     3dc:	0b3b0b3a 	bleq	ec30cc <__Stack_Size+0xec2ccc>
     3e0:	06021349 	streq	r1, [r2], -r9, asr #6
     3e4:	34130000 	ldrcc	r0, [r3]
     3e8:	3a080300 	bcc	200ff0 <__Stack_Size+0x200bf0>
     3ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f0:	000a0213 	andeq	r0, sl, r3, lsl r2
     3f4:	000f1400 	andeq	r1, pc, r0, lsl #8
     3f8:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     3fc:	24150000 	ldrcs	r0, [r5]
     400:	3e0b0b00 	fmacdcc	d0, d11, d0
     404:	0008030b 	andeq	r0, r8, fp, lsl #6
     408:	00341600 	eorseq	r1, r4, r0, lsl #12
     40c:	0b3a0e03 	bleq	e83c20 <__Stack_Size+0xe83820>
     410:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     414:	00000a02 	andeq	r0, r0, r2, lsl #20
     418:	03003417 	movweq	r3, #1047	; 0x417
     41c:	3b0b3a0e 	blcc	2cec5c <__Stack_Size+0x2ce85c>
     420:	3f13490b 	svccc	0x0013490b
     424:	000a020c 	andeq	r0, sl, ip, lsl #4
     428:	01011800 	tsteq	r1, r0, lsl #16
     42c:	13011349 	movwne	r1, #4937	; 0x1349
     430:	21190000 	tstcs	r9, r0
     434:	2f134900 	svccs	0x00134900
     438:	0000000b 	andeq	r0, r0, fp
     43c:	25011101 	strcs	r1, [r1, #-257]
     440:	030b130e 	movweq	r1, #45838	; 0xb30e
     444:	110e1b0e 	tstne	lr, lr, lsl #22
     448:	10011201 	andne	r1, r1, r1, lsl #4
     44c:	02000006 	andeq	r0, r0, #6	; 0x6
     450:	0b0b0024 	bleq	2c04e8 <__Stack_Size+0x2c00e8>
     454:	0e030b3e 	vmoveq.16	d3[0], r0
     458:	16030000 	strne	r0, [r3], -r0
     45c:	3a080300 	bcc	201064 <__Stack_Size+0x200c64>
     460:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     464:	04000013 	streq	r0, [r0], #-19
     468:	13490035 	movtne	r0, #36917	; 0x9035
     46c:	04050000 	streq	r0, [r5]
     470:	3a0b0b01 	bcc	2c307c <__Stack_Size+0x2c2c7c>
     474:	010b3b0b 	tsteq	fp, fp, lsl #22
     478:	06000013 	undefined
     47c:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     480:	00000d1c 	andeq	r0, r0, ip, lsl sp
     484:	03002807 	movweq	r2, #2055	; 0x807
     488:	000d1c08 	andeq	r1, sp, r8, lsl #24
     48c:	00240800 	eoreq	r0, r4, r0, lsl #16
     490:	0b3e0b0b 	bleq	f830c4 <__Stack_Size+0xf82cc4>
     494:	13090000 	movwne	r0, #36864	; 0x9000
     498:	3a0b0b01 	bcc	2c30a4 <__Stack_Size+0x2c2ca4>
     49c:	01053b0b 	tsteq	r5, fp, lsl #22
     4a0:	0a000013 	beq	4f4 <__Stack_Size+0xf4>
     4a4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     4a8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     4ac:	0a381349 	beq	e051d8 <__Stack_Size+0xe04dd8>
     4b0:	0d0b0000 	stceq	0, cr0, [fp]
     4b4:	3a0e0300 	bcc	3810bc <__Stack_Size+0x380cbc>
     4b8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     4bc:	000a3813 	andeq	r3, sl, r3, lsl r8
     4c0:	01130c00 	tsteq	r3, r0, lsl #24
     4c4:	0b3a0b0b 	bleq	e830f8 <__Stack_Size+0xe82cf8>
     4c8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     4cc:	0d0d0000 	stceq	0, cr0, [sp]
     4d0:	3a0e0300 	bcc	3810d8 <__Stack_Size+0x380cd8>
     4d4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4d8:	000a3813 	andeq	r3, sl, r3, lsl r8
     4dc:	00160e00 	andseq	r0, r6, r0, lsl #28
     4e0:	0b3a0e03 	bleq	e83cf4 <__Stack_Size+0xe838f4>
     4e4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     4e8:	2e0f0000 	cdpcs	0, 0, cr0, cr15, cr0, {0}
     4ec:	030c3f01 	movweq	r3, #52993	; 0xcf01
     4f0:	3b0b3a0e 	blcc	2ced30 <__Stack_Size+0x2ce930>
     4f4:	110c270b 	tstne	ip, fp, lsl #14
     4f8:	40011201 	andmi	r1, r1, r1, lsl #4
     4fc:	00130106 	andseq	r0, r3, r6, lsl #2
     500:	00051000 	andeq	r1, r5, r0
     504:	0b3a0e03 	bleq	e83d18 <__Stack_Size+0xe83918>
     508:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     50c:	00000602 	andeq	r0, r0, r2, lsl #12
     510:	03003411 	movweq	r3, #1041	; 0x411
     514:	3b0b3a0e 	blcc	2ced54 <__Stack_Size+0x2ce954>
     518:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     51c:	1200000a 	andne	r0, r0, #10	; 0xa
     520:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     524:	0b3a0e03 	bleq	e83d38 <__Stack_Size+0xe83938>
     528:	0c270b3b 	stceq	11, cr0, [r7], #-236
     52c:	01120111 	tsteq	r2, r1, lsl r1
     530:	00000640 	andeq	r0, r0, r0, asr #12
     534:	03000513 	movweq	r0, #1299	; 0x513
     538:	3b0b3a08 	blcc	2ced60 <__Stack_Size+0x2ce960>
     53c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     540:	14000006 	strne	r0, [r0], #-6
     544:	08030034 	stmdaeq	r3, {r2, r4, r5}
     548:	0b3b0b3a 	bleq	ec3238 <__Stack_Size+0xec2e38>
     54c:	06021349 	streq	r1, [r2], -r9, asr #6
     550:	34150000 	ldrcc	r0, [r5]
     554:	3a0e0300 	bcc	38115c <__Stack_Size+0x380d5c>
     558:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     55c:	00060213 	andeq	r0, r6, r3, lsl r2
     560:	01011600 	tsteq	r1, r0, lsl #12
     564:	13011349 	movwne	r1, #4937	; 0x1349
     568:	21170000 	tstcs	r7, r0
     56c:	2f134900 	svccs	0x00134900
     570:	1800000b 	stmdane	r0, {r0, r1, r3}
     574:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     578:	0b3b0b3a 	bleq	ec3268 <__Stack_Size+0xec2e68>
     57c:	0c3f1349 	ldceq	3, cr1, [pc], #-292
     580:	00000a02 	andeq	r0, r0, r2, lsl #20
     584:	01110100 	tsteq	r1, r0, lsl #2
     588:	0b130e25 	bleq	4c3e24 <__Stack_Size+0x4c3a24>
     58c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     590:	01120111 	tsteq	r2, r1, lsl r1
     594:	00000610 	andeq	r0, r0, r0, lsl r6
     598:	0b002402 	bleq	95a8 <__Stack_Size+0x91a8>
     59c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5a0:	0300000e 	movweq	r0, #14	; 0xe
     5a4:	08030016 	stmdaeq	r3, {r1, r2, r4}
     5a8:	0b3b0b3a 	bleq	ec3298 <__Stack_Size+0xec2e98>
     5ac:	00001349 	andeq	r1, r0, r9, asr #6
     5b0:	0b002404 	bleq	95c8 <__Stack_Size+0x91c8>
     5b4:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     5b8:	002e0500 	eoreq	r0, lr, r0, lsl #10
     5bc:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     5c0:	0b3b0b3a 	bleq	ec32b0 <__Stack_Size+0xec2eb0>
     5c4:	01120111 	tsteq	r2, r1, lsl r1
     5c8:	00000a40 	andeq	r0, r0, r0, asr #20
     5cc:	3f012e06 	svccc	0x00012e06
     5d0:	3a0e030c 	bcc	381208 <__Stack_Size+0x380e08>
     5d4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     5d8:	1201110c 	andne	r1, r1, #3	; 0x3
     5dc:	01064001 	tsteq	r6, r1
     5e0:	07000013 	smladeq	r0, r3, r0, r0
     5e4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     5e8:	0b3b0b3a 	bleq	ec32d8 <__Stack_Size+0xec2ed8>
     5ec:	06021349 	streq	r1, [r2], -r9, asr #6
     5f0:	34080000 	strcc	r0, [r8]
     5f4:	3a0e0300 	bcc	3811fc <__Stack_Size+0x380dfc>
     5f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     5fc:	09000013 	stmdbeq	r0, {r0, r1, r4}
     600:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     604:	0b3b0b3a 	bleq	ec32f4 <__Stack_Size+0xec2ef4>
     608:	06021349 	streq	r1, [r2], -r9, asr #6
     60c:	050a0000 	streq	r0, [sl]
     610:	3a080300 	bcc	201218 <__Stack_Size+0x200e18>
     614:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     618:	00060213 	andeq	r0, r6, r3, lsl r2
     61c:	00340b00 	eorseq	r0, r4, r0, lsl #22
     620:	0b3a0e03 	bleq	e83e34 <__Stack_Size+0xe83a34>
     624:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     628:	0a020c3f 	beq	8372c <__Stack_Size+0x8332c>
     62c:	01000000 	tsteq	r0, r0
     630:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     634:	0e030b13 	vmoveq.32	d3[0], r0
     638:	01110e1b 	tsteq	r1, fp, lsl lr
     63c:	06100112 	undefined
     640:	24020000 	strcs	r0, [r2]
     644:	3e0b0b00 	fmacdcc	d0, d11, d0
     648:	000e030b 	andeq	r0, lr, fp, lsl #6
     64c:	00160300 	andseq	r0, r6, r0, lsl #6
     650:	0b3a0803 	bleq	e82664 <__Stack_Size+0xe82264>
     654:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     658:	35040000 	strcc	r0, [r4]
     65c:	00134900 	andseq	r4, r3, r0, lsl #18
     660:	01040500 	tsteq	r4, r0, lsl #10
     664:	0b3a0b0b 	bleq	e83298 <__Stack_Size+0xe82e98>
     668:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     66c:	28060000 	stmdacs	r6, {}
     670:	1c0e0300 	stcne	3, cr0, [lr], {0}
     674:	0700000d 	streq	r0, [r0, -sp]
     678:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     67c:	0b3b0b3a 	bleq	ec336c <__Stack_Size+0xec2f6c>
     680:	00001349 	andeq	r1, r0, r9, asr #6
     684:	0b011308 	bleq	452ac <__Stack_Size+0x44eac>
     688:	3b0b3a0b 	blcc	2ceebc <__Stack_Size+0x2ceabc>
     68c:	0013010b 	andseq	r0, r3, fp, lsl #2
     690:	000d0900 	andeq	r0, sp, r0, lsl #18
     694:	0b3a0803 	bleq	e826a8 <__Stack_Size+0xe822a8>
     698:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     69c:	00000a38 	andeq	r0, r0, r8, lsr sl
     6a0:	03000d0a 	movweq	r0, #3338	; 0xd0a
     6a4:	3b0b3a0e 	blcc	2ceee4 <__Stack_Size+0x2ceae4>
     6a8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     6ac:	0b00000a 	bleq	6dc <__Stack_Size+0x2dc>
     6b0:	0b0b0024 	bleq	2c0748 <__Stack_Size+0x2c0348>
     6b4:	00000b3e 	andeq	r0, r0, lr, lsr fp
     6b8:	0b01130c 	bleq	452f0 <__Stack_Size+0x44ef0>
     6bc:	3b0b3a0b 	blcc	2ceef0 <__Stack_Size+0x2ceaf0>
     6c0:	00130105 	andseq	r0, r3, r5, lsl #2
     6c4:	000d0d00 	andeq	r0, sp, r0, lsl #26
     6c8:	0b3a0803 	bleq	e826dc <__Stack_Size+0xe822dc>
     6cc:	1349053b 	movtne	r0, #38203	; 0x953b
     6d0:	00000a38 	andeq	r0, r0, r8, lsr sl
     6d4:	03000d0e 	movweq	r0, #3342	; 0xd0e
     6d8:	3b0b3a0e 	blcc	2cef18 <__Stack_Size+0x2ceb18>
     6dc:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     6e0:	0f00000a 	svceq	0x0000000a
     6e4:	0c3f012e 	ldfeqs	f0, [pc], #-184
     6e8:	0b3a0e03 	bleq	e83efc <__Stack_Size+0xe83afc>
     6ec:	01110b3b 	tsteq	r1, fp, lsr fp
     6f0:	06400112 	undefined
     6f4:	00001301 	andeq	r1, r0, r1, lsl #6
     6f8:	03003410 	movweq	r3, #1040	; 0x410
     6fc:	3b0b3a0e 	blcc	2cef3c <__Stack_Size+0x2ceb3c>
     700:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     704:	1100000a 	tstne	r0, sl
     708:	0c3f012e 	ldfeqs	f0, [pc], #-184
     70c:	0b3a0e03 	bleq	e83f20 <__Stack_Size+0xe83b20>
     710:	0c270b3b 	stceq	11, cr0, [r7], #-236
     714:	01111349 	tsteq	r1, r9, asr #6
     718:	06400112 	undefined
     71c:	05120000 	ldreq	r0, [r2]
     720:	3a0e0300 	bcc	381328 <__Stack_Size+0x380f28>
     724:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     728:	00060213 	andeq	r0, r6, r3, lsl r2
     72c:	00341300 	eorseq	r1, r4, r0, lsl #6
     730:	0b3a0e03 	bleq	e83f44 <__Stack_Size+0xe83b44>
     734:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     738:	00000602 	andeq	r0, r0, r2, lsl #12
     73c:	01110100 	tsteq	r1, r0, lsl #2
     740:	0b130e25 	bleq	4c3fdc <__Stack_Size+0x4c3bdc>
     744:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     748:	01120111 	tsteq	r2, r1, lsl r1
     74c:	00000610 	andeq	r0, r0, r0, lsl r6
     750:	0b002402 	bleq	9760 <__Stack_Size+0x9360>
     754:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     758:	0300000e 	movweq	r0, #14	; 0xe
     75c:	08030016 	stmdaeq	r3, {r1, r2, r4}
     760:	0b3b0b3a 	bleq	ec3450 <__Stack_Size+0xec3050>
     764:	00001349 	andeq	r1, r0, r9, asr #6
     768:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     76c:	05000013 	streq	r0, [r0, #-19]
     770:	0b0b0104 	bleq	2c0b88 <__Stack_Size+0x2c0788>
     774:	0b3b0b3a 	bleq	ec3464 <__Stack_Size+0xec3064>
     778:	00001301 	andeq	r1, r0, r1, lsl #6
     77c:	03002806 	movweq	r2, #2054	; 0x806
     780:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     784:	00280700 	eoreq	r0, r8, r0, lsl #14
     788:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     78c:	16080000 	strne	r0, [r8], -r0
     790:	3a0e0300 	bcc	381398 <__Stack_Size+0x380f98>
     794:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     798:	09000013 	stmdbeq	r0, {r0, r1, r4}
     79c:	0b0b0113 	bleq	2c0bf0 <__Stack_Size+0x2c07f0>
     7a0:	0b3b0b3a 	bleq	ec3490 <__Stack_Size+0xec3090>
     7a4:	00001301 	andeq	r1, r0, r1, lsl #6
     7a8:	03000d0a 	movweq	r0, #3338	; 0xd0a
     7ac:	3b0b3a08 	blcc	2cefd4 <__Stack_Size+0x2cebd4>
     7b0:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     7b4:	0b00000a 	bleq	7e4 <__Stack_Size+0x3e4>
     7b8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     7bc:	0b3b0b3a 	bleq	ec34ac <__Stack_Size+0xec30ac>
     7c0:	0a381349 	beq	e054ec <__Stack_Size+0xe050ec>
     7c4:	240c0000 	strcs	r0, [ip]
     7c8:	3e0b0b00 	fmacdcc	d0, d11, d0
     7cc:	0d00000b 	stceq	0, cr0, [r0, #-44]
     7d0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     7d4:	0b3a0e03 	bleq	e83fe8 <__Stack_Size+0xe83be8>
     7d8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     7dc:	01120111 	tsteq	r2, r1, lsl r1
     7e0:	13010a40 	movwne	r0, #6720	; 0x1a40
     7e4:	050e0000 	streq	r0, [lr]
     7e8:	3a0e0300 	bcc	3813f0 <__Stack_Size+0x380ff0>
     7ec:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     7f0:	000a0213 	andeq	r0, sl, r3, lsl r2
     7f4:	00340f00 	eorseq	r0, r4, r0, lsl #30
     7f8:	0b3a0e03 	bleq	e8400c <__Stack_Size+0xe83c0c>
     7fc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     800:	00000602 	andeq	r0, r0, r2, lsl #12
     804:	03003410 	movweq	r3, #1040	; 0x410
     808:	3b0b3a0e 	blcc	2cf048 <__Stack_Size+0x2cec48>
     80c:	0013490b 	andseq	r4, r3, fp, lsl #18
     810:	000f1100 	andeq	r1, pc, r0, lsl #2
     814:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     818:	2e120000 	wxorcs	wr0, wr2, wr0
     81c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     820:	3b0b3a0e 	blcc	2cf060 <__Stack_Size+0x2cec60>
     824:	110c2705 	tstne	ip, r5, lsl #14
     828:	40011201 	andmi	r1, r1, r1, lsl #4
     82c:	0013010a 	andseq	r0, r3, sl, lsl #2
     830:	00051300 	andeq	r1, r5, r0, lsl #6
     834:	0b3a0e03 	bleq	e84048 <__Stack_Size+0xe83c48>
     838:	1349053b 	movtne	r0, #38203	; 0x953b
     83c:	00000a02 	andeq	r0, r0, r2, lsl #20
     840:	03000514 	movweq	r0, #1300	; 0x514
     844:	3b0b3a0e 	blcc	2cf084 <__Stack_Size+0x2cec84>
     848:	02134905 	andseq	r4, r3, #81920	; 0x14000
     84c:	15000006 	strne	r0, [r0, #-6]
     850:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     854:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     858:	0a021349 	beq	85584 <__Stack_Size+0x85184>
     85c:	2e160000 	wxorcs	wr0, wr6, wr0
     860:	030c3f01 	movweq	r3, #52993	; 0xcf01
     864:	3b0b3a0e 	blcc	2cf0a4 <__Stack_Size+0x2ceca4>
     868:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     86c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     870:	010a4001 	tsteq	sl, r1
     874:	17000013 	smladne	r0, r3, r0, r0
     878:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     87c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     880:	00001349 	andeq	r1, r0, r9, asr #6
     884:	3f012e18 	svccc	0x00012e18
     888:	3a0e030c 	bcc	3814c0 <__Stack_Size+0x3810c0>
     88c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     890:	1201110c 	andne	r1, r1, #3	; 0x3
     894:	01064001 	tsteq	r6, r1
     898:	19000013 	stmdbne	r0, {r0, r1, r4}
     89c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8a0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8a4:	06021349 	streq	r1, [r2], -r9, asr #6
     8a8:	2e1a0000 	wxorcs	wr0, wr10, wr0
     8ac:	030c3f00 	movweq	r3, #52992	; 0xcf00
     8b0:	3b0b3a0e 	blcc	2cf0f0 <__Stack_Size+0x2cecf0>
     8b4:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
     8b8:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     8bc:	000a4001 	andeq	r4, sl, r1
     8c0:	012e1b00 	teqeq	lr, r0, lsl #22
     8c4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     8c8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     8cc:	13490c27 	movtne	r0, #39975	; 0x9c27
     8d0:	01120111 	tsteq	r2, r1, lsl r1
     8d4:	13010640 	movwne	r0, #5696	; 0x1640
     8d8:	2e1c0000 	wxorcs	wr0, wr12, wr0
     8dc:	030c3f01 	movweq	r3, #52993	; 0xcf01
     8e0:	3b0b3a0e 	blcc	2cf120 <__Stack_Size+0x2ced20>
     8e4:	110c270b 	tstne	ip, fp, lsl #14
     8e8:	40011201 	andmi	r1, r1, r1, lsl #4
     8ec:	1d000006 	stcne	0, cr0, [r0, #-24]
     8f0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     8f4:	0b3b0b3a 	bleq	ec35e4 <__Stack_Size+0xec31e4>
     8f8:	06021349 	streq	r1, [r2], -r9, asr #6
     8fc:	01000000 	tsteq	r0, r0
     900:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     904:	0e030b13 	vmoveq.32	d3[0], r0
     908:	01110e1b 	tsteq	r1, fp, lsl lr
     90c:	06100112 	undefined
     910:	24020000 	strcs	r0, [r2]
     914:	3e0b0b00 	fmacdcc	d0, d11, d0
     918:	000e030b 	andeq	r0, lr, fp, lsl #6
     91c:	00160300 	andseq	r0, r6, r0, lsl #6
     920:	0b3a0803 	bleq	e82934 <__Stack_Size+0xe82534>
     924:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     928:	35040000 	strcc	r0, [r4]
     92c:	00134900 	andseq	r4, r3, r0, lsl #18
     930:	01040500 	tsteq	r4, r0, lsl #10
     934:	0b3a0b0b 	bleq	e83568 <__Stack_Size+0xe83168>
     938:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     93c:	28060000 	stmdacs	r6, {}
     940:	1c0e0300 	stcne	3, cr0, [lr], {0}
     944:	0700000d 	streq	r0, [r0, -sp]
     948:	08030028 	stmdaeq	r3, {r3, r5}
     94c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     950:	03001608 	movweq	r1, #1544	; 0x608
     954:	3b0b3a0e 	blcc	2cf194 <__Stack_Size+0x2ced94>
     958:	0013490b 	andseq	r4, r3, fp, lsl #18
     95c:	00240900 	eoreq	r0, r4, r0, lsl #18
     960:	0b3e0b0b 	bleq	f83594 <__Stack_Size+0xf83194>
     964:	130a0000 	movwne	r0, #40960	; 0xa000
     968:	3a0b0b01 	bcc	2c3574 <__Stack_Size+0x2c3174>
     96c:	01053b0b 	tsteq	r5, fp, lsl #22
     970:	0b000013 	bleq	9c4 <__Stack_Size+0x5c4>
     974:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     978:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     97c:	0a381349 	beq	e056a8 <__Stack_Size+0xe052a8>
     980:	0d0c0000 	stceq	0, cr0, [ip]
     984:	3a0e0300 	bcc	38158c <__Stack_Size+0x38118c>
     988:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     98c:	000a3813 	andeq	r3, sl, r3, lsl r8
     990:	012e0d00 	teqeq	lr, r0, lsl #26
     994:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     998:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     99c:	13490c27 	movtne	r0, #39975	; 0x9c27
     9a0:	13010b20 	movwne	r0, #6944	; 0x1b20
     9a4:	340e0000 	strcc	r0, [lr]
     9a8:	3a0e0300 	bcc	3815b0 <__Stack_Size+0x3811b0>
     9ac:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     9b0:	0f000013 	svceq	0x00000013
     9b4:	0e03012e 	adfeqsp	f0, f3, #0.5
     9b8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     9bc:	0b200c27 	bleq	803a60 <__Stack_Size+0x803660>
     9c0:	00001301 	andeq	r1, r0, r1, lsl #6
     9c4:	03003410 	movweq	r3, #1040	; 0x410
     9c8:	3b0b3a08 	blcc	2cf1f0 <__Stack_Size+0x2cedf0>
     9cc:	00134905 	andseq	r4, r3, r5, lsl #18
     9d0:	012e1100 	teqeq	lr, r0, lsl #2
     9d4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     9d8:	0b3b0b3a 	bleq	ec36c8 <__Stack_Size+0xec32c8>
     9dc:	01110c27 	tsteq	r1, r7, lsr #24
     9e0:	0a400112 	beq	1000e30 <__Stack_Size+0x1000a30>
     9e4:	00001301 	andeq	r1, r0, r1, lsl #6
     9e8:	03000512 	movweq	r0, #1298	; 0x512
     9ec:	3b0b3a0e 	blcc	2cf22c <__Stack_Size+0x2cee2c>
     9f0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     9f4:	13000006 	movwne	r0, #6	; 0x6
     9f8:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     9fc:	0b3a0e03 	bleq	e84210 <__Stack_Size+0xe83e10>
     a00:	0c270b3b 	stceq	11, cr0, [r7], #-236
     a04:	01120111 	tsteq	r2, r1, lsl r1
     a08:	00000a40 	andeq	r0, r0, r0, asr #20
     a0c:	3f002e14 	svccc	0x00002e14
     a10:	3a0e030c 	bcc	381648 <__Stack_Size+0x381248>
     a14:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a18:	1113490c 	tstne	r3, ip, lsl #18
     a1c:	40011201 	andmi	r1, r1, r1, lsl #4
     a20:	1500000a 	strne	r0, [r0, #-10]
     a24:	0c3f012e 	ldfeqs	f0, [pc], #-184
     a28:	0b3a0e03 	bleq	e8423c <__Stack_Size+0xe83e3c>
     a2c:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     a30:	01111349 	tsteq	r1, r9, asr #6
     a34:	0a400112 	beq	1000e84 <__Stack_Size+0x1000a84>
     a38:	00001301 	andeq	r1, r0, r1, lsl #6
     a3c:	3f012e16 	svccc	0x00012e16
     a40:	3a0e030c 	bcc	381678 <__Stack_Size+0x381278>
     a44:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     a48:	1201110c 	andne	r1, r1, #3	; 0x3
     a4c:	010a4001 	tsteq	sl, r1
     a50:	17000013 	smladne	r0, r3, r0, r0
     a54:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     a58:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     a5c:	0a021349 	beq	85788 <__Stack_Size+0x85388>
     a60:	05180000 	ldreq	r0, [r8]
     a64:	3a0e0300 	bcc	38166c <__Stack_Size+0x38126c>
     a68:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     a6c:	00060213 	andeq	r0, r6, r3, lsl r2
     a70:	00341900 	eorseq	r1, r4, r0, lsl #18
     a74:	0b3a0e03 	bleq	e84288 <__Stack_Size+0xe83e88>
     a78:	1349053b 	movtne	r0, #38203	; 0x953b
     a7c:	00000602 	andeq	r0, r0, r2, lsl #12
     a80:	31012e1a 	tstcc	r1, sl, lsl lr
     a84:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     a88:	010a4001 	tsteq	sl, r1
     a8c:	1b000013 	blne	ae0 <__Stack_Size+0x6e0>
     a90:	13310034 	teqne	r1, #52	; 0x34
     a94:	00000602 	andeq	r0, r0, r2, lsl #12
     a98:	3f012e1c 	svccc	0x00012e1c
     a9c:	3a0e030c 	bcc	3816d4 <__Stack_Size+0x3812d4>
     aa0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     aa4:	1113490c 	tstne	r3, ip, lsl #18
     aa8:	40011201 	andmi	r1, r1, r1, lsl #4
     aac:	00130106 	andseq	r0, r3, r6, lsl #2
     ab0:	011d1d00 	tsteq	sp, r0, lsl #26
     ab4:	06551331 	undefined
     ab8:	05590b58 	ldrbeq	r0, [r9, #-2904]
     abc:	00001301 	andeq	r1, r0, r1, lsl #6
     ac0:	55010b1e 	strpl	r0, [r1, #-2846]
     ac4:	1f000006 	svcne	0x00000006
     ac8:	13310034 	teqne	r1, #52	; 0x34
     acc:	1d200000 	stcne	0, cr0, [r0]
     ad0:	55133101 	ldrpl	r3, [r3, #-257]
     ad4:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     ad8:	21000005 	tstcs	r0, r5
     adc:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ae0:	0b3a0e03 	bleq	e842f4 <__Stack_Size+0xe83ef4>
     ae4:	0c270b3b 	stceq	11, cr0, [r7], #-236
     ae8:	01111349 	tsteq	r1, r9, asr #6
     aec:	06400112 	undefined
     af0:	00001301 	andeq	r1, r0, r1, lsl #6
     af4:	03003422 	movweq	r3, #1058	; 0x422
     af8:	3b0b3a0e 	blcc	2cf338 <__Stack_Size+0x2cef38>
     afc:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     b00:	23000006 	movwcs	r0, #6	; 0x6
     b04:	0c3f012e 	ldfeqs	f0, [pc], #-184
     b08:	0b3a0e03 	bleq	e8431c <__Stack_Size+0xe83f1c>
     b0c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     b10:	01111349 	tsteq	r1, r9, asr #6
     b14:	06400112 	undefined
     b18:	01000000 	tsteq	r0, r0
     b1c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     b20:	0e030b13 	vmoveq.32	d3[0], r0
     b24:	01110e1b 	tsteq	r1, fp, lsl lr
     b28:	06100112 	undefined
     b2c:	24020000 	strcs	r0, [r2]
     b30:	3e0b0b00 	fmacdcc	d0, d11, d0
     b34:	000e030b 	andeq	r0, lr, fp, lsl #6
     b38:	00160300 	andseq	r0, r6, r0, lsl #6
     b3c:	0b3a0803 	bleq	e82b50 <__Stack_Size+0xe82750>
     b40:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     b44:	35040000 	strcc	r0, [r4]
     b48:	00134900 	andseq	r4, r3, r0, lsl #18
     b4c:	01040500 	tsteq	r4, r0, lsl #10
     b50:	0b3a0b0b 	bleq	e83784 <__Stack_Size+0xe83384>
     b54:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     b58:	28060000 	stmdacs	r6, {}
     b5c:	1c0e0300 	stcne	3, cr0, [lr], {0}
     b60:	0700000d 	streq	r0, [r0, -sp]
     b64:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b68:	0b3b0b3a 	bleq	ec3858 <__Stack_Size+0xec3458>
     b6c:	00001349 	andeq	r1, r0, r9, asr #6
     b70:	0b002408 	bleq	9b98 <__Stack_Size+0x9798>
     b74:	000b3e0b 	andeq	r3, fp, fp, lsl #28
     b78:	01130900 	tsteq	r3, r0, lsl #18
     b7c:	0b3a0b0b 	bleq	e837b0 <__Stack_Size+0xe833b0>
     b80:	1301053b 	movwne	r0, #5435	; 0x153b
     b84:	0d0a0000 	stceq	0, cr0, [sl]
     b88:	3a080300 	bcc	201790 <__Stack_Size+0x201390>
     b8c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     b90:	000a3813 	andeq	r3, sl, r3, lsl r8
     b94:	000d0b00 	andeq	r0, sp, r0, lsl #22
     b98:	0b3a0e03 	bleq	e843ac <__Stack_Size+0xe83fac>
     b9c:	1349053b 	movtne	r0, #38203	; 0x953b
     ba0:	00000a38 	andeq	r0, r0, r8, lsr sl
     ba4:	0300160c 	movweq	r1, #1548	; 0x60c
     ba8:	3b0b3a0e 	blcc	2cf3e8 <__Stack_Size+0x2cefe8>
     bac:	00134905 	andseq	r4, r3, r5, lsl #18
     bb0:	01010d00 	tsteq	r1, r0, lsl #26
     bb4:	13011349 	movwne	r1, #4937	; 0x1349
     bb8:	210e0000 	tstcs	lr, r0
     bbc:	2f134900 	svccs	0x00134900
     bc0:	0f00000b 	svceq	0x0000000b
     bc4:	0b0b0113 	bleq	2c1018 <__Stack_Size+0x2c0c18>
     bc8:	0b3b0b3a 	bleq	ec38b8 <__Stack_Size+0xec34b8>
     bcc:	00001301 	andeq	r1, r0, r1, lsl #6
     bd0:	03000d10 	movweq	r0, #3344	; 0xd10
     bd4:	3b0b3a0e 	blcc	2cf414 <__Stack_Size+0x2cf014>
     bd8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     bdc:	1100000a 	tstne	r0, sl
     be0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     be4:	0b3a0e03 	bleq	e843f8 <__Stack_Size+0xe83ff8>
     be8:	0c270b3b 	stceq	11, cr0, [r7], #-236
     bec:	01120111 	tsteq	r2, r1, lsl r1
     bf0:	13010640 	movwne	r0, #5696	; 0x1640
     bf4:	05120000 	ldreq	r0, [r2]
     bf8:	3a0e0300 	bcc	381800 <__Stack_Size+0x381400>
     bfc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c00:	000a0213 	andeq	r0, sl, r3, lsl r2
     c04:	00051300 	andeq	r1, r5, r0, lsl #6
     c08:	0b3a0e03 	bleq	e8441c <__Stack_Size+0xe8401c>
     c0c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     c10:	00000602 	andeq	r0, r0, r2, lsl #12
     c14:	03003414 	movweq	r3, #1044	; 0x414
     c18:	3b0b3a0e 	blcc	2cf458 <__Stack_Size+0x2cf058>
     c1c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c20:	1500000a 	strne	r0, [r0, #-10]
     c24:	08030034 	stmdaeq	r3, {r2, r4, r5}
     c28:	0b3b0b3a 	bleq	ec3918 <__Stack_Size+0xec3518>
     c2c:	06021349 	streq	r1, [r2], -r9, asr #6
     c30:	34160000 	ldrcc	r0, [r6]
     c34:	3a0e0300 	bcc	38183c <__Stack_Size+0x38143c>
     c38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c3c:	17000013 	smladne	r0, r3, r0, r0
     c40:	0b0b000f 	bleq	2c0c84 <__Stack_Size+0x2c0884>
     c44:	00001349 	andeq	r1, r0, r9, asr #6
     c48:	3f012e18 	svccc	0x00012e18
     c4c:	3a0e030c 	bcc	381884 <__Stack_Size+0x381484>
     c50:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     c54:	1201110c 	andne	r1, r1, #3	; 0x3
     c58:	010a4001 	tsteq	sl, r1
     c5c:	19000013 	stmdbne	r0, {r0, r1, r4}
     c60:	0c3f012e 	ldfeqs	f0, [pc], #-184
     c64:	0b3a0e03 	bleq	e84478 <__Stack_Size+0xe84078>
     c68:	0c270b3b 	stceq	11, cr0, [r7], #-236
     c6c:	01111349 	tsteq	r1, r9, asr #6
     c70:	0a400112 	beq	10010c0 <__Stack_Size+0x1000cc0>
     c74:	00001301 	andeq	r1, r0, r1, lsl #6
     c78:	3f012e1a 	svccc	0x00012e1a
     c7c:	3a0e030c 	bcc	3818b4 <__Stack_Size+0x3814b4>
     c80:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     c84:	1113490c 	tstne	r3, ip, lsl #18
     c88:	40011201 	andmi	r1, r1, r1, lsl #4
     c8c:	0013010a 	andseq	r0, r3, sl, lsl #2
     c90:	00051b00 	andeq	r1, r5, r0, lsl #22
     c94:	0b3a0e03 	bleq	e844a8 <__Stack_Size+0xe840a8>
     c98:	1349053b 	movtne	r0, #38203	; 0x953b
     c9c:	00000602 	andeq	r0, r0, r2, lsl #12
     ca0:	0300051c 	movweq	r0, #1308	; 0x51c
     ca4:	3b0b3a0e 	blcc	2cf4e4 <__Stack_Size+0x2cf0e4>
     ca8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     cac:	1d00000a 	stcne	0, cr0, [r0, #-40]
     cb0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     cb4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     cb8:	00001349 	andeq	r1, r0, r9, asr #6
     cbc:	3f012e1e 	svccc	0x00012e1e
     cc0:	3a0e030c 	bcc	3818f8 <__Stack_Size+0x3814f8>
     cc4:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     cc8:	1201110c 	andne	r1, r1, #3	; 0x3
     ccc:	010a4001 	tsteq	sl, r1
     cd0:	1f000013 	svcne	0x00000013
     cd4:	08030034 	stmdaeq	r3, {r2, r4, r5}
     cd8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     cdc:	0a021349 	beq	85a08 <__Stack_Size+0x85608>
     ce0:	34200000 	strtcc	r0, [r0]
     ce4:	3a0e0300 	bcc	3818ec <__Stack_Size+0x3814ec>
     ce8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     cec:	00060213 	andeq	r0, r6, r3, lsl r2
     cf0:	012e2100 	teqeq	lr, r0, lsl #2
     cf4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     cf8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     cfc:	01110c27 	tsteq	r1, r7, lsr #24
     d00:	06400112 	undefined
     d04:	00001301 	andeq	r1, r0, r1, lsl #6
     d08:	03003422 	movweq	r3, #1058	; 0x422
     d0c:	3b0b3a08 	blcc	2cf534 <__Stack_Size+0x2cf134>
     d10:	00134905 	andseq	r4, r3, r5, lsl #18
     d14:	002e2300 	eoreq	r2, lr, r0, lsl #6
     d18:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     d1c:	0b3b0b3a 	bleq	ec3a0c <__Stack_Size+0xec360c>
     d20:	01110c27 	tsteq	r1, r7, lsr #24
     d24:	06400112 	undefined
     d28:	2e240000 	cdpcs	0, 2, cr0, cr4, cr0, {0}
     d2c:	030c3f01 	movweq	r3, #52993	; 0xcf01
     d30:	3b0b3a0e 	blcc	2cf570 <__Stack_Size+0x2cf170>
     d34:	110c270b 	tstne	ip, fp, lsl #14
     d38:	40011201 	andmi	r1, r1, r1, lsl #4
     d3c:	00000006 	andeq	r0, r0, r6
     d40:	25011101 	strcs	r1, [r1, #-257]
     d44:	030b130e 	movweq	r1, #45838	; 0xb30e
     d48:	110e1b0e 	tstne	lr, lr, lsl #22
     d4c:	10011201 	andne	r1, r1, r1, lsl #4
     d50:	02000006 	andeq	r0, r0, #6	; 0x6
     d54:	0b0b0024 	bleq	2c0dec <__Stack_Size+0x2c09ec>
     d58:	0e030b3e 	vmoveq.16	d3[0], r0
     d5c:	16030000 	strne	r0, [r3], -r0
     d60:	3a080300 	bcc	201968 <__Stack_Size+0x201568>
     d64:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d68:	04000013 	streq	r0, [r0], #-19
     d6c:	13490035 	movtne	r0, #36917	; 0x9035
     d70:	26050000 	strcs	r0, [r5], -r0
     d74:	00134900 	andseq	r4, r3, r0, lsl #18
     d78:	01040600 	tsteq	r4, r0, lsl #12
     d7c:	0b3a0b0b 	bleq	e839b0 <__Stack_Size+0xe835b0>
     d80:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     d84:	28070000 	stmdacs	r7, {}
     d88:	1c0e0300 	stcne	3, cr0, [lr], {0}
     d8c:	0800000d 	stmdaeq	r0, {r0, r2, r3}
     d90:	08030028 	stmdaeq	r3, {r3, r5}
     d94:	00000d1c 	andeq	r0, r0, ip, lsl sp
     d98:	03001609 	movweq	r1, #1545	; 0x609
     d9c:	3b0b3a0e 	blcc	2cf5dc <__Stack_Size+0x2cf1dc>
     da0:	0013490b 	andseq	r4, r3, fp, lsl #18
     da4:	00240a00 	eoreq	r0, r4, r0, lsl #20
     da8:	0b3e0b0b 	bleq	f839dc <__Stack_Size+0xf835dc>
     dac:	130b0000 	movwne	r0, #45056	; 0xb000
     db0:	3a050b01 	bcc	1439bc <__Stack_Size+0x1435bc>
     db4:	01053b0b 	tsteq	r5, fp, lsl #22
     db8:	0c000013 	stceq	0, cr0, [r0], {19}
     dbc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     dc0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     dc4:	0a381349 	beq	e05af0 <__Stack_Size+0xe056f0>
     dc8:	0d0d0000 	stceq	0, cr0, [sp]
     dcc:	3a080300 	bcc	2019d4 <__Stack_Size+0x2015d4>
     dd0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     dd4:	000a3813 	andeq	r3, sl, r3, lsl r8
     dd8:	01010e00 	tsteq	r1, r0, lsl #28
     ddc:	13011349 	movwne	r1, #4937	; 0x1349
     de0:	210f0000 	mrscs	r0, CPSR
     de4:	2f134900 	svccs	0x00134900
     de8:	1000000b 	andne	r0, r0, fp
     dec:	0b0b0113 	bleq	2c1240 <__Stack_Size+0x2c0e40>
     df0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     df4:	00001301 	andeq	r1, r0, r1, lsl #6
     df8:	0b011311 	bleq	45a44 <__Stack_Size+0x45644>
     dfc:	3b0b3a0b 	blcc	2cf630 <__Stack_Size+0x2cf230>
     e00:	0013010b 	andseq	r0, r3, fp, lsl #2
     e04:	000d1200 	andeq	r1, sp, r0, lsl #4
     e08:	0b3a0e03 	bleq	e8461c <__Stack_Size+0xe8421c>
     e0c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e10:	00000a38 	andeq	r0, r0, r8, lsr sl
     e14:	3f012e13 	svccc	0x00012e13
     e18:	3a0e030c 	bcc	381a50 <__Stack_Size+0x381650>
     e1c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     e20:	1201110c 	andne	r1, r1, #3	; 0x3
     e24:	010a4001 	tsteq	sl, r1
     e28:	14000013 	strne	r0, [r0], #-19
     e2c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     e30:	0b3b0b3a 	bleq	ec3b20 <__Stack_Size+0xec3720>
     e34:	0a021349 	beq	85b60 <__Stack_Size+0x85760>
     e38:	34150000 	ldrcc	r0, [r5]
     e3c:	3a0e0300 	bcc	381a44 <__Stack_Size+0x381644>
     e40:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e44:	16000013 	undefined
     e48:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     e4c:	0b3b0b3a 	bleq	ec3b3c <__Stack_Size+0xec373c>
     e50:	06021349 	streq	r1, [r2], -r9, asr #6
     e54:	2e170000 	wxorcs	wr0, wr7, wr0
     e58:	030c3f01 	movweq	r3, #52993	; 0xcf01
     e5c:	3b0b3a0e 	blcc	2cf69c <__Stack_Size+0x2cf29c>
     e60:	110c270b 	tstne	ip, fp, lsl #14
     e64:	40011201 	andmi	r1, r1, r1, lsl #4
     e68:	00130106 	andseq	r0, r3, r6, lsl #2
     e6c:	00341800 	eorseq	r1, r4, r0, lsl #16
     e70:	0b3a0e03 	bleq	e84684 <__Stack_Size+0xe84284>
     e74:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e78:	00000602 	andeq	r0, r0, r2, lsl #12
     e7c:	0b000f19 	bleq	4ae8 <__Stack_Size+0x46e8>
     e80:	0013490b 	andseq	r4, r3, fp, lsl #18
     e84:	00051a00 	andeq	r1, r5, r0, lsl #20
     e88:	0b3a0e03 	bleq	e8469c <__Stack_Size+0xe8429c>
     e8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e90:	00000a02 	andeq	r0, r0, r2, lsl #20
     e94:	3f002e1b 	svccc	0x00002e1b
     e98:	3a0e030c 	bcc	381ad0 <__Stack_Size+0x3816d0>
     e9c:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     ea0:	1113490c 	tstne	r3, ip, lsl #18
     ea4:	40011201 	andmi	r1, r1, r1, lsl #4
     ea8:	1c00000a 	stcne	0, cr0, [r0], {10}
     eac:	0c3f012e 	ldfeqs	f0, [pc], #-184
     eb0:	0b3a0e03 	bleq	e846c4 <__Stack_Size+0xe842c4>
     eb4:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     eb8:	01111349 	tsteq	r1, r9, asr #6
     ebc:	0a400112 	beq	100130c <__Stack_Size+0x1000f0c>
     ec0:	00001301 	andeq	r1, r0, r1, lsl #6
     ec4:	0300051d 	movweq	r0, #1309	; 0x51d
     ec8:	3b0b3a0e 	blcc	2cf708 <__Stack_Size+0x2cf308>
     ecc:	02134905 	andseq	r4, r3, #81920	; 0x14000
     ed0:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
     ed4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     ed8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     edc:	00001349 	andeq	r1, r0, r9, asr #6
     ee0:	0300341f 	movweq	r3, #1055	; 0x41f
     ee4:	3b0b3a08 	blcc	2cf70c <__Stack_Size+0x2cf30c>
     ee8:	02134905 	andseq	r4, r3, #81920	; 0x14000
     eec:	2000000a 	andcs	r0, r0, sl
     ef0:	0c3f012e 	ldfeqs	f0, [pc], #-184
     ef4:	0b3a0e03 	bleq	e84708 <__Stack_Size+0xe84308>
     ef8:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
     efc:	01120111 	tsteq	r2, r1, lsl r1
     f00:	13010a40 	movwne	r0, #6720	; 0x1a40
     f04:	05210000 	streq	r0, [r1]!
     f08:	3a0e0300 	bcc	381b10 <__Stack_Size+0x381710>
     f0c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f10:	000a0213 	andeq	r0, sl, r3, lsl r2
     f14:	002e2200 	eoreq	r2, lr, r0, lsl #4
     f18:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f1c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f20:	01110c27 	tsteq	r1, r7, lsr #24
     f24:	0a400112 	beq	1001374 <__Stack_Size+0x1000f74>
     f28:	34230000 	strtcc	r0, [r3]
     f2c:	3a0e0300 	bcc	381b34 <__Stack_Size+0x381734>
     f30:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     f34:	000a0213 	andeq	r0, sl, r3, lsl r2
     f38:	012e2400 	teqeq	lr, r0, lsl #8
     f3c:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
     f40:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f44:	01110c27 	tsteq	r1, r7, lsr #24
     f48:	06400112 	undefined
     f4c:	00001301 	andeq	r1, r0, r1, lsl #6
     f50:	03003425 	movweq	r3, #1061	; 0x425
     f54:	3b0b3a0e 	blcc	2cf794 <__Stack_Size+0x2cf394>
     f58:	02134905 	andseq	r4, r3, #81920	; 0x14000
     f5c:	26000006 	strcs	r0, [r0], -r6
     f60:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f64:	053b0b3a 	ldreq	r0, [fp, #-2874]!
     f68:	00001349 	andeq	r1, r0, r9, asr #6
     f6c:	3f002e27 	svccc	0x00002e27
     f70:	3a0e030c 	bcc	381ba8 <__Stack_Size+0x3817a8>
     f74:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     f78:	1113490c 	tstne	r3, ip, lsl #18
     f7c:	40011201 	andmi	r1, r1, r1, lsl #4
     f80:	28000006 	stmdacs	r0, {r1, r2}
     f84:	0c3f002e 	ldceq	0, cr0, [pc], #-184
     f88:	0b3a0e03 	bleq	e8479c <__Stack_Size+0xe8439c>
     f8c:	0c270b3b 	stceq	11, cr0, [r7], #-236
     f90:	01120111 	tsteq	r2, r1, lsl r1
     f94:	00000640 	andeq	r0, r0, r0, asr #12
     f98:	01110100 	tsteq	r1, r0, lsl #2
     f9c:	0b130e25 	bleq	4c4838 <__Stack_Size+0x4c4438>
     fa0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     fa4:	01120111 	tsteq	r2, r1, lsl r1
     fa8:	00000610 	andeq	r0, r0, r0, lsl r6
     fac:	0b002402 	bleq	9fbc <__Stack_Size+0x9bbc>
     fb0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     fb4:	0300000e 	movweq	r0, #14	; 0xe
     fb8:	08030016 	stmdaeq	r3, {r1, r2, r4}
     fbc:	0b3b0b3a 	bleq	ec3cac <__Stack_Size+0xec38ac>
     fc0:	00001349 	andeq	r1, r0, r9, asr #6
     fc4:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
     fc8:	05000013 	streq	r0, [r0, #-19]
     fcc:	0b0b0104 	bleq	2c13e4 <__Stack_Size+0x2c0fe4>
     fd0:	0b3b0b3a 	bleq	ec3cc0 <__Stack_Size+0xec38c0>
     fd4:	00001301 	andeq	r1, r0, r1, lsl #6
     fd8:	03002806 	movweq	r2, #2054	; 0x806
     fdc:	000d1c0e 	andeq	r1, sp, lr, lsl #24
     fe0:	00280700 	eoreq	r0, r8, r0, lsl #14
     fe4:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
     fe8:	16080000 	strne	r0, [r8], -r0
     fec:	3a0e0300 	bcc	381bf4 <__Stack_Size+0x3817f4>
     ff0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     ff4:	09000013 	stmdbeq	r0, {r0, r1, r4}
     ff8:	0b0b0024 	bleq	2c1090 <__Stack_Size+0x2c0c90>
     ffc:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1000:	0b01130a 	bleq	45c30 <__Stack_Size+0x45830>
    1004:	3b0b3a0b 	blcc	2cf838 <__Stack_Size+0x2cf438>
    1008:	00130105 	andseq	r0, r3, r5, lsl #2
    100c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1010:	0b3a0803 	bleq	e83024 <__Stack_Size+0xe82c24>
    1014:	1349053b 	movtne	r0, #38203	; 0x953b
    1018:	00000a38 	andeq	r0, r0, r8, lsr sl
    101c:	3f012e0c 	svccc	0x00012e0c
    1020:	3a0e030c 	bcc	381c58 <__Stack_Size+0x381858>
    1024:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1028:	1201110c 	andne	r1, r1, #3	; 0x3
    102c:	010a4001 	tsteq	sl, r1
    1030:	0d000013 	stceq	0, cr0, [r0, #-76]
    1034:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1038:	0b3b0b3a 	bleq	ec3d28 <__Stack_Size+0xec3928>
    103c:	0a021349 	beq	85d68 <__Stack_Size+0x85968>
    1040:	050e0000 	streq	r0, [lr]
    1044:	3a0e0300 	bcc	381c4c <__Stack_Size+0x38184c>
    1048:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    104c:	00060213 	andeq	r0, r6, r3, lsl r2
    1050:	00340f00 	eorseq	r0, r4, r0, lsl #30
    1054:	0b3a0e03 	bleq	e84868 <__Stack_Size+0xe84468>
    1058:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    105c:	00000602 	andeq	r0, r0, r2, lsl #12
    1060:	3f012e10 	svccc	0x00012e10
    1064:	3a0e030c 	bcc	381c9c <__Stack_Size+0x38189c>
    1068:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    106c:	1113490c 	tstne	r3, ip, lsl #18
    1070:	40011201 	andmi	r1, r1, r1, lsl #4
    1074:	0013010a 	andseq	r0, r3, sl, lsl #2
    1078:	00341100 	eorseq	r1, r4, r0, lsl #2
    107c:	0b3a0e03 	bleq	e84890 <__Stack_Size+0xe84490>
    1080:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1084:	2e120000 	wxorcs	wr0, wr2, wr0
    1088:	030c3f01 	movweq	r3, #52993	; 0xcf01
    108c:	3b0b3a0e 	blcc	2cf8cc <__Stack_Size+0x2cf4cc>
    1090:	110c2705 	tstne	ip, r5, lsl #14
    1094:	40011201 	andmi	r1, r1, r1, lsl #4
    1098:	0013010a 	andseq	r0, r3, sl, lsl #2
    109c:	00051300 	andeq	r1, r5, r0, lsl #6
    10a0:	0b3a0e03 	bleq	e848b4 <__Stack_Size+0xe844b4>
    10a4:	1349053b 	movtne	r0, #38203	; 0x953b
    10a8:	00000a02 	andeq	r0, r0, r2, lsl #20
    10ac:	3f002e14 	svccc	0x00002e14
    10b0:	3a0e030c 	bcc	381ce8 <__Stack_Size+0x3818e8>
    10b4:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    10b8:	1201110c 	andne	r1, r1, #3	; 0x3
    10bc:	00064001 	andeq	r4, r6, r1
    10c0:	012e1500 	teqeq	lr, r0, lsl #10
    10c4:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    10c8:	0b3b0b3a 	bleq	ec3db8 <__Stack_Size+0xec39b8>
    10cc:	01110c27 	tsteq	r1, r7, lsr #24
    10d0:	06400112 	undefined
    10d4:	00001301 	andeq	r1, r0, r1, lsl #6
    10d8:	01110100 	tsteq	r1, r0, lsl #2
    10dc:	0b130e25 	bleq	4c4978 <__Stack_Size+0x4c4578>
    10e0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    10e4:	01120111 	tsteq	r2, r1, lsl r1
    10e8:	00000610 	andeq	r0, r0, r0, lsl r6
    10ec:	0b002402 	bleq	a0fc <__Stack_Size+0x9cfc>
    10f0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    10f4:	0300000e 	movweq	r0, #14	; 0xe
    10f8:	08030016 	stmdaeq	r3, {r1, r2, r4}
    10fc:	0b3b0b3a 	bleq	ec3dec <__Stack_Size+0xec39ec>
    1100:	00001349 	andeq	r1, r0, r9, asr #6
    1104:	49003504 	stmdbmi	r0, {r2, r8, sl, ip, sp}
    1108:	05000013 	streq	r0, [r0, #-19]
    110c:	0b0b0104 	bleq	2c1524 <__Stack_Size+0x2c1124>
    1110:	0b3b0b3a 	bleq	ec3e00 <__Stack_Size+0xec3a00>
    1114:	00001301 	andeq	r1, r0, r1, lsl #6
    1118:	03002806 	movweq	r2, #2054	; 0x806
    111c:	000d1c0e 	andeq	r1, sp, lr, lsl #24
    1120:	00280700 	eoreq	r0, r8, r0, lsl #14
    1124:	0d1c0803 	ldceq	8, cr0, [ip, #-12]
    1128:	16080000 	strne	r0, [r8], -r0
    112c:	3a0e0300 	bcc	381d34 <__Stack_Size+0x381934>
    1130:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1134:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1138:	0b0b0024 	bleq	2c11d0 <__Stack_Size+0x2c0dd0>
    113c:	00000b3e 	andeq	r0, r0, lr, lsr fp
    1140:	0b01130a 	bleq	45d70 <__Stack_Size+0x45970>
    1144:	3b0b3a0b 	blcc	2cf978 <__Stack_Size+0x2cf578>
    1148:	00130105 	andseq	r0, r3, r5, lsl #2
    114c:	000d0b00 	andeq	r0, sp, r0, lsl #22
    1150:	0b3a0803 	bleq	e83164 <__Stack_Size+0xe82d64>
    1154:	1349053b 	movtne	r0, #38203	; 0x953b
    1158:	00000a38 	andeq	r0, r0, r8, lsr sl
    115c:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1160:	3b0b3a0e 	blcc	2cf9a0 <__Stack_Size+0x2cf5a0>
    1164:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1168:	0d00000a 	stceq	0, cr0, [r0, #-40]
    116c:	0b0b0113 	bleq	2c15c0 <__Stack_Size+0x2c11c0>
    1170:	0b3b0b3a 	bleq	ec3e60 <__Stack_Size+0xec3a60>
    1174:	00001301 	andeq	r1, r0, r1, lsl #6
    1178:	03000d0e 	movweq	r0, #3342	; 0xd0e
    117c:	3b0b3a0e 	blcc	2cf9bc <__Stack_Size+0x2cf5bc>
    1180:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1184:	0f00000a 	svceq	0x0000000a
    1188:	0c3f012e 	ldfeqs	f0, [pc], #-184
    118c:	0b3a0e03 	bleq	e849a0 <__Stack_Size+0xe845a0>
    1190:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1194:	0b201349 	bleq	805ec0 <__Stack_Size+0x805ac0>
    1198:	00001301 	andeq	r1, r0, r1, lsl #6
    119c:	03000510 	movweq	r0, #1296	; 0x510
    11a0:	3b0b3a0e 	blcc	2cf9e0 <__Stack_Size+0x2cf5e0>
    11a4:	00134905 	andseq	r4, r3, r5, lsl #18
    11a8:	00341100 	eorseq	r1, r4, r0, lsl #2
    11ac:	0b3a0803 	bleq	e831c0 <__Stack_Size+0xe82dc0>
    11b0:	1349053b 	movtne	r0, #38203	; 0x953b
    11b4:	34120000 	ldrcc	r0, [r2]
    11b8:	3a0e0300 	bcc	381dc0 <__Stack_Size+0x3819c0>
    11bc:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    11c0:	13000013 	movwne	r0, #19	; 0x13
    11c4:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    11c8:	0b3a0e03 	bleq	e849dc <__Stack_Size+0xe845dc>
    11cc:	0c270b3b 	stceq	11, cr0, [r7], #-236
    11d0:	01120111 	tsteq	r2, r1, lsl r1
    11d4:	00000a40 	andeq	r0, r0, r0, asr #20
    11d8:	3f012e14 	svccc	0x00012e14
    11dc:	3a0e030c 	bcc	381e14 <__Stack_Size+0x381a14>
    11e0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11e4:	1201110c 	andne	r1, r1, #3	; 0x3
    11e8:	010a4001 	tsteq	sl, r1
    11ec:	15000013 	strne	r0, [r0, #-19]
    11f0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    11f4:	0b3b0b3a 	bleq	ec3ee4 <__Stack_Size+0xec3ae4>
    11f8:	0a021349 	beq	85f24 <__Stack_Size+0x85b24>
    11fc:	2e160000 	wxorcs	wr0, wr6, wr0
    1200:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1204:	3b0b3a0e 	blcc	2cfa44 <__Stack_Size+0x2cf644>
    1208:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    120c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1210:	01064001 	tsteq	r6, r1
    1214:	17000013 	smladne	r0, r3, r0, r0
    1218:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    121c:	0b3b0b3a 	bleq	ec3f0c <__Stack_Size+0xec3b0c>
    1220:	06021349 	streq	r1, [r2], -r9, asr #6
    1224:	34180000 	ldrcc	r0, [r8]
    1228:	3a0e0300 	bcc	381e30 <__Stack_Size+0x381a30>
    122c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1230:	19000013 	stmdbne	r0, {r0, r1, r4}
    1234:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1238:	06550152 	undefined
    123c:	0b590b58 	bleq	1643fa4 <__Stack_Size+0x1643ba4>
    1240:	00001301 	andeq	r1, r0, r1, lsl #6
    1244:	3100051a 	tstcc	r0, sl, lsl r5
    1248:	1b000013 	blne	129c <__Stack_Size+0xe9c>
    124c:	0655010b 	ldrbeq	r0, [r5], -fp, lsl #2
    1250:	341c0000 	ldrcc	r0, [ip]
    1254:	00133100 	andseq	r3, r3, r0, lsl #2
    1258:	00341d00 	eorseq	r1, r4, r0, lsl #26
    125c:	0a021331 	beq	85f28 <__Stack_Size+0x85b28>
    1260:	1d1e0000 	ldcne	0, cr0, [lr]
    1264:	11133101 	tstne	r3, r1, lsl #2
    1268:	58011201 	stmdapl	r1, {r0, r9, ip}
    126c:	000b590b 	andeq	r5, fp, fp, lsl #18
    1270:	010b1f00 	tsteq	fp, r0, lsl #30
    1274:	01120111 	tsteq	r2, r1, lsl r1
    1278:	34200000 	strtcc	r0, [r0]
    127c:	02133100 	andseq	r3, r3, #0	; 0x0
    1280:	21000006 	tstcs	r0, r6
    1284:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1288:	0b3b0b3a 	bleq	ec3f78 <__Stack_Size+0xec3b78>
    128c:	0a021349 	beq	85fb8 <__Stack_Size+0x85bb8>
    1290:	2e220000 	cdpcs	0, 2, cr0, cr2, cr0, {0}
    1294:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1298:	3b0b3a0e 	blcc	2cfad8 <__Stack_Size+0x2cf6d8>
    129c:	110c2705 	tstne	ip, r5, lsl #14
    12a0:	40011201 	andmi	r1, r1, r1, lsl #4
    12a4:	0013010a 	andseq	r0, r3, sl, lsl #2
    12a8:	00052300 	andeq	r2, r5, r0, lsl #6
    12ac:	0b3a0e03 	bleq	e84ac0 <__Stack_Size+0xe846c0>
    12b0:	1349053b 	movtne	r0, #38203	; 0x953b
    12b4:	00000a02 	andeq	r0, r0, r2, lsl #20
    12b8:	03000524 	movweq	r0, #1316	; 0x524
    12bc:	3b0b3a0e 	blcc	2cfafc <__Stack_Size+0x2cf6fc>
    12c0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    12c4:	25000006 	strcs	r0, [r0, #-6]
    12c8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    12cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    12d0:	06021349 	streq	r1, [r2], -r9, asr #6
    12d4:	2e260000 	cdpcs	0, 2, cr0, cr6, cr0, {0}
    12d8:	030c3f00 	movweq	r3, #52992	; 0xcf00
    12dc:	3b0b3a0e 	blcc	2cfb1c <__Stack_Size+0x2cf71c>
    12e0:	490c2705 	stmdbmi	ip, {r0, r2, r8, r9, sl, sp}
    12e4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    12e8:	000a4001 	andeq	r4, sl, r1
    12ec:	00342700 	eorseq	r2, r4, r0, lsl #14
    12f0:	0b3a0e03 	bleq	e84b04 <__Stack_Size+0xe84704>
    12f4:	1349053b 	movtne	r0, #38203	; 0x953b
    12f8:	00000a02 	andeq	r0, r0, r2, lsl #20
    12fc:	03003428 	movweq	r3, #1064	; 0x428
    1300:	3b0b3a08 	blcc	2cfb28 <__Stack_Size+0x2cf728>
    1304:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1308:	29000006 	stmdbcs	r0, {r1, r2}
    130c:	0b0b000f 	bleq	2c1350 <__Stack_Size+0x2c0f50>
    1310:	00001349 	andeq	r1, r0, r9, asr #6
    1314:	31012e2a 	tstcc	r1, sl, lsr #28
    1318:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    131c:	010a4001 	tsteq	sl, r1
    1320:	2b000013 	blcs	1374 <__Stack_Size+0xf74>
    1324:	13310005 	teqne	r1, #5	; 0x5
    1328:	00000602 	andeq	r0, r0, r2, lsl #12
    132c:	3f002e2c 	svccc	0x00002e2c
    1330:	3a0e030c 	bcc	381f68 <__Stack_Size+0x381b68>
    1334:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    1338:	1201110c 	andne	r1, r1, #3	; 0x3
    133c:	000a4001 	andeq	r4, sl, r1
    1340:	012e2d00 	teqeq	lr, r0, lsl #26
    1344:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1348:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    134c:	13490c27 	movtne	r0, #39975	; 0x9c27
    1350:	01120111 	tsteq	r2, r1, lsl r1
    1354:	13010a40 	movwne	r0, #6720	; 0x1a40
    1358:	012e0000 	teqeq	lr, r0
    135c:	01134901 	tsteq	r3, r1, lsl #18
    1360:	2f000013 	svccs	0x00000013
    1364:	13490021 	movtne	r0, #36897	; 0x9021
    1368:	00000b2f 	andeq	r0, r0, pc, lsr #22
    136c:	49002630 	stmdbmi	r0, {r4, r5, r9, sl, sp}
    1370:	00000013 	andeq	r0, r0, r3, lsl r0
    1374:	25011101 	strcs	r1, [r1, #-257]
    1378:	030b130e 	movweq	r1, #45838	; 0xb30e
    137c:	110e1b0e 	tstne	lr, lr, lsl #22
    1380:	10011201 	andne	r1, r1, r1, lsl #4
    1384:	02000006 	andeq	r0, r0, #6	; 0x6
    1388:	0b0b0024 	bleq	2c1420 <__Stack_Size+0x2c1020>
    138c:	0e030b3e 	vmoveq.16	d3[0], r0
    1390:	16030000 	strne	r0, [r3], -r0
    1394:	3a080300 	bcc	201f9c <__Stack_Size+0x201b9c>
    1398:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    139c:	04000013 	streq	r0, [r0], #-19
    13a0:	13490035 	movtne	r0, #36917	; 0x9035
    13a4:	26050000 	strcs	r0, [r5], -r0
    13a8:	00134900 	andseq	r4, r3, r0, lsl #18
    13ac:	01040600 	tsteq	r4, r0, lsl #12
    13b0:	0b3a0b0b 	bleq	e83fe4 <__Stack_Size+0xe83be4>
    13b4:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    13b8:	28070000 	stmdacs	r7, {}
    13bc:	1c0e0300 	stcne	3, cr0, [lr], {0}
    13c0:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    13c4:	08030028 	stmdaeq	r3, {r3, r5}
    13c8:	00000d1c 	andeq	r0, r0, ip, lsl sp
    13cc:	03001609 	movweq	r1, #1545	; 0x609
    13d0:	3b0b3a0e 	blcc	2cfc10 <__Stack_Size+0x2cf810>
    13d4:	0013490b 	andseq	r4, r3, fp, lsl #18
    13d8:	00240a00 	eoreq	r0, r4, r0, lsl #20
    13dc:	0b3e0b0b 	bleq	f84010 <__Stack_Size+0xf83c10>
    13e0:	130b0000 	movwne	r0, #45056	; 0xb000
    13e4:	3a0b0b01 	bcc	2c3ff0 <__Stack_Size+0x2c3bf0>
    13e8:	01053b0b 	tsteq	r5, fp, lsl #22
    13ec:	0c000013 	stceq	0, cr0, [r0], {19}
    13f0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    13f4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    13f8:	0a381349 	beq	e06124 <__Stack_Size+0xe05d24>
    13fc:	0d0d0000 	stceq	0, cr0, [sp]
    1400:	3a080300 	bcc	202008 <__Stack_Size+0x201c08>
    1404:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1408:	000a3813 	andeq	r3, sl, r3, lsl r8
    140c:	012e0e00 	teqeq	lr, r0, lsl #28
    1410:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1414:	0b3b0b3a 	bleq	ec4104 <__Stack_Size+0xec3d04>
    1418:	01110c27 	tsteq	r1, r7, lsr #24
    141c:	0a400112 	beq	100186c <__Stack_Size+0x100146c>
    1420:	00001301 	andeq	r1, r0, r1, lsl #6
    1424:	0300050f 	movweq	r0, #1295	; 0x50f
    1428:	3b0b3a0e 	blcc	2cfc68 <__Stack_Size+0x2cf868>
    142c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1430:	1000000a 	andne	r0, r0, sl
    1434:	0c3f002e 	ldceq	0, cr0, [pc], #-184
    1438:	0b3a0e03 	bleq	e84c4c <__Stack_Size+0xe8484c>
    143c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1440:	01111349 	tsteq	r1, r9, asr #6
    1444:	0a400112 	beq	1001894 <__Stack_Size+0x1001494>
    1448:	2e110000 	wxorcs	wr0, wr1, wr0
    144c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1450:	3b0b3a0e 	blcc	2cfc90 <__Stack_Size+0x2cf890>
    1454:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1458:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    145c:	000a4001 	andeq	r4, sl, r1
    1460:	00051200 	andeq	r1, r5, r0, lsl #4
    1464:	0b3a0e03 	bleq	e84c78 <__Stack_Size+0xe84878>
    1468:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    146c:	00000602 	andeq	r0, r0, r2, lsl #12
    1470:	03003413 	movweq	r3, #1043	; 0x413
    1474:	3b0b3a0e 	blcc	2cfcb4 <__Stack_Size+0x2cf8b4>
    1478:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    147c:	14000006 	strne	r0, [r0], #-6
    1480:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1484:	0b3b0b3a 	bleq	ec4174 <__Stack_Size+0xec3d74>
    1488:	00001349 	andeq	r1, r0, r9, asr #6
    148c:	03003415 	movweq	r3, #1045	; 0x415
    1490:	3b0b3a0e 	blcc	2cfcd0 <__Stack_Size+0x2cf8d0>
    1494:	0013490b 	andseq	r4, r3, fp, lsl #18
    1498:	11010000 	tstne	r1, r0
    149c:	130e2501 	movwne	r2, #58625	; 0xe501
    14a0:	1b0e030b 	blne	3820d4 <__Stack_Size+0x381cd4>
    14a4:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    14a8:	00061001 	andeq	r1, r6, r1
    14ac:	00240200 	eoreq	r0, r4, r0, lsl #4
    14b0:	0b3e0b0b 	bleq	f840e4 <__Stack_Size+0xf83ce4>
    14b4:	00000e03 	andeq	r0, r0, r3, lsl #28
    14b8:	03001603 	movweq	r1, #1539	; 0x603
    14bc:	3b0b3a08 	blcc	2cfce4 <__Stack_Size+0x2cf8e4>
    14c0:	0013490b 	andseq	r4, r3, fp, lsl #18
    14c4:	00350400 	eorseq	r0, r5, r0, lsl #8
    14c8:	00001349 	andeq	r1, r0, r9, asr #6
    14cc:	0b010405 	bleq	424e8 <__Stack_Size+0x420e8>
    14d0:	3b0b3a0b 	blcc	2cfd04 <__Stack_Size+0x2cf904>
    14d4:	0013010b 	andseq	r0, r3, fp, lsl #2
    14d8:	00280600 	eoreq	r0, r8, r0, lsl #12
    14dc:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    14e0:	28070000 	stmdacs	r7, {}
    14e4:	1c080300 	stcne	3, cr0, [r8], {0}
    14e8:	0800000d 	stmdaeq	r0, {r0, r2, r3}
    14ec:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    14f0:	0b3b0b3a 	bleq	ec41e0 <__Stack_Size+0xec3de0>
    14f4:	00001349 	andeq	r1, r0, r9, asr #6
    14f8:	0b002409 	bleq	a524 <__Stack_Size+0xa124>
    14fc:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1500:	01130a00 	tsteq	r3, r0, lsl #20
    1504:	0b3a0b0b 	bleq	e84138 <__Stack_Size+0xe83d38>
    1508:	1301053b 	movwne	r0, #5435	; 0x153b
    150c:	0d0b0000 	stceq	0, cr0, [fp]
    1510:	3a080300 	bcc	202118 <__Stack_Size+0x201d18>
    1514:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1518:	000a3813 	andeq	r3, sl, r3, lsl r8
    151c:	000d0c00 	andeq	r0, sp, r0, lsl #24
    1520:	0b3a0e03 	bleq	e84d34 <__Stack_Size+0xe84934>
    1524:	1349053b 	movtne	r0, #38203	; 0x953b
    1528:	00000a38 	andeq	r0, r0, r8, lsr sl
    152c:	0300160d 	movweq	r1, #1549	; 0x60d
    1530:	3b0b3a0e 	blcc	2cfd70 <__Stack_Size+0x2cf970>
    1534:	00134905 	andseq	r4, r3, r5, lsl #18
    1538:	01130e00 	tsteq	r3, r0, lsl #28
    153c:	0b3a0b0b 	bleq	e84170 <__Stack_Size+0xe83d70>
    1540:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1544:	0d0f0000 	stceq	0, cr0, [pc]
    1548:	3a0e0300 	bcc	382150 <__Stack_Size+0x381d50>
    154c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1550:	000a3813 	andeq	r3, sl, r3, lsl r8
    1554:	012e1000 	teqeq	lr, r0
    1558:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    155c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1560:	0b200c27 	bleq	804604 <__Stack_Size+0x804204>
    1564:	00001301 	andeq	r1, r0, r1, lsl #6
    1568:	03000511 	movweq	r0, #1297	; 0x511
    156c:	3b0b3a0e 	blcc	2cfdac <__Stack_Size+0x2cf9ac>
    1570:	00134905 	andseq	r4, r3, r5, lsl #18
    1574:	00341200 	eorseq	r1, r4, r0, lsl #4
    1578:	0b3a0e03 	bleq	e84d8c <__Stack_Size+0xe8498c>
    157c:	1349053b 	movtne	r0, #38203	; 0x953b
    1580:	0f130000 	svceq	0x00130000
    1584:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1588:	14000013 	strne	r0, [r0], #-19
    158c:	0e03012e 	adfeqsp	f0, f3, #0.5
    1590:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1594:	0b200c27 	bleq	804638 <__Stack_Size+0x804238>
    1598:	00001301 	andeq	r1, r0, r1, lsl #6
    159c:	03003415 	movweq	r3, #1045	; 0x415
    15a0:	3b0b3a08 	blcc	2cfdc8 <__Stack_Size+0x2cf9c8>
    15a4:	00134905 	andseq	r4, r3, r5, lsl #18
    15a8:	012e1600 	teqeq	lr, r0, lsl #12
    15ac:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    15b0:	0b3b0b3a 	bleq	ec42a0 <__Stack_Size+0xec3ea0>
    15b4:	01110c27 	tsteq	r1, r7, lsr #24
    15b8:	06400112 	undefined
    15bc:	00001301 	andeq	r1, r0, r1, lsl #6
    15c0:	03000517 	movweq	r0, #1303	; 0x517
    15c4:	3b0b3a0e 	blcc	2cfe04 <__Stack_Size+0x2cfa04>
    15c8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    15cc:	18000006 	stmdane	r0, {r1, r2}
    15d0:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    15d4:	0b3b0b3a 	bleq	ec42c4 <__Stack_Size+0xec3ec4>
    15d8:	06021349 	streq	r1, [r2], -r9, asr #6
    15dc:	2e190000 	wxorcs	wr0, wr9, wr0
    15e0:	030c3f01 	movweq	r3, #52993	; 0xcf01
    15e4:	3b0b3a0e 	blcc	2cfe24 <__Stack_Size+0x2cfa24>
    15e8:	110c2705 	tstne	ip, r5, lsl #14
    15ec:	40011201 	andmi	r1, r1, r1, lsl #4
    15f0:	00130106 	andseq	r0, r3, r6, lsl #2
    15f4:	00051a00 	andeq	r1, r5, r0, lsl #20
    15f8:	0b3a0e03 	bleq	e84e0c <__Stack_Size+0xe84a0c>
    15fc:	1349053b 	movtne	r0, #38203	; 0x953b
    1600:	00000602 	andeq	r0, r0, r2, lsl #12
    1604:	0300341b 	movweq	r3, #1051	; 0x41b
    1608:	3b0b3a0e 	blcc	2cfe48 <__Stack_Size+0x2cfa48>
    160c:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1610:	1c000006 	stcne	0, cr0, [r0], {6}
    1614:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1618:	0b580655 	bleq	1602f74 <__Stack_Size+0x1602b74>
    161c:	13010559 	movwne	r0, #5465	; 0x1559
    1620:	051d0000 	ldreq	r0, [sp]
    1624:	00133100 	andseq	r3, r3, r0, lsl #2
    1628:	010b1e00 	tsteq	fp, r0, lsl #28
    162c:	00000655 	andeq	r0, r0, r5, asr r6
    1630:	3100341f 	tstcc	r0, pc, lsl r4
    1634:	00060213 	andeq	r0, r6, r3, lsl r2
    1638:	011d2000 	tsteq	sp, r0
    163c:	01521331 	cmpeq	r2, r1, lsr r3
    1640:	0b580655 	bleq	1602f9c <__Stack_Size+0x1602b9c>
    1644:	13010559 	movwne	r0, #5465	; 0x1559
    1648:	34210000 	strtcc	r0, [r1]
    164c:	00133100 	andseq	r3, r3, r0, lsl #2
    1650:	011d2200 	tsteq	sp, r0, lsl #4
    1654:	01111331 	tsteq	r1, r1, lsr r3
    1658:	0b580112 	bleq	1601aa8 <__Stack_Size+0x16016a8>
    165c:	13010559 	movwne	r0, #5465	; 0x1559
    1660:	0b230000 	bleq	8c1668 <__Stack_Size+0x8c1268>
    1664:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    1668:	24000001 	strcs	r0, [r0], #-1
    166c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1670:	06550152 	undefined
    1674:	05590b58 	ldrbeq	r0, [r9, #-2904]
    1678:	05250000 	streq	r0, [r5]!
    167c:	3a0e0300 	bcc	382284 <__Stack_Size+0x381e84>
    1680:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1684:	000a0213 	andeq	r0, sl, r3, lsl r2
    1688:	00342600 	eorseq	r2, r4, r0, lsl #12
    168c:	0b3a0e03 	bleq	e84ea0 <__Stack_Size+0xe84aa0>
    1690:	1349053b 	movtne	r0, #38203	; 0x953b
    1694:	00000a02 	andeq	r0, r0, r2, lsl #20
    1698:	31003427 	tstcc	r0, r7, lsr #8
    169c:	000a0213 	andeq	r0, sl, r3, lsl r2
    16a0:	011d2800 	tsteq	sp, r0, lsl #16
    16a4:	01111331 	tsteq	r1, r1, lsr r3
    16a8:	0b580112 	bleq	1601af8 <__Stack_Size+0x16016f8>
    16ac:	00000559 	andeq	r0, r0, r9, asr r5
    16b0:	3f012e29 	svccc	0x00012e29
    16b4:	3a0e030c 	bcc	3822ec <__Stack_Size+0x381eec>
    16b8:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16bc:	1201110c 	andne	r1, r1, #3	; 0x3
    16c0:	010a4001 	tsteq	sl, r1
    16c4:	2a000013 	bcs	1718 <__Stack_Size+0x1318>
    16c8:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    16cc:	01120111 	tsteq	r2, r1, lsl r1
    16d0:	13010a40 	movwne	r0, #6720	; 0x1a40
    16d4:	052b0000 	streq	r0, [fp]!
    16d8:	02133100 	andseq	r3, r3, #0	; 0x0
    16dc:	2c00000a 	stccs	0, cr0, [r0], {10}
    16e0:	13310005 	teqne	r1, #5	; 0x5
    16e4:	00000602 	andeq	r0, r0, r2, lsl #12
    16e8:	3f012e2d 	svccc	0x00012e2d
    16ec:	3a0e030c 	bcc	382324 <__Stack_Size+0x381f24>
    16f0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
    16f4:	1113490c 	tstne	r3, ip, lsl #18
    16f8:	40011201 	andmi	r1, r1, r1, lsl #4
    16fc:	0013010a 	andseq	r0, r3, sl, lsl #2
    1700:	012e2e00 	teqeq	lr, r0, lsl #28
    1704:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1708:	0b3b0b3a 	bleq	ec43f8 <__Stack_Size+0xec3ff8>
    170c:	01110c27 	tsteq	r1, r7, lsr #24
    1710:	06400112 	undefined
    1714:	01000000 	tsteq	r0, r0
    1718:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    171c:	0e030b13 	vmoveq.32	d3[0], r0
    1720:	01110e1b 	tsteq	r1, fp, lsl lr
    1724:	06100112 	undefined
    1728:	24020000 	strcs	r0, [r2]
    172c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1730:	000e030b 	andeq	r0, lr, fp, lsl #6
    1734:	00160300 	andseq	r0, r6, r0, lsl #6
    1738:	0b3a0803 	bleq	e8374c <__Stack_Size+0xe8334c>
    173c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1740:	35040000 	strcc	r0, [r4]
    1744:	00134900 	andseq	r4, r3, r0, lsl #18
    1748:	01040500 	tsteq	r4, r0, lsl #10
    174c:	0b3a0b0b 	bleq	e84380 <__Stack_Size+0xe83f80>
    1750:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1754:	28060000 	stmdacs	r6, {}
    1758:	1c0e0300 	stcne	3, cr0, [lr], {0}
    175c:	0700000d 	streq	r0, [r0, -sp]
    1760:	08030028 	stmdaeq	r3, {r3, r5}
    1764:	00000d1c 	andeq	r0, r0, ip, lsl sp
    1768:	03001608 	movweq	r1, #1544	; 0x608
    176c:	3b0b3a0e 	blcc	2cffac <__Stack_Size+0x2cfbac>
    1770:	0013490b 	andseq	r4, r3, fp, lsl #18
    1774:	00240900 	eoreq	r0, r4, r0, lsl #18
    1778:	0b3e0b0b 	bleq	f843ac <__Stack_Size+0xf83fac>
    177c:	130a0000 	movwne	r0, #40960	; 0xa000
    1780:	3a0b0b01 	bcc	2c438c <__Stack_Size+0x2c3f8c>
    1784:	01053b0b 	tsteq	r5, fp, lsl #22
    1788:	0b000013 	bleq	17dc <__Stack_Size+0x13dc>
    178c:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1790:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1794:	0a381349 	beq	e064c0 <__Stack_Size+0xe060c0>
    1798:	0d0c0000 	stceq	0, cr0, [ip]
    179c:	3a0e0300 	bcc	3823a4 <__Stack_Size+0x381fa4>
    17a0:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    17a4:	000a3813 	andeq	r3, sl, r3, lsl r8
    17a8:	00160d00 	andseq	r0, r6, r0, lsl #26
    17ac:	0b3a0e03 	bleq	e84fc0 <__Stack_Size+0xe84bc0>
    17b0:	1349053b 	movtne	r0, #38203	; 0x953b
    17b4:	130e0000 	movwne	r0, #57344	; 0xe000
    17b8:	3a0b0b01 	bcc	2c43c4 <__Stack_Size+0x2c3fc4>
    17bc:	010b3b0b 	tsteq	fp, fp, lsl #22
    17c0:	0f000013 	svceq	0x00000013
    17c4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    17c8:	0b3b0b3a 	bleq	ec44b8 <__Stack_Size+0xec40b8>
    17cc:	0a381349 	beq	e064f8 <__Stack_Size+0xe060f8>
    17d0:	2e100000 	wxorcs	wr0, wr0, wr0
    17d4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    17d8:	3b0b3a0e 	blcc	2d0018 <__Stack_Size+0x2cfc18>
    17dc:	110c270b 	tstne	ip, fp, lsl #14
    17e0:	40011201 	andmi	r1, r1, r1, lsl #4
    17e4:	0013010a 	andseq	r0, r3, sl, lsl #2
    17e8:	00051100 	andeq	r1, r5, r0, lsl #2
    17ec:	0b3a0e03 	bleq	e85000 <__Stack_Size+0xe84c00>
    17f0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    17f4:	00000a02 	andeq	r0, r0, r2, lsl #20
    17f8:	0b000f12 	bleq	5448 <__Stack_Size+0x5048>
    17fc:	0013490b 	andseq	r4, r3, fp, lsl #18
    1800:	012e1300 	teqeq	lr, r0, lsl #6
    1804:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1808:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    180c:	01110c27 	tsteq	r1, r7, lsr #24
    1810:	0a400112 	beq	1001c60 <__Stack_Size+0x1001860>
    1814:	00001301 	andeq	r1, r0, r1, lsl #6
    1818:	03000514 	movweq	r0, #1300	; 0x514
    181c:	3b0b3a0e 	blcc	2d005c <__Stack_Size+0x2cfc5c>
    1820:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1824:	15000006 	strne	r0, [r0, #-6]
    1828:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    182c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1830:	0a021349 	beq	8655c <__Stack_Size+0x8615c>
    1834:	05160000 	ldreq	r0, [r6]
    1838:	3a0e0300 	bcc	382440 <__Stack_Size+0x382040>
    183c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1840:	000a0213 	andeq	r0, sl, r3, lsl r2
    1844:	012e1700 	teqeq	lr, r0, lsl #14
    1848:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    184c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1850:	01110c27 	tsteq	r1, r7, lsr #24
    1854:	06400112 	undefined
    1858:	00001301 	andeq	r1, r0, r1, lsl #6
    185c:	03000518 	movweq	r0, #1304	; 0x518
    1860:	3b0b3a0e 	blcc	2d00a0 <__Stack_Size+0x2cfca0>
    1864:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1868:	19000006 	stmdbne	r0, {r1, r2}
    186c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1870:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1874:	00001349 	andeq	r1, r0, r9, asr #6
    1878:	0300341a 	movweq	r3, #1050	; 0x41a
    187c:	3b0b3a0e 	blcc	2d00bc <__Stack_Size+0x2cfcbc>
    1880:	02134905 	andseq	r4, r3, #81920	; 0x14000
    1884:	1b000006 	blne	18a4 <__Stack_Size+0x14a4>
    1888:	0c3f012e 	ldfeqs	f0, [pc], #-184
    188c:	0b3a0e03 	bleq	e850a0 <__Stack_Size+0xe84ca0>
    1890:	0c27053b 	cfstr32eq	mvfx0, [r7], #-236
    1894:	01111349 	tsteq	r1, r9, asr #6
    1898:	0a400112 	beq	1001ce8 <__Stack_Size+0x10018e8>
    189c:	00001301 	andeq	r1, r0, r1, lsl #6
    18a0:	3f012e1c 	svccc	0x00012e1c
    18a4:	3a0e030c 	bcc	3824dc <__Stack_Size+0x3820dc>
    18a8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    18ac:	1201110c 	andne	r1, r1, #3	; 0x3
    18b0:	01064001 	tsteq	r6, r1
    18b4:	1d000013 	stcne	0, cr0, [r0, #-76]
    18b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    18bc:	0b3b0b3a 	bleq	ec45ac <__Stack_Size+0xec41ac>
    18c0:	06021349 	streq	r1, [r2], -r9, asr #6
    18c4:	341e0000 	ldrcc	r0, [lr]
    18c8:	3a0e0300 	bcc	3824d0 <__Stack_Size+0x3820d0>
    18cc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    18d0:	000a0213 	andeq	r0, sl, r3, lsl r2
    18d4:	00341f00 	eorseq	r1, r4, r0, lsl #30
    18d8:	0b3a0e03 	bleq	e850ec <__Stack_Size+0xe84cec>
    18dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    18e0:	2e200000 	cdpcs	0, 2, cr0, cr0, cr0, {0}
    18e4:	030c3f01 	movweq	r3, #52993	; 0xcf01
    18e8:	3b0b3a0e 	blcc	2d0128 <__Stack_Size+0x2cfd28>
    18ec:	110c270b 	tstne	ip, fp, lsl #14
    18f0:	40011201 	andmi	r1, r1, r1, lsl #4
    18f4:	00000006 	andeq	r0, r0, r6
    18f8:	10001101 	andne	r1, r0, r1, lsl #2
    18fc:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
    1900:	1b080301 	blne	20250c <__Stack_Size+0x20210c>
    1904:	13082508 	movwne	r2, #34056	; 0x8508
    1908:	00000005 	andeq	r0, r0, r5
    190c:	25011101 	strcs	r1, [r1, #-257]
    1910:	030b130e 	movweq	r1, #45838	; 0xb30e
    1914:	110e1b0e 	tstne	lr, lr, lsl #22
    1918:	10011201 	andne	r1, r1, r1, lsl #4
    191c:	02000006 	andeq	r0, r0, #6	; 0x6
    1920:	0b0b0024 	bleq	2c19b8 <__Stack_Size+0x2c15b8>
    1924:	0e030b3e 	vmoveq.16	d3[0], r0
    1928:	24030000 	strcs	r0, [r3]
    192c:	3e0b0b00 	fmacdcc	d0, d11, d0
    1930:	0400000b 	streq	r0, [r0], #-11
    1934:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1938:	0b3a0e03 	bleq	e8514c <__Stack_Size+0xe84d4c>
    193c:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1940:	01120111 	tsteq	r2, r1, lsl r1
    1944:	13010640 	movwne	r0, #5696	; 0x1640
    1948:	34050000 	strcc	r0, [r5]
    194c:	3a0e0300 	bcc	382554 <__Stack_Size+0x382154>
    1950:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1954:	06000013 	undefined
    1958:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    195c:	0b3b0b3a 	bleq	ec464c <__Stack_Size+0xec424c>
    1960:	06021349 	streq	r1, [r2], -r9, asr #6
    1964:	0f070000 	svceq	0x00070000
    1968:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    196c:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1970:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1974:	0b3b0b3a 	bleq	ec4664 <__Stack_Size+0xec4264>
    1978:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    197c:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1980:	03003409 	movweq	r3, #1033	; 0x409
    1984:	3b0b3a0e 	blcc	2d01c4 <__Stack_Size+0x2cfdc4>
    1988:	3c0c3f0b 	stccc	15, cr3, [ip], {11}
    198c:	0a00000c 	beq	19c4 <__Stack_Size+0x15c4>
    1990:	13490101 	movtne	r0, #37121	; 0x9101
    1994:	00001301 	andeq	r1, r0, r1, lsl #6
    1998:	4900210b 	stmdbmi	r0, {r0, r1, r3, r8, sp}
    199c:	000b2f13 	andeq	r2, fp, r3, lsl pc
    19a0:	00150c00 	andseq	r0, r5, r0, lsl #24
    19a4:	00000c27 	andeq	r0, r0, r7, lsr #24
    19a8:	0300340d 	movweq	r3, #1037	; 0x40d
    19ac:	3b0b3a0e 	blcc	2d01ec <__Stack_Size+0x2cfdec>
    19b0:	3f13490b 	svccc	0x0013490b
    19b4:	000a020c 	andeq	r0, sl, ip, lsl #4
    19b8:	00260e00 	eoreq	r0, r6, r0, lsl #28
    19bc:	00001349 	andeq	r1, r0, r9, asr #6
    19c0:	01110100 	tsteq	r1, r0, lsl #2
    19c4:	0b130e25 	bleq	4c5260 <__Stack_Size+0x4c4e60>
    19c8:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    19cc:	01120111 	tsteq	r2, r1, lsl r1
    19d0:	00000610 	andeq	r0, r0, r0, lsl r6
    19d4:	0b002402 	bleq	a9e4 <__Stack_Size+0xa5e4>
    19d8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    19dc:	0300000e 	movweq	r0, #14	; 0xe
    19e0:	0b0b0024 	bleq	2c1a78 <__Stack_Size+0x2c1678>
    19e4:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    19e8:	24040000 	strcs	r0, [r4]
    19ec:	3e0b0b00 	fmacdcc	d0, d11, d0
    19f0:	0500000b 	streq	r0, [r0, #-11]
    19f4:	0c270015 	stceq	0, cr0, [r7], #-84
    19f8:	0f060000 	svceq	0x00060000
    19fc:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1a00:	07000013 	smladeq	r0, r3, r0, r0
    1a04:	0e030104 	adfeqs	f0, f3, f4
    1a08:	0b3a0b0b 	bleq	e8463c <__Stack_Size+0xe8423c>
    1a0c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1a10:	28080000 	stmdacs	r8, {}
    1a14:	1c0e0300 	stcne	3, cr0, [lr], {0}
    1a18:	0900000d 	stmdbeq	r0, {r0, r2, r3}
    1a1c:	0c3f012e 	ldfeqs	f0, [pc], #-184
    1a20:	0b3a0e03 	bleq	e85234 <__Stack_Size+0xe84e34>
    1a24:	0c270b3b 	stceq	11, cr0, [r7], #-236
    1a28:	01111349 	tsteq	r1, r9, asr #6
    1a2c:	06400112 	undefined
    1a30:	050a0000 	streq	r0, [sl]
    1a34:	3a080300 	bcc	20263c <__Stack_Size+0x20223c>
    1a38:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a3c:	00060213 	andeq	r0, r6, r3, lsl r2
    1a40:	11010000 	tstne	r1, r0
    1a44:	130e2501 	movwne	r2, #58625	; 0xe501
    1a48:	1b0e030b 	blne	38267c <__Stack_Size+0x38227c>
    1a4c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1a50:	00061001 	andeq	r1, r6, r1
    1a54:	00240200 	eoreq	r0, r4, r0, lsl #4
    1a58:	0b3e0b0b 	bleq	f8468c <__Stack_Size+0xf8428c>
    1a5c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1a60:	0b002403 	bleq	aa74 <__Stack_Size+0xa674>
    1a64:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1a68:	04000008 	streq	r0, [r0], #-8
    1a6c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1a70:	0b3b0b3a 	bleq	ec4760 <__Stack_Size+0xec4360>
    1a74:	00001349 	andeq	r1, r0, r9, asr #6
    1a78:	03001605 	movweq	r1, #1541	; 0x605
    1a7c:	3b0b3a0e 	blcc	2d02bc <__Stack_Size+0x2cfebc>
    1a80:	00134905 	andseq	r4, r3, r5, lsl #18
    1a84:	01170600 	tsteq	r7, r0, lsl #12
    1a88:	0b3a0b0b 	bleq	e846bc <__Stack_Size+0xe842bc>
    1a8c:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1a90:	0d070000 	stceq	0, cr0, [r7]
    1a94:	3a0e0300 	bcc	38269c <__Stack_Size+0x38229c>
    1a98:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1a9c:	08000013 	stmdaeq	r0, {r0, r1, r4}
    1aa0:	13490101 	movtne	r0, #37121	; 0x9101
    1aa4:	00001301 	andeq	r1, r0, r1, lsl #6
    1aa8:	49002109 	stmdbmi	r0, {r0, r3, r8, sp}
    1aac:	000b2f13 	andeq	r2, fp, r3, lsl pc
    1ab0:	00240a00 	eoreq	r0, r4, r0, lsl #20
    1ab4:	0b3e0b0b 	bleq	f846e8 <__Stack_Size+0xf842e8>
    1ab8:	130b0000 	movwne	r0, #45056	; 0xb000
    1abc:	3a0b0b01 	bcc	2c46c8 <__Stack_Size+0x2c42c8>
    1ac0:	010b3b0b 	tsteq	fp, fp, lsl #22
    1ac4:	0c000013 	stceq	0, cr0, [r0], {19}
    1ac8:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1acc:	0b3b0b3a 	bleq	ec47bc <__Stack_Size+0xec43bc>
    1ad0:	0a381349 	beq	e067fc <__Stack_Size+0xe063fc>
    1ad4:	0f0d0000 	svceq	0x000d0000
    1ad8:	000b0b00 	andeq	r0, fp, r0, lsl #22
    1adc:	01130e00 	tsteq	r3, r0, lsl #28
    1ae0:	0b0b0e03 	bleq	2c52f4 <__Stack_Size+0x2c4ef4>
    1ae4:	0b3b0b3a 	bleq	ec47d4 <__Stack_Size+0xec43d4>
    1ae8:	00001301 	andeq	r1, r0, r1, lsl #6
    1aec:	03000d0f 	movweq	r0, #3343	; 0xd0f
    1af0:	3b0b3a08 	blcc	2d0318 <__Stack_Size+0x2cff18>
    1af4:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1af8:	1000000a 	andne	r0, r0, sl
    1afc:	0b0b000f 	bleq	2c1b40 <__Stack_Size+0x2c1740>
    1b00:	00001349 	andeq	r1, r0, r9, asr #6
    1b04:	03011311 	movweq	r1, #4881	; 0x1311
    1b08:	3a050b0e 	bcc	144748 <__Stack_Size+0x144348>
    1b0c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1b10:	12000013 	andne	r0, r0, #19	; 0x13
    1b14:	0c270015 	stceq	0, cr0, [r7], #-84
    1b18:	15130000 	ldrne	r0, [r3]
    1b1c:	490c2701 	stmdbmi	ip, {r0, r8, r9, sl, sp}
    1b20:	00130113 	andseq	r0, r3, r3, lsl r1
    1b24:	00051400 	andeq	r1, r5, r0, lsl #8
    1b28:	00001349 	andeq	r1, r0, r9, asr #6
    1b2c:	03000d15 	movweq	r0, #3349	; 0xd15
    1b30:	3b0b3a0e 	blcc	2d0370 <__Stack_Size+0x2cff70>
    1b34:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1b38:	1600000a 	strne	r0, [r0], -sl
    1b3c:	13490026 	movtne	r0, #36902	; 0x9026
    1b40:	13170000 	tstne	r7, #0	; 0x0
    1b44:	0b0e0301 	bleq	382750 <__Stack_Size+0x382350>
    1b48:	3b0b3a0b 	blcc	2d037c <__Stack_Size+0x2cff7c>
    1b4c:	00130105 	andseq	r0, r3, r5, lsl #2
    1b50:	01131800 	tsteq	r3, r0, lsl #16
    1b54:	0b3a0b0b 	bleq	e84788 <__Stack_Size+0xe84388>
    1b58:	1301053b 	movwne	r0, #5435	; 0x153b
    1b5c:	17190000 	ldrne	r0, [r9, -r0]
    1b60:	3a0b0b01 	bcc	2c476c <__Stack_Size+0x2c436c>
    1b64:	01053b0b 	tsteq	r5, fp, lsl #22
    1b68:	1a000013 	bne	1bbc <__Stack_Size+0x17bc>
    1b6c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1b70:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1b74:	00001349 	andeq	r1, r0, r9, asr #6
    1b78:	2701151b 	smladcs	r1, fp, r5, r1
    1b7c:	0013010c 	andseq	r0, r3, ip, lsl #2
    1b80:	012e1c00 	teqeq	lr, r0, lsl #24
    1b84:	0e030c3f 	mcreq	12, 0, r0, cr3, cr15, {1}
    1b88:	0b3b0b3a 	bleq	ec4878 <__Stack_Size+0xec4478>
    1b8c:	01110c27 	tsteq	r1, r7, lsr #24
    1b90:	0a400112 	beq	1001fe0 <__Stack_Size+0x1001be0>
    1b94:	00001301 	andeq	r1, r0, r1, lsl #6
    1b98:	0300051d 	movweq	r0, #1309	; 0x51d
    1b9c:	3b0b3a0e 	blcc	2d03dc <__Stack_Size+0x2cffdc>
    1ba0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1ba4:	1e000006 	cdpne	0, 0, cr0, cr0, cr6, {0}
    1ba8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1bac:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1bb0:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1bb4:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1bb8:	01110100 	tsteq	r1, r0, lsl #2
    1bbc:	0b130e25 	bleq	4c5458 <__Stack_Size+0x4c5058>
    1bc0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1bc4:	01120111 	tsteq	r2, r1, lsl r1
    1bc8:	00000610 	andeq	r0, r0, r0, lsl r6
    1bcc:	0b002402 	bleq	abdc <__Stack_Size+0xa7dc>
    1bd0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1bd4:	0300000e 	movweq	r0, #14	; 0xe
    1bd8:	0b0b0024 	bleq	2c1c70 <__Stack_Size+0x2c1870>
    1bdc:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1be0:	16040000 	strne	r0, [r4], -r0
    1be4:	3a0e0300 	bcc	3827ec <__Stack_Size+0x3823ec>
    1be8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1bec:	05000013 	streq	r0, [r0, #-19]
    1bf0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1bf4:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1bf8:	00001349 	andeq	r1, r0, r9, asr #6
    1bfc:	0b011706 	bleq	4781c <__Stack_Size+0x4741c>
    1c00:	3b0b3a0b 	blcc	2d0434 <__Stack_Size+0x2d0034>
    1c04:	0013010b 	andseq	r0, r3, fp, lsl #2
    1c08:	000d0700 	andeq	r0, sp, r0, lsl #14
    1c0c:	0b3a0e03 	bleq	e85420 <__Stack_Size+0xe85020>
    1c10:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1c14:	01080000 	tsteq	r8, r0
    1c18:	01134901 	tsteq	r3, r1, lsl #18
    1c1c:	09000013 	stmdbeq	r0, {r0, r1, r4}
    1c20:	13490021 	movtne	r0, #36897	; 0x9021
    1c24:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1c28:	0b00240a 	bleq	ac58 <__Stack_Size+0xa858>
    1c2c:	000b3e0b 	andeq	r3, fp, fp, lsl #28
    1c30:	01130b00 	tsteq	r3, r0, lsl #22
    1c34:	0b3a0b0b 	bleq	e84868 <__Stack_Size+0xe84468>
    1c38:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c3c:	0d0c0000 	stceq	0, cr0, [ip]
    1c40:	3a0e0300 	bcc	382848 <__Stack_Size+0x382448>
    1c44:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1c48:	000a3813 	andeq	r3, sl, r3, lsl r8
    1c4c:	000f0d00 	andeq	r0, pc, r0, lsl #26
    1c50:	00000b0b 	andeq	r0, r0, fp, lsl #22
    1c54:	0301130e 	movweq	r1, #4878	; 0x130e
    1c58:	3a0b0b0e 	bcc	2c4898 <__Stack_Size+0x2c4498>
    1c5c:	010b3b0b 	tsteq	fp, fp, lsl #22
    1c60:	0f000013 	svceq	0x00000013
    1c64:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1c68:	0b3b0b3a 	bleq	ec4958 <__Stack_Size+0xec4558>
    1c6c:	0a381349 	beq	e06998 <__Stack_Size+0xe06598>
    1c70:	0f100000 	svceq	0x00100000
    1c74:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1c78:	11000013 	tstne	r0, r3, lsl r0
    1c7c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1c80:	0b3a050b 	bleq	e830b4 <__Stack_Size+0xe82cb4>
    1c84:	13010b3b 	movwne	r0, #6971	; 0x1b3b
    1c88:	15120000 	ldrne	r0, [r2]
    1c8c:	000c2700 	andeq	r2, ip, r0, lsl #14
    1c90:	01151300 	tsteq	r5, r0, lsl #6
    1c94:	13490c27 	movtne	r0, #39975	; 0x9c27
    1c98:	00001301 	andeq	r1, r0, r1, lsl #6
    1c9c:	49000514 	stmdbmi	r0, {r2, r4, r8, sl}
    1ca0:	15000013 	strne	r0, [r0, #-19]
    1ca4:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ca8:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1cac:	0a381349 	beq	e069d8 <__Stack_Size+0xe065d8>
    1cb0:	26160000 	ldrcs	r0, [r6], -r0
    1cb4:	00134900 	andseq	r4, r3, r0, lsl #18
    1cb8:	01131700 	tsteq	r3, r0, lsl #14
    1cbc:	0b0b0e03 	bleq	2c54d0 <__Stack_Size+0x2c50d0>
    1cc0:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1cc4:	00001301 	andeq	r1, r0, r1, lsl #6
    1cc8:	0b011318 	bleq	46930 <__Stack_Size+0x46530>
    1ccc:	3b0b3a0b 	blcc	2d0500 <__Stack_Size+0x2d0100>
    1cd0:	00130105 	andseq	r0, r3, r5, lsl #2
    1cd4:	01171900 	tsteq	r7, r0, lsl #18
    1cd8:	0b3a0b0b 	bleq	e8490c <__Stack_Size+0xe8450c>
    1cdc:	1301053b 	movwne	r0, #5435	; 0x153b
    1ce0:	0d1a0000 	ldceq	0, cr0, [sl]
    1ce4:	3a0e0300 	bcc	3828ec <__Stack_Size+0x3824ec>
    1ce8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1cec:	1b000013 	blne	1d40 <__Stack_Size+0x1940>
    1cf0:	0c270115 	stfeqs	f0, [r7], #-84
    1cf4:	00001301 	andeq	r1, r0, r1, lsl #6
    1cf8:	0300341c 	movweq	r3, #1052	; 0x41c
    1cfc:	3b0b3a0e 	blcc	2d053c <__Stack_Size+0x2d013c>
    1d00:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1d04:	1d00000a 	stcne	0, cr0, [r0, #-40]
    1d08:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d0c:	0b3b0b3a 	bleq	ec49fc <__Stack_Size+0xec45fc>
    1d10:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1d14:	00000a02 	andeq	r0, r0, r2, lsl #20
    1d18:	01110100 	tsteq	r1, r0, lsl #2
    1d1c:	0b130e25 	bleq	4c55b8 <__Stack_Size+0x4c51b8>
    1d20:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1d24:	01120111 	tsteq	r2, r1, lsl r1
    1d28:	00000610 	andeq	r0, r0, r0, lsl r6
    1d2c:	0b002402 	bleq	ad3c <__Stack_Size+0xa93c>
    1d30:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1d34:	0300000e 	movweq	r0, #14	; 0xe
    1d38:	0b0b0024 	bleq	2c1dd0 <__Stack_Size+0x2c19d0>
    1d3c:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1d40:	24040000 	strcs	r0, [r4]
    1d44:	3e0b0b00 	fmacdcc	d0, d11, d0
    1d48:	0500000b 	streq	r0, [r0, #-11]
    1d4c:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1d50:	0b3b0b3a 	bleq	ec4a40 <__Stack_Size+0xec4640>
    1d54:	00001349 	andeq	r1, r0, r9, asr #6
    1d58:	3f012e06 	svccc	0x00012e06
    1d5c:	3a0e030c 	bcc	382994 <__Stack_Size+0x382594>
    1d60:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1d64:	1201110c 	andne	r1, r1, #3	; 0x3
    1d68:	01064001 	tsteq	r6, r1
    1d6c:	07000013 	smladeq	r0, r3, r0, r0
    1d70:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1d74:	0b3b0b3a 	bleq	ec4a64 <__Stack_Size+0xec4664>
    1d78:	0a021349 	beq	86aa4 <__Stack_Size+0x866a4>
    1d7c:	34080000 	strcc	r0, [r8]
    1d80:	3a080300 	bcc	202988 <__Stack_Size+0x202588>
    1d84:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1d88:	000a0213 	andeq	r0, sl, r3, lsl r2
    1d8c:	01010900 	tsteq	r1, r0, lsl #18
    1d90:	13011349 	movwne	r1, #4937	; 0x1349
    1d94:	210a0000 	tstcs	sl, r0
    1d98:	0b000000 	bleq	1da0 <__Stack_Size+0x19a0>
    1d9c:	0c270015 	stceq	0, cr0, [r7], #-84
    1da0:	0f0c0000 	svceq	0x000c0000
    1da4:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1da8:	0d000013 	stceq	0, cr0, [r0, #-76]
    1dac:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    1db0:	0b3b0b3a 	bleq	ec4aa0 <__Stack_Size+0xec46a0>
    1db4:	0c3f1349 	ldceq	3, cr1, [pc], #-292
    1db8:	00000c3c 	andeq	r0, r0, ip, lsr ip
    1dbc:	01110100 	tsteq	r1, r0, lsl #2
    1dc0:	0b130e25 	bleq	4c565c <__Stack_Size+0x4c525c>
    1dc4:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
    1dc8:	01120111 	tsteq	r2, r1, lsl r1
    1dcc:	00000610 	andeq	r0, r0, r0, lsl r6
    1dd0:	0b002402 	bleq	ade0 <__Stack_Size+0xa9e0>
    1dd4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
    1dd8:	0300000e 	movweq	r0, #14	; 0xe
    1ddc:	0b0b0024 	bleq	2c1e74 <__Stack_Size+0x2c1a74>
    1de0:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
    1de4:	24040000 	strcs	r0, [r4]
    1de8:	3e0b0b00 	fmacdcc	d0, d11, d0
    1dec:	0500000b 	streq	r0, [r0, #-11]
    1df0:	0b0b000f 	bleq	2c1e34 <__Stack_Size+0x2c1a34>
    1df4:	0f060000 	svceq	0x00060000
    1df8:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1dfc:	07000013 	smladeq	r0, r3, r0, r0
    1e00:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
    1e04:	0b3b0b3a 	bleq	ec4af4 <__Stack_Size+0xec46f4>
    1e08:	00001349 	andeq	r1, r0, r9, asr #6
    1e0c:	3f012e08 	svccc	0x00012e08
    1e10:	3a0e030c 	bcc	382a48 <__Stack_Size+0x382648>
    1e14:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    1e18:	1113490c 	tstne	r3, ip, lsl #18
    1e1c:	40011201 	andmi	r1, r1, r1, lsl #4
    1e20:	00130106 	andseq	r0, r3, r6, lsl #2
    1e24:	00050900 	andeq	r0, r5, r0, lsl #18
    1e28:	0b3a0803 	bleq	e83e3c <__Stack_Size+0xe83a3c>
    1e2c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1e30:	00000602 	andeq	r0, r0, r2, lsl #12
    1e34:	0300340a 	movweq	r3, #1034	; 0x40a
    1e38:	3b0b3a08 	blcc	2d0660 <__Stack_Size+0x2d0260>
    1e3c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e40:	0b000006 	bleq	1e60 <__Stack_Size+0x1a60>
    1e44:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1e48:	0b3b0b3a 	bleq	ec4b38 <__Stack_Size+0xec4738>
    1e4c:	00001349 	andeq	r1, r0, r9, asr #6
    1e50:	0300340c 	movweq	r3, #1036	; 0x40c
    1e54:	3b0b3a0e 	blcc	2d0694 <__Stack_Size+0x2d0294>
    1e58:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    1e5c:	0d000006 	stceq	0, cr0, [r0, #-24]
    1e60:	08030034 	stmdaeq	r3, {r2, r4, r5}
    1e64:	0b3b0b3a 	bleq	ec4b54 <__Stack_Size+0xec4754>
    1e68:	0a021349 	beq	86b94 <__Stack_Size+0x86794>
    1e6c:	01000000 	tsteq	r0, r0
    1e70:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    1e74:	0e030b13 	vmoveq.32	d3[0], r0
    1e78:	01110e1b 	tsteq	r1, fp, lsl lr
    1e7c:	06100112 	undefined
    1e80:	24020000 	strcs	r0, [r2]
    1e84:	3e0b0b00 	fmacdcc	d0, d11, d0
    1e88:	0008030b 	andeq	r0, r8, fp, lsl #6
    1e8c:	00240300 	eoreq	r0, r4, r0, lsl #6
    1e90:	0b3e0b0b 	bleq	f84ac4 <__Stack_Size+0xf846c4>
    1e94:	00000e03 	andeq	r0, r0, r3, lsl #28
    1e98:	03001604 	movweq	r1, #1540	; 0x604
    1e9c:	3b0b3a0e 	blcc	2d06dc <__Stack_Size+0x2d02dc>
    1ea0:	0013490b 	andseq	r4, r3, fp, lsl #18
    1ea4:	00160500 	andseq	r0, r6, r0, lsl #10
    1ea8:	0b3a0e03 	bleq	e856bc <__Stack_Size+0xe852bc>
    1eac:	1349053b 	movtne	r0, #38203	; 0x953b
    1eb0:	17060000 	strne	r0, [r6, -r0]
    1eb4:	3a0b0b01 	bcc	2c4ac0 <__Stack_Size+0x2c46c0>
    1eb8:	010b3b0b 	tsteq	fp, fp, lsl #22
    1ebc:	07000013 	smladeq	r0, r3, r0, r0
    1ec0:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1ec4:	0b3b0b3a 	bleq	ec4bb4 <__Stack_Size+0xec47b4>
    1ec8:	00001349 	andeq	r1, r0, r9, asr #6
    1ecc:	49010108 	stmdbmi	r1, {r3, r8}
    1ed0:	00130113 	andseq	r0, r3, r3, lsl r1
    1ed4:	00210900 	eoreq	r0, r1, r0, lsl #18
    1ed8:	0b2f1349 	bleq	bc6c04 <__Stack_Size+0xbc6804>
    1edc:	240a0000 	strcs	r0, [sl]
    1ee0:	3e0b0b00 	fmacdcc	d0, d11, d0
    1ee4:	0b00000b 	bleq	1f18 <__Stack_Size+0x1b18>
    1ee8:	0b0b0113 	bleq	2c233c <__Stack_Size+0x2c1f3c>
    1eec:	0b3b0b3a 	bleq	ec4bdc <__Stack_Size+0xec47dc>
    1ef0:	00001301 	andeq	r1, r0, r1, lsl #6
    1ef4:	03000d0c 	movweq	r0, #3340	; 0xd0c
    1ef8:	3b0b3a0e 	blcc	2d0738 <__Stack_Size+0x2d0338>
    1efc:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    1f00:	0d00000a 	stceq	0, cr0, [r0, #-40]
    1f04:	0b0b000f 	bleq	2c1f48 <__Stack_Size+0x2c1b48>
    1f08:	130e0000 	movwne	r0, #57344	; 0xe000
    1f0c:	0b0e0301 	bleq	382b18 <__Stack_Size+0x382718>
    1f10:	3b0b3a0b 	blcc	2d0744 <__Stack_Size+0x2d0344>
    1f14:	0013010b 	andseq	r0, r3, fp, lsl #2
    1f18:	000d0f00 	andeq	r0, sp, r0, lsl #30
    1f1c:	0b3a0803 	bleq	e83f30 <__Stack_Size+0xe83b30>
    1f20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1f24:	00000a38 	andeq	r0, r0, r8, lsr sl
    1f28:	0b000f10 	bleq	5b70 <__Stack_Size+0x5770>
    1f2c:	0013490b 	andseq	r4, r3, fp, lsl #18
    1f30:	01131100 	tsteq	r3, r0, lsl #2
    1f34:	050b0e03 	streq	r0, [fp, #-3587]
    1f38:	0b3b0b3a 	bleq	ec4c28 <__Stack_Size+0xec4828>
    1f3c:	00001301 	andeq	r1, r0, r1, lsl #6
    1f40:	27001512 	smladcs	r0, r2, r5, r1
    1f44:	1300000c 	movwne	r0, #12	; 0xc
    1f48:	0c270115 	stfeqs	f0, [r7], #-84
    1f4c:	13011349 	movwne	r1, #4937	; 0x1349
    1f50:	05140000 	ldreq	r0, [r4]
    1f54:	00134900 	andseq	r4, r3, r0, lsl #18
    1f58:	000d1500 	andeq	r1, sp, r0, lsl #10
    1f5c:	0b3a0e03 	bleq	e85770 <__Stack_Size+0xe85370>
    1f60:	1349053b 	movtne	r0, #38203	; 0x953b
    1f64:	00000a38 	andeq	r0, r0, r8, lsr sl
    1f68:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    1f6c:	17000013 	smladne	r0, r3, r0, r0
    1f70:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    1f74:	0b3a0b0b 	bleq	e84ba8 <__Stack_Size+0xe847a8>
    1f78:	1301053b 	movwne	r0, #5435	; 0x153b
    1f7c:	13180000 	tstne	r8, #0	; 0x0
    1f80:	3a0b0b01 	bcc	2c4b8c <__Stack_Size+0x2c478c>
    1f84:	01053b0b 	tsteq	r5, fp, lsl #22
    1f88:	19000013 	stmdbne	r0, {r0, r1, r4}
    1f8c:	0b0b0117 	bleq	2c23f0 <__Stack_Size+0x2c1ff0>
    1f90:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    1f94:	00001301 	andeq	r1, r0, r1, lsl #6
    1f98:	03000d1a 	movweq	r0, #3354	; 0xd1a
    1f9c:	3b0b3a0e 	blcc	2d07dc <__Stack_Size+0x2d03dc>
    1fa0:	00134905 	andseq	r4, r3, r5, lsl #18
    1fa4:	01151b00 	tsteq	r5, r0, lsl #22
    1fa8:	13010c27 	movwne	r0, #7207	; 0x1c27
    1fac:	041c0000 	ldreq	r0, [ip]
    1fb0:	0b0e0301 	bleq	382bbc <__Stack_Size+0x3827bc>
    1fb4:	3b0b3a0b 	blcc	2d07e8 <__Stack_Size+0x2d03e8>
    1fb8:	0013010b 	andseq	r0, r3, fp, lsl #2
    1fbc:	00281d00 	eoreq	r1, r8, r0, lsl #26
    1fc0:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
    1fc4:	2e1e0000 	wxorcs	wr0, wr14, wr0
    1fc8:	030c3f01 	movweq	r3, #52993	; 0xcf01
    1fcc:	3b0b3a0e 	blcc	2d080c <__Stack_Size+0x2d040c>
    1fd0:	490c270b 	stmdbmi	ip, {r0, r1, r3, r8, r9, sl, sp}
    1fd4:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1fd8:	01064001 	tsteq	r6, r1
    1fdc:	1f000013 	svcne	0x00000013
    1fe0:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1fe4:	0b3b0b3a 	bleq	ec4cd4 <__Stack_Size+0xec48d4>
    1fe8:	06021349 	streq	r1, [r2], -r9, asr #6
    1fec:	05200000 	streq	r0, [r0]!
    1ff0:	3a080300 	bcc	202bf8 <__Stack_Size+0x2027f8>
    1ff4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1ff8:	00060213 	andeq	r0, r6, r3, lsl r2
    1ffc:	00342100 	eorseq	r2, r4, r0, lsl #2
    2000:	0b3a0e03 	bleq	e85814 <__Stack_Size+0xe85414>
    2004:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    2008:	34220000 	strtcc	r0, [r2]
    200c:	3a080300 	bcc	202c14 <__Stack_Size+0x202814>
    2010:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    2014:	000a0213 	andeq	r0, sl, r3, lsl r2
    2018:	00342300 	eorseq	r2, r4, r0, lsl #6
    201c:	0b3a0e03 	bleq	e85830 <__Stack_Size+0xe85430>
    2020:	1349053b 	movtne	r0, #38203	; 0x953b
    2024:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    2028:	01000000 	tsteq	r0, r0
    202c:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
    2030:	0e030b13 	vmoveq.32	d3[0], r0
    2034:	01110e1b 	tsteq	r1, fp, lsl lr
    2038:	06100112 	undefined
    203c:	24020000 	strcs	r0, [r2]
    2040:	3e0b0b00 	fmacdcc	d0, d11, d0
    2044:	000e030b 	andeq	r0, lr, fp, lsl #6
    2048:	00240300 	eoreq	r0, r4, r0, lsl #6
    204c:	0b3e0b0b 	bleq	f84c80 <__Stack_Size+0xf84880>
    2050:	00000803 	andeq	r0, r0, r3, lsl #16
    2054:	03001604 	movweq	r1, #1540	; 0x604
    2058:	3b0b3a0e 	blcc	2d0898 <__Stack_Size+0x2d0498>
    205c:	0013490b 	andseq	r4, r3, fp, lsl #18
    2060:	00160500 	andseq	r0, r6, r0, lsl #10
    2064:	0b3a0e03 	bleq	e85878 <__Stack_Size+0xe85478>
    2068:	1349053b 	movtne	r0, #38203	; 0x953b
    206c:	17060000 	strne	r0, [r6, -r0]
    2070:	3a0b0b01 	bcc	2c4c7c <__Stack_Size+0x2c487c>
    2074:	010b3b0b 	tsteq	fp, fp, lsl #22
    2078:	07000013 	smladeq	r0, r3, r0, r0
    207c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    2080:	0b3b0b3a 	bleq	ec4d70 <__Stack_Size+0xec4970>
    2084:	00001349 	andeq	r1, r0, r9, asr #6
    2088:	49010108 	stmdbmi	r1, {r3, r8}
    208c:	00130113 	andseq	r0, r3, r3, lsl r1
    2090:	00210900 	eoreq	r0, r1, r0, lsl #18
    2094:	0b2f1349 	bleq	bc6dc0 <__Stack_Size+0xbc69c0>
    2098:	240a0000 	strcs	r0, [sl]
    209c:	3e0b0b00 	fmacdcc	d0, d11, d0
    20a0:	0b00000b 	bleq	20d4 <__Stack_Size+0x1cd4>
    20a4:	0b0b0113 	bleq	2c24f8 <__Stack_Size+0x2c20f8>
    20a8:	0b3b0b3a 	bleq	ec4d98 <__Stack_Size+0xec4998>
    20ac:	00001301 	andeq	r1, r0, r1, lsl #6
    20b0:	03000d0c 	movweq	r0, #3340	; 0xd0c
    20b4:	3b0b3a0e 	blcc	2d08f4 <__Stack_Size+0x2d04f4>
    20b8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    20bc:	0d00000a 	stceq	0, cr0, [r0, #-40]
    20c0:	0b0b000f 	bleq	2c2104 <__Stack_Size+0x2c1d04>
    20c4:	130e0000 	movwne	r0, #57344	; 0xe000
    20c8:	0b0e0301 	bleq	382cd4 <__Stack_Size+0x3828d4>
    20cc:	3b0b3a0b 	blcc	2d0900 <__Stack_Size+0x2d0500>
    20d0:	0013010b 	andseq	r0, r3, fp, lsl #2
    20d4:	000d0f00 	andeq	r0, sp, r0, lsl #30
    20d8:	0b3a0803 	bleq	e840ec <__Stack_Size+0xe83cec>
    20dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    20e0:	00000a38 	andeq	r0, r0, r8, lsr sl
    20e4:	0b000f10 	bleq	5d2c <__Stack_Size+0x592c>
    20e8:	0013490b 	andseq	r4, r3, fp, lsl #18
    20ec:	01131100 	tsteq	r3, r0, lsl #2
    20f0:	050b0e03 	streq	r0, [fp, #-3587]
    20f4:	0b3b0b3a 	bleq	ec4de4 <__Stack_Size+0xec49e4>
    20f8:	00001301 	andeq	r1, r0, r1, lsl #6
    20fc:	27001512 	smladcs	r0, r2, r5, r1
    2100:	1300000c 	movwne	r0, #12	; 0xc
    2104:	0c270115 	stfeqs	f0, [r7], #-84
    2108:	13011349 	movwne	r1, #4937	; 0x1349
    210c:	05140000 	ldreq	r0, [r4]
    2110:	00134900 	andseq	r4, r3, r0, lsl #18
    2114:	000d1500 	andeq	r1, sp, r0, lsl #10
    2118:	0b3a0e03 	bleq	e8592c <__Stack_Size+0xe8552c>
    211c:	1349053b 	movtne	r0, #38203	; 0x953b
    2120:	00000a38 	andeq	r0, r0, r8, lsr sl
    2124:	49002616 	stmdbmi	r0, {r1, r2, r4, r9, sl, sp}
    2128:	17000013 	smladne	r0, r3, r0, r0
    212c:	0e030113 	mcreq	1, 0, r0, cr3, cr3, {0}
    2130:	0b3a0b0b 	bleq	e84d64 <__Stack_Size+0xe84964>
    2134:	1301053b 	movwne	r0, #5435	; 0x153b
    2138:	13180000 	tstne	r8, #0	; 0x0
    213c:	3a0b0b01 	bcc	2c4d48 <__Stack_Size+0x2c4948>
    2140:	01053b0b 	tsteq	r5, fp, lsl #22
    2144:	19000013 	stmdbne	r0, {r0, r1, r4}
    2148:	0b0b0117 	bleq	2c25ac <__Stack_Size+0x2c21ac>
    214c:	053b0b3a 	ldreq	r0, [fp, #-2874]!
    2150:	00001301 	andeq	r1, r0, r1, lsl #6
    2154:	03000d1a 	movweq	r0, #3354	; 0xd1a
    2158:	3b0b3a0e 	blcc	2d0998 <__Stack_Size+0x2d0598>
    215c:	00134905 	andseq	r4, r3, r5, lsl #18
    2160:	01151b00 	tsteq	r5, r0, lsl #22
    2164:	13010c27 	movwne	r0, #7207	; 0x1c27
    2168:	2e1c0000 	wxorcs	wr0, wr12, wr0
    216c:	030c3f01 	movweq	r3, #52993	; 0xcf01
    2170:	3b0b3a0e 	blcc	2d09b0 <__Stack_Size+0x2d05b0>
    2174:	110c270b 	tstne	ip, fp, lsl #14
    2178:	40011201 	andmi	r1, r1, r1, lsl #4
    217c:	00130106 	andseq	r0, r3, r6, lsl #2
    2180:	00051d00 	andeq	r1, r5, r0, lsl #26
    2184:	0b3a0e03 	bleq	e85998 <__Stack_Size+0xe85598>
    2188:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    218c:	00000602 	andeq	r0, r0, r2, lsl #12
    2190:	0300051e 	movweq	r0, #1310	; 0x51e
    2194:	3b0b3a08 	blcc	2d09bc <__Stack_Size+0x2d05bc>
    2198:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    219c:	1f000006 	svcne	0x00000006
    21a0:	08030034 	stmdaeq	r3, {r2, r4, r5}
    21a4:	0b3b0b3a 	bleq	ec4e94 <__Stack_Size+0xec4a94>
    21a8:	0a021349 	beq	86ed4 <__Stack_Size+0x86ad4>
    21ac:	34200000 	strtcc	r0, [r0]
    21b0:	3a0e0300 	bcc	382db8 <__Stack_Size+0x3829b8>
    21b4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    21b8:	21000013 	tstcs	r0, r3, lsl r0
    21bc:	08030034 	stmdaeq	r3, {r2, r4, r5}
    21c0:	0b3b0b3a 	bleq	ec4eb0 <__Stack_Size+0xec4ab0>
    21c4:	00001349 	andeq	r1, r0, r9, asr #6
    21c8:	03003422 	movweq	r3, #1058	; 0x422
    21cc:	3b0b3a08 	blcc	2d09f4 <__Stack_Size+0x2d05f4>
    21d0:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    21d4:	23000006 	movwcs	r0, #6	; 0x6
    21d8:	0e03000a 	cdpeq	0, 0, cr0, cr3, cr10, {0}
    21dc:	0b3b0b3a 	bleq	ec4ecc <__Stack_Size+0xec4acc>
    21e0:	0b240000 	bleq	9021e8 <__Stack_Size+0x901de8>
    21e4:	00065501 	andeq	r5, r6, r1, lsl #10
    21e8:	00342500 	eorseq	r2, r4, r0, lsl #10
    21ec:	0b3a0e03 	bleq	e85a00 <__Stack_Size+0xe85600>
    21f0:	1349053b 	movtne	r0, #38203	; 0x953b
    21f4:	0c3c0c3f 	ldceq	12, cr0, [ip], #-252
    21f8:	01000000 	tsteq	r0, r0
    21fc:	06100011 	undefined
    2200:	08030655 	stmdaeq	r3, {r0, r2, r4, r6, r9, sl}
    2204:	0825081b 	stmdaeq	r5!, {r0, r1, r3, r4, fp}
    2208:	00000513 	andeq	r0, r0, r3, lsl r5
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	00000045 	andeq	r0, r0, r5, asr #32
       4:	001f0002 	andseq	r0, pc, r2
       8:	01020000 	tsteq	r2, r0
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	tsteq	r0, r0
      18:	00010000 	andeq	r0, r1, r0
      1c:	69747263 	ldmdbvs	r4!, {r0, r1, r5, r6, r9, ip, sp, lr}^
      20:	6d73612e 	ldfvse	f6, [r3, #-184]!
      24:	00000000 	andeq	r0, r0, r0
      28:	02050000 	andeq	r0, r5, #0	; 0x0
      2c:	00000000 	andeq	r0, r0, r0
      30:	0100cc03 	tsteq	r0, r3, lsl #24
      34:	01000602 	tsteq	r0, r2, lsl #12
      38:	02050001 	andeq	r0, r5, #1	; 0x1
      3c:	00000000 	andeq	r0, r0, r0
      40:	0100d703 	tsteq	r0, r3, lsl #14
      44:	01000602 	tsteq	r0, r2, lsl #12
      48:	00009601 	andeq	r9, r0, r1, lsl #12
      4c:	40000200 	andmi	r0, r0, r0, lsl #4
      50:	02000000 	andeq	r0, r0, #0	; 0x0
      54:	0d0efb01 	vstreq	d15, [lr, #-4]
      58:	01010100 	tsteq	r1, r0, lsl #2
      5c:	00000001 	andeq	r0, r0, r1
      60:	01000001 	tsteq	r0, r1
      64:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
      68:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
      6c:	2f2e2e2f 	svccs	0x002e2e2f
      70:	2d636367 	stclcs	3, cr6, [r3, #-412]!
      74:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
      78:	696c2f30 	stmdbvs	ip!, {r4, r5, r8, r9, sl, fp, sp}^
      7c:	6f6c6762 	svcvs	0x006c6762
      80:	612f7373 	teqvs	pc, r3, ror r3
      84:	00006d72 	andeq	r6, r0, r2, ror sp
      88:	30747263 	rsbscc	r7, r4, r3, ror #4
      8c:	0100532e 	tsteq	r0, lr, lsr #6
      90:	00000000 	andeq	r0, r0, r0
      94:	00000205 	andeq	r0, r0, r5, lsl #4
      98:	d2030000 	andle	r0, r3, #0	; 0x0
      9c:	2f2f0100 	svccs	0x002f0100
      a0:	2f2f2f33 	svccs	0x002f2f33
      a4:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      a8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      ac:	2f302f2f 	svccs	0x00302f2f
      b0:	2f2f302f 	svccs	0x002f302f
      b4:	2f302f2f 	svccs	0x00302f2f
      b8:	09032f30 	stmdbeq	r3, {r4, r5, r8, r9, sl, fp, sp}
      bc:	2f2f322e 	svccs	0x002f322e
      c0:	032f2f30 	teqeq	pc, #192	; 0xc0
      c4:	2f342e0e 	svccs	0x00342e0e
      c8:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
      cc:	2f2f2f2f 	svccs	0x002f2f2f
      d0:	f9032f30 	undefined instruction 0xf9032f30
      d4:	2f2f2e00 	svccs	0x002f2e00
      d8:	2f2f2f2f 	svccs	0x002f2f2f
      dc:	10023030 	andne	r3, r2, r0, lsr r0
      e0:	ba010100 	blt	404e8 <__Stack_Size+0x400e8>
      e4:	02000000 	andeq	r0, r0, #0	; 0x0
      e8:	00007b00 	andeq	r7, r0, r0, lsl #22
      ec:	fb010200 	blx	408f6 <__Stack_Size+0x404f6>
      f0:	01000d0e 	tsteq	r0, lr, lsl #26
      f4:	00010101 	andeq	r0, r1, r1, lsl #2
      f8:	00010000 	andeq	r0, r1, r0
      fc:	50410100 	subpl	r0, r1, r0, lsl #2
     100:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     104:	74730063 	ldrbtvc	r0, [r3], #-99
     108:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     10c:	5f783031 	svcpl	0x00783031
     110:	2f62696c 	svccs	0x0062696c
     114:	00636e69 	rsbeq	r6, r3, r9, ror #28
     118:	2f505041 	svccs	0x00505041
     11c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     120:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     124:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     128:	73000001 	movwvc	r0, #1	; 0x1
     12c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     130:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     134:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     138:	00682e65 	rsbeq	r2, r8, r5, ror #28
     13c:	73000002 	movwvc	r0, #2	; 0x2
     140:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     144:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     148:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     14c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     150:	43500000 	cmpmi	r0, #0	; 0x0
     154:	6d6f435f 	stclvs	3, cr4, [pc, #-380]!
     158:	0300682e 	movweq	r6, #2094	; 0x82e
     15c:	58440000 	stmdapl	r4, {}^
     160:	00682e4c 	rsbeq	r2, r8, ip, asr #28
     164:	00000003 	andeq	r0, r0, r3
     168:	34020500 	strcc	r0, [r2], #-1280
     16c:	03080031 	movweq	r0, #32817	; 0x8031
     170:	130101b7 	movwne	r0, #4535	; 0x11b7
     174:	73033d3d 	movwvc	r3, #15677	; 0x3d3d
     178:	3d76214a 	ldfcce	f2, [r6, #-296]!
     17c:	7ef90368 	cdpvc	3, 15, cr0, cr9, cr8, {3}
     180:	3131323c 	teqcc	r1, ip, lsr r2
     184:	5a3e3031 	bpl	f8c250 <__Stack_Size+0xf8be50>
     188:	303e3d30 	eorscc	r3, lr, r0, lsr sp
     18c:	82090359 	andhi	r0, r9, #1677721601	; 0x64000001
     190:	412c223a 	teqmi	ip, sl, lsr r2
     194:	a13e924b 	teqge	lr, fp, asr #4
     198:	854c4cae 	strbhi	r4, [ip, #-3246]
     19c:	01001902 	tsteq	r0, r2, lsl #18
     1a0:	00015601 	andeq	r5, r1, r1, lsl #12
     1a4:	2d000200 	sfmcs	f0, 4, [r0]
     1a8:	02000000 	andeq	r0, r0, #0	; 0x0
     1ac:	0d0efb01 	vstreq	d15, [lr, #-4]
     1b0:	01010100 	tsteq	r1, r0, lsl #2
     1b4:	00000001 	andeq	r0, r0, r1
     1b8:	01000001 	tsteq	r0, r1
     1bc:	2f505041 	svccs	0x00505041
     1c0:	00637273 	rsbeq	r7, r3, r3, ror r2
     1c4:	6d747300 	ldclvs	3, cr7, [r4]
     1c8:	31663233 	cmncc	r6, r3, lsr r2
     1cc:	695f7830 	ldmdbvs	pc, {r4, r5, fp, ip, sp, lr}^
     1d0:	00632e74 	rsbeq	r2, r3, r4, ror lr
     1d4:	00000001 	andeq	r0, r0, r1
     1d8:	70020500 	andvc	r0, r2, r0, lsl #10
     1dc:	03080032 	movweq	r0, #32818	; 0x8032
     1e0:	03130124 	tsteq	r3, #9	; 0x9
     1e4:	0f032e0a 	svceq	0x00032e0a
     1e8:	2e0f032e 	cdpcs	3, 0, cr0, cr15, cr14, {1}
     1ec:	032e0f03 	teqeq	lr, #12	; 0xc
     1f0:	03132e0f 	tsteq	r3, #240	; 0xf0
     1f4:	03132e0a 	tsteq	r3, #160	; 0xa0
     1f8:	03132e0a 	tsteq	r3, #160	; 0xa0
     1fc:	03132e16 	tsteq	r3, #352	; 0x160
     200:	03132e0a 	tsteq	r3, #160	; 0xa0
     204:	03132e0a 	tsteq	r3, #160	; 0xa0
     208:	03132e0a 	tsteq	r3, #160	; 0xa0
     20c:	03132e0a 	tsteq	r3, #160	; 0xa0
     210:	03132e0a 	tsteq	r3, #160	; 0xa0
     214:	03132e0a 	tsteq	r3, #160	; 0xa0
     218:	03132e0a 	tsteq	r3, #160	; 0xa0
     21c:	03132e0a 	tsteq	r3, #160	; 0xa0
     220:	03132e0a 	tsteq	r3, #160	; 0xa0
     224:	03132e0a 	tsteq	r3, #160	; 0xa0
     228:	03132e0a 	tsteq	r3, #160	; 0xa0
     22c:	03132e0a 	tsteq	r3, #160	; 0xa0
     230:	03132e0a 	tsteq	r3, #160	; 0xa0
     234:	03132e0a 	tsteq	r3, #160	; 0xa0
     238:	03132e0a 	tsteq	r3, #160	; 0xa0
     23c:	03132e0a 	tsteq	r3, #160	; 0xa0
     240:	03132e0a 	tsteq	r3, #160	; 0xa0
     244:	03132e0b 	tsteq	r3, #176	; 0xb0
     248:	03132e0b 	tsteq	r3, #176	; 0xb0
     24c:	03132e0b 	tsteq	r3, #176	; 0xb0
     250:	03132e0a 	tsteq	r3, #160	; 0xa0
     254:	03132e0a 	tsteq	r3, #160	; 0xa0
     258:	03132e0a 	tsteq	r3, #160	; 0xa0
     25c:	03132e0a 	tsteq	r3, #160	; 0xa0
     260:	03132e0b 	tsteq	r3, #176	; 0xb0
     264:	03132e0b 	tsteq	r3, #176	; 0xb0
     268:	03132e0a 	tsteq	r3, #160	; 0xa0
     26c:	03132e16 	tsteq	r3, #352	; 0x160
     270:	03132e0a 	tsteq	r3, #160	; 0xa0
     274:	03132e0a 	tsteq	r3, #160	; 0xa0
     278:	03132e0a 	tsteq	r3, #160	; 0xa0
     27c:	03132e0a 	tsteq	r3, #160	; 0xa0
     280:	03132e0a 	tsteq	r3, #160	; 0xa0
     284:	03132e0a 	tsteq	r3, #160	; 0xa0
     288:	03132e0a 	tsteq	r3, #160	; 0xa0
     28c:	03132e17 	tsteq	r3, #368	; 0x170
     290:	03132e16 	tsteq	r3, #352	; 0x160
     294:	03132e0a 	tsteq	r3, #160	; 0xa0
     298:	03132e0a 	tsteq	r3, #160	; 0xa0
     29c:	03132e0a 	tsteq	r3, #160	; 0xa0
     2a0:	03132e0b 	tsteq	r3, #176	; 0xb0
     2a4:	03132e0b 	tsteq	r3, #176	; 0xb0
     2a8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2ac:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2b8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2bc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2c8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2cc:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d0:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d4:	03132e0a 	tsteq	r3, #160	; 0xa0
     2d8:	03132e0a 	tsteq	r3, #160	; 0xa0
     2dc:	03132e0b 	tsteq	r3, #176	; 0xb0
     2e0:	2f2e7e9f 	svccs	0x002e7e9f
     2e4:	2e66032f 	cdpcs	3, 6, cr0, cr6, cr15, {1}
     2e8:	99032f30 	stmdbls	r3, {r4, r5, r8, r9, sl, fp, sp}
     2ec:	2f2f2e7f 	svccs	0x002f2e7f
     2f0:	2e7db903 	cdpcs	9, 7, cr11, cr13, cr3, {0}
     2f4:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     2f8:	22010100 	andcs	r0, r1, #0	; 0x0
     2fc:	02000001 	andeq	r0, r0, #1	; 0x1
     300:	00008a00 	andeq	r8, r0, r0, lsl #20
     304:	fb010200 	blx	40b0e <__Stack_Size+0x4070e>
     308:	01000d0e 	tsteq	r0, lr, lsl #26
     30c:	00010101 	andeq	r0, r1, r1, lsl #2
     310:	00010000 	andeq	r0, r1, r0
     314:	50410100 	subpl	r0, r1, r0, lsl #2
     318:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     31c:	74730063 	ldrbtvc	r0, [r3], #-99
     320:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     324:	5f783031 	svcpl	0x00783031
     328:	2f62696c 	svccs	0x0062696c
     32c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     330:	73797300 	cmnvc	r9, #0	; 0x0
     334:	696e695f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^
     338:	00632e74 	rsbeq	r2, r3, r4, ror lr
     33c:	73000001 	movwvc	r0, #1	; 0x1
     340:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     344:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     348:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     34c:	00682e65 	rsbeq	r2, r8, r5, ror #28
     350:	73000002 	movwvc	r0, #2	; 0x2
     354:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     358:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     35c:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     360:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     364:	74730000 	ldrbtvc	r0, [r3]
     368:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     36c:	5f783031 	svcpl	0x00783031
     370:	6f697067 	svcvs	0x00697067
     374:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     378:	74730000 	ldrbtvc	r0, [r3]
     37c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     380:	5f783031 	svcpl	0x00783031
     384:	6369766e 	cmnvs	r9, #115343360	; 0x6e00000
     388:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     38c:	00000000 	andeq	r0, r0, r0
     390:	33a40205 	undefined instruction 0x33a40205
     394:	b5030800 	strlt	r0, [r3, #-2048]
     398:	59130101 	ldmdbpl	r3, {r0, r8}
     39c:	3d3d3e3d 	ldccc	14, cr3, [sp, #-244]!
     3a0:	6d033e3d 	stcvs	14, cr3, [r3, #-244]
     3a4:	221e2220 	andscs	r2, lr, #2	; 0x2
     3a8:	46033d31 	undefined
     3ac:	0d03302e 	stceq	0, cr3, [r3, #-184]
     3b0:	20730320 	rsbscs	r0, r3, r0, lsr #6
     3b4:	311e2141 	tstcc	lr, r1, asr #2
     3b8:	2f2f2f2b 	svccs	0x002f2f2b
     3bc:	2f2b3131 	svccs	0x002b3131
     3c0:	4c302f2f 	ldcmi	15, cr2, [r0], #-188
     3c4:	2f1f211f 	svccs	0x001f211f
     3c8:	211f4d30 	tstcs	pc, r0, lsr sp
     3cc:	30302d1f 	eorscc	r2, r0, pc, lsl sp
     3d0:	4e4b4c4b 	cdpmi	12, 4, cr4, cr11, cr11, {2}
     3d4:	2b317130 	blcs	c5c89c <__Stack_Size+0xc5c49c>
     3d8:	312f1b35 	teqcc	pc, r5, lsr fp
     3dc:	2f2f2c30 	svccs	0x002f2c30
     3e0:	2f2c3030 	svccs	0x002c3030
     3e4:	ab03312f 	blge	cc8a8 <__Stack_Size+0xcc4a8>
     3e8:	0328907f 	teqeq	r8, #127	; 0x7f
     3ec:	03282e78 	teqeq	r8, #1920	; 0x780
     3f0:	79034a0b 	stmdbvc	r3, {r0, r1, r3, r9, fp, lr}
     3f4:	231f4e20 	tstcs	pc, #512	; 0x200
     3f8:	2f2f1c21 	svccs	0x002f1c21
     3fc:	24312f2f 	ldrtcs	r2, [r1], #-3887
     400:	2f2f2f1c 	svccs	0x002f2f1c
     404:	a1032f2f 	tstge	r3, pc, lsr #30
     408:	31313c7f 	teqcc	r1, pc, ror ip
     40c:	3f31304d 	svccc	0x0031304d
     410:	4d3f3f3f 	ldcmi	15, cr3, [pc, #-252]!
     414:	3f5d3f69 	svccc	0x005d3f69
     418:	3d4c5c52 	stclcc	12, cr5, [ip, #-328]
     41c:	01000502 	tsteq	r0, r2, lsl #10
     420:	0000d401 	andeq	sp, r0, r1, lsl #8
     424:	75000200 	strvc	r0, [r0, #-512]
     428:	02000000 	andeq	r0, r0, #0	; 0x0
     42c:	0d0efb01 	vstreq	d15, [lr, #-4]
     430:	01010100 	tsteq	r1, r0, lsl #2
     434:	00000001 	andeq	r0, r0, r1
     438:	01000001 	tsteq	r0, r1
     43c:	2f505041 	svccs	0x00505041
     440:	00637273 	rsbeq	r7, r3, r3, ror r2
     444:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     448:	30316632 	eorscc	r6, r1, r2, lsr r6
     44c:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     450:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     454:	50000063 	andpl	r0, r0, r3, rrx
     458:	6f435f43 	svcvs	0x00435f43
     45c:	00632e6d 	rsbeq	r2, r3, sp, ror #28
     460:	73000001 	movwvc	r0, #1	; 0x1
     464:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     468:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     46c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     470:	00682e65 	rsbeq	r2, r8, r5, ror #28
     474:	73000002 	movwvc	r0, #2	; 0x2
     478:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     47c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     480:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     484:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     488:	74730000 	ldrbtvc	r0, [r3]
     48c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     490:	5f783031 	svcpl	0x00783031
     494:	72617375 	rsbvc	r7, r1, #-738197503	; 0xd4000001
     498:	00682e74 	rsbeq	r2, r8, r4, ror lr
     49c:	00000002 	andeq	r0, r0, r2
     4a0:	b4020500 	strlt	r0, [r2], #-1280
     4a4:	03080035 	movweq	r0, #32821	; 0x8035
     4a8:	210100f1 	strdcs	r0, [r1, -r1]
     4ac:	03408368 	movteq	r8, #872	; 0x368
     4b0:	22209e69 	eorcs	r9, r0, #1680	; 0x690
     4b4:	4c4d303e 	mcrrmi	0, 3, r3, sp, cr14
     4b8:	4a6f033d 	bmi	1bc11b4 <__Stack_Size+0x1bc0db4>
     4bc:	3d214921 	stccc	9, cr4, [r1, #-132]!
     4c0:	213c7803 	teqcs	ip, r3, lsl #16
     4c4:	673d211f 	undefined
     4c8:	204a7403 	subcs	r7, sl, r3, lsl #8
     4cc:	03403a4e 	movteq	r3, #2638	; 0xa4e
     4d0:	303c2075 	eorscc	r2, ip, r5, ror r0
     4d4:	4d034c2d 	stcmi	12, cr4, [r3, #-180]
     4d8:	1c242e3c 	stcne	14, cr2, [r4], #-240
     4dc:	2f4b3224 	svccs	0x004b3224
     4e0:	78032f2f 	stmdavc	r3, {r0, r1, r2, r3, r5, r8, r9, sl, fp, sp}
     4e4:	3125232e 	teqcc	r5, lr, lsr #6
     4e8:	4d3e3d22 	ldcmi	13, cr3, [lr, #-136]!
     4ec:	3d30316a 	ldfccs	f3, [r0, #-424]!
     4f0:	4c6a4d3e 	stclmi	13, cr4, [sl], #-248
     4f4:	01000602 	tsteq	r0, r2, lsl #12
     4f8:	0000fe01 	andeq	pc, r0, r1, lsl #28
     4fc:	72000200 	andvc	r0, r0, #0	; 0x0
     500:	02000000 	andeq	r0, r0, #0	; 0x0
     504:	0d0efb01 	vstreq	d15, [lr, #-4]
     508:	01010100 	tsteq	r1, r0, lsl #2
     50c:	00000001 	andeq	r0, r0, r1
     510:	01000001 	tsteq	r0, r1
     514:	2f505041 	svccs	0x00505041
     518:	00637273 	rsbeq	r7, r3, r3, ror r2
     51c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     520:	30316632 	eorscc	r6, r1, r2, lsr r6
     524:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     528:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     52c:	44000063 	strmi	r0, [r0], #-99
     530:	632e4c58 	teqvs	lr, #22528	; 0x5800
     534:	00000100 	andeq	r0, r0, r0, lsl #2
     538:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     53c:	30316632 	eorscc	r6, r1, r2, lsr r6
     540:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     544:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     548:	00000200 	andeq	r0, r0, r0, lsl #4
     54c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     550:	30316632 	eorscc	r6, r1, r2, lsr r6
     554:	616d5f78 	smcvs	54776
     558:	00682e70 	rsbeq	r2, r8, r0, ror lr
     55c:	73000002 	movwvc	r0, #2	; 0x2
     560:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     564:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     568:	6173755f 	cmnvs	r3, pc, asr r5
     56c:	682e7472 	stmdavs	lr!, {r1, r4, r5, r6, sl, ip, sp, lr}
     570:	00000200 	andeq	r0, r0, r0, lsl #4
     574:	02050000 	andeq	r0, r5, #0	; 0x0
     578:	08003710 	stmdaeq	r0, {r4, r8, r9, sl, ip, sp}
     57c:	0101b803 	tsteq	r1, r3, lsl #16
     580:	283f242e 	ldmdacs	pc!, {r1, r2, r3, r5, sl, sp}
     584:	4b207903 	blmi	81e998 <__Stack_Size+0x81e598>
     588:	1d322f2f 	ldcne	15, cr2, [r2, #-188]!
     58c:	4d3e2f4d 	ldcmi	15, cr2, [lr, #-308]!
     590:	2e6b036a 	cdpcs	3, 6, cr0, cr11, cr10, {3}
     594:	30201503 	eorcc	r1, r0, r3, lsl #10
     598:	587ed403 	ldmdapl	lr!, {r0, r1, sl, ip, lr, pc}^
     59c:	83032f2f 	movwhi	r2, #16175	; 0x3f2f
     5a0:	1f212e01 	svcne	0x00212e01
     5a4:	3e835a21 	fdivscc	s10, s6, s3
     5a8:	907fb103 	rsbsls	fp, pc, r3, lsl #2
     5ac:	41221e22 	teqmi	r2, r2, lsr #28
     5b0:	6a4b4e1c 	bvs	12d3e28 <__Stack_Size+0x12d3a28>
     5b4:	155f4c4b 	ldrbne	r4, [pc, #-3147]	; fffff971 <SCS_BASE+0x1fff1971>
     5b8:	4b22232b 	blmi	88926c <__Stack_Size+0x888e6c>
     5bc:	03313024 	teqeq	r1, #36	; 0x24
     5c0:	03262079 	teqeq	r6, #121	; 0x79
     5c4:	0f032072 	svceq	0x00032072
     5c8:	565a2520 	ldrbpl	r2, [sl], -r0, lsr #10
     5cc:	3f1d506b 	svccc	0x001d506b
     5d0:	03335632 	teqeq	r3, #52428800	; 0x3200000
     5d4:	86033c0a 	strhi	r3, [r3], -sl, lsl #24
     5d8:	6723667f 	undefined
     5dc:	26294434 	undefined
     5e0:	6d03301e 	stcvs	0, cr3, [r3, #-120]
     5e4:	0334272e 	teqeq	r4, #12058624	; 0xb80000
     5e8:	565a2e0a 	ldrbpl	r2, [sl], -sl, lsl #28
     5ec:	311d425d 	tstcc	sp, sp, asr r2
     5f0:	30415632 	subcc	r5, r1, r2, lsr r6
     5f4:	07024f1e 	smladeq	r2, lr, pc, r4
     5f8:	aa010100 	bge	40a00 <__Stack_Size+0x40600>
     5fc:	02000000 	andeq	r0, r0, #0	; 0x0
     600:	00005300 	andeq	r5, r0, r0, lsl #6
     604:	fb010200 	blx	40e0e <__Stack_Size+0x40a0e>
     608:	01000d0e 	tsteq	r0, lr, lsl #26
     60c:	00010101 	andeq	r0, r1, r1, lsl #2
     610:	00010000 	andeq	r0, r1, r0
     614:	50410100 	subpl	r0, r1, r0, lsl #2
     618:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     61c:	74730063 	ldrbtvc	r0, [r3], #-99
     620:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     624:	5f783031 	svcpl	0x00783031
     628:	2f62696c 	svccs	0x0062696c
     62c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     630:	746f4d00 	strbtvc	r4, [pc], #3328	; 638 <__Stack_Size+0x238>
     634:	6f43726f 	svcvs	0x0043726f
     638:	6f72746e 	svcvs	0x0072746e
     63c:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     640:	73000001 	movwvc	r0, #1	; 0x1
     644:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     648:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     64c:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     650:	00682e65 	rsbeq	r2, r8, r5, ror #28
     654:	00000002 	andeq	r0, r0, r2
     658:	fc020500 	stc2	5, cr0, [r2], {0}
     65c:	03080038 	movweq	r0, #32824	; 0x8038
     660:	160100db 	undefined
     664:	282e6e03 	stmdacs	lr!, {r0, r1, r9, sl, fp, sp, lr}
     668:	36207803 	strtcc	r7, [r0], -r3, lsl #16
     66c:	44207803 	strtmi	r7, [r0], #-2051
     670:	67037667 	strvs	r7, [r3, -r7, ror #12]
     674:	1e227a3c 	mcrne	10, 1, r7, cr2, cr12, {1}
     678:	77032f22 	strvc	r2, [r3, -r2, lsr #30]
     67c:	2009033c 	andcs	r0, r9, ip, lsr r3
     680:	035a2f1f 	cmpeq	sl, #124	; 0x7c
     684:	6e204a66 	fnmulsvs	s8, s0, s13
     688:	2d221f21 	stccs	15, cr1, [r2, #-132]!
     68c:	5a2f1f2f 	bpl	bc8350 <__Stack_Size+0xbc7f50>
     690:	204a6503 	subcs	r6, sl, r3, lsl #10
     694:	211f2f6e 	tstcs	pc, lr, ror #30
     698:	03594b21 	cmpeq	r9, #33792	; 0x8400
     69c:	03343c69 	teqeq	r4, #26880	; 0x6900
     6a0:	76262e7a 	undefined
     6a4:	01000202 	tsteq	r0, r2, lsl #4
     6a8:	0000f801 	andeq	pc, r0, r1, lsl #16
     6ac:	70000200 	andvc	r0, r0, r0, lsl #4
     6b0:	02000000 	andeq	r0, r0, #0	; 0x0
     6b4:	0d0efb01 	vstreq	d15, [lr, #-4]
     6b8:	01010100 	tsteq	r1, r0, lsl #2
     6bc:	00000001 	andeq	r0, r0, r1
     6c0:	01000001 	tsteq	r0, r1
     6c4:	2f505041 	svccs	0x00505041
     6c8:	00637273 	rsbeq	r7, r3, r3, ror r2
     6cc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     6d0:	30316632 	eorscc	r6, r1, r2, lsr r6
     6d4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     6d8:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     6dc:	41000063 	tstmi	r0, r3, rrx
     6e0:	632e4344 	teqvs	lr, #268435457	; 0x10000001
     6e4:	00000100 	andeq	r0, r0, r0, lsl #2
     6e8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     6ec:	30316632 	eorscc	r6, r1, r2, lsr r6
     6f0:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     6f4:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     6f8:	00000200 	andeq	r0, r0, r0, lsl #4
     6fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     700:	30316632 	eorscc	r6, r1, r2, lsr r6
     704:	616d5f78 	smcvs	54776
     708:	00682e70 	rsbeq	r2, r8, r0, ror lr
     70c:	73000002 	movwvc	r0, #2	; 0x2
     710:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     714:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     718:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     71c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     720:	00000000 	andeq	r0, r0, r0
     724:	39e80205 	stmibcc	r8!, {r0, r2, r9}^
     728:	c0030800 	andgt	r0, r3, r0, lsl #16
     72c:	50310101 	eorspl	r0, r1, r1, lsl #2
     730:	1e24232b 	cdpne	3, 2, cr2, cr4, cr11, {1}
     734:	20790322 	rsbscs	r0, r9, r2, lsr #6
     738:	21302f21 	teqcs	r0, r1, lsr #30
     73c:	4e6d3130 	mcrmi	1, 3, r3, cr13, cr0, {1}
     740:	5c675d3d 	stclpl	13, cr5, [r7], #-244
     744:	7ea60375 	mcrvc	3, 5, r0, cr6, cr5, {3}
     748:	3dbe2458 	cfldrscc	mvf2, [lr, #352]!
     74c:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     750:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     754:	3d211f3d 	stccc	15, cr1, [r1, #-244]!
     758:	4b4c4b43 	blmi	131346c <__Stack_Size+0x131306c>
     75c:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     760:	211f3d3e 	tstcs	pc, lr, lsr sp
     764:	580a033d 	stmdapl	sl, {r0, r2, r3, r4, r5, r8, r9}
     768:	4c4b4c4b 	mcrrmi	12, 4, r4, fp, cr11
     76c:	3e4d3f68 	cdpcc	15, 4, cr3, cr13, cr8, {3}
     770:	3d211f3d 	stccc	15, cr1, [r1, #-244]!
     774:	593c0903 	ldmdbpl	ip!, {r0, r1, r8, fp}
     778:	684c4b5a 	stmdavs	ip, {r1, r3, r4, r6, r8, r9, fp, lr}^
     77c:	3d3e4d3f 	ldccc	13, cr4, [lr, #-252]!
     780:	033d212d 	teqeq	sp, #1073741835	; 0x4000000b
     784:	5a594a09 	bpl	1652fb0 <__Stack_Size+0x1652bb0>
     788:	3f684c4b 	svccc	0x00684c4b
     78c:	2d3d3e4d 	ldccs	14, cr3, [sp, #-308]!
     790:	0a033d21 	beq	cfc1c <__Stack_Size+0xcf81c>
     794:	4b5a594a 	blmi	1696cc4 <__Stack_Size+0x16968c4>
     798:	4d3f684c 	ldcmi	8, cr6, [pc, #-304]!
     79c:	4a10033e 	bmi	40149c <__Stack_Size+0x40109c>
     7a0:	01000d02 	tsteq	r0, r2, lsl #26
     7a4:	00020d01 	andeq	r0, r2, r1, lsl #26
     7a8:	84000200 	strhi	r0, [r0], #-512
     7ac:	02000000 	andeq	r0, r0, #0	; 0x0
     7b0:	0d0efb01 	vstreq	d15, [lr, #-4]
     7b4:	01010100 	tsteq	r1, r0, lsl #2
     7b8:	00000001 	andeq	r0, r0, r1
     7bc:	01000001 	tsteq	r0, r1
     7c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     7c4:	30316632 	eorscc	r6, r1, r2, lsr r6
     7c8:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     7cc:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     7d0:	74730063 	ldrbtvc	r0, [r3], #-99
     7d4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     7d8:	5f783031 	svcpl	0x00783031
     7dc:	2f62696c 	svccs	0x0062696c
     7e0:	00636e69 	rsbeq	r6, r3, r9, ror #28
     7e4:	6d747300 	ldclvs	3, cr7, [r4]
     7e8:	31663233 	cmncc	r6, r3, lsr r2
     7ec:	615f7830 	cmpvs	pc, r0, lsr r8
     7f0:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     7f4:	00000100 	andeq	r0, r0, r0, lsl #2
     7f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     7fc:	30316632 	eorscc	r6, r1, r2, lsr r6
     800:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     804:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
     808:	00000200 	andeq	r0, r0, r0, lsl #4
     80c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     810:	30316632 	eorscc	r6, r1, r2, lsr r6
     814:	616d5f78 	smcvs	54776
     818:	00682e70 	rsbeq	r2, r8, r0, ror lr
     81c:	73000002 	movwvc	r0, #2	; 0x2
     820:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     824:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     828:	6364615f 	cmnvs	r4, #-1073741801	; 0xc0000017
     82c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     830:	00000000 	andeq	r0, r0, r0
     834:	3cb00205 	lfmcc	f0, 4, [r0], #20
     838:	ae030800 	cdpge	8, 0, cr0, cr3, cr0, {0}
     83c:	0f030101 	svceq	0x00030101
     840:	03922601 	orrseq	r2, r2, #1048576	; 0x100000
     844:	7903200b 	stmdbvc	r3, {r0, r1, r3, sp}
     848:	0385352e 	orreq	r3, r5, #192937984	; 0xb800000
     84c:	7a03200a 	bvc	c887c <__Stack_Size+0xc847c>
     850:	321c2620 	andscc	r2, ip, #33554432	; 0x2000000
     854:	0b03213e 	bleq	c8d54 <__Stack_Size+0xc8954>
     858:	2331153c 	teqcs	r1, #251658240	; 0xf000000
     85c:	2f232323 	svccs	0x00232323
     860:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
     864:	034c4f23 	movteq	r4, #53027	; 0xcf23
     868:	2317200d 	tstcs	r7, #13	; 0xd
     86c:	12034c4f 	andne	r4, r3, #20224	; 0x4f00
     870:	01090320 	tsteq	r9, r0, lsr #6
     874:	4c4f2322 	mcrrmi	3, 2, r2, pc, cr2
     878:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
     87c:	2e0a034b 	cdpcs	3, 0, cr0, cr10, cr11, {2}
     880:	4a0d0319 	bmi	3414ec <__Stack_Size+0x3410ec>
     884:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
     888:	2e0a034b 	cdpcs	3, 0, cr0, cr10, cr11, {2}
     88c:	4a0d0319 	bmi	3414f8 <__Stack_Size+0x3410f8>
     890:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
     894:	034c5024 	movteq	r5, #49188	; 0xc024
     898:	0319200a 	tsteq	r9, #10	; 0xa
     89c:	0d034a0d 	fstseq	s8, [r3, #-52]
     8a0:	0109032e 	tsteq	r9, lr, lsr #6
     8a4:	30311d25 	eorscc	r1, r1, r5, lsr #26
     8a8:	200e0321 	andcs	r0, lr, r1, lsr #6
     8ac:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     8b0:	03202c03 	teqeq	r0, #768	; 0x300
     8b4:	7603010a 	strvc	r0, [r3], -sl, lsl #2
     8b8:	0a032020 	beq	c8940 <__Stack_Size+0xc8540>
     8bc:	32302558 	eorscc	r2, r0, #369098752	; 0x16000000
     8c0:	242e7803 	strtcs	r7, [lr], #-2051
     8c4:	22352232 	eorscs	r2, r5, #536870915	; 0x20000003
     8c8:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     8cc:	23223224 	teqcs	r2, #1073741826	; 0x40000002
     8d0:	03323e41 	teqeq	r2, #1040	; 0x410
     8d4:	32242e78 	eorcc	r2, r4, #1920	; 0x780
     8d8:	305d3122 	subscc	r3, sp, r2, lsr #2
     8dc:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     8e0:	36223224 	strtcc	r3, [r2], -r4, lsr #4
     8e4:	78033230 	stmdavc	r3, {r4, r5, r9, ip, sp}
     8e8:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     8ec:	2e0d0322 	cdpcs	3, 0, cr0, cr13, cr2, {1}
     8f0:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     8f4:	17200a03 	strne	r0, [r0, -r3, lsl #20]!
     8f8:	2e09032f 	cdpcs	3, 0, cr0, cr9, cr15, {1}
     8fc:	0e032f14 	mcreq	15, 0, r2, cr3, cr4, {0}
     900:	4f23174a 	svcmi	0x0023174a
     904:	200e034c 	andcs	r0, lr, ip, asr #6
     908:	4c4f2317 	mcrrmi	3, 1, r2, pc, cr7
     90c:	1a202903 	bne	80ad20 <__Stack_Size+0x80a920>
     910:	21223022 	teqcs	r2, r2, lsr #32
     914:	17200e03 	strne	r0, [r0, -r3, lsl #28]!
     918:	034c4f23 	movteq	r4, #53027	; 0xcf23
     91c:	2417200e 	ldrcs	r2, [r7], #-14
     920:	0a034c50 	beq	d3a68 <__Stack_Size+0xd3668>
     924:	0d031920 	stceq	9, cr1, [r3, #-128]
     928:	2e2c034a 	cdpcs	3, 2, cr0, cr12, cr10, {2}
     92c:	03010a03 	movweq	r0, #6659	; 0x1a03
     930:	03202076 	teqeq	r0, #118	; 0x76
     934:	3025580a 	eorcc	r5, r5, sl, lsl #16
     938:	2e780332 	mrccs	3, 3, r0, cr8, cr2, {1}
     93c:	35223224 	strcc	r3, [r2, #-548]!
     940:	78033222 	stmdavc	r3, {r1, r5, r9, ip, sp}
     944:	2232242e 	eorscs	r2, r2, #771751936	; 0x2e000000
     948:	921e2625 	andsls	r2, lr, #38797312	; 0x2500000
     94c:	22322a24 	eorscs	r2, r2, #147456	; 0x24000
     950:	2e0c0321 	cdpcs	3, 0, cr0, cr12, cr1, {1}
     954:	25010903 	strcs	r0, [r1, #-2307]
     958:	2130311d 	teqcs	r0, sp, lsl r1
     95c:	27201303 	strcs	r1, [r0, -r3, lsl #6]!
     960:	2e100321 	cdpcs	3, 1, cr0, cr0, cr1, {1}
     964:	033d2620 	teqeq	sp, #33554432	; 0x2000000
     968:	221a3c1b 	andscs	r3, sl, #6912	; 0x1b00
     96c:	0321224c 	teqeq	r1, #-1073741820	; 0xc0000004
     970:	2219200f 	andscs	r2, r9, #15	; 0xf
     974:	2e1f0321 	cdpcs	3, 1, cr0, cr15, cr1, {1}
     978:	2230221a 	eorscs	r2, r0, #-1610612735	; 0xa0000001
     97c:	200b0321 	andcs	r0, fp, r1, lsr #6
     980:	5a5d2316 	bpl	17495e0 <__Stack_Size+0x17491e0>
     984:	1a3c1103 	bne	f04d98 <__Stack_Size+0xf04998>
     988:	03580d03 	cmpeq	r8, #192	; 0xc0
     98c:	3d182011 	ldccc	0, cr2, [r8, #-68]
     990:	03200f03 	teqeq	r0, #12	; 0xc
     994:	0323010c 	teqeq	r3, #3	; 0x3
     998:	0f03ac0d 	svceq	0x0003ac0d
     99c:	010b032e 	tsteq	fp, lr, lsr #6
     9a0:	768b033d 	undefined
     9a4:	241c2420 	ldrcs	r2, [ip], #-1056
     9a8:	5a94241c 	bpl	fe509a20 <SCS_BASE+0x1e4fba20>
     9ac:	5a415a41 	bpl	10572b8 <__Stack_Size+0x1056eb8>
     9b0:	0004025e 	andeq	r0, r4, lr, asr r2
     9b4:	021f0101 	andseq	r0, pc, #1073741824	; 0x40000000
     9b8:	00020000 	andeq	r0, r2, r0
     9bc:	00000088 	andeq	r0, r0, r8, lsl #1
     9c0:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     9c4:	0101000d 	tsteq	r1, sp
     9c8:	00000101 	andeq	r0, r0, r1, lsl #2
     9cc:	00000100 	andeq	r0, r0, r0, lsl #2
     9d0:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
     9d4:	31663233 	cmncc	r6, r3, lsr r2
     9d8:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
     9dc:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
     9e0:	73006372 	movwvc	r6, #882	; 0x372
     9e4:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     9e8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     9ec:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     9f0:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     9f4:	74730000 	ldrbtvc	r0, [r3]
     9f8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     9fc:	5f783031 	svcpl	0x00783031
     a00:	73616c66 	cmnvc	r1, #26112	; 0x6600
     a04:	00632e68 	rsbeq	r2, r3, r8, ror #28
     a08:	73000001 	movwvc	r0, #1	; 0x1
     a0c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a10:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a14:	7079745f 	rsbsvc	r7, r9, pc, asr r4
     a18:	00682e65 	rsbeq	r2, r8, r5, ror #28
     a1c:	73000002 	movwvc	r0, #2	; 0x2
     a20:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     a24:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     a28:	70616d5f 	rsbvc	r6, r1, pc, asr sp
     a2c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     a30:	74730000 	ldrbtvc	r0, [r3]
     a34:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     a38:	5f783031 	svcpl	0x00783031
     a3c:	73616c66 	cmnvc	r1, #26112	; 0x6600
     a40:	00682e68 	rsbeq	r2, r8, r8, ror #28
     a44:	00000002 	andeq	r0, r0, r2
     a48:	44020500 	strmi	r0, [r2], #-1280
     a4c:	03080040 	movweq	r0, #32832	; 0x8040
     a50:	170100d6 	undefined
     a54:	0d033d59 	stceq	13, cr3, [r3, #-356]
     a58:	3d59174a 	ldclcc	7, cr1, [r9, #-296]
     a5c:	174a0d03 	strbne	r0, [sl, -r3, lsl #26]
     a60:	0b033d59 	bleq	cffcc <__Stack_Size+0xcfbcc>
     a64:	3d3d144a 	cfldrscc	mvf1, [sp, #-296]!
     a68:	14660a03 	strbtne	r0, [r6], #-2563
     a6c:	03f50359 	mvnseq	r0, #1677721601	; 0x64000001
     a70:	033d143c 	teqeq	sp, #1006632960	; 0x3c000000
     a74:	2f143c0a 	svccs	0x00143c0a
     a78:	154a0b03 	strbne	r0, [sl, #-2819]
     a7c:	03580903 	cmpeq	r8, #49152	; 0xc000
     a80:	03153c0a 	tsteq	r5, #2560	; 0xa00
     a84:	0e03580a 	cdpeq	8, 0, cr5, cr3, cr10, {0}
     a88:	5d23173c 	stcpl	7, cr1, [r3, #-240]!
     a8c:	3c10035a 	ldccc	3, cr0, [r0], {90}
     a90:	0b033018 	bleq	ccaf8 <__Stack_Size+0xcc6f8>
     a94:	660b0358 	undefined
     a98:	173c0f03 	ldrne	r0, [ip, -r3, lsl #30]!
     a9c:	4a0b032f 	bmi	2c1760 <__Stack_Size+0x2c1360>
     aa0:	036c7a15 	cmneq	ip, #86016	; 0x15000
     aa4:	0c03660c 	stceq	6, cr6, [r3], {12}
     aa8:	205c033c 	subscs	r0, ip, ip, lsr r3
     aac:	03202403 	teqeq	r0, #50331648	; 0x3000000
     ab0:	2403205c 	strcs	r2, [r3], #-92
     ab4:	205c0320 	subscs	r0, ip, r0, lsr #6
     ab8:	38036c5e 	stmdacc	r3, {r1, r2, r3, r4, r6, sl, fp, sp, lr}
     abc:	ba032274 	blt	c9494 <__Stack_Size+0xc9094>
     ac0:	6c6c907f 	stclvs	0, cr9, [ip], #-508
     ac4:	03662303 	cmneq	r6, #201326592	; 0xc000000
     ac8:	c4032e51 	strgt	r2, [r3], #-3665
     acc:	03222000 	teqeq	r2, #0	; 0x0
     ad0:	43a52e65 	undefined instruction 0x43a52e65
     ad4:	4a7def03 	bmi	1f7c6e8 <__Stack_Size+0x1f7c2e8>
     ad8:	03200903 	teqeq	r0, #49152	; 0xc000
     adc:	09032e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
     ae0:	76032120 	strvc	r2, [r3], -r0, lsr #2
     ae4:	200a032e 	andcs	r0, sl, lr, lsr #6
     ae8:	20730323 	rsbscs	r0, r3, r3, lsr #6
     aec:	302e0d03 	eorcc	r0, lr, r3, lsl #26
     af0:	3e1e2231 	mrccc	2, 0, r2, cr14, cr1, {1}
     af4:	6b233e77 	blvs	8d04d8 <__Stack_Size+0x8d00d8>
     af8:	827f8e03 	rsbshi	r8, pc, #48	; 0x30
     afc:	35314c42 	ldrcc	r4, [r1, #-3138]!
     b00:	212e7903 	teqcs	lr, r3, lsl #18
     b04:	3d1c243e 	cfldrscc	mvf2, [ip, #-248]
     b08:	6931304d 	ldmdbvs	r1!, {r0, r2, r3, r6, ip, sp}
     b0c:	4e4e224c 	cdpmi	2, 4, cr2, cr14, cr12, {2}
     b10:	2387314c 	orrcs	r3, r7, #19	; 0x13
     b14:	7ef8036c 	cdpvc	3, 15, cr0, cr8, cr12, {3}
     b18:	0f032082 	svceq	0x00032082
     b1c:	03313e20 	teqeq	r1, #512	; 0x200
     b20:	0c032e74 	stceq	14, cr2, [r3], {116}
     b24:	033d212e 	teqeq	sp, #-2147483637	; 0x8000000b
     b28:	0d032073 	stceq	0, cr2, [r3, #-460]
     b2c:	221e3020 	andscs	r3, lr, #32	; 0x20
     b30:	231d2322 	tstcs	sp, #-2013265920	; 0x88000000
     b34:	032e6d03 	teqeq	lr, #192	; 0xc0
     b38:	23a03c15 	movcs	r3, #5376	; 0x1500
     b3c:	6703231d 	smladvs	r3, sp, r3, r2
     b40:	3c1c032e 	ldccc	3, cr0, [ip], {46}
     b44:	231d23a0 	tstcs	sp, #-2147483646	; 0x80000002
     b48:	032e6003 	teqeq	lr, #3	; 0x3
     b4c:	23a02023 	movcs	r2, #35	; 0x23
     b50:	2331231d 	teqcs	r1, #1946157056	; 0x74000000
     b54:	7f900387 	svcvc	0x00900387
     b58:	03262082 	teqeq	r6, #130	; 0x82
     b5c:	3026207a 	eorcc	r2, r6, sl, ror r0
     b60:	78033631 	stmdavc	r3, {r0, r4, r5, r9, sl, ip, sp}
     b64:	4b3f2120 	blmi	fc8fec <__Stack_Size+0xfc8bec>
     b68:	6b233023 	blvs	8ccbfc <__Stack_Size+0x8cc7fc>
     b6c:	587fbb03 	ldmdapl	pc!, {r0, r1, r8, r9, fp, ip, sp, pc}^
     b70:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
     b74:	31302720 	teqcc	r0, r0, lsr #14
     b78:	224c1c24 	subcs	r1, ip, #9216	; 0x2400
     b7c:	036b2330 	cmneq	fp, #-1073741824	; 0xc0000000
     b80:	204a7fab 	subcs	r7, sl, fp, lsr #31
     b84:	20790327 	rsbscs	r0, r9, r7, lsr #6
     b88:	25323027 	ldrcs	r3, [r2, #-39]!
     b8c:	30314c1b 	eorscc	r4, r1, fp, lsl ip
     b90:	0a033132 	beq	cd060 <__Stack_Size+0xccc60>
     b94:	036c233c 	cmneq	ip, #-268435456	; 0xf0000000
     b98:	244a7f93 	strbcs	r7, [sl], #-3987
     b9c:	0336314c 	teqeq	r6, #19	; 0x13
     ba0:	3f212e78 	svccc	0x00212e78
     ba4:	4d3d1c24 	ldcmi	12, cr1, [sp, #-144]!
     ba8:	23693130 	cmncs	r9, #12	; 0xc
     bac:	1d233f2b 	stcne	15, cr3, [r3, #-172]!
     bb0:	2e0a0323 	cdpcs	3, 0, cr0, cr10, cr3, {1}
     bb4:	ab036c23 	blge	dbc48 <__Stack_Size+0xdb848>
     bb8:	4c24827f 	sfmmi	f0, 1, [r4], #-508
     bbc:	2b234b31 	blcs	8d3888 <__Stack_Size+0x8d3488>
     bc0:	6b233e3f 	blvs	8d04c4 <__Stack_Size+0x8d00c4>
     bc4:	433c4203 	teqmi	ip, #805306368	; 0x30000000
     bc8:	2925314c 	stmdbcs	r5!, {r2, r3, r6, r8, ip, sp}
     bcc:	213d1b25 	teqcs	sp, r5, lsr #22
     bd0:	6b23304d 	blvs	8ccd0c <__Stack_Size+0x8cc90c>
     bd4:	01000502 	tsteq	r0, r2, lsl #10
     bd8:	00017401 	andeq	r7, r1, r1, lsl #8
     bdc:	86000200 	strhi	r0, [r0], -r0, lsl #4
     be0:	02000000 	andeq	r0, r0, #0	; 0x0
     be4:	0d0efb01 	vstreq	d15, [lr, #-4]
     be8:	01010100 	tsteq	r1, r0, lsl #2
     bec:	00000001 	andeq	r0, r0, r1
     bf0:	01000001 	tsteq	r0, r1
     bf4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     bf8:	30316632 	eorscc	r6, r1, r2, lsr r6
     bfc:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     c00:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     c04:	74730063 	ldrbtvc	r0, [r3], #-99
     c08:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     c0c:	5f783031 	svcpl	0x00783031
     c10:	2f62696c 	svccs	0x0062696c
     c14:	00636e69 	rsbeq	r6, r3, r9, ror #28
     c18:	6d747300 	ldclvs	3, cr7, [r4]
     c1c:	31663233 	cmncc	r6, r3, lsr r2
     c20:	675f7830 	smmlarvs	pc, r0, r8, r7
     c24:	2e6f6970 	mcrcs	9, 3, r6, cr15, cr0, {3}
     c28:	00010063 	andeq	r0, r1, r3, rrx
     c2c:	6d747300 	ldclvs	3, cr7, [r4]
     c30:	31663233 	cmncc	r6, r3, lsr r2
     c34:	745f7830 	ldrbvc	r7, [pc], #2096	; c3c <__Stack_Size+0x83c>
     c38:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     c3c:	00020068 	andeq	r0, r2, r8, rrx
     c40:	6d747300 	ldclvs	3, cr7, [r4]
     c44:	31663233 	cmncc	r6, r3, lsr r2
     c48:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     c4c:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     c50:	00000200 	andeq	r0, r0, r0, lsl #4
     c54:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     c58:	30316632 	eorscc	r6, r1, r2, lsr r6
     c5c:	70675f78 	rsbvc	r5, r7, r8, ror pc
     c60:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     c64:	00000200 	andeq	r0, r0, r0, lsl #4
     c68:	02050000 	andeq	r0, r5, #0	; 0x0
     c6c:	0800456c 	stmdaeq	r0, {r2, r3, r5, r6, r8, sl, lr}
     c70:	0100fc03 	tstpeq	r0, r3, lsl #24
     c74:	03200a03 	teqeq	r0, #12288	; 0x3000
     c78:	7603200c 	strvc	r2, [r3], -ip
     c7c:	79033320 	stmdbvc	r3, {r5, r8, r9, ip, sp}
     c80:	0333352e 	teqeq	r3, #192937984	; 0xb800000
     c84:	16032e6a 	strne	r2, [r3], -sl, ror #28
     c88:	3e322220 	cdpcc	2, 3, cr2, cr2, cr0, {1}
     c8c:	31213230 	teqcc	r1, r0, lsr r2
     c90:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
     c94:	3a28207a 	bcc	a08e84 <__Stack_Size+0xa08a84>
     c98:	66032227 	strvs	r2, [r3], -r7, lsr #4
     c9c:	3c1f033c 	ldccc	3, cr0, [pc], {60}
     ca0:	5a313025 	bpl	c4cd3c <__Stack_Size+0xc4c93c>
     ca4:	3121322f 	teqcc	r1, pc, lsr #4
     ca8:	0323312b 	teqeq	r3, #-1073741814	; 0xc000000a
     cac:	3a28207a 	bcc	a08e9c <__Stack_Size+0xa08a9c>
     cb0:	69032225 	stmdbvs	r3, {r0, r2, r5, r9, sp}
     cb4:	3c1b033c 	ldccc	3, cr0, [fp], {60}
     cb8:	3c0b0322 	stccc	3, cr0, [fp], {34}
     cbc:	2f2f3d14 	svccs	0x002f3d14
     cc0:	19200c03 	stmdbne	r0!, {r0, r1, sl, fp}
     cc4:	03580903 	cmpeq	r8, #49152	; 0xc000
     cc8:	2f16200a 	svccs	0x0016200a
     ccc:	192e0c03 	stmdbne	lr!, {r0, r1, sl, fp}
     cd0:	03580903 	cmpeq	r8, #49152	; 0xc000
     cd4:	2f16200a 	svccs	0x0016200a
     cd8:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
     cdc:	200d0321 	andcs	r0, sp, r1, lsr #6
     ce0:	10032117 	andne	r2, r3, r7, lsl r1
     ce4:	32221820 	eorcc	r1, r2, #2097152	; 0x200000
     ce8:	2e0c0322 	cdpcs	3, 0, cr0, cr12, cr2, {1}
     cec:	0d032116 	stfeqs	f2, [r3, #-88]
     cf0:	22301920 	eorscs	r1, r0, #524288	; 0x80000
     cf4:	21222222 	teqcs	r2, r2, lsr #4
     cf8:	19200f03 	stmdbne	r0!, {r0, r1, r8, r9, sl, fp}
     cfc:	2d312c30 	ldccs	12, cr2, [r1, #-192]!
     d00:	032f2230 	teqeq	pc, #3	; 0x3
     d04:	2f163c0b 	svccs	0x00163c0b
     d08:	034a2603 	movteq	r2, #42499	; 0xa603
     d0c:	032c200c 	teqeq	ip, #12	; 0xc
     d10:	23272076 	teqcs	r7, #118	; 0x76
     d14:	23332922 	teqcs	r3, #557056	; 0x88000
     d18:	3f4c2f1f 	svccc	0x004c2f1f
     d1c:	2231676b 	eorscs	r6, r1, #28049408	; 0x1ac0000
     d20:	0f032f5b 	svceq	0x00032f5b
     d24:	2f3e274a 	svccs	0x003e274a
     d28:	03599f1f 	cmpeq	r9, #124	; 0x7c
     d2c:	214a7ca7 	smlaltbcs	r7, sl, r7, ip
     d30:	4b2f212d 	blmi	bc91ec <__Stack_Size+0xbc8dec>
     d34:	242e4503 	strtcs	r4, [lr], #-1283
     d38:	241c241c 	ldrcs	r2, [ip], #-1052
     d3c:	324ba108 	subcc	sl, fp, #2	; 0x2
     d40:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     d44:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
     d48:	5e59324b 	cdppl	2, 5, cr3, cr9, cr11, {2}
     d4c:	01000602 	tsteq	r0, r2, lsl #12
     d50:	0001a601 	andeq	sl, r1, r1, lsl #12
     d54:	86000200 	strhi	r0, [r0], -r0, lsl #4
     d58:	02000000 	andeq	r0, r0, #0	; 0x0
     d5c:	0d0efb01 	vstreq	d15, [lr, #-4]
     d60:	01010100 	tsteq	r1, r0, lsl #2
     d64:	00000001 	andeq	r0, r0, r1
     d68:	01000001 	tsteq	r0, r1
     d6c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     d70:	30316632 	eorscc	r6, r1, r2, lsr r6
     d74:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     d78:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     d7c:	74730063 	ldrbtvc	r0, [r3], #-99
     d80:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     d84:	5f783031 	svcpl	0x00783031
     d88:	2f62696c 	svccs	0x0062696c
     d8c:	00636e69 	rsbeq	r6, r3, r9, ror #28
     d90:	6d747300 	ldclvs	3, cr7, [r4]
     d94:	31663233 	cmncc	r6, r3, lsr r2
     d98:	6e5f7830 	mrcvs	8, 2, r7, cr15, cr0, {1}
     d9c:	2e636976 	mcrcs	9, 3, r6, cr3, cr6, {3}
     da0:	00010063 	andeq	r0, r1, r3, rrx
     da4:	6d747300 	ldclvs	3, cr7, [r4]
     da8:	31663233 	cmncc	r6, r3, lsr r2
     dac:	745f7830 	ldrbvc	r7, [pc], #2096	; db4 <__Stack_Size+0x9b4>
     db0:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     db4:	00020068 	andeq	r0, r2, r8, rrx
     db8:	6d747300 	ldclvs	3, cr7, [r4]
     dbc:	31663233 	cmncc	r6, r3, lsr r2
     dc0:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
     dc4:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
     dc8:	00000200 	andeq	r0, r0, r0, lsl #4
     dcc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     dd0:	30316632 	eorscc	r6, r1, r2, lsr r6
     dd4:	766e5f78 	uqsub16vc	r5, lr, r8
     dd8:	682e6369 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sp, lr}
     ddc:	00000200 	andeq	r0, r0, r0, lsl #4
     de0:	02050000 	andeq	r0, r5, #0	; 0x0
     de4:	080047f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, r9, sl, lr}
     de8:	15012403 	strne	r2, [r1, #-1027]
     dec:	03352d3d 	teqeq	r5, #3904	; 0xf40
     df0:	2f2f207a 	svccs	0x002f207a
     df4:	2c241c32 	stccs	12, cr1, [r4], #-200
     df8:	03242c30 	teqeq	r4, #12288	; 0x3000
     dfc:	3e153c0b 	cdpcc	12, 1, cr3, cr5, cr11, {0}
     e00:	212f211e 	teqcs	pc, lr, lsl r1
     e04:	213e2321 	teqcs	lr, r1, lsr #6
     e08:	0321212f 	teqeq	r1, #-1073741813	; 0xc000000b
     e0c:	67176616 	undefined
     e10:	034a0d03 	movteq	r0, #44291	; 0xad03
     e14:	243f200a 	ldrtcs	r2, [pc], #10	; e1c <__Stack_Size+0xa1c>
     e18:	200a031c 	andcs	r0, sl, ip, lsl r3
     e1c:	5c207603 	stcpl	6, cr7, [r0], #-12
     e20:	312b3f3d 	teqcc	fp, sp, lsr pc
     e24:	222b241f 	eorcs	r2, fp, #520093696	; 0x1f000000
     e28:	22301e6a 	eorscs	r1, r0, #1696	; 0x6a0
     e2c:	03938831 	orrseq	r8, r3, #3211264	; 0x310000
     e30:	2f14580b 	svccs	0x0014580b
     e34:	03212121 	teqeq	r1, #1073741832	; 0x40000008
     e38:	132000d7 	teqne	r0, #215	; 0xd7
     e3c:	660b0367 	strvs	r0, [fp], -r7, ror #6
     e40:	09034c19 	stmdbeq	r3, {r0, r3, r4, sl, fp, lr}
     e44:	4a0a039e 	bmi	281cc4 <__Stack_Size+0x2818c4>
     e48:	0a032f16 	beq	ccaa8 <__Stack_Size+0xcc6a8>
     e4c:	0391164a 	orrseq	r1, r1, #77594624	; 0x4a00000
     e50:	4b133c0b 	blmi	4cfe84 <__Stack_Size+0x4cfa84>
     e54:	194a0b03 	stmdbne	sl, {r0, r1, r8, r9, fp}^
     e58:	9e09034c 	cdpls	3, 0, cr0, cr9, cr12, {2}
     e5c:	134a0b03 	movtne	r0, #43779	; 0xab03
     e60:	4a10032f 	bmi	401b24 <__Stack_Size+0x401724>
     e64:	0a037517 	beq	de2c8 <__Stack_Size+0xddec8>
     e68:	033d133c 	teqeq	sp, #-268435456	; 0xf0000000
     e6c:	3d13580a 	ldccc	8, cr5, [r3, #-40]
     e70:	17581103 	ldrbne	r1, [r8, -r3, lsl #2]
     e74:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     e78:	5a193c11 	bpl	64fec4 <__Stack_Size+0x64fac4>
     e7c:	035a5c22 	cmpeq	sl, #8704	; 0x2200
     e80:	09034a18 	stmdbeq	r3, {r3, r4, r9, fp, lr}
     e84:	694b7820 	stmdbvs	fp, {r5, fp, ip, sp, lr}^
     e88:	79033f31 	stmdbvc	r3, {r0, r4, r5, r8, r9, sl, fp, ip, sp}
     e8c:	7a03282e 	bvc	caf4c <__Stack_Size+0xcab4c>
     e90:	59752520 	ldmdbpl	r5!, {r5, r8, sl, sp}^
     e94:	194a1003 	stmdbne	sl, {r0, r1, ip}^
     e98:	0b034c23 	bleq	d3f2c <__Stack_Size+0xd3b2c>
     e9c:	3c0f0382 	stccc	3, cr0, [pc], {130}
     ea0:	83010903 	movwhi	r0, #6403	; 0x1903
     ea4:	034a0e03 	movteq	r0, #44547	; 0xae03
     ea8:	03910109 	orrseq	r0, r1, #1073741826	; 0x40000002
     eac:	0a033c14 	beq	cff04 <__Stack_Size+0xcfb04>
     eb0:	0b035a01 	bleq	d76bc <__Stack_Size+0xd72bc>
     eb4:	3c110382 	ldccc	3, cr0, [r1], {130}
     eb8:	3e3e2319 	mrccc	3, 1, r2, cr14, cr9, {0}
     ebc:	58780330 	ldmdapl	r8!, {r4, r5, r8, r9}^
     ec0:	20780328 	rsbscs	r0, r8, r8, lsr #6
     ec4:	40224b36 	eormi	r4, r2, r6, lsr fp
     ec8:	0f033141 	svceq	0x00033141
     ecc:	0109033c 	tsteq	r9, ip, lsr r3
     ed0:	241c3230 	ldrcs	r3, [ip], #-560
     ed4:	7c8d0323 	stcvc	3, cr0, [sp], {35}
     ed8:	032f2f3c 	teqeq	pc, #240	; 0xf0
     edc:	1c242e6f 	stcne	14, cr2, [r4], #-444
     ee0:	6d032f24 	stcvs	15, cr2, [r3, #-144]
     ee4:	032f2f3c 	teqeq	pc, #240	; 0xf0
     ee8:	2f2f2e72 	svccs	0x002f2e72
     eec:	2f2e7203 	svccs	0x002e7203
     ef0:	2e72032f 	cdpcs	3, 7, cr0, cr2, cr15, {1}
     ef4:	02022f2f 	andeq	r2, r2, #188	; 0xbc
     ef8:	d2010100 	andle	r0, r1, #0	; 0x0
     efc:	02000000 	andeq	r0, r0, #0	; 0x0
     f00:	00007100 	andeq	r7, r0, r0, lsl #2
     f04:	fb010200 	blx	4170e <__Stack_Size+0x4130e>
     f08:	01000d0e 	tsteq	r0, lr, lsl #26
     f0c:	00010101 	andeq	r0, r1, r1, lsl #2
     f10:	00010000 	andeq	r0, r1, r0
     f14:	74730100 	ldrbtvc	r0, [r3], #-256
     f18:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f1c:	5f783031 	svcpl	0x00783031
     f20:	2f62696c 	svccs	0x0062696c
     f24:	00637273 	rsbeq	r7, r3, r3, ror r2
     f28:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     f2c:	30316632 	eorscc	r6, r1, r2, lsr r6
     f30:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     f34:	6e692f62 	cdpvs	15, 6, cr2, cr9, cr2, {3}
     f38:	73000063 	movwvc	r0, #99	; 0x63
     f3c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     f40:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     f44:	7277705f 	rsbsvc	r7, r7, #95	; 0x5f
     f48:	0100632e 	tsteq	r0, lr, lsr #6
     f4c:	74730000 	ldrbtvc	r0, [r3]
     f50:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f54:	5f783031 	svcpl	0x00783031
     f58:	65707974 	ldrbvs	r7, [r0, #-2420]!
     f5c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     f60:	74730000 	ldrbtvc	r0, [r3]
     f64:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
     f68:	5f783031 	svcpl	0x00783031
     f6c:	2e70616d 	rpwcssz	f6, f0, #5.0
     f70:	00020068 	andeq	r0, r2, r8, rrx
     f74:	05000000 	streq	r0, [r0]
     f78:	004b7802 	subeq	r7, fp, r2, lsl #16
     f7c:	00d10308 	sbcseq	r0, r1, r8, lsl #6
     f80:	032f1601 	teqeq	pc, #1048576	; 0x100000
     f84:	2f164a0b 	svccs	0x00164a0b
     f88:	184a1403 	stmdane	sl, {r0, r1, sl, ip}^
     f8c:	21233131 	teqcs	r3, r1, lsr r1
     f90:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
     f94:	00d8032f 	sbcseq	r0, r8, pc, lsr #6
     f98:	0b03184a 	bleq	c70c8 <__Stack_Size+0xc6cc8>
     f9c:	4a0d0366 	bmi	341d3c <__Stack_Size+0x34193c>
     fa0:	43035916 	movwmi	r5, #14614	; 0x3916
     fa4:	221e143c 	andscs	r1, lr, #1006632960	; 0x3c000000
     fa8:	4d3f221e 	lfmmi	f2, 4, [pc, #-120]!
     fac:	49032f93 	stmdbmi	r3, {r0, r1, r4, r7, r8, r9, sl, fp, sp}
     fb0:	78031a4a 	stmdavc	r3, {r1, r3, r6, r9, fp, ip}
     fb4:	78032820 	stmdavc	r3, {r5, fp, sp}
     fb8:	200b0320 	andcs	r0, fp, r0, lsr #6
     fbc:	69232331 	stmdbvs	r3!, {r0, r4, r5, r8, r9, sp}
     fc0:	41233f1d 	teqmi	r3, sp, lsl pc
     fc4:	7ef50330 	mrcvc	3, 7, r0, cr5, cr0, {1}
     fc8:	4b67214a 	blmi	19c94f8 <__Stack_Size+0x19c90f8>
     fcc:	01000102 	tsteq	r0, r2, lsl #2
     fd0:	0001b401 	andeq	fp, r1, r1, lsl #8
     fd4:	84000200 	strhi	r0, [r0], #-512
     fd8:	02000000 	andeq	r0, r0, #0	; 0x0
     fdc:	0d0efb01 	vstreq	d15, [lr, #-4]
     fe0:	01010100 	tsteq	r1, r0, lsl #2
     fe4:	00000001 	andeq	r0, r0, r1
     fe8:	01000001 	tsteq	r0, r1
     fec:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     ff0:	30316632 	eorscc	r6, r1, r2, lsr r6
     ff4:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
     ff8:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
     ffc:	74730063 	ldrbtvc	r0, [r3], #-99
    1000:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1004:	5f783031 	svcpl	0x00783031
    1008:	2f62696c 	svccs	0x0062696c
    100c:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1010:	6d747300 	ldclvs	3, cr7, [r4]
    1014:	31663233 	cmncc	r6, r3, lsr r2
    1018:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    101c:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1020:	00000100 	andeq	r0, r0, r0, lsl #2
    1024:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1028:	30316632 	eorscc	r6, r1, r2, lsr r6
    102c:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    1030:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    1034:	00000200 	andeq	r0, r0, r0, lsl #4
    1038:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    103c:	30316632 	eorscc	r6, r1, r2, lsr r6
    1040:	616d5f78 	smcvs	54776
    1044:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1048:	73000002 	movwvc	r0, #2	; 0x2
    104c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1050:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1054:	6363725f 	cmnvs	r3, #-268435451	; 0xf0000005
    1058:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    105c:	00000000 	andeq	r0, r0, r0
    1060:	4c580205 	lfmmi	f0, 2, [r8], {5}
    1064:	fc030800 	stc2	8, cr0, [r3], {0}
    1068:	5b140100 	blpl	501470 <__Stack_Size+0x501070>
    106c:	4d4d695b 	stclmi	9, cr6, [sp, #-364]
    1070:	6611032f 	ldrvs	r0, [r1], -pc, lsr #6
    1074:	7a032618 	bvc	ca8dc <__Stack_Size+0xca4dc>
    1078:	5c4d4d2e 	mcrrpl	13, 2, r4, sp, cr14
    107c:	0c035041 	stceq	0, cr5, [r3], {65}
    1080:	a303213c 	movwge	r2, #12604	; 0x313c
    1084:	dd032006 	stcle	0, cr2, [r3, #-24]
    1088:	a3032079 	movwge	r2, #12409	; 0x3079
    108c:	e5032006 	str	r2, [r3, #-6]
    1090:	2d2f2079 	stccs	0, cr2, [pc, #-484]!
    1094:	069a0321 	ldreq	r0, [sl], r1, lsr #6
    1098:	79f30358 	ldmibvc	r3!, {r3, r4, r6, r8, r9}^
    109c:	4a0c0358 	bmi	301e04 <__Stack_Size+0x301a04>
    10a0:	31313118 	teqcc	r1, r8, lsl r1
    10a4:	3c0d0321 	stccc	3, cr0, [sp], {33}
    10a8:	14032f16 	strne	r2, [r3], #-3862
    10ac:	4d34194a 	ldcmi	9, cr1, [r4, #-296]!
    10b0:	3c0c0321 	stccc	3, cr0, [ip], {33}
    10b4:	0e032f16 	mcreq	15, 0, r2, cr3, cr6, {0}
    10b8:	3131184a 	teqcc	r1, sl, asr #16
    10bc:	0e032123 	adfeqsp	f2, f3, f3
    10c0:	034b134a 	movteq	r1, #45898	; 0xb34a
    10c4:	31184a15 	tstcc	r8, r5, lsl sl
    10c8:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    10cc:	31184a11 	tstcc	r8, r1, lsl sl
    10d0:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    10d4:	31184a11 	tstcc	r8, r1, lsl sl
    10d8:	03213131 	teqeq	r1, #1073741836	; 0x4000000c
    10dc:	23173c13 	tstcs	r7, #4864	; 0x1300
    10e0:	10035a5d 	andne	r5, r3, sp, asr sl
    10e4:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    10e8:	31184a10 	tstcc	r8, r0, lsl sl
    10ec:	03212331 	teqeq	r1, #-1006632960	; 0xc4000000
    10f0:	34184a0f 	ldrcc	r4, [r8], #-2575
    10f4:	23207a03 	teqcs	r0, #12288	; 0x3000
    10f8:	09032a27 	stmdbeq	r3, {r0, r1, r2, r5, r9, fp, sp}
    10fc:	0c03343c 	cfstrseq	mvf3, [r3], {60}
    1100:	032f164a 	teqeq	pc, #77594624	; 0x4a00000
    1104:	4b174a11 	blmi	5d3950 <__Stack_Size+0x5d3550>
    1108:	164a0d03 	strbne	r0, [sl], -r3, lsl #26
    110c:	4a0b032f 	bmi	2c1dd0 <__Stack_Size+0x2c19d0>
    1110:	22241c16 	eorcs	r1, r4, #5632	; 0x1600
    1114:	21660c03 	cmncs	r6, r3, lsl #24
    1118:	3a30224c 	bcc	c09a50 <__Stack_Size+0xc09650>
    111c:	7a786927 	bvc	1e1b5c0 <__Stack_Size+0x1e1b1c0>
    1120:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1124:	331b2534 	tstcc	fp, #218103808	; 0xd000000
    1128:	41694177 	smcmi	37911
    112c:	20780336 	rsbscs	r0, r8, r6, lsr r3
    1130:	0367413f 	cmneq	r7, #-1073741809	; 0xc000000f
    1134:	22179015 	andscs	r9, r7, #21	; 0x15
    1138:	14035a5c 	strne	r5, [r3], #-2652
    113c:	5c22173c 	stcpl	7, cr1, [r2], #-240
    1140:	3c15035a 	ldccc	3, cr0, [r5], {90}
    1144:	5a5c2217 	bpl	17099a8 <__Stack_Size+0x17095a8>
    1148:	173c1303 	ldrne	r1, [ip, -r3, lsl #6]!
    114c:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    1150:	22173c14 	andscs	r3, r7, #5120	; 0x1400
    1154:	0b035a5c 	bleq	d7acc <__Stack_Size+0xd76cc>
    1158:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    115c:	2f164a0b 	svccs	0x00164a0b
    1160:	174a1003 	strbne	r1, [sl, -r3]
    1164:	4a16032f 	bmi	581e28 <__Stack_Size+0x581a28>
    1168:	22010903 	andcs	r0, r1, #49152	; 0xc000
    116c:	94309230 	ldrtls	r9, [r0], #-560
    1170:	03821103 	orreq	r1, r2, #-1073741824	; 0xc0000000
    1174:	59143c0d 	ldmdbpl	r4, {r0, r2, r3, sl, fp, ip, sp}
    1178:	193c1103 	ldmdbne	ip!, {r0, r1, r8, ip}
    117c:	03660b03 	cmneq	r6, #3072	; 0xc00
    1180:	2f184a11 	svccs	0x00184a11
    1184:	01000402 	tsteq	r0, r2, lsl #8
    1188:	0000b901 	andeq	fp, r0, r1, lsl #18
    118c:	75000200 	strvc	r0, [r0, #-512]
    1190:	02000000 	andeq	r0, r0, #0	; 0x0
    1194:	0d0efb01 	vstreq	d15, [lr, #-4]
    1198:	01010100 	tsteq	r1, r0, lsl #2
    119c:	00000001 	andeq	r0, r0, r1
    11a0:	01000001 	tsteq	r0, r1
    11a4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11a8:	30316632 	eorscc	r6, r1, r2, lsr r6
    11ac:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    11b0:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    11b4:	74730063 	ldrbtvc	r0, [r3], #-99
    11b8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    11bc:	5f783031 	svcpl	0x00783031
    11c0:	2f62696c 	svccs	0x0062696c
    11c4:	00636e69 	rsbeq	r6, r3, r9, ror #28
    11c8:	6d747300 	ldclvs	3, cr7, [r4]
    11cc:	31663233 	cmncc	r6, r3, lsr r2
    11d0:	735f7830 	cmpvc	pc, #3145728	; 0x300000
    11d4:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    11d8:	632e6b63 	teqvs	lr, #101376	; 0x18c00
    11dc:	00000100 	andeq	r0, r0, r0, lsl #2
    11e0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11e4:	30316632 	eorscc	r6, r1, r2, lsr r6
    11e8:	79745f78 	ldmdbvc	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    11ec:	682e6570 	stmdavs	lr!, {r4, r5, r6, r8, sl, sp, lr}
    11f0:	00000200 	andeq	r0, r0, r0, lsl #4
    11f4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    11f8:	30316632 	eorscc	r6, r1, r2, lsr r6
    11fc:	616d5f78 	smcvs	54776
    1200:	00682e70 	rsbeq	r2, r8, r0, ror lr
    1204:	00000002 	andeq	r0, r0, r2
    1208:	fc020500 	stc2	5, cr0, [r2], {0}
    120c:	0308004f 	movweq	r0, #32847	; 0x804f
    1210:	3016012b 	andscc	r0, r6, fp, lsr #2
    1214:	0b035a4e 	bleq	d7b54 <__Stack_Size+0xd7754>
    1218:	032f163c 	teqeq	pc, #62914560	; 0x3c00000
    121c:	30164a0e 	andscc	r4, r6, lr, lsl #20
    1220:	3e6a3e4c 	cdpcc	14, 6, cr3, cr10, cr12, {2}
    1224:	164a0b03 	strbne	r0, [sl], -r3, lsl #22
    1228:	035a5c22 	cmpeq	sl, #8704	; 0x2200
    122c:	2f133c0a 	svccs	0x00133c0a
    1230:	034a0e03 	movteq	r0, #44547	; 0xae03
    1234:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    1238:	200a032e 	andcs	r0, sl, lr, lsr #6
    123c:	0c037822 	stceq	8, cr7, [r3], {34}
    1240:	00040258 	andeq	r0, r4, r8, asr r2
    1244:	05eb0101 	strbeq	r0, [fp, #257]!
    1248:	00020000 	andeq	r0, r2, r0
    124c:	00000084 	andeq	r0, r0, r4, lsl #1
    1250:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
    1254:	0101000d 	tsteq	r1, sp
    1258:	00000101 	andeq	r0, r0, r1, lsl #2
    125c:	00000100 	andeq	r0, r0, r0, lsl #2
    1260:	6d747301 	ldclvs	3, cr7, [r4, #-4]!
    1264:	31663233 	cmncc	r6, r3, lsr r2
    1268:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    126c:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    1270:	73006372 	movwvc	r6, #882	; 0x372
    1274:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1278:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    127c:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1280:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1284:	74730000 	ldrbtvc	r0, [r3]
    1288:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    128c:	5f783031 	svcpl	0x00783031
    1290:	2e6d6974 	mcrcs	9, 3, r6, cr13, cr4, {3}
    1294:	00010063 	andeq	r0, r1, r3, rrx
    1298:	6d747300 	ldclvs	3, cr7, [r4]
    129c:	31663233 	cmncc	r6, r3, lsr r2
    12a0:	745f7830 	ldrbvc	r7, [pc], #2096	; 12a8 <__Stack_Size+0xea8>
    12a4:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
    12a8:	00020068 	andeq	r0, r2, r8, rrx
    12ac:	6d747300 	ldclvs	3, cr7, [r4]
    12b0:	31663233 	cmncc	r6, r3, lsr r2
    12b4:	6d5f7830 	ldclvs	8, cr7, [pc, #-192]
    12b8:	682e7061 	stmdavs	lr!, {r0, r5, r6, ip, sp, lr}
    12bc:	00000200 	andeq	r0, r0, r0, lsl #4
    12c0:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    12c4:	30316632 	eorscc	r6, r1, r2, lsr r6
    12c8:	69745f78 	ldmdbvs	r4!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    12cc:	00682e6d 	rsbeq	r2, r8, sp, ror #28
    12d0:	00000002 	andeq	r0, r0, r2
    12d4:	a0020500 	andge	r0, r2, r0, lsl #10
    12d8:	03080050 	movweq	r0, #32848	; 0x8050
    12dc:	190101c6 	stmdbne	r1, {r1, r2, r6, r7, r8}
    12e0:	27207903 	strcs	r7, [r0, -r3, lsl #18]!
    12e4:	5878033d 	ldmdapl	r8!, {r0, r2, r3, r4, r5, r8, r9}^
    12e8:	03283f28 	teqeq	r8, #160	; 0xa0
    12ec:	03232078 	teqeq	r3, #120	; 0x78
    12f0:	0e032072 	mcreq	0, 0, r2, cr3, cr2, {3}
    12f4:	a13e2320 	teqge	lr, r0, lsr #6
    12f8:	660f033e 	undefined
    12fc:	03010a03 	movweq	r0, #6659	; 0x1a03
    1300:	0a032076 	beq	c94e0 <__Stack_Size+0xc90e0>
    1304:	03235b20 	teqeq	r3, #32768	; 0x8000
    1308:	10032070 	andne	r2, r3, r0, ror r0
    130c:	0c032320 	stceq	3, cr2, [r3], {32}
    1310:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    1314:	2b200c03 	blcs	804328 <__Stack_Size+0x803f28>
    1318:	1d231d31 	stcne	13, cr1, [r3, #-196]!
    131c:	74033126 	strvc	r3, [r3], #-294
    1320:	2e0c032e 	cdpcs	3, 0, cr0, cr12, cr14, {1}
    1324:	66590322 	ldrbvs	r0, [r9], -r2, lsr #6
    1328:	03202703 	teqeq	r0, #786432	; 0xc0000
    132c:	27034a59 	smlsdcs	r3, r9, sl, r4
    1330:	2b4d2820 	blcs	134b3b8 <__Stack_Size+0x134afb8>
    1334:	324d233f 	subcc	r2, sp, #-67108864	; 0xfc000000
    1338:	3147352a 	cmpcc	r7, sl, lsr #10
    133c:	2e540331 	mrccs	3, 2, r0, cr4, cr1, {1}
    1340:	202c034d 	eorcs	r0, ip, sp, asr #6
    1344:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    1348:	0a03740f 	beq	de38c <__Stack_Size+0xddf8c>
    134c:	20760301 	rsbscs	r0, r6, r1, lsl #6
    1350:	5b200a03 	blpl	803b64 <__Stack_Size+0x803764>
    1354:	200c0323 	andcs	r0, ip, r3, lsr #6
    1358:	232e7403 	teqcs	lr, #50331648	; 0x3000000
    135c:	03200903 	teqeq	r0, #49152	; 0xc000
    1360:	0c032077 	stceq	0, cr2, [r3], {119}
    1364:	31231d20 	teqcc	r3, r0, lsr #26
    1368:	033f231d 	teqeq	pc, #1946157056	; 0x74000000
    136c:	0c032074 	stceq	0, cr2, [r3], {116}
    1370:	59032220 	stmdbpl	r3, {r5, r9, sp}
    1374:	20270366 	eorcs	r0, r7, r6, ror #6
    1378:	034a5903 	movteq	r5, #43267	; 0xa903
    137c:	4d282e27 	stcmi	14, cr2, [r8, #-156]!
    1380:	4d313f2b 	ldcmi	15, cr3, [r1, #-172]!
    1384:	314d2b5f 	cmpcc	sp, pc, asr fp
    1388:	5403232b 	strpl	r2, [r3], #-811
    138c:	2d034d3c 	stccs	13, cr4, [r3, #-240]
    1390:	2123233c 	teqcs	r3, ip, lsr r3
    1394:	03740f03 	cmneq	r4, #12	; 0xc
    1398:	7603010a 	strvc	r0, [r3], -sl, lsl #2
    139c:	200a0320 	andcs	r0, sl, r0, lsr #6
    13a0:	0c03235b 	stceq	3, cr2, [r3], {91}
    13a4:	2e740320 	cdpcs	3, 7, cr0, cr4, cr0, {1}
    13a8:	20090323 	andcs	r0, r9, r3, lsr #6
    13ac:	03207703 	teqeq	r0, #786432	; 0xc0000
    13b0:	231d200c 	tstcs	sp, #12	; 0xc
    13b4:	3f231d31 	svccc	0x00231d31
    13b8:	03207403 	teqeq	r0, #50331648	; 0x3000000
    13bc:	0322200c 	teqeq	r2, #12	; 0xc
    13c0:	27036659 	smlsdcs	r3, r9, r6, r6
    13c4:	4a590320 	bmi	164204c <__Stack_Size+0x1641c4c>
    13c8:	282e2703 	stmdacs	lr!, {r0, r1, r8, r9, sl, sp}
    13cc:	313f2b4d 	teqcc	pc, sp, asr #22
    13d0:	4d2b5f4d 	stcmi	15, cr5, [fp, #-308]!
    13d4:	03232b31 	teqeq	r3, #50176	; 0xc400
    13d8:	034d3c54 	movteq	r3, #56404	; 0xdc54
    13dc:	2323202d 	teqcs	r3, #45	; 0x2d
    13e0:	740f0321 	strvc	r0, [pc], #801	; 13e8 <__Stack_Size+0xfe8>
    13e4:	03010a03 	movweq	r0, #6659	; 0x1a03
    13e8:	0a032076 	beq	c95c8 <__Stack_Size+0xc91c8>
    13ec:	73035b20 	movwvc	r5, #15136	; 0x3b20
    13f0:	200d0320 	andcs	r0, sp, r0, lsr #6
    13f4:	20120331 	andscs	r0, r2, r1, lsr r3
    13f8:	31206e03 	teqcc	r0, r3, lsl #28
    13fc:	207a0326 	rsbscs	r0, sl, r6, lsr #6
    1400:	03201203 	teqeq	r0, #805306368	; 0x30000000
    1404:	3026207a 	eorcc	r2, r6, sl, ror r0
    1408:	5903251b 	stmdbpl	r3, {r0, r1, r3, r4, r8, sl, sp}
    140c:	2e270390 	mcrcs	3, 1, r0, cr7, cr0, {4}
    1410:	231d3125 	tstcs	sp, #1073741833	; 0x40000009
    1414:	4d4a6703 	stclmi	7, cr6, [sl, #-12]
    1418:	2017033f 	andscs	r0, r7, pc, lsr r3
    141c:	20660331 	rsbcs	r0, r6, r1, lsr r3
    1420:	231d314d 	tstcs	sp, #1073741843	; 0x40000013
    1424:	213c1703 	teqcs	ip, r3, lsl #14
    1428:	03740f03 	cmneq	r4, #12	; 0xc
    142c:	77030109 	strvc	r0, [r3, -r9, lsl #2]
    1430:	09032020 	stmdbeq	r3, {r5, sp}
    1434:	13a0032e 	movne	r0, #-1207959552	; 0xb8000000
    1438:	6ce30320 	stclvs	3, cr0, [r3], #128
    143c:	139d0320 	orrsne	r0, sp, #-2147483648	; 0x80000000
    1440:	6ce30320 	stclvs	3, cr0, [r3], #128
    1444:	139d034a 	orrsne	r0, sp, #671088641	; 0x28000001
    1448:	2421223c 	strtcs	r2, [r1], #-572
    144c:	1d312b4d 	fldmdbxne	r1!, {d2-d39}
    1450:	322a2123 	eorcc	r2, sl, #-1073741816	; 0xc0000008
    1454:	ef032123 	svc	0x00032123
    1458:	ea03207c 	b	c9650 <__Stack_Size+0xc9250>
    145c:	9603206f 	strls	r2, [r3], -pc, rrx
    1460:	035b2010 	cmpeq	fp, #16	; 0x10
    1464:	034a6fe9 	movteq	r6, #45033	; 0xafe9
    1468:	032e13c4 	teqeq	lr, #268435459	; 0x10000003
    146c:	03206cbf 	teqeq	r0, #48896	; 0xbf00
    1470:	032e13c1 	teqeq	lr, #67108867	; 0x4000003
    1474:	034a6cbf 	movteq	r6, #44223	; 0xacbf
    1478:	222e13c1 	eorcs	r1, lr, #67108867	; 0x4000003
    147c:	03422421 	movteq	r2, #9249	; 0x2421
    1480:	1b262e7a 	blne	98ce70 <__Stack_Size+0x98ca70>
    1484:	2a251b33 	bcs	948158 <__Stack_Size+0x947d58>
    1488:	31241c32 	teqcc	r4, r2, lsr ip
    148c:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    1490:	6fd80320 	svcvs	0x00d80320
    1494:	10a80320 	adcne	r0, r8, r0, lsr #6
    1498:	d7035b20 	strle	r5, [r3, -r0, lsr #22]
    149c:	ea03746f 	b	de660 <__Stack_Size+0xde260>
    14a0:	21686613 	cmncs	r8, r3, lsl r6
    14a4:	242a3225 	strtcs	r3, [sl], #-549
    14a8:	321c241c 	andscc	r2, ip, #469762048	; 0x1c000000
    14ac:	241c242a 	ldrcs	r2, [ip], #-1066
    14b0:	c8032131 	stmdagt	r3, {r0, r4, r5, r8, sp}
    14b4:	c603207c 	undefined
    14b8:	ba03206f 	blt	c967c <__Stack_Size+0xc927c>
    14bc:	035b2010 	cmpeq	fp, #16	; 0x10
    14c0:	684a03d4 	stmdavs	sl, {r2, r4, r6, r7, r8, r9}^
    14c4:	2a402521 	bcs	100a950 <__Stack_Size+0x100a550>
    14c8:	1c321c24 	ldcne	12, cr1, [r2], #-144
    14cc:	1c322a24 	ldcne	10, cr2, [r2], #-144
    14d0:	03213124 	teqeq	r1, #9	; 0x9
    14d4:	03207cb5 	teqeq	r0, #46336	; 0xb500
    14d8:	03206fb4 	teqeq	r0, #720	; 0x2d0
    14dc:	5b2010cc 	blpl	805814 <__Stack_Size+0x805414>
    14e0:	666fb303 	strbtvs	fp, [pc], -r3, lsl #6
    14e4:	03201003 	teqeq	r0, #3	; 0x3
    14e8:	6d032e1b 	stcvs	14, cr2, [r3, #-108]
    14ec:	200a032e 	andcs	r0, sl, lr, lsr #6
    14f0:	03207603 	teqeq	r0, #3145728	; 0x300000
    14f4:	09034a0a 	stmdbeq	r3, {r1, r3, r9, fp, lr}
    14f8:	12cd0366 	sbcne	r0, sp, #-1744830463	; 0x98000001
    14fc:	2421682e 	strtcs	r6, [r1], #-2094
    1500:	1d232b69 	fstmdbxne	r3!, {d2-d53}
    1504:	213f2123 	teqcs	pc, r3, lsr #2
    1508:	207cef03 	rsbscs	lr, ip, r3, lsl #30
    150c:	2070bc03 	rsbscs	fp, r0, r3, lsl #24
    1510:	2e0fc403 	cdpcs	4, 0, cr12, cr15, cr3, {0}
    1514:	03ad035b 	undefined instruction 0x03ad035b
    1518:	2421684a 	strtcs	r6, [r1], #-2122
    151c:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
    1520:	1b331b26 	blne	cc81c0 <__Stack_Size+0xcc7dc0>
    1524:	31322a25 	teqcc	r2, r5, lsr #20
    1528:	7cdb0321 	ldclvc	3, cr0, [fp], {33}
    152c:	91036920 	tstls	r3, r0, lsr #18
    1530:	21686603 	cmncs	r8, r3, lsl #12
    1534:	7a034224 	bvc	d1dcc <__Stack_Size+0xd19cc>
    1538:	331b262e 	tstcc	fp, #48234496	; 0x2e00000
    153c:	322a251b 	eorcc	r2, sl, #113246208	; 0x6c00000
    1540:	2131241c 	teqcs	r1, ip, lsl r4
    1544:	207cdb03 	rsbscs	sp, ip, r3, lsl #22
    1548:	2070af03 	rsbscs	sl, r0, r3, lsl #30
    154c:	2e0fd103 	mvfcse	f5, f3
    1550:	02e3035b 	rsceq	r0, r3, #1811939329	; 0x6c000001
    1554:	24216866 	strtcs	r6, [r1], #-2150
    1558:	1c242a40 	stcne	10, cr2, [r4], #-256
    155c:	2a241c32 	bcs	90862c <__Stack_Size+0x90822c>
    1560:	03212324 	teqeq	r1, #-1879048192	; 0x90000000
    1564:	69207cef 	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr}
    1568:	4a70d003 	bmi	1c3557c <__Stack_Size+0x1c3517c>
    156c:	032e0e03 	teqeq	lr, #48	; 0x30
    1570:	03f7010d 	mvnseq	r0, #1073741827	; 0x40000003
    1574:	3d142e0b 	ldccc	14, cr2, [r4, #-44]
    1578:	2f21213d 	svccs	0x0021213d
    157c:	142e0b03 	strtne	r0, [lr], #-2819
    1580:	2121213d 	teqcs	r1, sp, lsr r1
    1584:	21212121 	teqcs	r1, r1, lsr #2
    1588:	142e0b03 	strtne	r0, [lr], #-2819
    158c:	3d3d213d 	ldfccs	f2, [sp, #-244]!
    1590:	200b0321 	andcs	r0, fp, r1, lsr #6
    1594:	21213d14 	teqcs	r1, r4, lsl sp
    1598:	21212121 	teqcs	r1, r1, lsr #2
    159c:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    15a0:	03685d23 	cmneq	r8, #2240	; 0x8c0
    15a4:	23172e0c 	tstcs	r7, #192	; 0xc0
    15a8:	1703686b 	strne	r6, [r3, -fp, ror #16]
    15ac:	5d231920 	stcpl	9, cr1, [r3, #-128]!
    15b0:	2012035a 	andscs	r0, r2, sl, asr r3
    15b4:	17032119 	smladne	r3, r9, r1, r2
    15b8:	033d1920 	teqeq	sp, #524288	; 0x80000
    15bc:	23192015 	tstcs	r9, #21	; 0x15
    15c0:	0b035a5d 	bleq	d7f3c <__Stack_Size+0xd7b3c>
    15c4:	03671720 	cmneq	r7, #8388608	; 0x800000
    15c8:	92032e10 	andls	r2, r3, #256	; 0x100
    15cc:	4d230102 	stfmis	f0, [r3, #-8]!
    15d0:	7dee0323 	stclvc	3, cr0, [lr, #140]!
    15d4:	16035920 	strne	r5, [r3], -r0, lsr #18
    15d8:	0328202e 	teqeq	r8, #46	; 0x2e
    15dc:	03362078 	teqeq	r6, #120	; 0x78
    15e0:	68200fea 	stmdavs	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, fp}
    15e4:	03342421 	teqeq	r4, #553648128	; 0x21000000
    15e8:	03262e7a 	teqeq	r6, #1952	; 0x7a0
    15ec:	1b26207a 	blne	9897dc <__Stack_Size+0x9893dc>
    15f0:	2a322a33 	bcs	c8bec4 <__Stack_Size+0xc8bac4>
    15f4:	2e450324 	cdpcs	3, 4, cr0, cr5, cr4, {1}
    15f8:	40242168 	eormi	r2, r4, r8, ror #2
    15fc:	321c242a 	andscc	r2, ip, #704643072	; 0x2a000000
    1600:	242a321c 	strtcs	r3, [sl], #-540
    1604:	9f032123 	svcls	0x00032123
    1608:	4d232072 	stcmi	0, cr2, [r3, #-456]!
    160c:	7e9a0331 	mrcvc	3, 4, r0, cr10, cr1, {1}
    1610:	18035920 	stmdane	r3, {r5, r8, fp, ip, lr}
    1614:	00df032e 	sbcseq	r0, pc, lr, lsr #6
    1618:	03853401 	orreq	r3, r5, #16777216	; 0x1000000
    161c:	25207fa5 	strcs	r7, [r0, #-4005]!
    1620:	0321314e 	teqeq	r1, #-2147483629	; 0x80000013
    1624:	2d032018 	stccs	0, cr2, [r3, #-96]
    1628:	03853401 	orreq	r3, r5, #16777216	; 0x1000000
    162c:	03592055 	cmpeq	r9, #85	; 0x55
    1630:	09032e18 	stmdbeq	r3, {r3, r4, r9, sl, fp, sp}
    1634:	21853401 	orrcs	r3, r5, r1, lsl #8
    1638:	18201103 	stmdane	r0!, {r0, r1, r8, ip}
    163c:	12032123 	andne	r2, r3, #-1073741816	; 0xc0000008
    1640:	4d23192e 	stcmi	9, cr1, [r3, #-184]!
    1644:	15032123 	strne	r2, [r3, #-291]
    1648:	4d231a20 	fstmdbsmi	r3!, {s2-s33}
    164c:	1c032123 	stfnes	f2, [r3], {35}
    1650:	010c0320 	tsteq	ip, r0, lsr #6
    1654:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    1658:	2723200f 	strcs	r2, [r3, -pc]!
    165c:	03332933 	teqeq	r3, #835584	; 0xcc000
    1660:	25322077 	ldrcs	r2, [r2, #-119]!
    1664:	32207703 	eorcc	r7, r0, #786432	; 0xc0000
    1668:	20770325 	rsbscs	r0, r7, r5, lsr #6
    166c:	78033233 	stmdavc	r3, {r0, r1, r4, r5, r9, ip, sp}
    1670:	2332322e 	teqcs	r2, #-536870910	; 0xe0000002
    1674:	03212323 	teqeq	r1, #-1946157056	; 0x8c000000
    1678:	23192e11 	tstcs	r9, #272	; 0x110
    167c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1680:	23192011 	tstcs	r9, #17	; 0x11
    1684:	03213f4d 	teqeq	r1, #308	; 0x134
    1688:	23192011 	tstcs	r9, #17	; 0x11
    168c:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    1690:	23182011 	tstcs	r8, #17	; 0x11
    1694:	03213f4d 	teqeq	r1, #308	; 0x134
    1698:	2317200d 	tstcs	r7, #13	; 0xd
    169c:	0c03685d 	stceq	8, cr6, [r3], {93}
    16a0:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    16a4:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    16a8:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    16ac:	172e0d03 	strne	r0, [lr, -r3, lsl #26]!
    16b0:	03685d23 	cmneq	r8, #2240	; 0x8c0
    16b4:	23192e10 	tstcs	r9, #256	; 0x100
    16b8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16bc:	23192010 	tstcs	r9, #16	; 0x10
    16c0:	03213f4d 	teqeq	r1, #308	; 0x134
    16c4:	23192010 	tstcs	r9, #16	; 0x10
    16c8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16cc:	23192010 	tstcs	r9, #16	; 0x10
    16d0:	03213f4d 	teqeq	r1, #308	; 0x134
    16d4:	231a200f 	tstcs	sl, #15	; 0xf
    16d8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16dc:	231a200f 	tstcs	sl, #15	; 0xf
    16e0:	03213f4d 	teqeq	r1, #308	; 0x134
    16e4:	231a200f 	tstcs	sl, #15	; 0xf
    16e8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16ec:	231a200f 	tstcs	sl, #15	; 0xf
    16f0:	03213f4d 	teqeq	r1, #308	; 0x134
    16f4:	2319200f 	tstcs	r9, #15	; 0xf
    16f8:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    16fc:	2319200f 	tstcs	r9, #15	; 0xf
    1700:	03213f31 	teqeq	r1, #196	; 0xc4
    1704:	2319200f 	tstcs	r9, #15	; 0xf
    1708:	0321234d 	teqeq	r1, #872415233	; 0x34000001
    170c:	2319200f 	tstcs	r9, #15	; 0xf
    1710:	03213f31 	teqeq	r1, #196	; 0xc4
    1714:	2319200f 	tstcs	r9, #15	; 0xf
    1718:	0321234b 	teqeq	r1, #738197505	; 0x2c000001
    171c:	2319200e 	tstcs	r9, #14	; 0xe
    1720:	0321234b 	teqeq	r1, #738197505	; 0x2c000001
    1724:	2319200f 	tstcs	r9, #15	; 0xf
    1728:	03213f4b 	teqeq	r1, #300	; 0x12c
    172c:	2319200e 	tstcs	r9, #14	; 0xe
    1730:	03213f4b 	teqeq	r1, #300	; 0x12c
    1734:	2319200f 	tstcs	r9, #15	; 0xf
    1738:	03213f4b 	teqeq	r1, #300	; 0x12c
    173c:	2319200e 	tstcs	r9, #14	; 0xe
    1740:	03213f4b 	teqeq	r1, #300	; 0x12c
    1744:	2319200f 	tstcs	r9, #15	; 0xf
    1748:	03213f4b 	teqeq	r1, #300	; 0x12c
    174c:	31192013 	tstcc	r9, r3, lsl r0
    1750:	034b851d 	movteq	r8, #46365	; 0xb51d
    1754:	31192011 	tstcc	r9, r1, lsl r0
    1758:	034b851d 	movteq	r8, #46365	; 0xb51d
    175c:	0319201d 	tsteq	r9, #29	; 0x1d
    1760:	03272e79 	teqeq	r7, #1936	; 0x790
    1764:	3e272079 	mcrcc	0, 1, r2, cr7, cr9, {3}
    1768:	27827703 	strcs	r7, [r2, r3, lsl #14]
    176c:	5e932322 	cdppl	3, 9, cr2, cr3, cr2, {1}
    1770:	0c0368af 	stceq	8, cr6, [r3], {175}
    1774:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    1778:	2e0e0368 	cdpcs	3, 0, cr0, cr14, cr8, {3}
    177c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1780:	172e0c03 	strne	r0, [lr, -r3, lsl #24]!
    1784:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1788:	69182e0e 	ldmdbvs	r8, {r1, r2, r3, r9, sl, fp, sp}
    178c:	2e17034b 	cdpcs	3, 1, cr0, cr7, cr11, {2}
    1790:	034b6919 	movteq	r6, #47385	; 0xb919
    1794:	69182e11 	ldmdbvs	r8, {r0, r4, r9, sl, fp, sp}
    1798:	2e10034b 	cdpcs	3, 1, cr0, cr0, cr11, {2}
    179c:	034b6918 	movteq	r6, #47384	; 0xb918
    17a0:	21172e0b 	tstcs	r7, fp, lsl #28
    17a4:	17200b03 	strne	r0, [r0, -r3, lsl #22]!
    17a8:	200c0321 	andcs	r0, ip, r1, lsr #6
    17ac:	0c032117 	stfeqs	f2, [r3], {23}
    17b0:	03211720 	teqeq	r1, #8388608	; 0x800000
    17b4:	2117200c 	tstcs	r7, ip
    17b8:	17200c03 	strne	r0, [r0, -r3, lsl #24]!
    17bc:	2e12032f 	cdpcs	3, 1, cr0, cr2, cr15, {1}
    17c0:	034b6918 	movteq	r6, #47384	; 0xb918
    17c4:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    17c8:	2e120367 	cdpcs	3, 1, cr0, cr2, cr7, {3}
    17cc:	034b6918 	movteq	r6, #47384	; 0xb918
    17d0:	69182e12 	ldmdbvs	r8, {r1, r4, r9, sl, fp, sp}
    17d4:	2e100367 	cdpcs	3, 1, cr0, cr0, cr7, {3}
    17d8:	034b3f18 	movteq	r3, #48920	; 0xbf18
    17dc:	2f17200a 	svccs	0x0017200a
    17e0:	172e0b03 	strne	r0, [lr, -r3, lsl #22]!
    17e4:	2e0b032f 	cdpcs	3, 0, cr0, cr11, cr15, {1}
    17e8:	0b032f17 	bleq	cd44c <__Stack_Size+0xcd04c>
    17ec:	033d172e 	teqeq	sp, #12058624	; 0xb80000
    17f0:	2f17200a 	svccs	0x0017200a
    17f4:	172e0a03 	strne	r0, [lr, -r3, lsl #20]!
    17f8:	2e18032f 	cdpcs	3, 1, cr0, cr8, cr15, {1}
    17fc:	5809031a 	stmdapl	r9, {r1, r3, r4, r8, r9}
    1800:	18201803 	stmdane	r0!, {r0, r1, fp, ip}
    1804:	2e15034b 	cdpcs	3, 1, cr0, cr5, cr11, {2}
    1808:	22010903 	andcs	r0, r1, #49152	; 0xc000
    180c:	90090322 	andls	r0, r9, r2, lsr #6
    1810:	18201503 	stmdane	r0!, {r0, r1, r8, sl, ip}
    1814:	69b2034b 	ldmibvs	r2!, {r0, r1, r3, r6, r8, r9}
    1818:	241c242e 	ldrcs	r2, [ip], #-1070
    181c:	d908241c 	stmdble	r8, {r2, r3, r4, sl, sp}
    1820:	324b4059 	subcc	r4, fp, #89	; 0x59
    1824:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    1828:	324b324b 	subcc	r3, fp, #-1342177276	; 0xb0000004
    182c:	5e595c4b 	cdppl	12, 5, cr5, cr9, cr11, {2}
    1830:	01000902 	tsteq	r0, r2, lsl #18
    1834:	0001fa01 	andeq	pc, r1, r1, lsl #20
    1838:	9b000200 	blls	2040 <__Stack_Size+0x1c40>
    183c:	02000000 	andeq	r0, r0, #0	; 0x0
    1840:	0d0efb01 	vstreq	d15, [lr, #-4]
    1844:	01010100 	tsteq	r1, r0, lsl #2
    1848:	00000001 	andeq	r0, r0, r1
    184c:	01000001 	tsteq	r0, r1
    1850:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1854:	30316632 	eorscc	r6, r1, r2, lsr r6
    1858:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    185c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1860:	74730063 	ldrbtvc	r0, [r3], #-99
    1864:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1868:	5f783031 	svcpl	0x00783031
    186c:	2f62696c 	svccs	0x0062696c
    1870:	00636e69 	rsbeq	r6, r3, r9, ror #28
    1874:	6d747300 	ldclvs	3, cr7, [r4]
    1878:	31663233 	cmncc	r6, r3, lsr r2
    187c:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1054 <__Stack_Size+0xc54>
    1880:	74726173 	ldrbtvc	r6, [r2], #-371
    1884:	0100632e 	tsteq	r0, lr, lsr #6
    1888:	74730000 	ldrbtvc	r0, [r3]
    188c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1890:	5f783031 	svcpl	0x00783031
    1894:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1898:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    189c:	74730000 	ldrbtvc	r0, [r3]
    18a0:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18a4:	5f783031 	svcpl	0x00783031
    18a8:	2e70616d 	rpwcssz	f6, f0, #5.0
    18ac:	00020068 	andeq	r0, r2, r8, rrx
    18b0:	6d747300 	ldclvs	3, cr7, [r4]
    18b4:	31663233 	cmncc	r6, r3, lsr r2
    18b8:	755f7830 	ldrbvc	r7, [pc, #-2096]	; 1090 <__Stack_Size+0xc90>
    18bc:	74726173 	ldrbtvc	r6, [r2], #-371
    18c0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    18c4:	74730000 	ldrbtvc	r0, [r3]
    18c8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    18cc:	5f783031 	svcpl	0x00783031
    18d0:	2e636372 	mcrcs	3, 3, r6, cr3, cr2, {3}
    18d4:	00020068 	andeq	r0, r2, r8, rrx
    18d8:	05000000 	streq	r0, [r0]
    18dc:	005e2802 	subseq	r2, lr, r2, lsl #16
    18e0:	01e80308 	mvneq	r0, r8, lsl #6
    18e4:	3d3d1401 	cfldrscc	mvf1, [sp, #-4]!
    18e8:	3d3d2121 	ldfccs	f2, [sp, #-132]!
    18ec:	032e0f03 	teqeq	lr, #12	; 0xc
    18f0:	73030118 	movwvc	r0, #12568	; 0x3118
    18f4:	200d033c 	andcs	r0, sp, ip, lsr r3
    18f8:	03587503 	cmpeq	r8, #12582912	; 0xc00000
    18fc:	75032e0b 	strvc	r2, [r3, #-3595]
    1900:	200b032e 	andcs	r0, fp, lr, lsr #6
    1904:	03207503 	teqeq	r0, #12582912	; 0xc00000
    1908:	033d200b 	teqeq	sp, #11	; 0xb
    190c:	3d14200b 	ldccc	0, cr2, [r4, #-44]
    1910:	03212121 	teqeq	r1, #1073741832	; 0x40000008
    1914:	23172e0e 	tstcs	r7, #224	; 0xe0
    1918:	1c03685d 	stcne	8, cr6, [r3], {93}
    191c:	010d032e 	tsteq	sp, lr, lsr #6
    1920:	3c6e0341 	stclcc	3, cr0, [lr], #-260
    1924:	30201203 	eorcc	r1, r0, r3, lsl #4
    1928:	032e6c03 	teqeq	lr, #768	; 0x300
    192c:	30222014 	eorcc	r2, r2, r4, lsl r0
    1930:	2222323e 	eorcs	r3, r2, #-536870909	; 0xe0000003
    1934:	13034c40 	movwne	r4, #15424	; 0x3c40
    1938:	5e24183c 	mcrpl	8, 1, r1, cr4, cr12, {1}
    193c:	200d035a 	andcs	r0, sp, sl, asr r3
    1940:	034b6818 	movteq	r6, #47128	; 0xb818
    1944:	67172e10 	undefined
    1948:	2e0e034b 	cdpcs	3, 0, cr0, cr14, cr11, {2}
    194c:	685d2317 	ldmdavs	sp, {r0, r1, r2, r4, r8, r9, sp}^
    1950:	172e1103 	strne	r1, [lr, -r3, lsl #2]!
    1954:	0e034b67 	fnmacdeq	d4, d3, d23
    1958:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    195c:	2e0d0368 	cdpcs	3, 0, cr0, cr13, cr8, {3}
    1960:	0c033d18 	stceq	13, cr3, [r3], {24}
    1964:	033d1720 	teqeq	sp, #8388608	; 0x800000
    1968:	5917200c 	ldmdbpl	r7, {r2, r3, sp}
    196c:	17200d03 	strne	r0, [r0, -r3, lsl #26]!
    1970:	0e03593e 	mcreq	9, 0, r5, cr3, cr14, {1}
    1974:	4b4c172e 	blmi	1307634 <__Stack_Size+0x1307234>
    1978:	172e0e03 	strne	r0, [lr, -r3, lsl #28]!
    197c:	03685d23 	cmneq	r8, #2240	; 0x8c0
    1980:	23172e0e 	tstcs	r7, #224	; 0xe0
    1984:	0e03685d 	mcreq	8, 0, r6, cr3, cr13, {2}
    1988:	5d23172e 	stcpl	7, cr1, [r3, #-184]!
    198c:	2e100368 	cdpcs	3, 1, cr0, cr0, cr8, {3}
    1990:	034b6717 	movteq	r6, #46871	; 0xb717
    1994:	23172e0e 	tstcs	r7, #224	; 0xe0
    1998:	1903685d 	stmdbne	r3, {r0, r2, r3, r4, r6, fp, sp, lr}
    199c:	09031a2e 	stmdbeq	r3, {r1, r2, r3, r5, r9, fp, ip}
    19a0:	20230358 	eorcs	r0, r3, r8, asr r3
    19a4:	1a034b18 	bne	d460c <__Stack_Size+0xd420c>
    19a8:	010a032e 	tsteq	sl, lr, lsr #6
    19ac:	2c305a41 	ldccs	10, cr5, [r0], #-260
    19b0:	4f323024 	svcmi	0x00323024
    19b4:	0a03303d 	beq	cdab0 <__Stack_Size+0xcd6b0>
    19b8:	2e23039e 	mcrcs	3, 1, r0, cr3, cr14, {4}
    19bc:	75010b03 	strvc	r0, [r1, #-2819]
    19c0:	2079a603 	rsbscs	sl, r9, r3, lsl #12
    19c4:	03011503 	movweq	r1, #5379	; 0x1503
    19c8:	79032009 	stmdbvc	r3, {r0, r3, sp}
    19cc:	03315120 	teqeq	r1, #8	; 0x8
    19d0:	2d03205f 	stccs	0, cr2, [r3, #-380]
    19d4:	20530320 	subscs	r0, r3, r0, lsr #6
    19d8:	03202d03 	teqeq	r0, #192	; 0xc0
    19dc:	0a032076 	beq	c9bbc <__Stack_Size+0xc97bc>
    19e0:	2e76032e 	cdpcs	3, 7, cr0, cr6, cr14, {1}
    19e4:	032e0a03 	teqeq	lr, #12288	; 0x3000
    19e8:	0a032076 	beq	c9bc8 <__Stack_Size+0xc97c8>
    19ec:	09033f2e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sl, fp, ip, sp}
    19f0:	20790320 	rsbscs	r0, r9, r0, lsr #6
    19f4:	034a4e03 	movteq	r4, #44547	; 0xae03
    19f8:	47032039 	smladxmi	r3, r9, r0, r2
    19fc:	20390320 	eorscs	r0, r9, r0, lsr #6
    1a00:	03204703 	teqeq	r0, #786432	; 0xc0000
    1a04:	2b032012 	blcs	c9a54 <__Stack_Size+0xc9654>
    1a08:	0b033d20 	bleq	d0e90 <__Stack_Size+0xd0a90>
    1a0c:	20750320 	rsbscs	r0, r5, r0, lsr #6
    1a10:	83243222 	teqhi	r4, #536870914	; 0x20000002
    1a14:	93321c32 	teqls	r2, #12800	; 0x3200
    1a18:	7efd034b 	cdpvc	3, 15, cr0, cr13, cr11, {2}
    1a1c:	241c2466 	ldrcs	r2, [ip], #-1126
    1a20:	2308241c 	movwcs	r2, #33820	; 0x841c
    1a24:	40596a59 	subsmi	r6, r9, r9, asr sl
    1a28:	40594059 	subsmi	r4, r9, r9, asr r0
    1a2c:	06025e59 	undefined
    1a30:	a0010100 	andge	r0, r1, r0, lsl #2
    1a34:	02000000 	andeq	r0, r0, #0	; 0x0
    1a38:	00003900 	andeq	r3, r0, r0, lsl #18
    1a3c:	fb010200 	blx	42246 <__Stack_Size+0x41e46>
    1a40:	01000d0e 	tsteq	r0, lr, lsl #26
    1a44:	00010101 	andeq	r0, r1, r1, lsl #2
    1a48:	00010000 	andeq	r0, r1, r0
    1a4c:	74730100 	ldrbtvc	r0, [r3], #-256
    1a50:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1a54:	5f783031 	svcpl	0x00783031
    1a58:	2f62696c 	svccs	0x0062696c
    1a5c:	00637273 	rsbeq	r7, r3, r3, ror r2
    1a60:	726f6300 	rsbvc	r6, pc, #0	; 0x0
    1a64:	6d786574 	cfldr64vs	mvdx6, [r8, #-464]!
    1a68:	616d5f33 	cmnvs	sp, r3, lsr pc
    1a6c:	2e6f7263 	cdpcs	2, 6, cr7, cr15, cr3, {3}
    1a70:	00010073 	andeq	r0, r1, r3, ror r0
    1a74:	05000000 	streq	r0, [r0]
    1a78:	0061e402 	rsbeq	lr, r1, r2, lsl #8
    1a7c:	01340308 	teqeq	r4, r8, lsl #6
    1a80:	200b0321 	andcs	r0, fp, r1, lsr #6
    1a84:	200b0321 	andcs	r0, fp, r1, lsr #6
    1a88:	200b0321 	andcs	r0, fp, r1, lsr #6
    1a8c:	200b032f 	andcs	r0, fp, pc, lsr #6
    1a90:	200b032f 	andcs	r0, fp, pc, lsr #6
    1a94:	200b032f 	andcs	r0, fp, pc, lsr #6
    1a98:	200b0321 	andcs	r0, fp, r1, lsr #6
    1a9c:	200b032f 	andcs	r0, fp, pc, lsr #6
    1aa0:	0a032f2f 	beq	cd764 <__Stack_Size+0xcd364>
    1aa4:	0b032f20 	bleq	cd72c <__Stack_Size+0xcd32c>
    1aa8:	0b032f20 	bleq	cd730 <__Stack_Size+0xcd330>
    1aac:	0b032f20 	bleq	cd734 <__Stack_Size+0xcd334>
    1ab0:	0a032f20 	beq	cd738 <__Stack_Size+0xcd338>
    1ab4:	0b032120 	bleq	c9f3c <__Stack_Size+0xc9b3c>
    1ab8:	0b032120 	bleq	c9f40 <__Stack_Size+0xc9b40>
    1abc:	0b032120 	bleq	c9f44 <__Stack_Size+0xc9b44>
    1ac0:	0b032120 	bleq	c9f48 <__Stack_Size+0xc9b48>
    1ac4:	0b032f20 	bleq	cd74c <__Stack_Size+0xcd34c>
    1ac8:	0a032f20 	beq	cd750 <__Stack_Size+0xcd350>
    1acc:	0b032120 	bleq	c9f54 <__Stack_Size+0xc9b54>
    1ad0:	01022120 	tsteq	r2, r0, lsr #2
    1ad4:	5a010100 	bpl	41edc <__Stack_Size+0x41adc>
    1ad8:	02000000 	andeq	r0, r0, #0	; 0x0
    1adc:	00003b00 	andeq	r3, r0, r0, lsl #22
    1ae0:	fb010200 	blx	422ea <__Stack_Size+0x41eea>
    1ae4:	01000d0e 	tsteq	r0, lr, lsl #26
    1ae8:	00010101 	andeq	r0, r1, r1, lsl #2
    1aec:	00010000 	andeq	r0, r1, r0
    1af0:	74730100 	ldrbtvc	r0, [r3], #-256
    1af4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1af8:	5f783031 	svcpl	0x00783031
    1afc:	2f62696c 	svccs	0x0062696c
    1b00:	00637273 	rsbeq	r7, r3, r3, ror r2
    1b04:	6d747300 	ldclvs	3, cr7, [r4]
    1b08:	31663233 	cmncc	r6, r3, lsr r2
    1b0c:	765f7830 	undefined
    1b10:	6f746365 	svcvs	0x00746365
    1b14:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1b18:	00000001 	andeq	r0, r0, r1
    1b1c:	54020500 	strpl	r0, [r2], #-1280
    1b20:	03080062 	movweq	r0, #32866	; 0x8062
    1b24:	58010191 	stmdapl	r1, {r0, r4, r7, r8}
    1b28:	60563e27 	subsvs	r3, r6, r7, lsr #28
    1b2c:	2f364822 	svccs	0x00364822
    1b30:	01000e02 	tsteq	r0, r2, lsl #28
    1b34:	00007001 	andeq	r7, r0, r1
    1b38:	57000200 	strpl	r0, [r0, -r0, lsl #4]
    1b3c:	02000000 	andeq	r0, r0, #0	; 0x0
    1b40:	0d0efb01 	vstreq	d15, [lr, #-4]
    1b44:	01010100 	tsteq	r1, r0, lsl #2
    1b48:	00000001 	andeq	r0, r0, r1
    1b4c:	01000001 	tsteq	r0, r1
    1b50:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1b54:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1b58:	2f2e2e2f 	svccs	0x002e2e2f
    1b5c:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1b60:	342d6363 	strtcc	r6, [sp], #-867
    1b64:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1b68:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1b6c:	2f62696c 	svccs	0x0062696c
    1b70:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1b74:	6474732f 	ldrbtvs	r7, [r4], #-815
    1b78:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1b7c:	65746100 	ldrbvs	r6, [r4, #-256]!
    1b80:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1b84:	00010063 	andeq	r0, r1, r3, rrx
    1b88:	65746100 	ldrbvs	r6, [r4, #-256]!
    1b8c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1b90:	00010068 	andeq	r0, r1, r8, rrx
    1b94:	05000000 	streq	r0, [r0]
    1b98:	00000002 	andeq	r0, r0, r2
    1b9c:	013f0300 	teqeq	pc, r0, lsl #6
    1ba0:	672f2d4b 	strvs	r2, [pc, -fp, asr #26]!
    1ba4:	01000602 	tsteq	r0, r2, lsl #12
    1ba8:	0000eb01 	andeq	lr, r0, r1, lsl #22
    1bac:	d0000200 	andle	r0, r0, r0, lsl #4
    1bb0:	02000000 	andeq	r0, r0, #0	; 0x0
    1bb4:	0d0efb01 	vstreq	d15, [lr, #-4]
    1bb8:	01010100 	tsteq	r1, r0, lsl #2
    1bbc:	00000001 	andeq	r0, r0, r1
    1bc0:	01000001 	tsteq	r0, r1
    1bc4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1bc8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1bcc:	2f2e2e2f 	svccs	0x002e2e2f
    1bd0:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1bd4:	342d6363 	strtcc	r6, [sp], #-867
    1bd8:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1bdc:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1be0:	2f62696c 	svccs	0x0062696c
    1be4:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1be8:	6474732f 	ldrbtvs	r7, [r4], #-815
    1bec:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1bf0:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1bf4:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1bf8:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1bfc:	646c6975 	strbtvs	r6, [ip], #-2421
    1c00:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1c04:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1c08:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1c0c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1c10:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1c14:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1c18:	756c636e 	strbvc	r6, [ip, #-878]!
    1c1c:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1c20:	63007379 	movwvs	r7, #889	; 0x379
    1c24:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1c28:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1c2c:	75622f73 	strbvc	r2, [r2, #-3955]!
    1c30:	2f646c69 	svccs	0x00646c69
    1c34:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1c38:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1c3c:	63672f64 	cmnvs	r7, #400	; 0x190
    1c40:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1c44:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1c48:	65000065 	strvs	r0, [r0, #-101]
    1c4c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1c50:	00010063 	andeq	r0, r1, r3, rrx
    1c54:	636f6c00 	cmnvs	pc, #0	; 0x0
    1c58:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1c5c:	5f000002 	svcpl	0x00000002
    1c60:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1c64:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1c68:	73000002 	movwvc	r0, #2	; 0x2
    1c6c:	65646474 	strbvs	r6, [r4, #-1140]!
    1c70:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1c74:	72000003 	andvc	r0, r0, #3	; 0x3
    1c78:	746e6565 	strbtvc	r6, [lr], #-1381
    1c7c:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1c80:	00000000 	andeq	r0, r0, r0
    1c84:	00000205 	andeq	r0, r0, r5, lsl #4
    1c88:	3b030000 	blcc	c1c90 <__Stack_Size+0xc1890>
    1c8c:	2f2d1301 	svccs	0x002d1301
    1c90:	024b8330 	subeq	r8, fp, #-1073741824	; 0xc0000000
    1c94:	01010006 	tsteq	r1, r6
    1c98:	000000d7 	ldrdeq	r0, [r0], -r7
    1c9c:	00d10002 	sbcseq	r0, r1, r2
    1ca0:	01020000 	tsteq	r2, r0
    1ca4:	000d0efb 	strdeq	r0, [sp], -fp
    1ca8:	01010101 	tsteq	r1, r1, lsl #2
    1cac:	01000000 	tsteq	r0, r0
    1cb0:	63010000 	movwvs	r0, #4096	; 0x1000
    1cb4:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1cb8:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1cbc:	75622f73 	strbvc	r2, [r2, #-3955]!
    1cc0:	2f646c69 	svccs	0x00646c69
    1cc4:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1cc8:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1ccc:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1cd0:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1cd4:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1cd8:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1cdc:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1ce0:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    1ce4:	3a630073 	bcc	18c1eb8 <__Stack_Size+0x18c1ab8>
    1ce8:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    1cec:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    1cf0:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    1cf4:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1cf8:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    1cfc:	646c6975 	strbtvs	r6, [ip], #-2421
    1d00:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1d04:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    1d08:	6564756c 	strbvs	r7, [r4, #-1388]!
    1d0c:	2f2e2e00 	svccs	0x002e2e00
    1d10:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d14:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d18:	2f2e2e2f 	svccs	0x002e2e2f
    1d1c:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1d20:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    1d24:	656e2f30 	strbvs	r2, [lr, #-3888]!
    1d28:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    1d2c:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    1d30:	65722f63 	ldrbvs	r2, [r2, #-3939]!
    1d34:	00746e65 	rsbseq	r6, r4, r5, ror #28
    1d38:	636f6c00 	cmnvs	pc, #0	; 0x0
    1d3c:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1d40:	5f000001 	svcpl	0x00000001
    1d44:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1d48:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1d4c:	73000001 	movwvc	r0, #1	; 0x1
    1d50:	65646474 	strbvs	r6, [r4, #-1140]!
    1d54:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1d58:	72000002 	andvc	r0, r0, #2	; 0x2
    1d5c:	746e6565 	strbtvc	r6, [lr], #-1381
    1d60:	0100682e 	tsteq	r0, lr, lsr #16
    1d64:	6d690000 	stclvs	0, cr0, [r9]
    1d68:	65727570 	ldrbvs	r7, [r2, #-1392]!
    1d6c:	0300632e 	movweq	r6, #814	; 0x32e
    1d70:	a2000000 	andge	r0, r0, #0	; 0x0
    1d74:	02000000 	andeq	r0, r0, #0	; 0x0
    1d78:	00007a00 	andeq	r7, r0, r0, lsl #20
    1d7c:	fb010200 	blx	42586 <__Stack_Size+0x42186>
    1d80:	01000d0e 	tsteq	r0, lr, lsl #26
    1d84:	00010101 	andeq	r0, r1, r1, lsl #2
    1d88:	00010000 	andeq	r0, r1, r0
    1d8c:	2e2e0100 	sufcse	f0, f6, f0
    1d90:	2f2e2e2f 	svccs	0x002e2e2f
    1d94:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1d98:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1d9c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1da0:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1da4:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1da8:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1dac:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1db0:	6d2f6362 	stcvs	3, cr6, [pc, #-392]!
    1db4:	00637369 	rsbeq	r7, r3, r9, ror #6
    1db8:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1dbc:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1dc0:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1dc4:	646c6975 	strbtvs	r6, [ip], #-2421
    1dc8:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1dcc:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1dd0:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1dd4:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1dd8:	756c636e 	strbvc	r6, [ip, #-878]!
    1ddc:	00006564 	andeq	r6, r0, r4, ror #10
    1de0:	74696e69 	strbtvc	r6, [r9], #-3689
    1de4:	0100632e 	tsteq	r0, lr, lsr #6
    1de8:	74730000 	ldrbtvc	r0, [r3]
    1dec:	66656464 	strbtvs	r6, [r5], -r4, ror #8
    1df0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1df4:	00000000 	andeq	r0, r0, r0
    1df8:	00000205 	andeq	r0, r0, r5, lsl #4
    1dfc:	31030000 	tstcc	r3, r0
    1e00:	67673201 	strbvs	r3, [r7, -r1, lsl #4]!
    1e04:	032f6965 	teqeq	pc, #1654784	; 0x194000
    1e08:	67328265 	ldrvs	r8, [r2, -r5, ror #4]!
    1e0c:	30696567 	rsbcc	r6, r9, r7, ror #10
    1e10:	68656767 	stmdavs	r5!, {r0, r1, r2, r5, r6, r8, r9, sl, sp, lr}^
    1e14:	01000c02 	tsteq	r0, r2, lsl #24
    1e18:	0000d801 	andeq	sp, r0, r1, lsl #16
    1e1c:	7e000200 	cdpvc	2, 0, cr0, cr0, cr0, {0}
    1e20:	02000000 	andeq	r0, r0, #0	; 0x0
    1e24:	0d0efb01 	vstreq	d15, [lr, #-4]
    1e28:	01010100 	tsteq	r1, r0, lsl #2
    1e2c:	00000001 	andeq	r0, r0, r1
    1e30:	01000001 	tsteq	r0, r1
    1e34:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1e38:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1e3c:	2f2e2e2f 	svccs	0x002e2e2f
    1e40:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1e44:	342d6363 	strtcc	r6, [sp], #-867
    1e48:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1e4c:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1e50:	2f62696c 	svccs	0x0062696c
    1e54:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1e58:	7274732f 	rsbsvc	r7, r4, #-1140850688	; 0xbc000000
    1e5c:	00676e69 	rsbeq	r6, r7, r9, ror #28
    1e60:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1e64:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1e68:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1e6c:	646c6975 	strbtvs	r6, [ip], #-2421
    1e70:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1e74:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    1e78:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    1e7c:	692f6363 	stmdbvs	pc!, {r0, r1, r5, r6, r8, r9, sp, lr}
    1e80:	756c636e 	strbvc	r6, [ip, #-878]!
    1e84:	00006564 	andeq	r6, r0, r4, ror #10
    1e88:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    1e8c:	632e7465 	teqvs	lr, #1694498816	; 0x65000000
    1e90:	00000100 	andeq	r0, r0, r0, lsl #2
    1e94:	64647473 	strbtvs	r7, [r4], #-1139
    1e98:	682e6665 	stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}
    1e9c:	00000200 	andeq	r0, r0, r0, lsl #4
    1ea0:	02050000 	andeq	r0, r5, #0	; 0x0
    1ea4:	00000000 	andeq	r0, r0, r0
    1ea8:	03012e03 	movweq	r2, #7683	; 0x1e03
    1eac:	6e030112 	mcrvs	1, 0, r0, cr3, cr2, {0}
    1eb0:	2e0b032e 	cdpcs	3, 0, cr0, cr11, cr14, {1}
    1eb4:	032e7503 	teqeq	lr, #12582912	; 0xc00000
    1eb8:	03312e0f 	teqeq	r1, #240	; 0xf0
    1ebc:	76036613 	undefined
    1ec0:	09032f2e 	stmdbeq	r3, {r1, r2, r3, r5, r8, r9, sl, fp, sp}
    1ec4:	7a036c2e 	bvc	dcf84 <__Stack_Size+0xdcb84>
    1ec8:	2f2f302e 	svccs	0x002f302e
    1ecc:	2e56032f 	cdpcs	3, 5, cr0, cr6, cr15, {1}
    1ed0:	032e2503 	teqeq	lr, #12582912	; 0xc00000
    1ed4:	2e032e5b 	mcrcs	14, 0, r2, cr3, cr11, {2}
    1ed8:	2e520382 	cdpcs	3, 5, cr0, cr2, cr2, {4}
    1edc:	032e2e03 	teqeq	lr, #48	; 0x30
    1ee0:	0b032e77 	bleq	cd8c4 <__Stack_Size+0xcd4c4>
    1ee4:	5203482e 	andpl	r4, r3, #3014656	; 0x2e0000
    1ee8:	9e340366 	cdpls	3, 3, cr0, cr4, cr6, {3}
    1eec:	51488431 	cmppl	r8, r1, lsr r4
    1ef0:	01000602 	tsteq	r0, r2, lsl #12
    1ef4:	00012301 	andeq	r2, r1, r1, lsl #6
    1ef8:	e0000200 	and	r0, r0, r0, lsl #4
    1efc:	02000000 	andeq	r0, r0, #0	; 0x0
    1f00:	0d0efb01 	vstreq	d15, [lr, #-4]
    1f04:	01010100 	tsteq	r1, r0, lsl #2
    1f08:	00000001 	andeq	r0, r0, r1
    1f0c:	01000001 	tsteq	r0, r1
    1f10:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    1f14:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    1f18:	2f2e2e2f 	svccs	0x002e2e2f
    1f1c:	672f2e2e 	strvs	r2, [pc, -lr, lsr #28]!
    1f20:	342d6363 	strtcc	r6, [sp], #-867
    1f24:	302e332e 	eorcc	r3, lr, lr, lsr #6
    1f28:	77656e2f 	strbvc	r6, [r5, -pc, lsr #28]!
    1f2c:	2f62696c 	svccs	0x0062696c
    1f30:	6362696c 	cmnvs	r2, #1769472	; 0x1b0000
    1f34:	6474732f 	ldrbtvs	r7, [r4], #-815
    1f38:	0062696c 	rsbeq	r6, r2, ip, ror #18
    1f3c:	772f3a63 	strvc	r3, [pc, -r3, ror #20]!
    1f40:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    1f44:	622f736d 	eorvs	r7, pc, #-1275068415	; 0xb4000001
    1f48:	646c6975 	strbtvs	r6, [ip], #-2421
    1f4c:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    1f50:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    1f54:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    1f58:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    1f5c:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    1f60:	692f6362 	stmdbvs	pc!, {r1, r5, r6, r8, r9, sp, lr}
    1f64:	756c636e 	strbvc	r6, [ip, #-878]!
    1f68:	732f6564 	teqvc	pc, #419430400	; 0x19000000
    1f6c:	63007379 	movwvs	r7, #889	; 0x379
    1f70:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    1f74:	6d72616e 	ldfvse	f6, [r2, #-440]!
    1f78:	75622f73 	strbvc	r2, [r2, #-3955]!
    1f7c:	2f646c69 	svccs	0x00646c69
    1f80:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    1f84:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    1f88:	63672f64 	cmnvs	r7, #400	; 0x190
    1f8c:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    1f90:	64756c63 	ldrbtvs	r6, [r5], #-3171
    1f94:	5f000065 	svcpl	0x00000065
    1f98:	6574615f 	ldrbvs	r6, [r4, #-351]!
    1f9c:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    1fa0:	00010063 	andeq	r0, r1, r3, rrx
    1fa4:	636f6c00 	cmnvs	pc, #0	; 0x0
    1fa8:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    1fac:	5f000002 	svcpl	0x00000002
    1fb0:	65707974 	ldrbvs	r7, [r0, #-2420]!
    1fb4:	00682e73 	rsbeq	r2, r8, r3, ror lr
    1fb8:	73000002 	movwvc	r0, #2	; 0x2
    1fbc:	65646474 	strbvs	r6, [r4, #-1140]!
    1fc0:	00682e66 	rsbeq	r2, r8, r6, ror #28
    1fc4:	72000003 	andvc	r0, r0, #3	; 0x3
    1fc8:	746e6565 	strbtvc	r6, [lr], #-1381
    1fcc:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    1fd0:	74610000 	strbtvc	r0, [r1]
    1fd4:	74697865 	strbtvc	r7, [r9], #-2149
    1fd8:	0100682e 	tsteq	r0, lr, lsr #16
    1fdc:	00000000 	andeq	r0, r0, r0
    1fe0:	00000205 	andeq	r0, r0, r5, lsl #4
    1fe4:	16030000 	strne	r0, [r3], -r0
    1fe8:	010a0301 	tsteq	sl, r1, lsl #6
    1fec:	032e7603 	teqeq	lr, #3145728	; 0x300000
    1ff0:	2f4b2e0a 	svccs	0x004b2e0a
    1ff4:	032e7403 	teqeq	lr, #50331648	; 0x3000000
    1ff8:	2f2d2e0d 	svccs	0x002d2e0d
    1ffc:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    2000:	1703660d 	strne	r6, [r3, -sp, lsl #12]
    2004:	4a1b034a 	bmi	6c2d34 <__Stack_Size+0x6c2934>
    2008:	4a7603a3 	bmi	1d82e9c <__Stack_Size+0x1d82a9c>
    200c:	2d2f2b4c 	vstmdbcs	pc!, {d2-<overflow reg d39>}
    2010:	302f2b32 	eorcc	r2, pc, r2, lsr fp
    2014:	02312d2c 	eorseq	r2, r1, #2816	; 0xb00
    2018:	01010006 	tsteq	r1, r6
    201c:	0000011b 	andeq	r0, r0, fp, lsl r1
    2020:	00d90002 	sbcseq	r0, r9, r2
    2024:	01020000 	tsteq	r2, r0
    2028:	000d0efb 	strdeq	r0, [sp], -fp
    202c:	01010101 	tsteq	r1, r1, lsl #2
    2030:	01000000 	tsteq	r0, r0
    2034:	2e010000 	cdpcs	0, 0, cr0, cr1, cr0, {0}
    2038:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    203c:	2f2e2e2f 	svccs	0x002e2e2f
    2040:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2044:	63672f2e 	cmnvs	r7, #184	; 0xb8
    2048:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    204c:	2f302e33 	svccs	0x00302e33
    2050:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    2054:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    2058:	2f636269 	svccs	0x00636269
    205c:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    2060:	63006269 	movwvs	r6, #617	; 0x269
    2064:	69772f3a 	ldmdbvs	r7!, {r1, r3, r4, r5, r8, r9, sl, fp, sp}^
    2068:	6d72616e 	ldfvse	f6, [r2, #-440]!
    206c:	75622f73 	strbvc	r2, [r2, #-3955]!
    2070:	2f646c69 	svccs	0x00646c69
    2074:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2078:	2e332e34 	mrccs	14, 1, r2, cr3, cr4, {1}
    207c:	656e2f30 	strbvs	r2, [lr, #-3888]!
    2080:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    2084:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
    2088:	6e692f63 	cdpvs	15, 6, cr2, cr9, cr3, {3}
    208c:	64756c63 	ldrbtvs	r6, [r5], #-3171
    2090:	79732f65 	ldmdbvc	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
    2094:	3a630073 	bcc	18c2268 <__Stack_Size+0x18c1e68>
    2098:	6e69772f 	cdpvs	7, 6, cr7, cr9, cr15, {1}
    209c:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    20a0:	6975622f 	ldmdbvs	r5!, {r0, r1, r2, r3, r5, r9, sp, lr}^
    20a4:	672f646c 	strvs	r6, [pc, -ip, ror #8]!
    20a8:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    20ac:	646c6975 	strbtvs	r6, [ip], #-2421
    20b0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    20b4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
    20b8:	6564756c 	strbvs	r7, [r4, #-1388]!
    20bc:	5f5f0000 	svcpl	0x005f0000
    20c0:	6c6c6163 	stfvse	f6, [ip], #-396
    20c4:	6574615f 	ldrbvs	r6, [r4, #-351]!
    20c8:	2e746978 	mrccs	9, 3, r6, cr4, cr8, {3}
    20cc:	00010063 	andeq	r0, r1, r3, rrx
    20d0:	636f6c00 	cmnvs	pc, #0	; 0x0
    20d4:	00682e6b 	rsbeq	r2, r8, fp, ror #28
    20d8:	5f000002 	svcpl	0x00000002
    20dc:	65707974 	ldrbvs	r7, [r0, #-2420]!
    20e0:	00682e73 	rsbeq	r2, r8, r3, ror lr
    20e4:	73000002 	movwvc	r0, #2	; 0x2
    20e8:	65646474 	strbvs	r6, [r4, #-1140]!
    20ec:	00682e66 	rsbeq	r2, r8, r6, ror #28
    20f0:	72000003 	andvc	r0, r0, #3	; 0x3
    20f4:	746e6565 	strbtvc	r6, [lr], #-1381
    20f8:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
    20fc:	00000000 	andeq	r0, r0, r0
    2100:	00000205 	andeq	r0, r0, r5, lsl #4
    2104:	11030000 	tstne	r3, r0
    2108:	2e0a0301 	cdpcs	3, 0, cr0, cr10, cr1, {0}
    210c:	4a4a7603 	bmi	129f920 <__Stack_Size+0x129f520>
    2110:	034a2c03 	movteq	r2, #44035	; 0xac03
    2114:	69032e77 	stmdbvs	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, sp}
    2118:	03c1512e 	biceq	r5, r1, #-2147483637	; 0x8000000b
    211c:	3e039e79 	mcrcc	14, 0, r9, cr3, cr9, {3}
    2120:	664f0366 	strbvs	r0, [pc], -r6, ror #6
    2124:	304b2f2d 	subcc	r2, fp, sp, lsr #30
    2128:	31635031 	cmncc	r3, r1, lsr r0
    212c:	03896730 	orreq	r6, r9, #12582912	; 0xc00000
    2130:	09039e77 	stmdbeq	r3, {r0, r1, r2, r4, r5, r6, r9, sl, fp, ip, pc}
    2134:	0a02d14a 	beq	b6664 <__Stack_Size+0xb6264>
    2138:	45010100 	strmi	r0, [r1, #-256]
    213c:	02000000 	andeq	r0, r0, #0	; 0x0
    2140:	00001f00 	andeq	r1, r0, r0, lsl #30
    2144:	fb010200 	blx	4294e <__Stack_Size+0x4254e>
    2148:	01000d0e 	tsteq	r0, lr, lsl #26
    214c:	00010101 	andeq	r0, r1, r1, lsl #2
    2150:	00010000 	andeq	r0, r1, r0
    2154:	63000100 	movwvs	r0, #256	; 0x100
    2158:	2e6e7472 	mcrcs	4, 3, r7, cr14, cr2, {3}
    215c:	006d7361 	rsbeq	r7, sp, r1, ror #6
    2160:	00000000 	andeq	r0, r0, r0
    2164:	00020500 	andeq	r0, r2, r0, lsl #10
    2168:	03000000 	movweq	r0, #0	; 0x0
    216c:	020100ce 	andeq	r0, r1, #206	; 0xce
    2170:	01010006 	tsteq	r1, r6
    2174:	00020500 	andeq	r0, r2, r0, lsl #10
    2178:	03000000 	movweq	r0, #0	; 0x0
    217c:	020100d2 	andeq	r0, r1, #210	; 0xd2
    2180:	01010006 	tsteq	r1, r6

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 	undefined instruction 0xffffffff
       8:	7c010001 	stcvc	0, cr0, [r1], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003134 	stmdaeq	r0, {r2, r4, r5, r8, ip, sp}
      1c:	00000014 	andeq	r0, r0, r4, lsl r0
      20:	00000014 	andeq	r0, r0, r4, lsl r0
      24:	00000000 	andeq	r0, r0, r0
      28:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      2c:	00000028 	andeq	r0, r0, r8, lsr #32
      30:	8e080e42 	cdphi	14, 0, cr0, cr8, cr2, {2}
      34:	00028401 	andeq	r8, r2, r1, lsl #8
      38:	00000018 	andeq	r0, r0, r8, lsl r0
      3c:	00000000 	andeq	r0, r0, r0
      40:	08003170 	stmdaeq	r0, {r4, r5, r6, r8, ip, sp}
      44:	00000100 	andeq	r0, r0, r0, lsl #2
      48:	420c0e42 	andmi	r0, ip, #1056	; 0x420
      4c:	018e100e 	orreq	r1, lr, lr
      50:	03840285 	orreq	r0, r4, #1342177288	; 0x50000008
      54:	0000000c 	.word	0x0000000c
      58:	ffffffff 	.word	0xffffffff
      5c:	7c010001 	.word	0x7c010001
      60:	000d0c0e 	.word	0x000d0c0e
      64:	0000000c 	.word	0x0000000c
      68:	00000054 	.word	0x00000054
      6c:	08003270 	.word	0x08003270
      70:	0002      	.short	0x0002
      72:	00          	.byte	0x00
      73:	00          	.byte	0x00
      74:	0000000c 	.word	0x0000000c
      78:	00000054 	.word	0x00000054
      7c:	08003274 	.word	0x08003274
      80:	00000002 	.word	0x00000002
      84:	0000000c 	.word	0x0000000c
      88:	00000054 	.word	0x00000054
      8c:	08003278 	.word	0x08003278
      90:	00000002 	.word	0x00000002
      94:	0000000c 	.word	0x0000000c
      98:	00000054 	.word	0x00000054
      9c:	0800327c 	.word	0x0800327c
      a0:	00000002 	.word	0x00000002
      a4:	0000000c 	.word	0x0000000c
      a8:	00000054 	.word	0x00000054
      ac:	08003280 	.word	0x08003280
      b0:	00000002 	.word	0x00000002
      b4:	0000000c 	.word	0x0000000c
      b8:	00000054 	.word	0x00000054
      bc:	08003284 	.word	0x08003284
      c0:	00000002 	.word	0x00000002
      c4:	0000000c 	.word	0x0000000c
      c8:	00000054 	.word	0x00000054
      cc:	08003288 	.word	0x08003288
      d0:	00000002 	.word	0x00000002
      d4:	0000000c 	.word	0x0000000c
      d8:	00000054 	.word	0x00000054
      dc:	0800328c 	.word	0x0800328c
      e0:	00000002 	.word	0x00000002
      e4:	0000000c 	.word	0x0000000c
      e8:	00000054 	.word	0x00000054
      ec:	08003290 	.word	0x08003290
      f0:	00000002 	.word	0x00000002
      f4:	0000000c 	.word	0x0000000c
      f8:	00000054 	.word	0x00000054
      fc:	08003294 	.word	0x08003294
     100:	00000002 	.word	0x00000002
     104:	0000000c 	.word	0x0000000c
     108:	00000054 	.word	0x00000054
     10c:	08003298 	.word	0x08003298
     110:	00000002 	.word	0x00000002
     114:	0000000c 	.word	0x0000000c
     118:	00000054 	.word	0x00000054
     11c:	0800329c 	.word	0x0800329c
     120:	00000002 	.word	0x00000002
     124:	0000000c 	.word	0x0000000c
     128:	00000054 	.word	0x00000054
     12c:	080032a0 	.word	0x080032a0
     130:	00000002 	.word	0x00000002
     134:	0000000c 	.word	0x0000000c
     138:	00000054 	.word	0x00000054
     13c:	080032a4 	.word	0x080032a4
     140:	00000002 	.word	0x00000002
     144:	0000000c 	.word	0x0000000c
     148:	00000054 	.word	0x00000054
     14c:	080032a8 	.word	0x080032a8
     150:	00000002 	.word	0x00000002
     154:	0000000c 	.word	0x0000000c
     158:	00000054 	.word	0x00000054
     15c:	080032ac 	.word	0x080032ac
     160:	00000002 	.word	0x00000002
     164:	0000000c 	.word	0x0000000c
     168:	00000054 	.word	0x00000054
     16c:	080032b0 	.word	0x080032b0
     170:	00000002 	.word	0x00000002
     174:	0000000c 	.word	0x0000000c
     178:	00000054 	.word	0x00000054
     17c:	080032b4 	.word	0x080032b4
     180:	00000002 	.word	0x00000002
     184:	0000000c 	.word	0x0000000c
     188:	00000054 	.word	0x00000054
     18c:	080032b8 	.word	0x080032b8
     190:	00000002 	.word	0x00000002
     194:	0000000c 	.word	0x0000000c
     198:	00000054 	.word	0x00000054
     19c:	080032bc 	.word	0x080032bc
     1a0:	00000002 	.word	0x00000002
     1a4:	0000000c 	.word	0x0000000c
     1a8:	00000054 	.word	0x00000054
     1ac:	080032c0 	.word	0x080032c0
     1b0:	00000002 	.word	0x00000002
     1b4:	0000000c 	.word	0x0000000c
     1b8:	00000054 	.word	0x00000054
     1bc:	080032c4 	.word	0x080032c4
     1c0:	00000002 	.word	0x00000002
     1c4:	0000000c 	.word	0x0000000c
     1c8:	00000054 	.word	0x00000054
     1cc:	080032c8 	.word	0x080032c8
     1d0:	00000002 	.word	0x00000002
     1d4:	0000000c 	.word	0x0000000c
     1d8:	00000054 	.word	0x00000054
     1dc:	080032cc 	.word	0x080032cc
     1e0:	00000002 	.word	0x00000002
     1e4:	0000000c 	.word	0x0000000c
     1e8:	00000054 	.word	0x00000054
     1ec:	080032d0 	.word	0x080032d0
     1f0:	00000002 	.word	0x00000002
     1f4:	0000000c 	.word	0x0000000c
     1f8:	00000054 	.word	0x00000054
     1fc:	080032d4 	.word	0x080032d4
     200:	00000002 	.word	0x00000002
     204:	0000000c 	.word	0x0000000c
     208:	00000054 	.word	0x00000054
     20c:	080032d8 	.word	0x080032d8
     210:	00000002 	.word	0x00000002
     214:	0000000c 	.word	0x0000000c
     218:	00000054 	.word	0x00000054
     21c:	080032dc 	.word	0x080032dc
     220:	00000002 	.word	0x00000002
     224:	0000000c 	.word	0x0000000c
     228:	00000054 	.word	0x00000054
     22c:	080032e0 	.word	0x080032e0
     230:	00000002 	.word	0x00000002
     234:	0000000c 	.word	0x0000000c
     238:	00000054 	.word	0x00000054
     23c:	080032e4 	.word	0x080032e4
     240:	00000002 	.word	0x00000002
     244:	0000000c 	.word	0x0000000c
     248:	00000054 	.word	0x00000054
     24c:	080032e8 	.word	0x080032e8
     250:	00000002 	.word	0x00000002
     254:	0000000c 	.word	0x0000000c
     258:	00000054 	.word	0x00000054
     25c:	080032ec 	.word	0x080032ec
     260:	00000002 	.word	0x00000002
     264:	0000000c 	.word	0x0000000c
     268:	00000054 	.word	0x00000054
     26c:	080032f0 	.word	0x080032f0
     270:	00000002 	.word	0x00000002
     274:	0000000c 	.word	0x0000000c
     278:	00000054 	.word	0x00000054
     27c:	080032f4 	.word	0x080032f4
     280:	00000002 	.word	0x00000002
     284:	0000000c 	.word	0x0000000c
     288:	00000054 	.word	0x00000054
     28c:	080032f8 	.word	0x080032f8
     290:	00000002 	.word	0x00000002
     294:	0000000c 	.word	0x0000000c
     298:	00000054 	.word	0x00000054
     29c:	080032fc 	.word	0x080032fc
     2a0:	00000002 	.word	0x00000002
     2a4:	0000000c 	.word	0x0000000c
     2a8:	00000054 	.word	0x00000054
     2ac:	08003300 	.word	0x08003300
     2b0:	00000002 	.word	0x00000002
     2b4:	0000000c 	.word	0x0000000c
     2b8:	00000054 	.word	0x00000054
     2bc:	08003304 	.word	0x08003304
     2c0:	00000002 	.word	0x00000002
     2c4:	0000000c 	.word	0x0000000c
     2c8:	00000054 	.word	0x00000054
     2cc:	08003308 	.word	0x08003308
     2d0:	00000002 	.word	0x00000002
     2d4:	0000000c 	.word	0x0000000c
     2d8:	00000054 	.word	0x00000054
     2dc:	0800330c 	.word	0x0800330c
     2e0:	00000002 	.word	0x00000002
     2e4:	0000000c 	.word	0x0000000c
     2e8:	00000054 	.word	0x00000054
     2ec:	08003310 	.word	0x08003310
     2f0:	00000002 	.word	0x00000002
     2f4:	0000000c 	.word	0x0000000c
     2f8:	00000054 	.word	0x00000054
     2fc:	08003314 	.word	0x08003314
     300:	00000002 	.word	0x00000002
     304:	0000000c 	.word	0x0000000c
     308:	00000054 	.word	0x00000054
     30c:	08003318 	.word	0x08003318
     310:	00000002 	.word	0x00000002
     314:	0000000c 	.word	0x0000000c
     318:	00000054 	.word	0x00000054
     31c:	0800331c 	.word	0x0800331c
     320:	00000002 	.word	0x00000002
     324:	0000000c 	.word	0x0000000c
     328:	00000054 	.word	0x00000054
     32c:	08003320 	.word	0x08003320
     330:	00000002 	.word	0x00000002
     334:	0000000c 	.word	0x0000000c
     338:	00000054 	.word	0x00000054
     33c:	08003324 	.word	0x08003324
     340:	00000002 	.word	0x00000002
     344:	0000000c 	.word	0x0000000c
     348:	00000054 	.word	0x00000054
     34c:	08003328 	.word	0x08003328
     350:	00000002 	.word	0x00000002
     354:	0000000c 	.word	0x0000000c
     358:	00000054 	.word	0x00000054
     35c:	0800332c 	.word	0x0800332c
     360:	00000002 	.word	0x00000002
     364:	0000000c 	.word	0x0000000c
     368:	00000054 	.word	0x00000054
     36c:	08003330 	.word	0x08003330
     370:	00000002 	.word	0x00000002
     374:	0000000c 	.word	0x0000000c
     378:	00000054 	.word	0x00000054
     37c:	08003334 	.word	0x08003334
     380:	00000002 	.word	0x00000002
     384:	0000000c 	.word	0x0000000c
     388:	00000054 	.word	0x00000054
     38c:	08003338 	.word	0x08003338
     390:	00000002 	.word	0x00000002
     394:	0000000c 	.word	0x0000000c
     398:	00000054 	.word	0x00000054
     39c:	0800333c 	.word	0x0800333c
     3a0:	00000002 	.word	0x00000002
     3a4:	0000000c 	.word	0x0000000c
     3a8:	00000054 	.word	0x00000054
     3ac:	08003340 	.word	0x08003340
     3b0:	00000002 	.word	0x00000002
     3b4:	0000000c 	.word	0x0000000c
     3b8:	00000054 	.word	0x00000054
     3bc:	08003344 	.word	0x08003344
     3c0:	00000002 	.word	0x00000002
     3c4:	0000000c 	.word	0x0000000c
     3c8:	00000054 	.word	0x00000054
     3cc:	08003348 	.word	0x08003348
     3d0:	00000002 	.word	0x00000002
     3d4:	0000000c 	.word	0x0000000c
     3d8:	00000054 	.word	0x00000054
     3dc:	0800334c 	.word	0x0800334c
     3e0:	00000002 	.word	0x00000002
     3e4:	0000000c 	.word	0x0000000c
     3e8:	00000054 	.word	0x00000054
     3ec:	08003350 	.word	0x08003350
     3f0:	00000002 	.word	0x00000002
     3f4:	0000000c 	.word	0x0000000c
     3f8:	00000054 	.word	0x00000054
     3fc:	08003354 	.word	0x08003354
     400:	00000002 	.word	0x00000002
     404:	0000000c 	.word	0x0000000c
     408:	00000054 	.word	0x00000054
     40c:	08003358 	.word	0x08003358
     410:	00000002 	.word	0x00000002
     414:	0000000c 	.word	0x0000000c
     418:	00000054 	.word	0x00000054
     41c:	0800335c 	.word	0x0800335c
     420:	00000002 	.word	0x00000002
     424:	0000000c 	.word	0x0000000c
     428:	00000054 	.word	0x00000054
     42c:	08003360 	.word	0x08003360
     430:	00000002 	.word	0x00000002
     434:	0000000c 	.word	0x0000000c
     438:	00000054 	.word	0x00000054
     43c:	08003364 	.word	0x08003364
     440:	00000002 	.word	0x00000002
     444:	0000000c 	.word	0x0000000c
     448:	00000054 	.word	0x00000054
     44c:	08003368 	.word	0x08003368
     450:	00000002 	.word	0x00000002
     454:	0000000c 	.word	0x0000000c
     458:	00000054 	.word	0x00000054
     45c:	0800336c 	.word	0x0800336c
     460:	00000002 	.word	0x00000002
     464:	0000000c 	.word	0x0000000c
     468:	00000054 	.word	0x00000054
     46c:	08003370 	.word	0x08003370
     470:	00000002 	.word	0x00000002
     474:	00000014 	.word	0x00000014
     478:	00000054 	.word	0x00000054
     47c:	08003374 	.word	0x08003374
     480:	0000000c 	.word	0x0000000c
     484:	42040e42 	.word	0x42040e42
     488:	018e080e 	.word	0x018e080e
     48c:	00000014 	.word	0x00000014
     490:	00000054 	.word	0x00000054
     494:	08003380 	.word	0x08003380
     498:	0000000c 	.word	0x0000000c
     49c:	42040e42 	.word	0x42040e42
     4a0:	018e080e 	.word	0x018e080e
     4a4:	00000014 	.word	0x00000014
     4a8:	00000054 	.word	0x00000054
     4ac:	0800338c 	.word	0x0800338c
     4b0:	0000000c 	.word	0x0000000c
     4b4:	42040e42 	.word	0x42040e42
     4b8:	018e080e 	.word	0x018e080e
     4bc:	00000014 	.word	0x00000014
     4c0:	00000054 	.word	0x00000054
     4c4:	08003398 	.word	0x08003398
     4c8:	0000000c 	.word	0x0000000c
     4cc:	42040e42 	.word	0x42040e42
     4d0:	018e080e 	.word	0x018e080e
     4d4:	0000000c 	.word	0x0000000c
     4d8:	ffffffff 	.word	0xffffffff
     4dc:	7c010001 	.word	0x7c010001
     4e0:	000d0c0e 	.word	0x000d0c0e
     4e4:	0000000c 	.word	0x0000000c
     4e8:	000004d4 	.word	0x000004d4
     4ec:	080033a4 	.word	0x080033a4
     4f0:	00000030 	.word	0x00000030
     4f4:	00000014 	.word	0x00000014
     4f8:	000004d4 	.word	0x000004d4
     4fc:	080033d4 	.word	0x080033d4
     500:	00000014 	.word	0x00000014
     504:	44040e42 	.word	0x44040e42
     508:	018e080e 	.word	0x018e080e
     50c:	0000001c 	.word	0x0000001c
     510:	000004d4 	.word	0x000004d4
     514:	080033e8 	.word	0x080033e8
     518:	000000f4 	.word	0x000000f4
     51c:	42140e42 	.word	0x42140e42
     520:	018e200e 	.word	0x018e200e
     524:	03860287 	.word	0x03860287
     528:	05840485 	.word	0x05840485
     52c:	0000001c 	.word	0x0000001c
     530:	000004d4 	.word	0x000004d4
     534:	080034dc 	.word	0x080034dc
     538:	00000052 	.word	0x00000052
     53c:	46100e42 	.word	0x46100e42
     540:	018e180e 	.word	0x018e180e
     544:	03850286 	.word	0x03850286
     548:	00000484 	.word	0x00000484
     54c:	00000014 	.word	0x00000014
     550:	000004d4 	.word	0x000004d4
     554:	08003530 	.word	0x08003530
     558:	00000084 	.word	0x00000084
     55c:	42040e42 	.word	0x42040e42
     560:	018e080e 	.word	0x018e080e
     564:	0000000c 	.word	0x0000000c
     568:	ffffffff 	.word	0xffffffff
     56c:	7c010001 	.word	0x7c010001
     570:	000d0c0e 	.word	0x000d0c0e
     574:	00000014 	.word	0x00000014
     578:	00000564 	.word	0x00000564
     57c:	080035b4 	.word	0x080035b4
     580:	00000038 	.word	0x00000038
     584:	8e080e42 	.word	0x8e080e42
     588:	00028401 	.word	0x00028401
     58c:	00000014 	.word	0x00000014
     590:	00000564 	.word	0x00000564
     594:	080035ec 	.word	0x080035ec
     598:	0000002c 	.word	0x0000002c
     59c:	8e080e42 	.word	0x8e080e42
     5a0:	00028401 	.word	0x00028401
     5a4:	00000014 	.word	0x00000014
     5a8:	00000564 	.word	0x00000564
     5ac:	08003618 	.word	0x08003618
     5b0:	00000016 	.word	0x00000016
     5b4:	4a040e42 	.word	0x4a040e42
     5b8:	018e080e 	.word	0x018e080e
     5bc:	00000014 	.word	0x00000014
     5c0:	00000564 	.word	0x00000564
     5c4:	08003630 	.word	0x08003630
     5c8:	0020      	.short	0x0020
     5ca:	0000      	.short	0x0000
     5cc:	44040e42 	.word	0x44040e42
     5d0:	018e080e 	.word	0x018e080e
     5d4:	00000018 	.word	0x00000018
     5d8:	00000564 	.word	0x00000564
     5dc:	08003650 	.word	0x08003650
     5e0:	00000018 	.word	0x00000018
     5e4:	8e100e42 	.word	0x8e100e42
     5e8:	85028601 	.word	0x85028601
     5ec:	00048403 	.word	0x00048403
     5f0:	00000018 	.word	0x00000018
     5f4:	00000564 	.word	0x00000564
     5f8:	08003668 	.word	0x08003668
     5fc:	0000001a 	.word	0x0000001a
     600:	8e0c0e42 	.word	0x8e0c0e42
     604:	84028501 	.word	0x84028501
     608:	100e4403 	.word	0x100e4403
     60c:	0000001c 	.word	0x0000001c
     610:	00000564 	.word	0x00000564
     614:	08003684 	.word	0x08003684
     618:	0000008c 	.word	0x0000008c
     61c:	42100e42 	.word	0x42100e42
     620:	018e200e 	.word	0x018e200e
     624:	03850286 	.word	0x03850286
     628:	00000484 	.word	0x00000484
     62c:	0000000c 	.word	0x0000000c
     630:	ffffffff 	.word	0xffffffff
     634:	7c010001 	.word	0x7c010001
     638:	000d0c0e 	.word	0x000d0c0e
     63c:	00000018 	.word	0x00000018
     640:	0000062c 	.word	0x0000062c
     644:	08003710 	.word	0x08003710
     648:	00000060 	.word	0x00000060
     64c:	420c0e42 	.word	0x420c0e42
     650:	018e200e 	.word	0x018e200e
     654:	03840285 	.word	0x03840285
     658:	00000014 	.word	0x00000014
     65c:	0000062c 	.word	0x0000062c
     660:	08003770 	.word	0x08003770
     664:	0000000c 	.word	0x0000000c
     668:	42040e42 	.word	0x42040e42
     66c:	018e080e 	.word	0x018e080e
     670:	00000018 	.word	0x00000018
     674:	0000062c 	.word	0x0000062c
     678:	0800377c 	.word	0x0800377c
     67c:	00000038 	.word	0x00000038
     680:	440c0e42 	.word	0x440c0e42
     684:	018e100e 	.word	0x018e100e
     688:	03840285 	.word	0x03840285
     68c:	00000014 	.word	0x00000014
     690:	0000062c 	.word	0x0000062c
     694:	080037b4 	.word	0x080037b4
     698:	00000044 	.word	0x00000044
     69c:	8e080e42 	.word	0x8e080e42
     6a0:	00028401 	.word	0x00028401
     6a4:	00000018 	.word	0x00000018
     6a8:	0000062c 	.word	0x0000062c
     6ac:	080037f8 	.word	0x080037f8
     6b0:	00000078 	.word	0x00000078
     6b4:	5c0c0e46 	.word	0x5c0c0e46
     6b8:	018e100e 	.word	0x018e100e
     6bc:	03840285 	.word	0x03840285
     6c0:	00000018 	.word	0x00000018
     6c4:	0000062c 	.word	0x0000062c
     6c8:	08003870 	.word	0x08003870
     6cc:	0000008c 	.word	0x0000008c
     6d0:	680c0e42 	.word	0x680c0e42
     6d4:	018e100e 	.word	0x018e100e
     6d8:	03840285 	.word	0x03840285
     6dc:	0000000c 	.word	0x0000000c
     6e0:	ffffffff 	.word	0xffffffff
     6e4:	7c010001 	.word	0x7c010001
     6e8:	000d0c0e 	.word	0x000d0c0e
     6ec:	0000000c 	.word	0x0000000c
     6f0:	000006dc 	.word	0x000006dc
     6f4:	080038fc 	.word	0x080038fc
     6f8:	00000002 	.word	0x00000002
     6fc:	00000014 	.word	0x00000014
     700:	000006dc 	.word	0x000006dc
     704:	08003900 	.word	0x08003900
     708:	00000030 	.word	0x00000030
     70c:	8e080e42 	.word	0x8e080e42
     710:	00028401 	.word	0x00028401
     714:	00000018 	.word	0x00000018
     718:	000006dc 	.word	0x000006dc
     71c:	08003930 	.word	0x08003930
     720:	00000038 	.word	0x00000038
     724:	8e0c0e42 	.word	0x8e0c0e42
     728:	84028501 	.word	0x84028501
     72c:	100e5e03 	.word	0x100e5e03
     730:	00000014 	.word	0x00000014
     734:	000006dc 	.word	0x000006dc
     738:	08003968 	.word	0x08003968
     73c:	00000034 	.word	0x00000034
     740:	8e080e42 	.word	0x8e080e42
     744:	00028401 	.word	0x00028401
     748:	00000014 	.word	0x00000014
     74c:	000006dc 	.word	0x000006dc
     750:	0800399c 	.word	0x0800399c
     754:	00000030 	.word	0x00000030
     758:	8e080e42 	.word	0x8e080e42
     75c:	00028401 	.word	0x00028401
     760:	00000014 	.word	0x00000014
     764:	000006dc 	.word	0x000006dc
     768:	080039cc 	.word	0x080039cc
     76c:	0000001c 	.word	0x0000001c
     770:	48040e42 	.word	0x48040e42
     774:	018e080e 	.word	0x018e080e
     778:	0000000c 	.word	0x0000000c
     77c:	ffffffff 	.word	0xffffffff
     780:	7c010001 	.word	0x7c010001
     784:	000d0c0e 	.word	0x000d0c0e
     788:	00000018 	.word	0x00000018
     78c:	00000778 	.word	0x00000778
     790:	080039e8 	.word	0x080039e8
     794:	00000080 	.word	0x00000080
     798:	42080e42 	.word	0x42080e42
     79c:	018e200e 	.word	0x018e200e
     7a0:	00000284 	.word	0x00000284
     7a4:	00000014 	.word	0x00000014
     7a8:	00000778 	.word	0x00000778
     7ac:	08003a68 	.word	0x08003a68
     7b0:	00000248 	.word	0x00000248
     7b4:	8e080e42 	.word	0x8e080e42
     7b8:	00028401 	.word	0x00028401
     7bc:	0000000c 	.word	0x0000000c
     7c0:	ffffffff 	.word	0xffffffff
     7c4:	7c010001 	.word	0x7c010001
     7c8:	000d0c0e 	.word	0x000d0c0e
     7cc:	0000000c 	.word	0x0000000c
     7d0:	000007bc 	.word	0x000007bc
     7d4:	08003cb0 	.word	0x08003cb0
     7d8:	00000048 	.word	0x00000048
     7dc:	0000000c 	.word	0x0000000c
     7e0:	000007bc 	.word	0x000007bc
     7e4:	08003cf8 	.word	0x08003cf8
     7e8:	00000012 	.word	0x00000012
     7ec:	0000000c 	.word	0x0000000c
     7f0:	000007bc 	.word	0x000007bc
     7f4:	08003d0c 	.word	0x08003d0c
     7f8:	00000014 	.word	0x00000014
     7fc:	0000000c 	.word	0x0000000c
     800:	000007bc 	.word	0x000007bc
     804:	08003d20 	.word	0x08003d20
     808:	00000014 	.word	0x00000014
     80c:	0000000c 	.word	0x0000000c
     810:	000007bc 	.word	0x000007bc
     814:	08003d34 	.word	0x08003d34
     818:	00000016 	.word	0x00000016
     81c:	0000000c 	.word	0x0000000c
     820:	000007bc 	.word	0x000007bc
     824:	08003d4c 	.word	0x08003d4c
     828:	0000000a 	.word	0x0000000a
     82c:	0000000c 	.word	0x0000000c
     830:	000007bc 	.word	0x000007bc
     834:	08003d58 	.word	0x08003d58
     838:	0000000a 	.word	0x0000000a
     83c:	0000000c 	.word	0x0000000c
     840:	000007bc 	.word	0x000007bc
     844:	08003d64 	.word	0x08003d64
     848:	0000000a 	.word	0x0000000a
     84c:	0000000c 	.word	0x0000000c
     850:	000007bc 	.word	0x000007bc
     854:	08003d70 	.word	0x08003d70
     858:	0000000a 	.word	0x0000000a
     85c:	0000000c 	.word	0x0000000c
     860:	000007bc 	.word	0x000007bc
     864:	08003d7c 	.word	0x08003d7c
     868:	00000014 	.word	0x00000014
     86c:	0000000c 	.word	0x0000000c
     870:	000007bc 	.word	0x000007bc
     874:	08003d90 	.word	0x08003d90
     878:	0000000a 	.word	0x0000000a
     87c:	0000000c 	.word	0x0000000c
     880:	000007bc 	.word	0x000007bc
     884:	08003d9c 	.word	0x08003d9c
     888:	00000010 	.word	0x00000010
     88c:	0000000c 	.word	0x0000000c
     890:	000007bc 	.word	0x000007bc
     894:	08003dac 	.word	0x08003dac
     898:	00000014 	.word	0x00000014
     89c:	00000018 	.word	0x00000018
     8a0:	000007bc 	.word	0x000007bc
     8a4:	08003dc0 	.word	0x08003dc0
     8a8:	00000096 	.word	0x00000096
     8ac:	8e0c0e44 	.word	0x8e0c0e44
     8b0:	84028501 	.word	0x84028501
     8b4:	00000003 	.word	0x00000003
     8b8:	0000000c 	.word	0x0000000c
     8bc:	000007bc 	.word	0x000007bc
     8c0:	08003e58 	.word	0x08003e58
     8c4:	00000014 	.word	0x00000014
     8c8:	0000000c 	.word	0x0000000c
     8cc:	000007bc 	.word	0x000007bc
     8d0:	08003e6c 	.word	0x08003e6c
     8d4:	00000006 	.word	0x00000006
     8d8:	0000000c 	.word	0x0000000c
     8dc:	000007bc 	.word	0x000007bc
     8e0:	08003e74 	.word	0x08003e74
     8e4:	0000000c 	.word	0x0000000c
     8e8:	0000000c 	.word	0x0000000c
     8ec:	000007bc 	.word	0x000007bc
     8f0:	08003e80 	.word	0x08003e80
     8f4:	00000014 	.word	0x00000014
     8f8:	0000000c 	.word	0x0000000c
     8fc:	000007bc 	.word	0x000007bc
     900:	08003e94 	.word	0x08003e94
     904:	00000014 	.word	0x00000014
     908:	0000000c 	.word	0x0000000c
     90c:	000007bc 	.word	0x000007bc
     910:	08003ea8 	.word	0x08003ea8
     914:	0000000c 	.word	0x0000000c
     918:	0000000c 	.word	0x0000000c
     91c:	000007bc 	.word	0x000007bc
     920:	08003eb4 	.word	0x08003eb4
     924:	00000014 	.word	0x00000014
     928:	0000000c 	.word	0x0000000c
     92c:	000007bc 	.word	0x000007bc
     930:	08003ec8 	.word	0x08003ec8
     934:	00000014 	.word	0x00000014
     938:	0000000c 	.word	0x0000000c
     93c:	000007bc 	.word	0x000007bc
     940:	08003edc 	.word	0x08003edc
     944:	0000000a 	.word	0x0000000a
     948:	00000018 	.word	0x00000018
     94c:	000007bc 	.word	0x000007bc
     950:	08003ee8 	.word	0x08003ee8
     954:	00000062 	.word	0x00000062
     958:	8e0c0e44 	.word	0x8e0c0e44
     95c:	84028501 	.word	0x84028501
     960:	00000003 	.word	0x00000003
     964:	0000000c 	.word	0x0000000c
     968:	000007bc 	.word	0x000007bc
     96c:	08003f4c 	.word	0x08003f4c
     970:	00000010 	.word	0x00000010
     974:	00000010 	.word	0x00000010
     978:	000007bc 	.word	0x000007bc
     97c:	08003f5c 	.word	0x08003f5c
     980:	00000008 	.word	0x00000008
     984:	00080e42 	.word	0x00080e42
     988:	00000010 	.word	0x00000010
     98c:	000007bc 	.word	0x000007bc
     990:	08003f64 	.word	0x08003f64
     994:	0000000e 	.word	0x0000000e
     998:	00080e42 	.word	0x00080e42
     99c:	0000000c 	.word	0x0000000c
     9a0:	000007bc 	.word	0x000007bc
     9a4:	08003f74 	.word	0x08003f74
     9a8:	00000010 	.word	0x00000010
     9ac:	0000000c 	.word	0x0000000c
     9b0:	000007bc 	.word	0x000007bc
     9b4:	08003f84 	.word	0x08003f84
     9b8:	00000006 	.word	0x00000006
     9bc:	0000000c 	.word	0x0000000c
     9c0:	000007bc 	.word	0x000007bc
     9c4:	08003f8c 	.word	0x08003f8c
     9c8:	0000000c 	.word	0x0000000c
     9cc:	0000000c 	.word	0x0000000c
     9d0:	000007bc 	.word	0x000007bc
     9d4:	08003f98 	.word	0x08003f98
     9d8:	0000001c 	.word	0x0000001c
     9dc:	0000000c 	.word	0x0000000c
     9e0:	000007bc 	.word	0x000007bc
     9e4:	08003fb4 	.word	0x08003fb4
     9e8:	0000000c 	.word	0x0000000c
     9ec:	0000000c 	.word	0x0000000c
     9f0:	000007bc 	.word	0x000007bc
     9f4:	08003fc0 	.word	0x08003fc0
     9f8:	00000008 	.word	0x00000008
     9fc:	0000000c 	.word	0x0000000c
     a00:	000007bc 	.word	0x000007bc
     a04:	08003fc8 	.word	0x08003fc8
     a08:	0000001a 	.word	0x0000001a
     a0c:	0000000c 	.word	0x0000000c
     a10:	000007bc 	.word	0x000007bc
     a14:	08003fe4 	.word	0x08003fe4
     a18:	00000008 	.word	0x00000008
     a1c:	00000014 	.word	0x00000014
     a20:	000007bc 	.word	0x000007bc
     a24:	08003fec 	.word	0x08003fec
     a28:	00000058 	.word	0x00000058
     a2c:	44040e42 	.word	0x44040e42
     a30:	018e100e 	.word	0x018e100e
     a34:	0000000c 	.word	0x0000000c
     a38:	ffffffff 	.word	0xffffffff
     a3c:	7c010001 	.word	0x7c010001
     a40:	000d0c0e 	.word	0x000d0c0e
     a44:	0000000c 	.word	0x0000000c
     a48:	00000a34 	.word	0x00000a34
     a4c:	08004044 	.word	0x08004044
     a50:	00000018 	.word	0x00000018
     a54:	0000000c 	.word	0x0000000c
     a58:	00000a34 	.word	0x00000a34
     a5c:	0800405c 	.word	0x0800405c
     a60:	00000018 	.word	0x00000018
     a64:	0000000c 	.word	0x0000000c
     a68:	00000a34 	.word	0x00000a34
     a6c:	08004074 	.word	0x08004074
     a70:	00000018 	.word	0x00000018
     a74:	0000000c 	.word	0x0000000c
     a78:	00000a34 	.word	0x00000a34
     a7c:	0800408c 	.word	0x0800408c
     a80:	00000018 	.word	0x00000018
     a84:	0000000c 	.word	0x0000000c
     a88:	00000a34 	.word	0x00000a34
     a8c:	080040a4 	.word	0x080040a4
     a90:	00000010 	.word	0x00000010
     a94:	0000000c 	.word	0x0000000c
     a98:	00000a34 	.word	0x00000a34
     a9c:	080040b4 	.word	0x080040b4
     aa0:	0000000c 	.word	0x0000000c
     aa4:	0000000c 	.word	0x0000000c
     aa8:	00000a34 	.word	0x00000a34
     aac:	080040c0 	.word	0x080040c0
     ab0:	0000000c 	.word	0x0000000c
     ab4:	0000000c 	.word	0x0000000c
     ab8:	00000a34 	.word	0x00000a34
     abc:	080040cc 	.word	0x080040cc
     ac0:	00000010 	.word	0x00000010
     ac4:	0000000c 	.word	0x0000000c
     ac8:	00000a34 	.word	0x00000a34
     acc:	080040dc 	.word	0x080040dc
     ad0:	00000010 	.word	0x00000010
     ad4:	0000000c 	.word	0x0000000c
     ad8:	00000a34 	.word	0x00000a34
     adc:	080040ec 	.word	0x080040ec
     ae0:	0000001c 	.word	0x0000001c
     ae4:	0000000c 	.word	0x0000000c
     ae8:	00000a34 	.word	0x00000a34
     aec:	08004108 	.word	0x08004108
     af0:	00000020 	.word	0x00000020
     af4:	0000000c 	.word	0x0000000c
     af8:	00000a34 	.word	0x00000a34
     afc:	08004128 	.word	0x08004128
     b00:	0000000c 	.word	0x0000000c
     b04:	0000000c 	.word	0x0000000c
     b08:	00000a34 	.word	0x00000a34
     b0c:	08004134 	.word	0x08004134
     b10:	0000002c 	.word	0x0000002c
     b14:	00000018 	.word	0x00000018
     b18:	00000a34 	.word	0x00000a34
     b1c:	08004160 	.word	0x08004160
     b20:	00000094 	.word	0x00000094
     b24:	44080e42 	.word	0x44080e42
     b28:	018e100e 	.word	0x018e100e
     b2c:	00000284 	.word	0x00000284
     b30:	0000001c 	.word	0x0000001c
     b34:	00000a34 	.word	0x00000a34
     b38:	080041f4 	.word	0x080041f4
     b3c:	0000005c 	.word	0x0000005c
     b40:	8e140e42 	.word	0x8e140e42
     b44:	86028701 	.word	0x86028701
     b48:	84048503 	.word	0x84048503
     b4c:	180e4605 	.word	0x180e4605
     b50:	00000018 	.word	0x00000018
     b54:	00000a34 	.word	0x00000a34
     b58:	08004250 	.word	0x08004250
     b5c:	0000009c 	.word	0x0000009c
     b60:	8e0c0e42 	.word	0x8e0c0e42
     b64:	84028501 	.word	0x84028501
     b68:	100e4403 	.word	0x100e4403
     b6c:	00000014 	.word	0x00000014
     b70:	00000a34 	.word	0x00000a34
     b74:	080042ec 	.word	0x080042ec
     b78:	000000c0 	.word	0x000000c0
     b7c:	8e080e42 	.word	0x8e080e42
     b80:	00028401 	.word	0x00028401
     b84:	00000018 	.word	0x00000018
     b88:	00000a34 	.word	0x00000a34
     b8c:	080043ac 	.word	0x080043ac
     b90:	00000044 	.word	0x00000044
     b94:	8e100e42 	.word	0x8e100e42
     b98:	85028601 	.word	0x85028601
     b9c:	00048403 	.word	0x00048403
     ba0:	00000018 	.word	0x00000018
     ba4:	00000a34 	.word	0x00000a34
     ba8:	080043f0 	.word	0x080043f0
     bac:	00000038 	.word	0x00000038
     bb0:	8e100e42 	.word	0x8e100e42
     bb4:	85028601 	.word	0x85028601
     bb8:	00048403 	.word	0x00048403
     bbc:	00000018 	.word	0x00000018
     bc0:	00000a34 	.word	0x00000a34
     bc4:	08004428 	.word	0x08004428
     bc8:	00000048 	.word	0x00000048
     bcc:	8e100e42 	.word	0x8e100e42
     bd0:	85028601 	.word	0x85028601
     bd4:	00048403 	.word	0x00048403
     bd8:	00000014 	.word	0x00000014
     bdc:	00000a34 	.word	0x00000a34
     be0:	08004470 	.word	0x08004470
     be4:	00000078 	.word	0x00000078
     be8:	8e080e42 	.word	0x8e080e42
     bec:	00028401 	.word	0x00028401
     bf0:	00000014 	.word	0x00000014
     bf4:	00000a34 	.word	0x00000a34
     bf8:	080044e8 	.word	0x080044e8
     bfc:	0000003c 	.word	0x0000003c
     c00:	8e080e42 	.word	0x8e080e42
     c04:	00028401 	.word	0x00028401
     c08:	00000018 	.word	0x00000018
     c0c:	00000a34 	.word	0x00000a34
     c10:	08004524 	.word	0x08004524
     c14:	00000048 	.word	0x00000048
     c18:	8e0c0e42 	.word	0x8e0c0e42
     c1c:	84028501 	.word	0x84028501
     c20:	100e4403 	.word	0x100e4403
     c24:	0000000c 	.word	0x0000000c
     c28:	ffffffff 	.word	0xffffffff
     c2c:	7c010001 	.word	0x7c010001
     c30:	000d0c0e 	.word	0x000d0c0e
     c34:	0000001c 	.word	0x0000001c
     c38:	00000c24 	.word	0x00000c24
     c3c:	0800456c 	.word	0x0800456c
     c40:	000000a6 	.word	0x000000a6
     c44:	8e140e42 	.word	0x8e140e42
     c48:	86028701 	.word	0x86028701
     c4c:	84048503 	.word	0x84048503
     c50:	200e5a05 	.word	0x200e5a05
     c54:	0000000c 	.word	0x0000000c
     c58:	00000c24 	.word	0x00000c24
     c5c:	08004614 	.word	0x08004614
     c60:	00000010 	.word	0x00000010
     c64:	0000000c 	.word	0x0000000c
     c68:	00000c24 	.word	0x00000c24
     c6c:	08004624 	.word	0x08004624
     c70:	0000000c 	.word	0x0000000c
     c74:	0000000c 	.word	0x0000000c
     c78:	00000c24 	.word	0x00000c24
     c7c:	08004630 	.word	0x08004630
     c80:	00000006 	.word	0x00000006
     c84:	0000000c 	.word	0x0000000c
     c88:	00000c24 	.word	0x00000c24
     c8c:	08004638 	.word	0x08004638
     c90:	0000000c 	.word	0x0000000c
     c94:	0000000c 	.word	0x0000000c
     c98:	00000c24 	.word	0x00000c24
     c9c:	08004644 	.word	0x08004644
     ca0:	00000006 	.word	0x00000006
     ca4:	0000000c 	.word	0x0000000c
     ca8:	00000c24 	.word	0x00000c24
     cac:	0800464c 	.word	0x0800464c
     cb0:	00000004 	.word	0x00000004
     cb4:	0000000c 	.word	0x0000000c
     cb8:	00000c24 	.word	0x00000c24
     cbc:	08004650 	.word	0x08004650
     cc0:	00000004 	.word	0x00000004
     cc4:	0000000c 	.word	0x0000000c
     cc8:	00000c24 	.word	0x00000c24
     ccc:	08004654 	.word	0x08004654
     cd0:	0000000a 	.word	0x0000000a
     cd4:	0000000c 	.word	0x0000000c
     cd8:	00000c24 	.word	0x00000c24
     cdc:	08004660 	.word	0x08004660
     ce0:	00000004 	.word	0x00000004
     ce4:	0000000c 	.word	0x0000000c
     ce8:	00000c24 	.word	0x00000c24
     cec:	08004664 	.word	0x08004664
     cf0:	00000010 	.word	0x00000010
     cf4:	0000000c 	.word	0x0000000c
     cf8:	00000c24 	.word	0x00000c24
     cfc:	08004674 	.word	0x08004674
     d00:	00000020 	.word	0x00000020
     d04:	0000000c 	.word	0x0000000c
     d08:	00000c24 	.word	0x00000c24
     d0c:	08004694 	.word	0x08004694
     d10:	0000000c 	.word	0x0000000c
     d14:	00000018 	.word	0x00000018
     d18:	00000c24 	.word	0x00000c24
     d1c:	080046a0 	.word	0x080046a0
     d20:	00000060 	.word	0x00000060
     d24:	8e0c0e42 	.word	0x8e0c0e42
     d28:	84028501 	.word	0x84028501
     d2c:	00000003 	.word	0x00000003
     d30:	00000014 	.word	0x00000014
     d34:	00000c24 	.word	0x00000c24
     d38:	08004700 	.word	0x08004700
     d3c:	00000034 	.word	0x00000034
     d40:	8e080e42 	.word	0x8e080e42
     d44:	00028401 	.word	0x00028401
     d48:	00000014 	.word	0x00000014
     d4c:	00000c24 	.word	0x00000c24
     d50:	08004734 	.word	0x08004734
     d54:	00000018 	.word	0x00000018
     d58:	46040e42 	.word	0x46040e42
     d5c:	018e080e 	.word	0x018e080e
     d60:	00000014 	.word	0x00000014
     d64:	00000c24 	.word	0x00000c24
     d68:	0800474c 	.word	0x0800474c
     d6c:	000000a8 	.word	0x000000a8
     d70:	44040e42 	.word	0x44040e42
     d74:	018e100e 	.word	0x018e100e
     d78:	0000000c 	.word	0x0000000c
     d7c:	ffffffff 	.word	0xffffffff
     d80:	7c010001 	.word	0x7c010001
     d84:	000d0c0e 	.word	0x000d0c0e
     d88:	0000000c 	.word	0x0000000c
     d8c:	00000d78 	.word	0x00000d78
     d90:	080047f4 	.word	0x080047f4
     d94:	00000034 	.word	0x00000034
     d98:	0000000c 	.word	0x0000000c
     d9c:	00000d78 	.word	0x00000d78
     da0:	08004828 	.word	0x08004828
     da4:	00000030 	.word	0x00000030
     da8:	0000000c 	.word	0x0000000c
     dac:	00000d78 	.word	0x00000d78
     db0:	08004858 	.word	0x08004858
     db4:	00000014 	.word	0x00000014
     db8:	00000018 	.word	0x00000018
     dbc:	00000d78 	.word	0x00000d78
     dc0:	0800486c 	.word	0x0800486c
     dc4:	0000007c 	.word	0x0000007c
     dc8:	8e0c0e42 	.word	0x8e0c0e42
     dcc:	84028501 	.word	0x84028501
     dd0:	00000003 	.word	0x00000003
     dd4:	0000000c 	.word	0x0000000c
     dd8:	00000d78 	.word	0x00000d78
     ddc:	080048e8 	.word	0x080048e8
     de0:	0000000c 	.word	0x0000000c
     de4:	0000000c 	.word	0x0000000c
     de8:	00000d78 	.word	0x00000d78
     dec:	080048f4 	.word	0x080048f4
     df0:	00000018 	.word	0x00000018
     df4:	0000000c 	.word	0x0000000c
     df8:	00000d78 	.word	0x00000d78
     dfc:	0800490c 	.word	0x0800490c
     e00:	00000024 	.word	0x00000024
     e04:	0000000c 	.word	0x0000000c
     e08:	00000d78 	.word	0x00000d78
     e0c:	08004930 	.word	0x08004930
     e10:	0000000c 	.word	0x0000000c
     e14:	0000000c 	.word	0x0000000c
     e18:	00000d78 	.word	0x00000d78
     e1c:	0800493c 	.word	0x0800493c
     e20:	00000018 	.word	0x00000018
     e24:	0000000c 	.word	0x0000000c
     e28:	00000d78 	.word	0x00000d78
     e2c:	08004954 	.word	0x08004954
     e30:	00000010 	.word	0x00000010
     e34:	0000000c 	.word	0x0000000c
     e38:	00000d78 	.word	0x00000d78
     e3c:	08004964 	.word	0x08004964
     e40:	00000024 	.word	0x00000024
     e44:	0000000c 	.word	0x0000000c
     e48:	00000d78 	.word	0x00000d78
     e4c:	08004988 	.word	0x08004988
     e50:	0000000c 	.word	0x0000000c
     e54:	0000000c 	.word	0x0000000c
     e58:	00000d78 	.word	0x00000d78
     e5c:	08004994 	.word	0x08004994
     e60:	00000014 	.word	0x00000014
     e64:	0000000c 	.word	0x0000000c
     e68:	00000d78 	.word	0x00000d78
     e6c:	080049a8 	.word	0x080049a8
     e70:	00000010 	.word	0x00000010
     e74:	0000000c 	.word	0x0000000c
     e78:	00000d78 	.word	0x00000d78
     e7c:	080049b8 	.word	0x080049b8
     e80:	00000010 	.word	0x00000010
     e84:	0000000c 	.word	0x0000000c
     e88:	00000d78 	.word	0x00000d78
     e8c:	080049c8 	.word	0x080049c8
     e90:	0000001c 	.word	0x0000001c
     e94:	0000000c 	.word	0x0000000c
     e98:	00000d78 	.word	0x00000d78
     e9c:	080049e4 	.word	0x080049e4
     ea0:	00000028 	.word	0x00000028
     ea4:	00000014 	.word	0x00000014
     ea8:	00000d78 	.word	0x00000d78
     eac:	08004a0c 	.word	0x08004a0c
     eb0:	00000058 	.word	0x00000058
     eb4:	8e080e42 	.word	0x8e080e42
     eb8:	00028401 	.word	0x00028401
     ebc:	0000000c 	.word	0x0000000c
     ec0:	00000d78 	.word	0x00000d78
     ec4:	08004a64 	.word	0x08004a64
     ec8:	00000020 	.word	0x00000020
     ecc:	0000000c 	.word	0x0000000c
     ed0:	00000d78 	.word	0x00000d78
     ed4:	08004a84 	.word	0x08004a84
     ed8:	00000018 	.word	0x00000018
     edc:	0000000c 	.word	0x0000000c
     ee0:	00000d78 	.word	0x00000d78
     ee4:	08004a9c 	.word	0x08004a9c
     ee8:	00000018 	.word	0x00000018
     eec:	0000000c 	.word	0x0000000c
     ef0:	00000d78 	.word	0x00000d78
     ef4:	08004ab4 	.word	0x08004ab4
     ef8:	00000020 	.word	0x00000020
     efc:	0000000c 	.word	0x0000000c
     f00:	00000d78 	.word	0x00000d78
     f04:	08004ad4 	.word	0x08004ad4
     f08:	00000044 	.word	0x00000044
     f0c:	0000000c 	.word	0x0000000c
     f10:	00000d78 	.word	0x00000d78
     f14:	08004b18 	.word	0x08004b18
     f18:	00000014 	.word	0x00000014
     f1c:	00000014 	.word	0x00000014
     f20:	00000d78 	.word	0x00000d78
     f24:	08004b2c 	.word	0x08004b2c
     f28:	0000000c 	.word	0x0000000c
     f2c:	42040e42 	.word	0x42040e42
     f30:	018e080e 	.word	0x018e080e
     f34:	00000014 	.word	0x00000014
     f38:	00000d78 	.word	0x00000d78
     f3c:	08004b38 	.word	0x08004b38
     f40:	0000000e 	.word	0x0000000e
     f44:	44040e42 	.word	0x44040e42
     f48:	018e080e 	.word	0x018e080e
     f4c:	00000014 	.word	0x00000014
     f50:	00000d78 	.word	0x00000d78
     f54:	08004b48 	.word	0x08004b48
     f58:	0000000c 	.word	0x0000000c
     f5c:	42040e42 	.word	0x42040e42
     f60:	018e080e 	.word	0x018e080e
     f64:	00000014 	.word	0x00000014
     f68:	00000d78 	.word	0x00000d78
     f6c:	08004b54 	.word	0x08004b54
     f70:	0000000c 	.word	0x0000000c
     f74:	42040e42 	.word	0x42040e42
     f78:	018e080e 	.word	0x018e080e
     f7c:	00000014 	.word	0x00000014
     f80:	00000d78 	.word	0x00000d78
     f84:	08004b60 	.word	0x08004b60
     f88:	0000000c 	.word	0x0000000c
     f8c:	42040e42 	.word	0x42040e42
     f90:	018e080e 	.word	0x018e080e
     f94:	00000014 	.word	0x00000014
     f98:	00000d78 	.word	0x00000d78
     f9c:	08004b6c 	.word	0x08004b6c
     fa0:	0000000c 	.word	0x0000000c
     fa4:	42040e42 	.word	0x42040e42
     fa8:	018e080e 	.word	0x018e080e
     fac:	0000000c 	.word	0x0000000c
     fb0:	ffffffff 	.word	0xffffffff
     fb4:	7c010001 	.word	0x7c010001
     fb8:	000d0c0e 	.word	0x000d0c0e
     fbc:	0000000c 	.word	0x0000000c
     fc0:	00000fac 	.word	0x00000fac
     fc4:	08004b78 	.word	0x08004b78
     fc8:	0000000c 	.word	0x0000000c
     fcc:	0000000c 	.word	0x0000000c
     fd0:	00000fac 	.word	0x00000fac
     fd4:	08004b84 	.word	0x08004b84
     fd8:	0000000c 	.word	0x0000000c
     fdc:	0000000c 	.word	0x0000000c
     fe0:	00000fac 	.word	0x00000fac
     fe4:	08004b90 	.word	0x08004b90
     fe8:	00000014 	.word	0x00000014
     fec:	0000000c 	.word	0x0000000c
     ff0:	00000fac 	.word	0x00000fac
     ff4:	08004ba4 	.word	0x08004ba4
     ff8:	0000000c 	.word	0x0000000c
     ffc:	0000000c 	.word	0x0000000c
    1000:	00000fac 	.word	0x00000fac
    1004:	08004bb0 	.word	0x08004bb0
    1008:	00000014 	.word	0x00000014
    100c:	0000000c 	.word	0x0000000c
    1010:	00000fac 	.word	0x00000fac
    1014:	08004bc4 	.word	0x08004bc4
    1018:	00000010 	.word	0x00000010
    101c:	00000014 	.word	0x00000014
    1020:	00000fac 	.word	0x00000fac
    1024:	08004bd4 	.word	0x08004bd4
    1028:	00000034 	.word	0x00000034
    102c:	44040e44 	.word	0x44040e44
    1030:	018e080e 	.word	0x018e080e
    1034:	00000014 	.word	0x00000014
    1038:	00000fac 	.word	0x00000fac
    103c:	08004c08 	.word	0x08004c08
    1040:	00000038 	.word	0x00000038
    1044:	44040e44 	.word	0x44040e44
    1048:	018e080e 	.word	0x018e080e
    104c:	00000014 	.word	0x00000014
    1050:	00000fac 	.word	0x00000fac
    1054:	08004c40 	.word	0x08004c40
    1058:	00000018 	.word	0x00000018
    105c:	8e080e42 	.word	0x8e080e42
    1060:	00028401 	.word	0x00028401
    1064:	0000000c 	.word	0x0000000c
    1068:	ffffffff 	.word	0xffffffff
    106c:	7c010001 	.word	0x7c010001
    1070:	000d0c0e 	.word	0x000d0c0e
    1074:	0000000c 	.word	0x0000000c
    1078:	00001064 	.word	0x00001064
    107c:	08004c58 	.word	0x08004c58
    1080:	00000040 	.word	0x00000040
    1084:	0000000c 	.word	0x0000000c
    1088:	00001064 	.word	0x00001064
    108c:	08004c98 	.word	0x08004c98
    1090:	00000034 	.word	0x00000034
    1094:	00000010 	.word	0x00000010
    1098:	00001064 	.word	0x00001064
    109c:	08004ccc 	.word	0x08004ccc
    10a0:	00000030 	.word	0x00000030
    10a4:	00080e42 	.word	0x00080e42
    10a8:	0000000c 	.word	0x0000000c
    10ac:	00001064 	.word	0x00001064
    10b0:	08004cfc 	.word	0x08004cfc
    10b4:	00000014 	.word	0x00000014
    10b8:	0000000c 	.word	0x0000000c
    10bc:	00001064 	.word	0x00001064
    10c0:	08004d10 	.word	0x08004d10
    10c4:	0000000c 	.word	0x0000000c
    10c8:	0000000c 	.word	0x0000000c
    10cc:	00001064 	.word	0x00001064
    10d0:	08004d1c 	.word	0x08004d1c
    10d4:	00000014 	.word	0x00000014
    10d8:	0000000c 	.word	0x0000000c
    10dc:	00001064 	.word	0x00001064
    10e0:	08004d30 	.word	0x08004d30
    10e4:	0000000c 	.word	0x0000000c
    10e8:	0000000c 	.word	0x0000000c
    10ec:	00001064 	.word	0x00001064
    10f0:	08004d3c 	.word	0x08004d3c
    10f4:	00000014 	.word	0x00000014
    10f8:	0000000c 	.word	0x0000000c
    10fc:	00001064 	.word	0x00001064
    1100:	08004d50 	.word	0x08004d50
    1104:	00000010 	.word	0x00000010
    1108:	0000000c 	.word	0x0000000c
    110c:	00001064 	.word	0x00001064
    1110:	08004d60 	.word	0x08004d60
    1114:	00000014 	.word	0x00000014
    1118:	0000000c 	.word	0x0000000c
    111c:	00001064 	.word	0x00001064
    1120:	08004d74 	.word	0x08004d74
    1124:	00000014 	.word	0x00000014
    1128:	0000000c 	.word	0x0000000c
    112c:	00001064 	.word	0x00001064
    1130:	08004d88 	.word	0x08004d88
    1134:	00000014 	.word	0x00000014
    1138:	0000000c 	.word	0x0000000c
    113c:	00001064 	.word	0x00001064
    1140:	08004d9c 	.word	0x08004d9c
    1144:	0000001c 	.word	0x0000001c
    1148:	0000000c 	.word	0x0000000c
    114c:	00001064 	.word	0x00001064
    1150:	08004db8 	.word	0x08004db8
    1154:	0000000c 	.word	0x0000000c
    1158:	0000000c 	.word	0x0000000c
    115c:	00001064 	.word	0x00001064
    1160:	08004dc4 	.word	0x08004dc4
    1164:	00000014 	.word	0x00000014
    1168:	0000000c 	.word	0x0000000c
    116c:	00001064 	.word	0x00001064
    1170:	08004dd8 	.word	0x08004dd8
    1174:	00000020 	.word	0x00000020
    1178:	0000000c 	.word	0x0000000c
    117c:	00001064 	.word	0x00001064
    1180:	08004df8 	.word	0x08004df8
    1184:	0000000c 	.word	0x0000000c
    1188:	0000000c 	.word	0x0000000c
    118c:	00001064 	.word	0x00001064
    1190:	08004e04 	.word	0x08004e04
    1194:	00000010 	.word	0x00000010
    1198:	0000000c 	.word	0x0000000c
    119c:	00001064 	.word	0x00001064
    11a0:	08004e14 	.word	0x08004e14
    11a4:	0000000c 	.word	0x0000000c
    11a8:	0000000c 	.word	0x0000000c
    11ac:	00001064 	.word	0x00001064
    11b0:	08004e20 	.word	0x08004e20
    11b4:	000000b8 	.word	0x000000b8
    11b8:	0000000c 	.word	0x0000000c
    11bc:	00001064 	.word	0x00001064
    11c0:	08004ed8 	.word	0x08004ed8
    11c4:	0000001c 	.word	0x0000001c
    11c8:	0000000c 	.word	0x0000000c
    11cc:	00001064 	.word	0x00001064
    11d0:	08004ef4 	.word	0x08004ef4
    11d4:	0000001c 	.word	0x0000001c
    11d8:	0000000c 	.word	0x0000000c
    11dc:	00001064 	.word	0x00001064
    11e0:	08004f10 	.word	0x08004f10
    11e4:	0000001c 	.word	0x0000001c
    11e8:	0000000c 	.word	0x0000000c
    11ec:	00001064 	.word	0x00001064
    11f0:	08004f2c 	.word	0x08004f2c
    11f4:	0000001c 	.word	0x0000001c
    11f8:	0000000c 	.word	0x0000000c
    11fc:	00001064 	.word	0x00001064
    1200:	08004f48 	.word	0x08004f48
    1204:	0000001c 	.word	0x0000001c
    1208:	0000000c 	.word	0x0000000c
    120c:	00001064 	.word	0x00001064
    1210:	08004f64 	.word	0x08004f64
    1214:	0000000c 	.word	0x0000000c
    1218:	0000000c 	.word	0x0000000c
    121c:	00001064 	.word	0x00001064
    1220:	08004f70 	.word	0x08004f70
    1224:	0000000c 	.word	0x0000000c
    1228:	0000000c 	.word	0x0000000c
    122c:	00001064 	.word	0x00001064
    1230:	08004f7c 	.word	0x08004f7c
    1234:	0000000c 	.word	0x0000000c
    1238:	0000000c 	.word	0x0000000c
    123c:	00001064 	.word	0x00001064
    1240:	08004f88 	.word	0x08004f88
    1244:	00000044 	.word	0x00000044
    1248:	0000000c 	.word	0x0000000c
    124c:	00001064 	.word	0x00001064
    1250:	08004fcc 	.word	0x08004fcc
    1254:	00000010 	.word	0x00000010
    1258:	0000000c 	.word	0x0000000c
    125c:	00001064 	.word	0x00001064
    1260:	08004fdc 	.word	0x08004fdc
    1264:	00000014 	.word	0x00000014
    1268:	0000000c 	.word	0x0000000c
    126c:	00001064 	.word	0x00001064
    1270:	08004ff0 	.word	0x08004ff0
    1274:	0000000c 	.word	0x0000000c
    1278:	0000000c 	.word	0x0000000c
    127c:	ffffffff 	.word	0xffffffff
    1280:	7c010001 	.word	0x7c010001
    1284:	000d0c0e 	.word	0x000d0c0e
    1288:	0000000c 	.word	0x0000000c
    128c:	00001278 	.word	0x00001278
    1290:	08004ffc 	.word	0x08004ffc
    1294:	0000001c 	.word	0x0000001c
    1298:	0000000c 	.word	0x0000000c
    129c:	00001278 	.word	0x00001278
    12a0:	08005018 	.word	0x08005018
    12a4:	0000000c 	.word	0x0000000c
    12a8:	0000000c 	.word	0x0000000c
    12ac:	00001278 	.word	0x00001278
    12b0:	08005024 	.word	0x08005024
    12b4:	0000002c 	.word	0x0000002c
    12b8:	0000000c 	.word	0x0000000c
    12bc:	00001278 	.word	0x00001278
    12c0:	08005050 	.word	0x08005050
    12c4:	0000001c 	.word	0x0000001c
    12c8:	0000000c 	.word	0x0000000c
    12cc:	00001278 	.word	0x00001278
    12d0:	0800506c 	.word	0x0800506c
    12d4:	0000000c 	.word	0x0000000c
    12d8:	0000000c 	.word	0x0000000c
    12dc:	00001278 	.word	0x00001278
    12e0:	08005078 	.word	0x08005078
    12e4:	00000028 	.word	0x00000028
    12e8:	0000000c 	.word	0x0000000c
    12ec:	ffffffff 	.word	0xffffffff
    12f0:	7c010001 	.word	0x7c010001
    12f4:	000d0c0e 	.word	0x000d0c0e
    12f8:	00000010 	.word	0x00000010
    12fc:	000012e8 	.word	0x000012e8
    1300:	080050a0 	.word	0x080050a0
    1304:	00000054 	.word	0x00000054
    1308:	00080e44 	.word	0x00080e44
    130c:	0000001c 	.word	0x0000001c
    1310:	000012e8 	.word	0x000012e8
    1314:	080050f4 	.word	0x080050f4
    1318:	000000b0 	.word	0x000000b0
    131c:	8e140e54 	.word	0x8e140e54
    1320:	86028701 	.word	0x86028701
    1324:	84048503 	.word	0x84048503
    1328:	200e7605 	.word	0x200e7605
    132c:	00000020 	.word	0x00000020
    1330:	000012e8 	.word	0x000012e8
    1334:	080051a4 	.word	0x080051a4
    1338:	000000b8 	.word	0x000000b8
    133c:	8e140e44 	.word	0x8e140e44
    1340:	86028701 	.word	0x86028701
    1344:	84048503 	.word	0x84048503
    1348:	0e400205 	.word	0x0e400205
    134c:	00000020 	.word	0x00000020
    1350:	00000020 	.word	0x00000020
    1354:	000012e8 	.word	0x000012e8
    1358:	0800525c 	.word	0x0800525c
    135c:	000000b4 	.word	0x000000b4
    1360:	8e140e44 	.word	0x8e140e44
    1364:	86028701 	.word	0x86028701
    1368:	84048503 	.word	0x84048503
    136c:	0e400205 	.word	0x0e400205
    1370:	00000020 	.word	0x00000020
    1374:	0000001c 	.word	0x0000001c
    1378:	000012e8 	.word	0x000012e8
    137c:	08005310 	.word	0x08005310
    1380:	00000094 	.word	0x00000094
    1384:	4e140e44 	.word	0x4e140e44
    1388:	018e280e 	.word	0x018e280e
    138c:	03860287 	.word	0x03860287
    1390:	05840485 	.word	0x05840485
    1394:	00000018 	.word	0x00000018
    1398:	000012e8 	.word	0x000012e8
    139c:	080053a4 	.word	0x080053a4
    13a0:	0000016c 	.word	0x0000016c
    13a4:	8e0c0e44 	.word	0x8e0c0e44
    13a8:	84028501 	.word	0x84028501
    13ac:	00000003 	.word	0x00000003
    13b0:	0000001c 	.word	0x0000001c
    13b4:	000012e8 	.word	0x000012e8
    13b8:	08005510 	.word	0x08005510
    13bc:	0000015a 	.word	0x0000015a
    13c0:	8e140e44 	.word	0x8e140e44
    13c4:	86028701 	.word	0x86028701
    13c8:	84048503 	.word	0x84048503
    13cc:	00000005 	.word	0x00000005
    13d0:	0000000c 	.word	0x0000000c
    13d4:	000012e8 	.word	0x000012e8
    13d8:	0800566c 	.word	0x0800566c
    13dc:	00000022 	.word	0x00000022
    13e0:	0000000c 	.word	0x0000000c
    13e4:	000012e8 	.word	0x000012e8
    13e8:	08005690 	.word	0x08005690
    13ec:	00000016 	.word	0x00000016
    13f0:	0000000c 	.word	0x0000000c
    13f4:	000012e8 	.word	0x000012e8
    13f8:	080056a8 	.word	0x080056a8
    13fc:	00000016 	.word	0x00000016
    1400:	0000000c 	.word	0x0000000c
    1404:	000012e8 	.word	0x000012e8
    1408:	080056c0 	.word	0x080056c0
    140c:	00000018 	.word	0x00000018
    1410:	0000000c 	.word	0x0000000c
    1414:	000012e8 	.word	0x000012e8
    1418:	080056d8 	.word	0x080056d8
    141c:	00000014 	.word	0x00000014
    1420:	0000000c 	.word	0x0000000c
    1424:	000012e8 	.word	0x000012e8
    1428:	080056ec 	.word	0x080056ec
    142c:	0000001a 	.word	0x0000001a
    1430:	0000000c 	.word	0x0000000c
    1434:	000012e8 	.word	0x000012e8
    1438:	08005708 	.word	0x08005708
    143c:	0000001c 	.word	0x0000001c
    1440:	0000000c 	.word	0x0000000c
    1444:	000012e8 	.word	0x000012e8
    1448:	08005724 	.word	0x08005724
    144c:	00000018 	.word	0x00000018
    1450:	0000000c 	.word	0x0000000c
    1454:	000012e8 	.word	0x000012e8
    1458:	0800573c 	.word	0x0800573c
    145c:	00000004 	.word	0x00000004
    1460:	0000000c 	.word	0x0000000c
    1464:	000012e8 	.word	0x000012e8
    1468:	08005740 	.word	0x08005740
    146c:	00000008 	.word	0x00000008
    1470:	0000000c 	.word	0x0000000c
    1474:	000012e8 	.word	0x000012e8
    1478:	08005748 	.word	0x08005748
    147c:	00000018 	.word	0x00000018
    1480:	0000000c 	.word	0x0000000c
    1484:	000012e8 	.word	0x000012e8
    1488:	08005760 	.word	0x08005760
    148c:	0000000e 	.word	0x0000000e
    1490:	0000000c 	.word	0x0000000c
    1494:	000012e8 	.word	0x000012e8
    1498:	08005770 	.word	0x08005770
    149c:	0000001a 	.word	0x0000001a
    14a0:	00000014 	.word	0x00000014
    14a4:	000012e8 	.word	0x000012e8
    14a8:	0800578c 	.word	0x0800578c
    14ac:	00000092 	.word	0x00000092
    14b0:	8e080e42 	.word	0x8e080e42
    14b4:	00028401 	.word	0x00028401
    14b8:	0000000c 	.word	0x0000000c
    14bc:	000012e8 	.word	0x000012e8
    14c0:	08005820 	.word	0x08005820
    14c4:	00000028 	.word	0x00000028
    14c8:	0000000c 	.word	0x0000000c
    14cc:	000012e8 	.word	0x000012e8
    14d0:	08005848 	.word	0x08005848
    14d4:	00000022 	.word	0x00000022
    14d8:	0000000c 	.word	0x0000000c
    14dc:	000012e8 	.word	0x000012e8
    14e0:	0800586c 	.word	0x0800586c
    14e4:	00000018 	.word	0x00000018
    14e8:	0000000c 	.word	0x0000000c
    14ec:	000012e8 	.word	0x000012e8
    14f0:	08005884 	.word	0x08005884
    14f4:	00000006 	.word	0x00000006
    14f8:	0000000c 	.word	0x0000000c
    14fc:	000012e8 	.word	0x000012e8
    1500:	0800588c 	.word	0x0800588c
    1504:	00000010 	.word	0x00000010
    1508:	0000000c 	.word	0x0000000c
    150c:	000012e8 	.word	0x000012e8
    1510:	0800589c 	.word	0x0800589c
    1514:	00000010 	.word	0x00000010
    1518:	00000018 	.word	0x00000018
    151c:	000012e8 	.word	0x000012e8
    1520:	080058ac 	.word	0x080058ac
    1524:	00000046 	.word	0x00000046
    1528:	8e0c0e46 	.word	0x8e0c0e46
    152c:	84028501 	.word	0x84028501
    1530:	00000003 	.word	0x00000003
    1534:	0000000c 	.word	0x0000000c
    1538:	000012e8 	.word	0x000012e8
    153c:	080058f4 	.word	0x080058f4
    1540:	00000010 	.word	0x00000010
    1544:	0000000c 	.word	0x0000000c
    1548:	000012e8 	.word	0x000012e8
    154c:	08005904 	.word	0x08005904
    1550:	00000014 	.word	0x00000014
    1554:	0000000c 	.word	0x0000000c
    1558:	000012e8 	.word	0x000012e8
    155c:	08005918 	.word	0x08005918
    1560:	00000010 	.word	0x00000010
    1564:	0000000c 	.word	0x0000000c
    1568:	000012e8 	.word	0x000012e8
    156c:	08005928 	.word	0x08005928
    1570:	00000014 	.word	0x00000014
    1574:	0000000c 	.word	0x0000000c
    1578:	000012e8 	.word	0x000012e8
    157c:	0800593c 	.word	0x0800593c
    1580:	0000001a 	.word	0x0000001a
    1584:	0000000c 	.word	0x0000000c
    1588:	000012e8 	.word	0x000012e8
    158c:	08005958 	.word	0x08005958
    1590:	0000001a 	.word	0x0000001a
    1594:	0000000c 	.word	0x0000000c
    1598:	000012e8 	.word	0x000012e8
    159c:	08005974 	.word	0x08005974
    15a0:	0000001a 	.word	0x0000001a
    15a4:	0000000c 	.word	0x0000000c
    15a8:	000012e8 	.word	0x000012e8
    15ac:	08005990 	.word	0x08005990
    15b0:	0000001a 	.word	0x0000001a
    15b4:	0000000c 	.word	0x0000000c
    15b8:	000012e8 	.word	0x000012e8
    15bc:	080059ac 	.word	0x080059ac
    15c0:	00000010 	.word	0x00000010
    15c4:	0000000c 	.word	0x0000000c
    15c8:	000012e8 	.word	0x000012e8
    15cc:	080059bc 	.word	0x080059bc
    15d0:	00000014 	.word	0x00000014
    15d4:	0000000c 	.word	0x0000000c
    15d8:	000012e8 	.word	0x000012e8
    15dc:	080059d0 	.word	0x080059d0
    15e0:	00000010 	.word	0x00000010
    15e4:	0000000c 	.word	0x0000000c
    15e8:	000012e8 	.word	0x000012e8
    15ec:	080059e0 	.word	0x080059e0
    15f0:	00000014 	.word	0x00000014
    15f4:	0000000c 	.word	0x0000000c
    15f8:	000012e8 	.word	0x000012e8
    15fc:	080059f4 	.word	0x080059f4
    1600:	00000010 	.word	0x00000010
    1604:	0000000c 	.word	0x0000000c
    1608:	000012e8 	.word	0x000012e8
    160c:	08005a04 	.word	0x08005a04
    1610:	00000014 	.word	0x00000014
    1614:	0000000c 	.word	0x0000000c
    1618:	000012e8 	.word	0x000012e8
    161c:	08005a18 	.word	0x08005a18
    1620:	00000010 	.word	0x00000010
    1624:	0000000c 	.word	0x0000000c
    1628:	000012e8 	.word	0x000012e8
    162c:	08005a28 	.word	0x08005a28
    1630:	00000014 	.word	0x00000014
    1634:	0000000c 	.word	0x0000000c
    1638:	000012e8 	.word	0x000012e8
    163c:	08005a3c 	.word	0x08005a3c
    1640:	00000010 	.word	0x00000010
    1644:	0000000c 	.word	0x0000000c
    1648:	000012e8 	.word	0x000012e8
    164c:	08005a4c 	.word	0x08005a4c
    1650:	00000010 	.word	0x00000010
    1654:	0000000c 	.word	0x0000000c
    1658:	000012e8 	.word	0x000012e8
    165c:	08005a5c 	.word	0x08005a5c
    1660:	00000010 	.word	0x00000010
    1664:	0000000c 	.word	0x0000000c
    1668:	000012e8 	.word	0x000012e8
    166c:	08005a6c 	.word	0x08005a6c
    1670:	00000010 	.word	0x00000010
    1674:	0000000c 	.word	0x0000000c
    1678:	000012e8 	.word	0x000012e8
    167c:	08005a7c 	.word	0x08005a7c
    1680:	00000010 	.word	0x00000010
    1684:	0000000c 	.word	0x0000000c
    1688:	000012e8 	.word	0x000012e8
    168c:	08005a8c 	.word	0x08005a8c
    1690:	00000010 	.word	0x00000010
    1694:	0000000c 	.word	0x0000000c
    1698:	000012e8 	.word	0x000012e8
    169c:	08005a9c 	.word	0x08005a9c
    16a0:	00000014 	.word	0x00000014
    16a4:	0000000c 	.word	0x0000000c
    16a8:	000012e8 	.word	0x000012e8
    16ac:	08005ab0 	.word	0x08005ab0
    16b0:	00000014 	.word	0x00000014
    16b4:	0000000c 	.word	0x0000000c
    16b8:	000012e8 	.word	0x000012e8
    16bc:	08005ac4 	.word	0x08005ac4
    16c0:	00000014 	.word	0x00000014
    16c4:	0000000c 	.word	0x0000000c
    16c8:	000012e8 	.word	0x000012e8
    16cc:	08005ad8 	.word	0x08005ad8
    16d0:	00000014 	.word	0x00000014
    16d4:	0000000c 	.word	0x0000000c
    16d8:	000012e8 	.word	0x000012e8
    16dc:	08005aec 	.word	0x08005aec
    16e0:	00000014 	.word	0x00000014
    16e4:	0000000c 	.word	0x0000000c
    16e8:	000012e8 	.word	0x000012e8
    16ec:	08005b00 	.word	0x08005b00
    16f0:	00000020 	.word	0x00000020
    16f4:	0000000c 	.word	0x0000000c
    16f8:	000012e8 	.word	0x000012e8
    16fc:	08005b20 	.word	0x08005b20
    1700:	00000020 	.word	0x00000020
    1704:	00000010 	.word	0x00000010
    1708:	000012e8 	.word	0x000012e8
    170c:	08005b40 	.word	0x08005b40
    1710:	00000068 	.word	0x00000068
    1714:	00080e4a 	.word	0x00080e4a
    1718:	0000000c 	.word	0x0000000c
    171c:	000012e8 	.word	0x000012e8
    1720:	08005ba8 	.word	0x08005ba8
    1724:	0000001a 	.word	0x0000001a
    1728:	0000000c 	.word	0x0000000c
    172c:	000012e8 	.word	0x000012e8
    1730:	08005bc4 	.word	0x08005bc4
    1734:	0000001a 	.word	0x0000001a
    1738:	0000000c 	.word	0x0000000c
    173c:	000012e8 	.word	0x000012e8
    1740:	08005be0 	.word	0x08005be0
    1744:	0000001a 	.word	0x0000001a
    1748:	0000000c 	.word	0x0000000c
    174c:	000012e8 	.word	0x000012e8
    1750:	08005bfc 	.word	0x08005bfc
    1754:	00000016 	.word	0x00000016
    1758:	0000000c 	.word	0x0000000c
    175c:	000012e8 	.word	0x000012e8
    1760:	08005c14 	.word	0x08005c14
    1764:	00000016 	.word	0x00000016
    1768:	0000000c 	.word	0x0000000c
    176c:	000012e8 	.word	0x000012e8
    1770:	08005c2c 	.word	0x08005c2c
    1774:	00000016 	.word	0x00000016
    1778:	0000000c 	.word	0x0000000c
    177c:	000012e8 	.word	0x000012e8
    1780:	08005c44 	.word	0x08005c44
    1784:	00000016 	.word	0x00000016
    1788:	0000000c 	.word	0x0000000c
    178c:	000012e8 	.word	0x000012e8
    1790:	08005c5c 	.word	0x08005c5c
    1794:	00000004 	.word	0x00000004
    1798:	0000000c 	.word	0x0000000c
    179c:	000012e8 	.word	0x000012e8
    17a0:	08005c60 	.word	0x08005c60
    17a4:	00000004 	.word	0x00000004
    17a8:	0000000c 	.word	0x0000000c
    17ac:	000012e8 	.word	0x000012e8
    17b0:	08005c64 	.word	0x08005c64
    17b4:	00000004 	.word	0x00000004
    17b8:	0000000c 	.word	0x0000000c
    17bc:	000012e8 	.word	0x000012e8
    17c0:	08005c68 	.word	0x08005c68
    17c4:	00000004 	.word	0x00000004
    17c8:	0000000c 	.word	0x0000000c
    17cc:	000012e8 	.word	0x000012e8
    17d0:	08005c6c 	.word	0x08005c6c
    17d4:	00000004 	.word	0x00000004
    17d8:	0000000c 	.word	0x0000000c
    17dc:	000012e8 	.word	0x000012e8
    17e0:	08005c70 	.word	0x08005c70
    17e4:	00000006 	.word	0x00000006
    17e8:	0000000c 	.word	0x0000000c
    17ec:	000012e8 	.word	0x000012e8
    17f0:	08005c78 	.word	0x08005c78
    17f4:	00000016 	.word	0x00000016
    17f8:	0000000c 	.word	0x0000000c
    17fc:	000012e8 	.word	0x000012e8
    1800:	08005c90 	.word	0x08005c90
    1804:	0000001a 	.word	0x0000001a
    1808:	0000000c 	.word	0x0000000c
    180c:	000012e8 	.word	0x000012e8
    1810:	08005cac 	.word	0x08005cac
    1814:	00000016 	.word	0x00000016
    1818:	0000000c 	.word	0x0000000c
    181c:	000012e8 	.word	0x000012e8
    1820:	08005cc4 	.word	0x08005cc4
    1824:	0000001a 	.word	0x0000001a
    1828:	0000000c 	.word	0x0000000c
    182c:	000012e8 	.word	0x000012e8
    1830:	08005ce0 	.word	0x08005ce0
    1834:	0010      	.short	0x0010
    1836:	00          	.byte	0x00
    1837:	00          	.byte	0x00
    1838:	0000000c 	.word	0x0000000c
    183c:	000012e8 	.word	0x000012e8
    1840:	08005cf0 	.word	0x08005cf0
    1844:	00000006 	.word	0x00000006
    1848:	0000000c 	.word	0x0000000c
    184c:	000012e8 	.word	0x000012e8
    1850:	08005cf8 	.word	0x08005cf8
    1854:	00000006 	.word	0x00000006
    1858:	0000000c 	.word	0x0000000c
    185c:	000012e8 	.word	0x000012e8
    1860:	08005d00 	.word	0x08005d00
    1864:	00000006 	.word	0x00000006
    1868:	0000000c 	.word	0x0000000c
    186c:	000012e8 	.word	0x000012e8
    1870:	08005d08 	.word	0x08005d08
    1874:	00000008 	.word	0x00000008
    1878:	0000000c 	.word	0x0000000c
    187c:	000012e8 	.word	0x000012e8
    1880:	08005d10 	.word	0x08005d10
    1884:	00000006 	.word	0x00000006
    1888:	0000000c 	.word	0x0000000c
    188c:	000012e8 	.word	0x000012e8
    1890:	08005d18 	.word	0x08005d18
    1894:	00000006 	.word	0x00000006
    1898:	0000000c 	.word	0x0000000c
    189c:	000012e8 	.word	0x000012e8
    18a0:	08005d20 	.word	0x08005d20
    18a4:	0000000c 	.word	0x0000000c
    18a8:	0000000c 	.word	0x0000000c
    18ac:	000012e8 	.word	0x000012e8
    18b0:	08005d2c 	.word	0x08005d2c
    18b4:	0000000a 	.word	0x0000000a
    18b8:	0000000c 	.word	0x0000000c
    18bc:	000012e8 	.word	0x000012e8
    18c0:	08005d38 	.word	0x08005d38
    18c4:	00000018 	.word	0x00000018
    18c8:	0000000c 	.word	0x0000000c
    18cc:	000012e8 	.word	0x000012e8
    18d0:	08005d50 	.word	0x08005d50
    18d4:	0000000a 	.word	0x0000000a
    18d8:	00000014 	.word	0x00000014
    18dc:	000012e8 	.word	0x000012e8
    18e0:	08005d5c 	.word	0x08005d5c
    18e4:	000000cc 	.word	0x000000cc
    18e8:	44040e42 	.word	0x44040e42
    18ec:	018e100e 	.word	0x018e100e
    18f0:	0000000c 	.word	0x0000000c
    18f4:	ffffffff 	.word	0xffffffff
    18f8:	7c010001 	.word	0x7c010001
    18fc:	000d0c0e 	.word	0x000d0c0e
    1900:	0000000c 	.word	0x0000000c
    1904:	000018f0 	.word	0x000018f0
    1908:	08005e28 	.word	0x08005e28
    190c:	0000001e 	.word	0x0000001e
    1910:	0000000c 	.word	0x0000000c
    1914:	000018f0 	.word	0x000018f0
    1918:	08005e48 	.word	0x08005e48
    191c:	00000028 	.word	0x00000028
    1920:	0000000c 	.word	0x0000000c
    1924:	000018f0 	.word	0x000018f0
    1928:	08005e70 	.word	0x08005e70
    192c:	0000000e 	.word	0x0000000e
    1930:	0000000c 	.word	0x0000000c
    1934:	000018f0 	.word	0x000018f0
    1938:	08005e80 	.word	0x08005e80
    193c:	0000001a 	.word	0x0000001a
    1940:	00000010 	.word	0x00000010
    1944:	000018f0 	.word	0x000018f0
    1948:	08005e9c 	.word	0x08005e9c
    194c:	0000003e 	.word	0x0000003e
    1950:	00080e4e 	.word	0x00080e4e
    1954:	0000000c 	.word	0x0000000c
    1958:	000018f0 	.word	0x000018f0
    195c:	08005edc 	.word	0x08005edc
    1960:	00000018 	.word	0x00000018
    1964:	0000000c 	.word	0x0000000c
    1968:	000018f0 	.word	0x000018f0
    196c:	08005ef4 	.word	0x08005ef4
    1970:	00000016 	.word	0x00000016
    1974:	0000000c 	.word	0x0000000c
    1978:	000018f0 	.word	0x000018f0
    197c:	08005f0c 	.word	0x08005f0c
    1980:	00000016 	.word	0x00000016
    1984:	0000000c 	.word	0x0000000c
    1988:	000018f0 	.word	0x000018f0
    198c:	08005f24 	.word	0x08005f24
    1990:	0000001a 	.word	0x0000001a
    1994:	0000000c 	.word	0x0000000c
    1998:	000018f0 	.word	0x000018f0
    199c:	08005f40 	.word	0x08005f40
    19a0:	00000016 	.word	0x00000016
    19a4:	0000000c 	.word	0x0000000c
    19a8:	000018f0 	.word	0x000018f0
    19ac:	08005f58 	.word	0x08005f58
    19b0:	0000001a 	.word	0x0000001a
    19b4:	0000000c 	.word	0x0000000c
    19b8:	000018f0 	.word	0x000018f0
    19bc:	08005f74 	.word	0x08005f74
    19c0:	00000008 	.word	0x00000008
    19c4:	0000000c 	.word	0x0000000c
    19c8:	000018f0 	.word	0x000018f0
    19cc:	08005f7c 	.word	0x08005f7c
    19d0:	00000008 	.word	0x00000008
    19d4:	0000000c 	.word	0x0000000c
    19d8:	000018f0 	.word	0x000018f0
    19dc:	08005f84 	.word	0x08005f84
    19e0:	0000000c 	.word	0x0000000c
    19e4:	0000000c 	.word	0x0000000c
    19e8:	000018f0 	.word	0x000018f0
    19ec:	08005f90 	.word	0x08005f90
    19f0:	00000012 	.word	0x00000012
    19f4:	0000000c 	.word	0x0000000c
    19f8:	000018f0 	.word	0x000018f0
    19fc:	08005fa4 	.word	0x08005fa4
    1a00:	00000012 	.word	0x00000012
    1a04:	0000000c 	.word	0x0000000c
    1a08:	000018f0 	.word	0x000018f0
    1a0c:	08005fb8 	.word	0x08005fb8
    1a10:	0000001a 	.word	0x0000001a
    1a14:	0000000c 	.word	0x0000000c
    1a18:	000018f0 	.word	0x000018f0
    1a1c:	08005fd4 	.word	0x08005fd4
    1a20:	0000001a 	.word	0x0000001a
    1a24:	0000000c 	.word	0x0000000c
    1a28:	000018f0 	.word	0x000018f0
    1a2c:	08005ff0 	.word	0x08005ff0
    1a30:	0000001a 	.word	0x0000001a
    1a34:	0000000c 	.word	0x0000000c
    1a38:	000018f0 	.word	0x000018f0
    1a3c:	0800600c 	.word	0x0800600c
    1a40:	00000016 	.word	0x00000016
    1a44:	0000000c 	.word	0x0000000c
    1a48:	000018f0 	.word	0x000018f0
    1a4c:	08006024 	.word	0x08006024
    1a50:	0000001a 	.word	0x0000001a
    1a54:	0000000c 	.word	0x0000000c
    1a58:	000018f0 	.word	0x000018f0
    1a5c:	08006040 	.word	0x08006040
    1a60:	0000000c 	.word	0x0000000c
    1a64:	0000000c 	.word	0x0000000c
    1a68:	000018f0 	.word	0x000018f0
    1a6c:	0800604c 	.word	0x0800604c
    1a70:	0000000a 	.word	0x0000000a
    1a74:	0000000c 	.word	0x0000000c
    1a78:	000018f0 	.word	0x000018f0
    1a7c:	08006058 	.word	0x08006058
    1a80:	0000004a 	.word	0x0000004a
    1a84:	0000000c 	.word	0x0000000c
    1a88:	000018f0 	.word	0x000018f0
    1a8c:	080060a4 	.word	0x080060a4
    1a90:	00000010 	.word	0x00000010
    1a94:	0000001c 	.word	0x0000001c
    1a98:	000018f0 	.word	0x000018f0
    1a9c:	080060b4 	.word	0x080060b4
    1aa0:	0000009c 	.word	0x0000009c
    1aa4:	8e100e54 	.word	0x8e100e54
    1aa8:	85028601 	.word	0x85028601
    1aac:	6c048403 	.word	0x6c048403
    1ab0:	0000300e 	.word	0x0000300e
    1ab4:	00000014 	.word	0x00000014
    1ab8:	000018f0 	.word	0x000018f0
    1abc:	08006150 	.word	0x08006150
    1ac0:	00000094 	.word	0x00000094
    1ac4:	44040e42 	.word	0x44040e42
    1ac8:	018e100e 	.word	0x018e100e
    1acc:	0000000c 	.word	0x0000000c
    1ad0:	ffffffff 	.word	0xffffffff
    1ad4:	7c010001 	.word	0x7c010001
    1ad8:	000d0c0e 	.word	0x000d0c0e
    1adc:	00000018 	.word	0x00000018
    1ae0:	00001acc 	.word	0x00001acc
    1ae4:	08006254 	.word	0x08006254
    1ae8:	00000054 	.word	0x00000054
    1aec:	000d0946 	.word	0x000d0946
    1af0:	8e080e44 	.word	0x8e080e44
    1af4:	00028d01 	.word	0x00028d01
    1af8:	0000000c 	.word	0x0000000c
    1afc:	ffffffff 	.word	0xffffffff
    1b00:	7c010001 	.word	0x7c010001
    1b04:	000d0c0e 	.word	0x000d0c0e
    1b08:	00000014 	.word	0x00000014
    1b0c:	00001af8 	.word	0x00001af8
    1b10:	00000000 	.word	0x00000000
    1b14:	00000028 	.word	0x00000028
    1b18:	4c040e44 	.word	0x4c040e44
    1b1c:	018e080e 	.word	0x018e080e
    1b20:	0000000c 	.word	0x0000000c
    1b24:	ffffffff 	.word	0xffffffff
    1b28:	7c010001 	.word	0x7c010001
    1b2c:	000d0c0e 	.word	0x000d0c0e
    1b30:	0000000c 	.word	0x0000000c
    1b34:	00001b20 	.word	0x00001b20
    1b38:	00000000 	.word	0x00000000
    1b3c:	00000030 	.word	0x00000030
    1b40:	0000000c 	.word	0x0000000c
    1b44:	ffffffff 	.word	0xffffffff
    1b48:	7c010001 	.word	0x7c010001
    1b4c:	000d0c0e 	.word	0x000d0c0e
    1b50:	00000018 	.word	0x00000018
    1b54:	00001b40 	.word	0x00001b40
    1b58:	00000000 	.word	0x00000000
    1b5c:	00000048 	.word	0x00000048
    1b60:	8e100e44 	.word	0x8e100e44
    1b64:	85028601 	.word	0x85028601
    1b68:	00048403 	.word	0x00048403
    1b6c:	00000018 	.word	0x00000018
    1b70:	00001b40 	.word	0x00001b40
    1b74:	00000000 	.word	0x00000000
    1b78:	00000080 	.word	0x00000080
    1b7c:	8e100e44 	.word	0x8e100e44
    1b80:	85028601 	.word	0x85028601
    1b84:	00048403 	.word	0x00048403
    1b88:	0000000c 	.word	0x0000000c
    1b8c:	ffffffff 	.word	0xffffffff
    1b90:	7c010001 	.word	0x7c010001
    1b94:	000d0c0e 	.word	0x000d0c0e
    1b98:	00000014 	.word	0x00000014
    1b9c:	00001b88 	.word	0x00001b88
    1ba0:	00000000 	.word	0x00000000
    1ba4:	000000d0 	.word	0x000000d0
    1ba8:	85080e48 	.word	0x85080e48
    1bac:	00028401 	.word	0x00028401
    1bb0:	0000000c 	.word	0x0000000c
    1bb4:	ffffffff 	.word	0xffffffff
    1bb8:	7c010001 	.word	0x7c010001
    1bbc:	000d0c0e 	.word	0x000d0c0e
    1bc0:	0000001c 	.word	0x0000001c
    1bc4:	00001bb0 	.word	0x00001bb0
    1bc8:	00000000 	.word	0x00000000
    1bcc:	0000009c 	.word	0x0000009c
    1bd0:	88140e48 	.word	0x88140e48
    1bd4:	86028701 	.word	0x86028701
    1bd8:	84048503 	.word	0x84048503
    1bdc:	00000005 	.word	0x00000005
    1be0:	0000000c 	.word	0x0000000c
    1be4:	ffffffff 	.word	0xffffffff
    1be8:	7c010001 	.word	0x7c010001
    1bec:	000d0c0e 	.word	0x000d0c0e
    1bf0:	00000024 	.word	0x00000024
    1bf4:	00001be0 	.word	0x00001be0
    1bf8:	00000000 	.word	0x00000000
    1bfc:	0000010c 	.word	0x0000010c
    1c00:	8e240e44 	.word	0x8e240e44
    1c04:	8a028b01 	.word	0x8a028b01
    1c08:	88048903 	.word	0x88048903
    1c0c:	86068705 	.word	0x86068705
    1c10:	84088507 	.word	0x84088507
    1c14:	300e4c09 	.word	0x300e4c09

Disassembly of section .debug_str:

00000000 <.debug_str>:
       0:	20554e47 	subscs	r4, r5, r7, asr #28
       4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
       8:	00302e33 	eorseq	r2, r0, r3, lsr lr
       c:	52454343 	subpl	r4, r5, #201326593	; 0xc000001
      10:	414d4400 	cmpmi	sp, r0, lsl #8
      14:	69640052 	stmdbvs	r4!, {r1, r4, r6}^
      18:	43006666 	movwmi	r6, #1638	; 0x666
      1c:	31524d43 	cmpcc	r2, r3, asr #26
      20:	4d434300 	stclmi	3, cr4, [r3]
      24:	67003252 	smlsdvs	r0, r2, r2, r3
      28:	6d695477 	cfstrdvs	mvd5, [r9, #-476]!
      2c:	44676e69 	strbtmi	r6, [r7], #-3689
      30:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
      34:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
      38:	6873006e 	ldmdavs	r3!, {r1, r2, r3, r5, r6}^
      3c:	2074726f 	rsbscs	r7, r4, pc, ror #4
      40:	00746e69 	rsbseq	r6, r4, r9, ror #28
      44:	555c3a43 	ldrbpl	r3, [ip, #-2627]
      48:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
      4c:	72614d5c 	rsbvc	r4, r1, #5888	; 0x1700
      50:	6f445c63 	svcvs	0x00445c63
      54:	656d7563 	strbvs	r7, [sp, #-1379]!
      58:	5c73746e 	cfldrdpl	mvd7, [r3], #-440
      5c:	48746947 	ldmdami	r4!, {r0, r1, r2, r6, r8, fp, sp, lr}^
      60:	435c6275 	cmpmi	ip, #1342177287	; 0x50000007
      64:	745f336d 	ldrbvc	r3, [pc], #877	; 6c <_Minimum_Stack_Size-0x94>
      68:	316b7361 	cmncc	fp, r1, ror #6
      6c:	6568575c 	strbvs	r5, [r8, #-1884]!
      70:	64656c65 	strbtvs	r6, [r5], #-3173
      74:	6f626f52 	svcvs	0x00626f52
      78:	6d655274 	sfmvs	f5, 2, [r5, #-464]!
      7c:	4365746f 	cmnmi	r5, #1862270976	; 0x6f000000
      80:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
      84:	31566c6f 	cmpcc	r6, pc, ror #24
      88:	53455200 	movtpl	r5, #20992	; 0x5200
      8c:	45565245 	ldrbmi	r5, [r6, #-581]
      90:	52003244 	andpl	r3, r0, #1073741828	; 0x40000004
      94:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      98:	34444556 	strbcc	r4, [r4], #-1366
      9c:	495f5f00 	ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^
      a0:	445f5253 	ldrbmi	r5, [pc], #595	; a8 <_Minimum_Stack_Size-0x58>
      a4:	59414c45 	stmdbpl	r1, {r0, r2, r6, sl, fp, lr}^
      a8:	6f6c6600 	svcvs	0x006c6600
      ac:	43007461 	movwmi	r7, #1121	; 0x461
      b0:	00315243 	eorseq	r5, r1, r3, asr #4
      b4:	32524343 	subscc	r4, r2, #201326593	; 0xc000001
      b8:	52434300 	subpl	r4, r3, #0	; 0x0
      bc:	43430033 	movtmi	r0, #12339	; 0x3033
      c0:	52003452 	andpl	r3, r0, #1375731712	; 0x52000000
      c4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
      c8:	31444556 	cmpcc	r4, r6, asr r5
      cc:	53420037 	movtpl	r0, #8247	; 0x2037
      d0:	5f005252 	svcpl	0x00005252
      d4:	4d49545f 	cfstrdmi	mvd5, [r9, #-380]
      d8:	53495f32 	movtpl	r5, #40754	; 0x9f32
      dc:	58440052 	stmdapl	r4, {r1, r4, r6}^
      e0:	58525f4c 	ldmdapl	r2, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
      e4:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
      e8:	6675625f 	undefined
      ec:	75614200 	strbvc	r4, [r1, #-512]!
      f0:	74617264 	strbtvc	r7, [r1], #-612
      f4:	43505f65 	cmpmi	r0, #404	; 0x194
      f8:	434d5300 	movtmi	r5, #54016	; 0xd300
      fc:	6e750052 	mrcvs	0, 3, r0, cr5, cr2, {2}
     100:	6e676973 	mcrvs	9, 3, r6, cr7, cr3, {3}
     104:	63206465 	teqvs	r0, #1694498816	; 0x65000000
     108:	00726168 	rsbseq	r6, r2, r8, ror #2
     10c:	45534552 	ldrbmi	r4, [r3, #-1362]
     110:	44455652 	strbmi	r5, [r5], #-1618
     114:	52003031 	andpl	r3, r0, #49	; 0x31
     118:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     11c:	31444556 	cmpcc	r4, r6, asr r5
     120:	45520031 	ldrbmi	r0, [r2, #-49]
     124:	56524553 	undefined
     128:	32314445 	eorscc	r4, r1, #1157627904	; 0x45000000
     12c:	53455200 	movtpl	r5, #20992	; 0x5200
     130:	45565245 	ldrbmi	r5, [r6, #-581]
     134:	00333144 	eorseq	r3, r3, r4, asr #2
     138:	45534552 	ldrbmi	r4, [r3, #-1362]
     13c:	44455652 	strbmi	r5, [r5], #-1618
     140:	52003431 	andpl	r3, r0, #822083584	; 0x31000000
     144:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     148:	31444556 	cmpcc	r4, r6, asr r5
     14c:	45520035 	ldrbmi	r0, [r2, #-53]
     150:	56524553 	undefined
     154:	36314445 	ldrtcc	r4, [r1], -r5, asr #8
     158:	53455200 	movtpl	r5, #20992	; 0x5200
     15c:	45565245 	ldrbmi	r5, [r6, #-581]
     160:	00383144 	eorseq	r3, r8, r4, asr #2
     164:	45534552 	ldrbmi	r4, [r3, #-1362]
     168:	44455652 	strbmi	r5, [r5], #-1618
     16c:	53003931 	movwpl	r3, #2353	; 0x931
     170:	454c4143 	strbmi	r4, [ip, #-323]
     174:	45494400 	strbmi	r4, [r9, #-1024]
     178:	68730052 	ldmdavs	r3!, {r1, r4, r6}^
     17c:	2074726f 	rsbscs	r7, r4, pc, ror #4
     180:	69736e75 	ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^
     184:	64656e67 	strbtvs	r6, [r5], #-3687
     188:	746e6920 	strbtvc	r6, [lr], #-2336
     18c:	54444200 	strbpl	r4, [r4], #-512
     190:	65740052 	ldrbvs	r0, [r4, #-82]!
     194:	4441706d 	strbmi	r7, [r1], #-109
     198:	73657243 	cmnvc	r5, #805306372	; 0x30000004
     19c:	43444100 	movtmi	r4, #16640	; 0x4100
     1a0:	5f736572 	svcpl	0x00736572
     1a4:	00667562 	rsbeq	r7, r6, r2, ror #10
     1a8:	45534552 	ldrbmi	r4, [r3, #-1362]
     1ac:	44455652 	strbmi	r5, [r5], #-1618
     1b0:	45520030 	ldrbmi	r0, [r2, #-48]
     1b4:	56524553 	undefined
     1b8:	00314445 	eorseq	r4, r1, r5, asr #8
     1bc:	45534552 	ldrbmi	r4, [r3, #-1362]
     1c0:	44455652 	strbmi	r5, [r5], #-1618
     1c4:	61420033 	cmpvs	r2, r3, lsr r0
     1c8:	61726475 	cmnvs	r2, r5, ror r4
     1cc:	445f6574 	ldrbmi	r6, [pc], #1396	; 1d4 <_Minimum_Stack_Size+0xd4>
     1d0:	52004c58 	andpl	r4, r0, #22528	; 0x5800
     1d4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1d8:	35444556 	strbcc	r4, [r4, #-1366]
     1dc:	53455200 	movtpl	r5, #20992	; 0x5200
     1e0:	45565245 	ldrbmi	r5, [r6, #-581]
     1e4:	52003644 	andpl	r3, r0, #71303168	; 0x4400000
     1e8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     1ec:	37444556 	smlsldcc	r4, r4, r6, r5
     1f0:	53455200 	movtpl	r5, #20992	; 0x5200
     1f4:	45565245 	ldrbmi	r5, [r6, #-581]
     1f8:	52003844 	andpl	r3, r0, #4456448	; 0x440000
     1fc:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
     200:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
     204:	50504100 	subspl	r4, r0, r0, lsl #2
     208:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     20c:	69616d2f 	stmdbvs	r1!, {r0, r1, r2, r3, r5, r8, sl, fp, sp, lr}^
     210:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     214:	524b434c 	subpl	r4, fp, #805306369	; 0x30000001
     218:	43324900 	teqmi	r2, #0	; 0x0
     21c:	52455f31 	subpl	r5, r5, #196	; 0xc4
     220:	5152495f 	cmppl	r2, pc, asr r9
     224:	646e6148 	strbtvs	r6, [lr], #-328
     228:	0072656c 	rsbseq	r6, r2, ip, ror #10
     22c:	2f505041 	svccs	0x00505041
     230:	2f637273 	svccs	0x00637273
     234:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     238:	30316632 	eorscc	r6, r1, r2, lsr r6
     23c:	74695f78 	strbtvc	r5, [r9], #-3960
     240:	5400632e 	strpl	r6, [r0], #-814
     244:	5f314d49 	svcpl	0x00314d49
     248:	5f4b5242 	svcpl	0x004b5242
     24c:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     250:	6c646e61 	stclvs	14, cr6, [r4], #-388
     254:	54007265 	strpl	r7, [r0], #-613
     258:	5f314d49 	svcpl	0x00314d49
     25c:	5f475254 	svcpl	0x00475254
     260:	5f4d4f43 	svcpl	0x004d4f43
     264:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     268:	6c646e61 	stclvs	14, cr6, [r4], #-388
     26c:	55007265 	strpl	r7, [r0, #-613]
     270:	65676173 	strbvs	r6, [r7, #-371]!
     274:	6c756146 	ldfvse	f6, [r5], #-280
     278:	63784574 	cmnvs	r8, #486539264	; 0x1d000000
     27c:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     280:	44006e6f 	strmi	r6, [r0], #-3695
     284:	5f31414d 	svcpl	0x0031414d
     288:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     28c:	356c656e 	strbcc	r6, [ip, #-1390]!
     290:	5152495f 	cmppl	r2, pc, asr r9
     294:	646e6148 	strbtvs	r6, [lr], #-328
     298:	0072656c 	rsbseq	r6, r2, ip, ror #10
     29c:	324d4954 	subcc	r4, sp, #1376256	; 0x150000
     2a0:	5152495f 	cmppl	r2, pc, asr r9
     2a4:	646e6148 	strbtvs	r6, [lr], #-328
     2a8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     2ac:	5f435452 	svcpl	0x00435452
     2b0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2b4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2b8:	54007265 	strpl	r7, [r0], #-613
     2bc:	5f334d49 	svcpl	0x00334d49
     2c0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2c4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2c8:	46007265 	strmi	r7, [r0], -r5, ror #4
     2cc:	5f434d53 	svcpl	0x00434d53
     2d0:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     2d4:	6c646e61 	stclvs	14, cr6, [r4], #-388
     2d8:	53007265 	movwpl	r7, #613	; 0x265
     2dc:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
     2e0:	61486b63 	cmpvs	r8, r3, ror #22
     2e4:	656c646e 	strbvs	r6, [ip, #-1134]!
     2e8:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     2ec:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^
     2f0:	61485152 	cmpvs	r8, r2, asr r1
     2f4:	656c646e 	strbvs	r6, [ip, #-1134]!
     2f8:	53550072 	cmppl	r5, #114	; 0x72
     2fc:	6b615742 	blvs	185600c <__Stack_Size+0x1855c0c>
     300:	5f705565 	svcpl	0x00705565
     304:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     308:	6c646e61 	stclvs	14, cr6, [r4], #-388
     30c:	54007265 	strpl	r7, [r0], #-613
     310:	5f354d49 	svcpl	0x00354d49
     314:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     318:	6c646e61 	stclvs	14, cr6, [r4], #-388
     31c:	53007265 	movwpl	r7, #613	; 0x265
     320:	5f314950 	svcpl	0x00314950
     324:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     328:	6c646e61 	stclvs	14, cr6, [r4], #-388
     32c:	42007265 	andmi	r7, r0, #1342177286	; 0x50000006
     330:	61467375 	cmpvs	r6, r5, ror r3
     334:	45746c75 	ldrbmi	r6, [r4, #-3189]!
     338:	70656378 	rsbvc	r6, r5, r8, ror r3
     33c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     340:	49505300 	ldmdbmi	r0, {r8, r9, ip, lr}^
     344:	52495f32 	subpl	r5, r9, #200	; 0xc8
     348:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     34c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     350:	42535500 	subsmi	r5, r3, #0	; 0x0
     354:	5f50485f 	svcpl	0x0050485f
     358:	5f4e4143 	svcpl	0x004e4143
     35c:	495f5854 	ldmdbmi	pc, {r2, r4, r6, fp, ip, lr}^
     360:	61485152 	cmpvs	r8, r2, asr r1
     364:	656c646e 	strbvs	r6, [ip, #-1134]!
     368:	50530072 	subspl	r0, r3, r2, ror r0
     36c:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^
     370:	61485152 	cmpvs	r8, r2, asr r1
     374:	656c646e 	strbvs	r6, [ip, #-1134]!
     378:	56500072 	undefined
     37c:	52495f44 	subpl	r5, r9, #272	; 0x110
     380:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     384:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     388:	4d495400 	cfstrdmi	mvd5, [r9]
     38c:	43435f31 	movtmi	r5, #16177	; 0x3f31
     390:	5152495f 	cmppl	r2, pc, asr r9
     394:	646e6148 	strbtvs	r6, [lr], #-328
     398:	0072656c 	rsbseq	r6, r2, ip, ror #10
     39c:	54524155 	ldrbpl	r4, [r2], #-341
     3a0:	52495f34 	subpl	r5, r9, #208	; 0xd0
     3a4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3a8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3ac:	43444100 	movtmi	r4, #16640	; 0x4100
     3b0:	5f325f31 	svcpl	0x00325f31
     3b4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     3b8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     3bc:	55007265 	strpl	r7, [r0, #-613]
     3c0:	35545241 	ldrbcc	r5, [r4, #-577]
     3c4:	5152495f 	cmppl	r2, pc, asr r9
     3c8:	646e6148 	strbtvs	r6, [lr], #-328
     3cc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3d0:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     3d4:	6168435f 	cmnvs	r8, pc, asr r3
     3d8:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     3dc:	52495f31 	subpl	r5, r9, #196	; 0xc4
     3e0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     3e4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     3e8:	43324900 	teqmi	r2, #0	; 0x0
     3ec:	56455f32 	undefined
     3f0:	5152495f 	cmppl	r2, pc, asr r9
     3f4:	646e6148 	strbtvs	r6, [lr], #-328
     3f8:	0072656c 	rsbseq	r6, r2, ip, ror #10
     3fc:	32414d44 	subcc	r4, r1, #4352	; 0x1100
     400:	6168435f 	cmnvs	r8, pc, asr r3
     404:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     408:	52495f32 	subpl	r5, r9, #200	; 0xc8
     40c:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     410:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     414:	54584500 	ldrbpl	r4, [r8], #-1280
     418:	495f3149 	ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^
     41c:	61485152 	cmpvs	r8, r2, asr r1
     420:	656c646e 	strbvs	r6, [ip, #-1134]!
     424:	4d440072 	stclmi	0, cr0, [r4, #-456]
     428:	435f3241 	cmpmi	pc, #268435460	; 0x10000004
     42c:	6e6e6168 	powvsez	f6, f6, #0.0
     430:	5f336c65 	svcpl	0x00336c65
     434:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     438:	6c646e61 	stclvs	14, cr6, [r4], #-388
     43c:	45007265 	strmi	r7, [r0, #-613]
     440:	32495458 	subcc	r5, r9, #1476395008	; 0x58000000
     444:	5152495f 	cmppl	r2, pc, asr r9
     448:	646e6148 	strbtvs	r6, [lr], #-328
     44c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     450:	31414d44 	cmpcc	r1, r4, asr #26
     454:	6168435f 	cmnvs	r8, pc, asr r3
     458:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     45c:	52495f37 	subpl	r5, r9, #220	; 0xdc
     460:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     464:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     468:	49445300 	stmdbmi	r4, {r8, r9, ip, lr}^
     46c:	52495f4f 	subpl	r5, r9, #316	; 0x13c
     470:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     474:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     478:	42535500 	subsmi	r5, r3, #0	; 0x0
     47c:	5f504c5f 	svcpl	0x00504c5f
     480:	5f4e4143 	svcpl	0x004e4143
     484:	5f305852 	svcpl	0x00305852
     488:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     48c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     490:	53007265 	movwpl	r7, #613	; 0x265
     494:	61484356 	cmpvs	r8, r6, asr r3
     498:	656c646e 	strbvs	r6, [ip, #-1134]!
     49c:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
     4a0:	5f334954 	svcpl	0x00334954
     4a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     4a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     4ac:	45007265 	strmi	r7, [r0, #-613]
     4b0:	39495458 	stmdbcc	r9, {r3, r4, r6, sl, ip, lr}^
     4b4:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     4b8:	61485152 	cmpvs	r8, r2, asr r1
     4bc:	656c646e 	strbvs	r6, [ip, #-1134]!
     4c0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     4c4:	545f384d 	ldrbpl	r3, [pc], #2125	; 4cc <__Stack_Size+0xcc>
     4c8:	435f4752 	cmpmi	pc, #21495808	; 0x1480000
     4cc:	495f4d4f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^
     4d0:	61485152 	cmpvs	r8, r2, asr r1
     4d4:	656c646e 	strbvs	r6, [ip, #-1134]!
     4d8:	41430072 	cmpmi	r3, r2, ror r0
     4dc:	58525f4e 	ldmdapl	r2, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     4e0:	52495f31 	subpl	r5, r9, #196	; 0xc4
     4e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     4e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     4ec:	54584500 	ldrbpl	r4, [r8], #-1280
     4f0:	495f3449 	ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^
     4f4:	61485152 	cmpvs	r8, r2, asr r1
     4f8:	656c646e 	strbvs	r6, [ip, #-1134]!
     4fc:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
     500:	555f314d 	ldrbpl	r3, [pc, #-333]	; 3bb <_Minimum_Stack_Size+0x2bb>
     504:	52495f50 	subpl	r5, r9, #320	; 0x140
     508:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     50c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     510:	72614800 	rsbvc	r4, r1, #0	; 0x0
     514:	75614664 	strbvc	r4, [r1, #-1636]!
     518:	7845746c 	stmdavc	r5, {r2, r3, r5, r6, sl, ip, sp, lr}^
     51c:	74706563 	ldrbtvc	r6, [r0], #-1379
     520:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     524:	5f434352 	svcpl	0x00434352
     528:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     52c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     530:	44007265 	strmi	r7, [r0], #-613
     534:	5f31414d 	svcpl	0x0031414d
     538:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     53c:	366c656e 	strbtcc	r6, [ip], -lr, ror #10
     540:	5152495f 	cmppl	r2, pc, asr r9
     544:	646e6148 	strbtvs	r6, [lr], #-328
     548:	0072656c 	rsbseq	r6, r2, ip, ror #10
     54c:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     550:	5f43435f 	svcpl	0x0043435f
     554:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     558:	6c646e61 	stclvs	14, cr6, [r4], #-388
     55c:	57007265 	strpl	r7, [r0, -r5, ror #4]
     560:	5f474457 	svcpl	0x00474457
     564:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     568:	6c646e61 	stclvs	14, cr6, [r4], #-388
     56c:	54007265 	strpl	r7, [r0], #-613
     570:	45504d41 	ldrbmi	r4, [r0, #-3393]
     574:	52495f52 	subpl	r5, r9, #328	; 0x148
     578:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     57c:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     580:	43324900 	teqmi	r2, #0	; 0x0
     584:	56455f31 	undefined
     588:	5152495f 	cmppl	r2, pc, asr r9
     58c:	646e6148 	strbtvs	r6, [lr], #-328
     590:	0072656c 	rsbseq	r6, r2, ip, ror #10
     594:	384d4954 	stmdacc	sp, {r2, r4, r6, r8, fp, lr}^
     598:	4b52425f 	blmi	1490f1c <__Stack_Size+0x1490b1c>
     59c:	5152495f 	cmppl	r2, pc, asr r9
     5a0:	646e6148 	strbtvs	r6, [lr], #-328
     5a4:	0072656c 	rsbseq	r6, r2, ip, ror #10
     5a8:	53414c46 	movtpl	r4, #7238	; 0x1c46
     5ac:	52495f48 	subpl	r5, r9, #288	; 0x120
     5b0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5b4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5b8:	4d495400 	cfstrdmi	mvd5, [r9]
     5bc:	52495f36 	subpl	r5, r9, #216	; 0xd8
     5c0:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5c4:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5c8:	43545200 	cmpmi	r4, #0	; 0x0
     5cc:	72616c41 	rsbvc	r6, r1, #16640	; 0x4100
     5d0:	52495f6d 	subpl	r5, r9, #436	; 0x1b4
     5d4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5d8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5dc:	4d495400 	cfstrdmi	mvd5, [r9]
     5e0:	52495f37 	subpl	r5, r9, #220	; 0xdc
     5e4:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     5e8:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     5ec:	43324900 	teqmi	r2, #0	; 0x0
     5f0:	52455f32 	subpl	r5, r5, #200	; 0xc8
     5f4:	5152495f 	cmppl	r2, pc, asr r9
     5f8:	646e6148 	strbtvs	r6, [lr], #-328
     5fc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     600:	33434441 	movtcc	r4, #13377	; 0x3441
     604:	5152495f 	cmppl	r2, pc, asr r9
     608:	646e6148 	strbtvs	r6, [lr], #-328
     60c:	0072656c 	rsbseq	r6, r2, ip, ror #10
     610:	75626544 	strbvc	r6, [r2, #-1348]!
     614:	6e6f4d67 	cdpvs	13, 6, cr4, cr15, cr7, {3}
     618:	726f7469 	rsbvc	r7, pc, #1761607680	; 0x69000000
     61c:	41535500 	cmpmi	r3, r0, lsl #10
     620:	5f315452 	svcpl	0x00315452
     624:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     628:	6c646e61 	stclvs	14, cr6, [r4], #-388
     62c:	44007265 	strmi	r7, [r0], #-613
     630:	5f32414d 	svcpl	0x0032414d
     634:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     638:	346c656e 	strbtcc	r6, [ip], #-1390
     63c:	495f355f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp}^
     640:	61485152 	cmpvs	r8, r2, asr r1
     644:	656c646e 	strbvs	r6, [ip, #-1134]!
     648:	65500072 	ldrbvs	r0, [r0, #-114]
     64c:	5653646e 	ldrbpl	r6, [r3], -lr, ror #8
     650:	4d4e0043 	stclmi	0, cr0, [lr, #-268]
     654:	63784549 	cmnvs	r8, #306184192	; 0x12400000
     658:	69747065 	ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^
     65c:	54006e6f 	strpl	r6, [r0], #-3695
     660:	5f384d49 	svcpl	0x00384d49
     664:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^
     668:	61485152 	cmpvs	r8, r2, asr r1
     66c:	656c646e 	strbvs	r6, [ip, #-1134]!
     670:	53550072 	cmppl	r5, #114	; 0x72
     674:	32545241 	subscc	r5, r4, #268435460	; 0x10000004
     678:	5152495f 	cmppl	r2, pc, asr r9
     67c:	646e6148 	strbtvs	r6, [lr], #-328
     680:	0072656c 	rsbseq	r6, r2, ip, ror #10
     684:	31414d44 	cmpcc	r1, r4, asr #26
     688:	6168435f 	cmnvs	r8, pc, asr r3
     68c:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     690:	52495f34 	subpl	r5, r9, #208	; 0xd0
     694:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     698:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     69c:	41535500 	cmpmi	r3, r0, lsl #10
     6a0:	5f335452 	svcpl	0x00335452
     6a4:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     6a8:	6c646e61 	stclvs	14, cr6, [r4], #-388
     6ac:	45007265 	strmi	r7, [r0, #-613]
     6b0:	30495458 	subcc	r5, r9, r8, asr r4
     6b4:	5152495f 	cmppl	r2, pc, asr r9
     6b8:	646e6148 	strbtvs	r6, [lr], #-328
     6bc:	0072656c 	rsbseq	r6, r2, ip, ror #10
     6c0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
     6c4:	315f3531 	cmpcc	pc, r1, lsr r5
     6c8:	52495f30 	subpl	r5, r9, #192	; 0xc0
     6cc:	6e614851 	mcrvs	8, 3, r4, cr1, cr1, {2}
     6d0:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
     6d4:	414d4400 	cmpmi	sp, r0, lsl #8
     6d8:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
     6dc:	656e6e61 	strbvs	r6, [lr, #-3681]!
     6e0:	495f316c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, ip, sp}^
     6e4:	61485152 	cmpvs	r8, r2, asr r1
     6e8:	656c646e 	strbvs	r6, [ip, #-1134]!
     6ec:	4d440072 	stclmi	0, cr0, [r4, #-456]
     6f0:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     6f4:	6e6e6168 	powvsez	f6, f6, #0.0
     6f8:	5f326c65 	svcpl	0x00326c65
     6fc:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     700:	6c646e61 	stclvs	14, cr6, [r4], #-388
     704:	43007265 	movwmi	r7, #613	; 0x265
     708:	535f4e41 	cmppl	pc, #1040	; 0x410
     70c:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^
     710:	61485152 	cmpvs	r8, r2, asr r1
     714:	656c646e 	strbvs	r6, [ip, #-1134]!
     718:	4d440072 	stclmi	0, cr0, [r4, #-456]
     71c:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
     720:	6e6e6168 	powvsez	f6, f6, #0.0
     724:	5f336c65 	svcpl	0x00336c65
     728:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
     72c:	6c646e61 	stclvs	14, cr6, [r4], #-388
     730:	4d007265 	sfmmi	f7, 4, [r0, #-404]
     734:	614d6d65 	cmpvs	sp, r5, ror #26
     738:	6567616e 	strbvs	r6, [r7, #-366]!
     73c:	65637845 	strbvs	r7, [r3, #-2117]!
     740:	6f697470 	svcvs	0x00697470
     744:	5047006e 	subpl	r0, r7, lr, rrx
     748:	505f4f49 	subspl	r4, pc, r9, asr #30
     74c:	4e006e69 	cdpmi	14, 0, cr6, cr0, cr9, {3}
     750:	5f434956 	svcpl	0x00434956
     754:	43515249 	cmpmi	r1, #-1879048188	; 0x90000004
     758:	6e6e6168 	powvsez	f6, f6, #0.0
     75c:	6d436c65 	stclvs	12, cr6, [r3, #-404]
     760:	50410064 	subpl	r0, r1, r4, rrx
     764:	72732f50 	rsbsvc	r2, r3, #320	; 0x140
     768:	79732f63 	ldmdbvc	r3!, {r0, r1, r5, r6, r8, r9, sl, fp, sp}^
     76c:	6e695f73 	mcrvs	15, 3, r5, cr9, cr3, {3}
     770:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
     774:	53494400 	movtpl	r4, #37888	; 0x9400
     778:	454c4241 	strbmi	r4, [ip, #-577]
     77c:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     780:	6f4d5f4f 	svcvs	0x004d5f4f
     784:	415f6564 	cmpmi	pc, r4, ror #10
     788:	50505f46 	subspl	r5, r0, r6, asr #30
     78c:	43555300 	cmpmi	r5, #0	; 0x0
     790:	53534543 	cmppl	r3, #281018368	; 0x10c00000
     794:	414e4500 	cmpmi	lr, r0, lsl #10
     798:	00454c42 	subeq	r4, r5, r2, asr #24
     79c:	53455348 	movtpl	r5, #21320	; 0x5348
     7a0:	74726174 	ldrbtvc	r6, [r2], #-372
     7a4:	74537055 	ldrbvc	r7, [r3], #-85
     7a8:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     7ac:	72724500 	rsbsvc	r4, r2, #0	; 0x0
     7b0:	7453726f 	ldrbvc	r7, [r3], #-623
     7b4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     7b8:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
     7bc:	6f435f43 	svcvs	0x00435f43
     7c0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
     7c4:	74617275 	strbtvc	r7, [r1], #-629
     7c8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     7cc:	5f434352 	svcpl	0x00434352
     7d0:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     7d4:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     7d8:	6f697461 	svcvs	0x00697461
     7dc:	5245006e 	subpl	r0, r5, #110	; 0x6e
     7e0:	00524f52 	subseq	r4, r2, r2, asr pc
     7e4:	4f495047 	svcmi	0x00495047
     7e8:	6570535f 	ldrbvs	r5, [r0, #-863]!
     7ec:	315f6465 	cmpcc	pc, r5, ror #8
     7f0:	7a484d30 	bvc	1213cb8 <__Stack_Size+0x12138b8>
     7f4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     7f8:	6f4d5f4f 	svcvs	0x004d5f4f
     7fc:	4f5f6564 	svcmi	0x005f6564
     800:	4f5f7475 	svcmi	0x005f7475
     804:	50470044 	subpl	r0, r7, r4, asr #32
     808:	535f4f49 	cmppl	pc, #292	; 0x124
     80c:	64656570 	strbtvs	r6, [r5], #-1392
     810:	484d325f 	stmdami	sp, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^
     814:	5047007a 	subpl	r0, r7, sl, ror r0
     818:	435f4f49 	cmpmi	pc, #292	; 0x124
     81c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     820:	61727567 	cmnvs	r2, r7, ror #10
     824:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     828:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     82c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     830:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
     834:	65446570 	strbvs	r6, [r4, #-1392]
     838:	564e0066 	strbpl	r0, [lr], -r6, rrx
     83c:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     840:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     844:	656e6e61 	strbvs	r6, [lr, #-3681]!
     848:	6572506c 	ldrbvs	r5, [r2, #-108]!
     84c:	74706d65 	ldrbtvc	r6, [r0], #-3429
     850:	506e6f69 	rsbpl	r6, lr, r9, ror #30
     854:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
     858:	00797469 	rsbseq	r7, r9, r9, ror #8
     85c:	4f495047 	svcmi	0x00495047
     860:	6570535f 	ldrbvs	r5, [r0, #-863]!
     864:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
     868:	5f74696e 	svcpl	0x0074696e
     86c:	656d6954 	strbvs	r6, [sp, #-2388]!
     870:	4e003272 	mcrmi	2, 0, r3, cr0, cr2, {3}
     874:	5f434956 	svcpl	0x00434956
     878:	74696e49 	strbtvc	r6, [r9], #-3657
     87c:	75727453 	ldrbvc	r7, [r2, #-1107]!
     880:	72757463 	rsbsvc	r7, r5, #1660944384	; 0x63000000
     884:	564e0065 	strbpl	r0, [lr], -r5, rrx
     888:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     88c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     890:	656e6e61 	strbvs	r6, [lr, #-3681]!
     894:	564e006c 	strbpl	r0, [lr], -ip, rrx
     898:	495f4349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, lr}^
     89c:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
     8a0:	656e6e61 	strbvs	r6, [lr, #-3681]!
     8a4:	6275536c 	rsbsvs	r5, r5, #-1342177279	; 0xb0000001
     8a8:	6f697250 	svcvs	0x00697250
     8ac:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     8b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8b4:	6f4d5f4f 	svcvs	0x004d5f4f
     8b8:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     8bc:	47005550 	smlsdmi	r0, r0, r5, r5
     8c0:	5f4f4950 	svcpl	0x004f4950
     8c4:	65646f4d 	strbvs	r6, [r4, #-3917]!
     8c8:	4e49415f 	mcrmi	1, 2, r4, cr9, cr15, {2}
     8cc:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8d0:	6f4d5f4f 	svcvs	0x004d5f4f
     8d4:	495f6564 	ldmdbmi	pc, {r2, r5, r6, r8, sl, sp, lr}^
     8d8:	47004450 	smlsdmi	r0, r0, r4, r4
     8dc:	5f4f4950 	svcpl	0x004f4950
     8e0:	65646f4d 	strbvs	r6, [r4, #-3917]!
     8e4:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     8e8:	6570534f 	ldrbvs	r5, [r0, #-847]!
     8ec:	545f6465 	ldrbpl	r6, [pc], #1125	; 8f4 <__Stack_Size+0x4f4>
     8f0:	44657079 	strbtmi	r7, [r5], #-121
     8f4:	46006665 	strmi	r6, [r0], -r5, ror #12
     8f8:	74636e75 	strbtvc	r6, [r3], #-3701
     8fc:	616e6f69 	cmnvs	lr, r9, ror #30
     900:	6174536c 	cmnvs	r4, ip, ror #6
     904:	4e006574 	cfrshl64mi	mvdx0, mvdx4, r6
     908:	5f434956 	svcpl	0x00434956
     90c:	74696e49 	strbtvc	r6, [r9], #-3657
     910:	65707954 	ldrbvs	r7, [r0, #-2388]!
     914:	00666544 	rsbeq	r6, r6, r4, asr #10
     918:	4f495047 	svcmi	0x00495047
     91c:	646f4d5f 	strbtvs	r4, [pc], #3423	; 924 <__Stack_Size+0x524>
     920:	754f5f65 	strbvc	r5, [pc, #-3941]	; fffff9c3 <SCS_BASE+0x1fff19c3>
     924:	50505f74 	subspl	r5, r0, r4, ror pc
     928:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
     92c:	6e495f4f 	cdpvs	15, 4, cr5, cr9, cr15, {2}
     930:	74537469 	ldrbvc	r7, [r3], #-1129
     934:	74637572 	strbtvc	r7, [r3], #-1394
     938:	00657275 	rsbeq	r7, r5, r5, ror r2
     93c:	4f495047 	svcmi	0x00495047
     940:	6570535f 	ldrbvs	r5, [r0, #-863]!
     944:	355f6465 	ldrbcc	r6, [pc, #-1125]	; 4e7 <__Stack_Size+0xe7>
     948:	7a484d30 	bvc	1213e10 <__Stack_Size+0x1213a10>
     94c:	73795300 	cmnvc	r9, #0	; 0x0
     950:	6b636954 	blvs	18daea8 <__Stack_Size+0x18daaa8>
     954:	6e6f435f 	mcrvs	3, 3, r4, cr15, cr15, {2}
     958:	75676966 	strbvc	r6, [r7, #-2406]!
     95c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     960:	47006e6f 	strmi	r6, [r0, -pc, ror #28]
     964:	4d4f4950 	stclmi	9, cr4, [pc, #-320]
     968:	5f65646f 	svcpl	0x0065646f
     96c:	65707954 	ldrbvs	r7, [r0, #-2388]!
     970:	00666544 	rsbeq	r6, r6, r4, asr #10
     974:	4f495047 	svcmi	0x00495047
     978:	646f4d5f 	strbtvs	r4, [pc], #3423	; 980 <__Stack_Size+0x580>
     97c:	4e495f65 	cdpmi	15, 4, cr5, cr9, cr5, {3}
     980:	4f4c465f 	svcmi	0x004c465f
     984:	4e495441 	cdpmi	4, 4, cr5, cr9, cr1, {2}
     988:	50470047 	subpl	r0, r7, r7, asr #32
     98c:	4d5f4f49 	ldclmi	15, cr4, [pc, #-292]
     990:	5f65646f 	svcpl	0x0065646f
     994:	4f5f4641 	svcmi	0x005f4641
     998:	78540044 	ldmdavc	r4, {r2, r6}^
     99c:	61727241 	cmnvs	r2, r1, asr #4
     9a0:	77670079 	undefined
     9a4:	43736d31 	cmnmi	r3, #3136	; 0xc40
     9a8:	746e756f 	strbtvc	r7, [lr], #-1391
     9ac:	6d007265 	sfmvs	f7, 4, [r0, #-404]
     9b0:	616c6544 	cmnvs	ip, r4, asr #10
     9b4:	53550079 	cmppl	r5, #121	; 0x79
     9b8:	5f545241 	svcpl	0x00545241
     9bc:	69726150 	ldmdbvs	r2!, {r4, r6, r8, sp, lr}^
     9c0:	55007974 	strpl	r7, [r0, #-2420]
     9c4:	54524153 	ldrbpl	r4, [r2], #-339
     9c8:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9cc:	70795474 	rsbsvc	r5, r9, r4, ror r4
     9d0:	66654465 	strbtvs	r4, [r5], -r5, ror #8
     9d4:	44785400 	ldrbtmi	r5, [r8], #-1024
     9d8:	69727453 	ldmdbvs	r2!, {r0, r1, r4, r6, sl, ip, sp, lr}^
     9dc:	5000676e 	andpl	r6, r0, lr, ror #14
     9e0:	61645f43 	cmnvs	r4, r3, asr #30
     9e4:	725f6174 	subsvc	r6, pc, #29	; 0x1d
     9e8:	55007964 	strpl	r7, [r0, #-2404]
     9ec:	54524153 	ldrbpl	r4, [r2], #-339
     9f0:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
     9f4:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
     9f8:	75746375 	ldrbvc	r6, [r4, #-885]!
     9fc:	47006572 	smlsdxmi	r0, r2, r5, r6
     a00:	00525054 	subseq	r5, r2, r4, asr r0
     a04:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     a08:	61485f54 	cmpvs	r8, r4, asr pc
     a0c:	61776472 	cmnvs	r7, r2, ror r4
     a10:	6c466572 	cfstr64vs	mvdx6, [r6], {114}
     a14:	6f43776f 	svcvs	0x0043776f
     a18:	6f72746e 	svcvs	0x0072746e
     a1c:	5355006c 	cmppl	r5, #108	; 0x6c
     a20:	5f545241 	svcpl	0x00545241
     a24:	64726f57 	ldrbtvs	r6, [r2], #-3927
     a28:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
     a2c:	75006874 	strvc	r6, [r0, #-2164]
     a30:	616c6544 	cmnvs	ip, r4, asr #10
     a34:	53550079 	cmppl	r5, #121	; 0x79
     a38:	5f545241 	svcpl	0x00545241
     a3c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     a40:	72756769 	rsbsvc	r6, r5, #27525120	; 0x1a40000
     a44:	6f697461 	svcvs	0x00697461
     a48:	6162006e 	cmnvs	r2, lr, rrx
     a4c:	61726475 	cmnvs	r2, r5, ror r4
     a50:	50006574 	andpl	r6, r0, r4, ror r5
     a54:	0054524f 	subseq	r5, r4, pc, asr #4
     a58:	43505f5f 	cmpmi	r0, #380	; 0x17c
     a5c:	6d6f635f 	stclvs	3, cr6, [pc, #-380]!
     a60:	5f58525f 	svcpl	0x0058525f
     a64:	00525349 	subseq	r5, r2, r9, asr #6
     a68:	64785462 	ldrbtvs	r5, [r8], #-1122
     a6c:	61746144 	cmnvs	r4, r4, asr #2
     a70:	61446200 	cmpvs	r4, r0, lsl #4
     a74:	55006174 	strpl	r6, [r0, #-372]
     a78:	54524153 	ldrbpl	r4, [r2], #-339
     a7c:	7561425f 	strbvc	r4, [r1, #-607]!
     a80:	74615264 	strbtvc	r5, [r1], #-612
     a84:	53550065 	cmppl	r5, #101	; 0x65
     a88:	5f545241 	svcpl	0x00545241
     a8c:	706f7453 	rsbvc	r7, pc, r3, asr r4
     a90:	73746942 	cmnvc	r4, #1081344	; 0x108000
     a94:	50504100 	subspl	r4, r0, r0, lsl #2
     a98:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     a9c:	5f43502f 	svcpl	0x0043502f
     aa0:	2e6d6f43 	cdpcs	15, 6, cr6, cr13, cr3, {2}
     aa4:	78540063 	ldmdavc	r4, {r0, r1, r5, r6}^
     aa8:	74794244 	ldrbtvc	r4, [r9], #-580
     aac:	43505f65 	cmpmi	r0, #404	; 0x194
     ab0:	41535500 	cmpmi	r3, r0, lsl #10
     ab4:	4d5f5452 	cfldrdmi	mvd5, [pc, #-328]
     ab8:	0065646f 	rsbeq	r6, r5, pc, ror #8
     abc:	525f4350 	subspl	r4, pc, #1073741825	; 0x40000001
     ac0:	75625f58 	strbvc	r5, [r2, #-3928]!
     ac4:	695f6666 	ldmdbvs	pc, {r1, r2, r5, r6, r9, sl, sp, lr}^
     ac8:	7865646e 	stmdavc	r5!, {r1, r2, r3, r5, r6, sl, sp, lr}^
     acc:	5f435000 	svcpl	0x00435000
     ad0:	635f5852 	cmpvs	pc, #5373952	; 0x520000
     ad4:	625f6d6f 	subsvs	r6, pc, #7104	; 0x1bc0
     ad8:	6e006675 	mcrvs	6, 0, r6, cr0, cr5, {3}
     adc:	656d6954 	strbvs	r6, [sp, #-2388]!
     ae0:	4c584400 	cfldrdmi	mvd4, [r8], {0}
     ae4:	5f58525f 	svcpl	0x0058525f
     ae8:	65746e69 	ldrbvs	r6, [r4, #-3689]!
     aec:	70757272 	rsbsvc	r7, r5, r2, ror r2
     af0:	58440074 	stmdapl	r4, {r2, r4, r5, r6}^
     af4:	65725f4c 	ldrbvs	r5, [r2, #-3916]!
     af8:	625f6461 	subsvs	r6, pc, #1627389952	; 0x61000000
     afc:	00657479 	rsbeq	r7, r5, r9, ror r4
     b00:	5f4c5844 	svcpl	0x004c5844
     b04:	625f5854 	subsvs	r5, pc, #5505024	; 0x540000
     b08:	5f666675 	svcpl	0x00666675
     b0c:	65646e69 	strbvs	r6, [r4, #-3689]!
     b10:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     b14:	58545f4c 	ldmdapl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^
     b18:	65686300 	strbvs	r6, [r8, #-768]!
     b1c:	75736b63 	ldrbvc	r6, [r3, #-2915]!
     b20:	5844006d 	stmdapl	r4, {r0, r2, r3, r5, r6}^
     b24:	6e695f4c 	cdpvs	15, 6, cr5, cr9, cr12, {2}
     b28:	62007469 	andvs	r7, r0, #1761607680	; 0x69000000
     b2c:	00647561 	rsbeq	r7, r4, r1, ror #10
     b30:	5f4c5844 	svcpl	0x004c5844
     b34:	625f5852 	subsvs	r5, pc, #5373952	; 0x520000
     b38:	5f666675 	svcpl	0x00666675
     b3c:	65646e69 	strbvs	r6, [r4, #-3689]!
     b40:	58440078 	stmdapl	r4, {r3, r4, r5, r6}^
     b44:	65735f4c 	ldrbvs	r5, [r3, #-3916]!
     b48:	775f646e 	ldrbvc	r6, [pc, -lr, ror #8]
     b4c:	0064726f 	rsbeq	r7, r4, pc, ror #4
     b50:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
     b54:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
     b58:	75676966 	strbvc	r6, [r7, #-2406]!
     b5c:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     b60:	44006e6f 	strmi	r6, [r0], #-3695
     b64:	545f4c58 	ldrbpl	r4, [pc], #3160	; b6c <__Stack_Size+0x76c>
     b68:	6f635f58 	svcvs	0x00635f58
     b6c:	75625f6d 	strbvc	r5, [r2, #-3949]!
     b70:	65640066 	strbvs	r0, [r4, #-102]!
     b74:	00644976 	rsbeq	r4, r4, r6, ror r9
     b78:	2f505041 	svccs	0x00505041
     b7c:	2f637273 	svccs	0x00637273
     b80:	2e4c5844 	cdpcs	8, 4, cr5, cr12, cr4, {2}
     b84:	6e690063 	cdpvs	0, 6, cr0, cr9, cr3, {3}
     b88:	6d5f7469 	cfldrdvs	mvd7, [pc, #-420]
     b8c:	726f746f 	rsbvc	r7, pc, #1862270976	; 0x6f000000
     b90:	65740073 	ldrbvs	r0, [r4, #-115]!
     b94:	6d00706d 	stcvs	0, cr7, [r0, #-436]
     b98:	5f65766f 	svcpl	0x0065766f
     b9c:	6b636162 	blvs	18d912c <__Stack_Size+0x18d8d2c>
     ba0:	64726177 	ldrbtvs	r6, [r2], #-375
     ba4:	766f6d00 	strbtvc	r6, [pc], -r0, lsl #26
     ba8:	656c5f65 	strbvs	r5, [ip, #-3941]!
     bac:	6d007466 	cfstrsvs	mvf7, [r0, #-408]
     bb0:	5f65766f 	svcpl	0x0065766f
     bb4:	68676972 	stmdavs	r7!, {r1, r4, r5, r6, r8, fp, sp, lr}^
     bb8:	6f6d0074 	svcvs	0x006d0074
     bbc:	665f6576 	undefined
     bc0:	6177726f 	cmnvs	r7, pc, ror #4
     bc4:	6f006472 	svcvs	0x00006472
     bc8:	735f646c 	cmpvc	pc, #1811939328	; 0x6c000000
     bcc:	64656570 	strbtvs	r6, [r5], #-1392
     bd0:	74657300 	strbtvc	r7, [r5], #-768
     bd4:	5f52495f 	svcpl	0x0052495f
     bd8:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
     bdc:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     be0:	50504100 	subspl	r4, r0, r0, lsl #2
     be4:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     be8:	746f4d2f 	strbtvc	r4, [pc], #3375	; bf0 <__Stack_Size+0x7f0>
     bec:	6f43726f 	svcvs	0x0043726f
     bf0:	6f72746e 	svcvs	0x0072746e
     bf4:	00632e6c 	rsbeq	r2, r3, ip, ror #28
     bf8:	2f505041 	svccs	0x00505041
     bfc:	2f637273 	svccs	0x00637273
     c00:	2e434441 	cdpcs	4, 4, cr4, cr3, cr1, {2}
     c04:	44410063 	strbmi	r0, [r1], #-99
     c08:	6f435f43 	svcvs	0x00435f43
     c0c:	6e69746e 	cdpvs	4, 6, cr7, cr9, cr14, {3}
     c10:	73756f75 	cmnvc	r5, #468	; 0x1d4
     c14:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     c18:	65646f4d 	strbvs	r6, [r4, #-3917]!
     c1c:	43444100 	movtmi	r4, #16640	; 0x4100
     c20:	006d756e 	rsbeq	r7, sp, lr, ror #10
     c24:	5f434441 	svcpl	0x00434441
     c28:	6e616353 	mcrvs	3, 3, r6, cr1, cr3, {2}
     c2c:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     c30:	65646f4d 	strbvs	r6, [r4, #-3917]!
     c34:	43444100 	movtmi	r4, #16640	; 0x4100
     c38:	646f4d5f 	strbtvs	r4, [pc], #3423	; c40 <__Stack_Size+0x840>
     c3c:	534a0065 	movtpl	r0, #41061	; 0xa065
     c40:	41005251 	tstmi	r0, r1, asr r2
     c44:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c48:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
     c4c:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
     c50:	65727574 	ldrbvs	r7, [r2, #-1396]!
     c54:	52444a00 	subpl	r4, r4, #0	; 0x0
     c58:	444a0031 	strbmi	r0, [sl], #-49
     c5c:	4a003252 	bmi	d5ac <__Stack_Size+0xd1ac>
     c60:	00335244 	eorseq	r5, r3, r4, asr #4
     c64:	3452444a 	ldrbcc	r4, [r2], #-1098
     c68:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     c6c:	4a003152 	bmi	d1bc <__Stack_Size+0xcdbc>
     c70:	3252464f 	subscc	r4, r2, #82837504	; 0x4f00000
     c74:	464f4a00 	strbmi	r4, [pc], -r0, lsl #20
     c78:	4a003352 	bmi	d9c8 <__Stack_Size+0xd5c8>
     c7c:	3452464f 	ldrbcc	r4, [r2], #-1615
     c80:	6d617300 	stclvs	3, cr7, [r1]
     c84:	41656c70 	smcmi	22208
     c88:	41004344 	tstmi	r0, r4, asr #6
     c8c:	495f4344 	ldmdbmi	pc, {r2, r6, r8, r9, lr}^
     c90:	5474696e 	ldrbtpl	r6, [r4], #-2414
     c94:	44657079 	strbtmi	r7, [r5], #-121
     c98:	53006665 	movwpl	r6, #1637	; 0x665
     c9c:	00315251 	eorseq	r5, r1, r1, asr r2
     ca0:	32525153 	subscc	r5, r2, #-1073741804	; 0xc0000014
     ca4:	52515300 	subspl	r5, r1, #0	; 0x0
     ca8:	44410033 	strbmi	r0, [r1], #-51
     cac:	78455f43 	stmdavc	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
     cb0:	6e726574 	mrcvs	5, 3, r6, cr2, cr4, {3}
     cb4:	72546c61 	subsvc	r6, r4, #24832	; 0x6100
     cb8:	6f436769 	svcvs	0x00436769
     cbc:	5300766e 	movwpl	r7, #1646	; 0x66e
     cc0:	3152504d 	cmpcc	r2, sp, asr #32
     cc4:	504d5300 	subpl	r5, sp, r0, lsl #6
     cc8:	41003252 	tstmi	r0, r2, asr r2
     ccc:	4e5f4344 	cdpmi	3, 5, cr4, cr15, cr4, {2}
     cd0:	664f7262 	strbvs	r7, [pc], -r2, ror #4
     cd4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
     cd8:	006c656e 	rsbeq	r6, ip, lr, ror #10
     cdc:	74696e69 	strbtvc	r6, [r9], #-3689
     ce0:	4344415f 	movtmi	r4, #16735	; 0x415f
     ce4:	43444100 	movtmi	r4, #16640	; 0x4100
     ce8:	7461445f 	strbtvc	r4, [r1], #-1119
     cec:	696c4161 	stmdbvs	ip!, {r0, r5, r6, r8, lr}^
     cf0:	41006e67 	tstmi	r0, r7, ror #28
     cf4:	00784344 	rsbseq	r4, r8, r4, asr #6
     cf8:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     cfc:	00316765 	eorseq	r6, r1, r5, ror #14
     d00:	5f434441 	svcpl	0x00434441
     d04:	6c616e41 	stclvs	14, cr6, [r1], #-260
     d08:	6157676f 	cmpvs	r7, pc, ror #14
     d0c:	64686374 	strbtvs	r6, [r8], #-884
     d10:	6d43676f 	stclvs	7, cr6, [r3, #-444]
     d14:	44410064 	strbmi	r0, [r1], #-100
     d18:	54495f43 	strbpl	r5, [r9], #-3907
     d1c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     d20:	41006769 	tstmi	r0, r9, ror #14
     d24:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d28:	6f537465 	svcvs	0x00537465
     d2c:	61777466 	cmnvs	r7, r6, ror #8
     d30:	74536572 	ldrbvc	r6, [r3], #-1394
     d34:	49747261 	ldmdbmi	r4!, {r0, r5, r6, r9, ip, sp, lr}^
     d38:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     d3c:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     d40:	43766e6f 	cmnmi	r6, #1776	; 0x6f0
     d44:	7453646d 	ldrbvc	r6, [r3], #-1133
     d48:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     d4c:	43444100 	movtmi	r4, #16640	; 0x4100
     d50:	656c435f 	strbvs	r4, [ip, #-863]!
     d54:	6c467261 	sfmvs	f7, 2, [r6], {97}
     d58:	41006761 	tstmi	r0, r1, ror #14
     d5c:	475f4344 	ldrbmi	r4, [pc, -r4, asr #6]
     d60:	54497465 	strbpl	r7, [r9], #-1125
     d64:	74617453 	strbtvc	r7, [r1], #-1107
     d68:	73007375 	movwvc	r7, #885	; 0x375
     d6c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
     d70:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     d74:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
     d78:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
     d7c:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
     d80:	31663233 	cmncc	r6, r3, lsr r2
     d84:	615f7830 	cmpvs	pc, r0, lsr r8
     d88:	632e6364 	teqvs	lr, #-1879048191	; 0x90000001
     d8c:	6d754e00 	ldclvs	14, cr4, [r5]
     d90:	00726562 	rsbseq	r6, r2, r2, ror #10
     d94:	5f434441 	svcpl	0x00434441
     d98:	00646d43 	rsbeq	r6, r4, r3, asr #26
     d9c:	5f434441 	svcpl	0x00434441
     da0:	6c616e41 	stclvs	14, cr6, [r1], #-260
     da4:	6157676f 	cmpvs	r7, pc, ror #14
     da8:	64686374 	strbtvs	r6, [r8], #-884
     dac:	6854676f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
     db0:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     db4:	73646c6f 	cmnvc	r4, #28416	; 0x6f00
     db8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     dbc:	41006769 	tstmi	r0, r9, ror #14
     dc0:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     dc4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
     dc8:	65505449 	ldrbvs	r5, [r0, #-1097]
     dcc:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
     dd0:	74694267 	strbtvc	r4, [r9], #-615
     dd4:	43444100 	movtmi	r4, #16640	; 0x4100
     dd8:	7465475f 	strbtvc	r4, [r5], #-1887
     ddc:	65736552 	ldrbvs	r6, [r3, #-1362]!
     de0:	6c614374 	stclvs	3, cr4, [r1], #-464
     de4:	61726269 	cmnvs	r2, r9, ror #4
     de8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
     dec:	74617453 	strbtvc	r7, [r1], #-1107
     df0:	41007375 	tstmi	r0, r5, ror r3
     df4:	465f4344 	ldrbmi	r4, [pc], -r4, asr #6
     df8:	0047414c 	subeq	r4, r7, ip, asr #2
     dfc:	5377654e 	cmnpl	r7, #327155712	; 0x13800000
     e00:	65746174 	ldrbvs	r6, [r4, #-372]!
     e04:	43444100 	movtmi	r4, #16640	; 0x4100
     e08:	616e415f 	cmnvs	lr, pc, asr r1
     e0c:	57676f6c 	strbpl	r6, [r7, -ip, ror #30]!
     e10:	68637461 	stmdavs	r3!, {r0, r5, r6, sl, ip, sp, lr}^
     e14:	53676f64 	cmnpl	r7, #400	; 0x190
     e18:	6c676e69 	stclvs	14, cr6, [r7], #-420
     e1c:	61684365 	cmnvs	r8, r5, ror #6
     e20:	6c656e6e 	stclvs	14, cr6, [r5], #-440
     e24:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     e28:	41006769 	tstmi	r0, r9, ror #14
     e2c:	525f4344 	subspl	r4, pc, #268435457	; 0x10000001
     e30:	6c756765 	ldclvs	7, cr6, [r5], #-404
     e34:	68437261 	stmdavs	r3, {r0, r5, r6, r9, ip, sp, lr}^
     e38:	656e6e61 	strbvs	r6, [lr, #-3681]!
     e3c:	6e6f436c 	cdpvs	3, 6, cr4, cr15, cr12, {3}
     e40:	00676966 	rsbeq	r6, r7, r6, ror #18
     e44:	62616e65 	rsbvs	r6, r1, #1616	; 0x650
     e48:	7473656c 	ldrbtvc	r6, [r3], #-1388
     e4c:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     e50:	67694800 	strbvs	r4, [r9, -r0, lsl #16]!
     e54:	72685468 	rsbvc	r5, r8, #1744830464	; 0x68000000
     e58:	6f687365 	svcvs	0x00687365
     e5c:	4100646c 	tstmi	r0, ip, ror #8
     e60:	445f4344 	ldrbmi	r4, [pc], #836	; e68 <__Stack_Size+0xa68>
     e64:	4d637369 	stclmi	3, cr7, [r3, #-420]!
     e68:	4365646f 	cmnmi	r5, #1862270976	; 0x6f000000
     e6c:	6e6e6168 	powvsez	f6, f6, #0.0
     e70:	6f436c65 	svcvs	0x00436c65
     e74:	43746e75 	cmnmi	r4, #1872	; 0x750
     e78:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     e7c:	44410067 	strbmi	r0, [r1], #-103
     e80:	65475f43 	strbvs	r5, [r7, #-3907]
     e84:	6e6f4374 	mcrvs	3, 3, r4, cr15, cr4, {3}
     e88:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
     e8c:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
     e90:	65756c61 	ldrbvs	r6, [r5, #-3169]!
     e94:	43444100 	movtmi	r4, #16640	; 0x4100
     e98:	0054495f 	subseq	r4, r4, pc, asr r9
     e9c:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     ea0:	52006765 	andpl	r6, r0, #26476544	; 0x1940000
     ea4:	006b6e61 	rsbeq	r6, fp, r1, ror #28
     ea8:	5f434441 	svcpl	0x00434441
     eac:	6f747541 	svcvs	0x00747541
     eb0:	656a6e49 	strbvs	r6, [sl, #-3657]!
     eb4:	64657463 	strbtvs	r7, [r5], #-1123
     eb8:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     ebc:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ec0:	5f434441 	svcpl	0x00434441
     ec4:	65747845 	ldrbvs	r7, [r4, #-2117]!
     ec8:	6c616e72 	stclvs	14, cr6, [r1], #-456
     ecc:	67697254 	undefined
     ed0:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     ed4:	00646d43 	rsbeq	r6, r4, r3, asr #26
     ed8:	5f434441 	svcpl	0x00434441
     edc:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
     ee0:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     ee4:	53657261 	cmnpl	r5, #268435462	; 0x10000006
     ee8:	74726174 	ldrbtvc	r6, [r2], #-372
     eec:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     ef0:	74617453 	strbtvc	r7, [r1], #-1107
     ef4:	41007375 	tstmi	r0, r5, ror r3
     ef8:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     efc:	6e497465 	cdpvs	4, 4, cr7, cr9, cr5, {3}
     f00:	7463656a 	strbtvc	r6, [r3], #-1386
     f04:	664f6465 	strbvs	r6, [pc], -r5, ror #8
     f08:	74657366 	strbtvc	r7, [r5], #-870
     f0c:	43444100 	movtmi	r4, #16640	; 0x4100
     f10:	4965445f 	stmdbmi	r5!, {r0, r1, r2, r3, r4, r6, sl, lr}^
     f14:	0074696e 	rsbseq	r6, r4, lr, ror #18
     f18:	5f434441 	svcpl	0x00434441
     f1c:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f20:	6c616e72 	stclvs	14, cr6, [r1], #-456
     f24:	67697254 	undefined
     f28:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f2c:	64657463 	strbtvs	r7, [r5], #-1123
     f30:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f34:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f38:	5f434441 	svcpl	0x00434441
     f3c:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f40:	64657463 	strbtvs	r7, [r5], #-1123
     f44:	63736944 	cmnvs	r3, #1114112	; 0x110000
     f48:	65646f4d 	strbvs	r6, [r4, #-3917]!
     f4c:	00646d43 	rsbeq	r6, r4, r3, asr #26
     f50:	5f434441 	svcpl	0x00434441
     f54:	65747845 	ldrbvs	r7, [r4, #-2117]!
     f58:	6c616e72 	stclvs	14, cr6, [r1], #-456
     f5c:	67697254 	undefined
     f60:	656a6e49 	strbvs	r6, [sl, #-3657]!
     f64:	64657463 	strbtvs	r7, [r5], #-1123
     f68:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
     f6c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
     f70:	4c006769 	stcmi	7, cr6, [r0], {105}
     f74:	6854776f 	ldmdavs	r4, {r0, r1, r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^
     f78:	68736572 	ldmdavs	r3!, {r1, r4, r5, r6, r8, sl, sp, lr}^
     f7c:	00646c6f 	rsbeq	r6, r4, pc, ror #24
     f80:	5f434441 	svcpl	0x00434441
     f84:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
     f88:	63656a6e 	cmnvs	r5, #450560	; 0x6e000
     f8c:	43646574 	cmnmi	r4, #486539264	; 0x1d000000
     f90:	65766e6f 	ldrbvs	r6, [r6, #-3695]!
     f94:	6f697372 	svcvs	0x00697372
     f98:	6c61566e 	stclvs	6, cr5, [r1], #-440
     f9c:	41006575 	tstmi	r0, r5, ror r5
     fa0:	435f4344 	cmpmi	pc, #268435457	; 0x10000001
     fa4:	6e6e6168 	powvsez	f6, f6, #0.0
     fa8:	41006c65 	tstmi	r0, r5, ror #24
     fac:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     fb0:	74726174 	ldrbtvc	r6, [r2], #-372
     fb4:	696c6143 	stmdbvs	ip!, {r0, r1, r6, r8, sp, lr}^
     fb8:	74617262 	strbtvc	r7, [r1], #-610
     fbc:	006e6f69 	rsbeq	r6, lr, r9, ror #30
     fc0:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     fc4:	00326765 	eorseq	r6, r2, r5, ror #14
     fc8:	72706d74 	rsbsvc	r6, r0, #7424	; 0x1d00
     fcc:	00336765 	eorseq	r6, r3, r5, ror #14
     fd0:	5f434441 	svcpl	0x00434441
     fd4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
     fd8:	62696c61 	rsbvs	r6, r9, #24832	; 0x6100
     fdc:	69746172 	ldmdbvs	r4!, {r1, r4, r5, r6, r8, sp, lr}^
     fe0:	74536e6f 	ldrbvc	r6, [r3], #-3695
     fe4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
     fe8:	74696200 	strbtvc	r6, [r9], #-512
     fec:	74617473 	strbtvc	r7, [r1], #-1139
     ff0:	41007375 	tstmi	r0, r5, ror r3
     ff4:	535f4344 	cmppl	pc, #268435457	; 0x10000001
     ff8:	7774666f 	ldrbvc	r6, [r4, -pc, ror #12]!
     ffc:	53657261 	cmnpl	r5, #268435462	; 0x10000006
    1000:	74726174 	ldrbtvc	r6, [r2], #-372
    1004:	766e6f43 	strbtvc	r6, [lr], -r3, asr #30
    1008:	00646d43 	rsbeq	r6, r4, r3, asr #26
    100c:	5f434441 	svcpl	0x00434441
    1010:	656a6e49 	strbvs	r6, [sl, #-3657]!
    1014:	64657463 	strbtvs	r7, [r5], #-1123
    1018:	75716553 	ldrbvc	r6, [r1, #-1363]!
    101c:	65636e65 	strbvs	r6, [r3, #-3685]!
    1020:	6e654c72 	mcrvs	12, 3, r4, cr5, cr2, {3}
    1024:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    1028:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    102c:	44410067 	strbmi	r0, [r1], #-103
    1030:	6e415f43 	cdpvs	15, 4, cr5, cr1, cr3, {2}
    1034:	676f6c61 	strbvs	r6, [pc, -r1, ror #24]!
    1038:	63746157 	cmnvs	r4, #-1073741803	; 0xc0000015
    103c:	676f6468 	strbvs	r6, [pc, -r8, ror #8]!
    1040:	43444100 	movtmi	r4, #16640	; 0x4100
    1044:	6a6e495f 	bvs	1b935c8 <__Stack_Size+0x1b931c8>
    1048:	65746365 	ldrbvs	r6, [r4, #-869]!
    104c:	61684364 	cmnvs	r8, r4, ror #6
    1050:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    1054:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1058:	41006769 	tstmi	r0, r9, ror #14
    105c:	535f4344 	cmppl	pc, #268435457	; 0x10000001
    1060:	6c706d61 	ldclvs	13, cr6, [r0], #-388
    1064:	6d695465 	cfstrdvs	mvd5, [r9, #-404]!
    1068:	44410065 	strbmi	r0, [r1], #-101
    106c:	74535f43 	ldrbvc	r5, [r3], #-3907
    1070:	74637572 	strbtvc	r7, [r3], #-1394
    1074:	74696e49 	strbtvc	r6, [r9], #-3657
    1078:	43444100 	movtmi	r4, #16640	; 0x4100
    107c:	666f535f 	undefined
    1080:	72617774 	rsbvc	r7, r1, #30408704	; 0x1d00000
    1084:	61745365 	cmnvs	r4, r5, ror #6
    1088:	6e497472 	mcrvs	4, 2, r7, cr9, cr2, {3}
    108c:	7463656a 	strbtvc	r6, [r3], #-1386
    1090:	6f436465 	svcvs	0x00436465
    1094:	6d43766e 	stclvs	6, cr7, [r3, #-440]
    1098:	44410064 	strbmi	r0, [r1], #-100
    109c:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    10a0:	7463656a 	strbtvc	r6, [r3], #-1386
    10a4:	68436465 	stmdavs	r3, {r0, r2, r5, r6, sl, sp, lr}^
    10a8:	656e6e61 	strbvs	r6, [lr, #-3681]!
    10ac:	4441006c 	strbmi	r0, [r1], #-108
    10b0:	65475f43 	strbvs	r5, [r7, #-3907]
    10b4:	616c4674 	smcvs	50276
    10b8:	61745367 	cmnvs	r4, r7, ror #6
    10bc:	00737574 	rsbseq	r7, r3, r4, ror r5
    10c0:	5f434441 	svcpl	0x00434441
    10c4:	706d6554 	rsbvc	r6, sp, r4, asr r5
    10c8:	736e6553 	cmnvc	lr, #348127232	; 0x14c00000
    10cc:	7256726f 	subsvc	r7, r6, #-268435450	; 0xf0000006
    10d0:	6e696665 	cdpvs	6, 6, cr6, cr9, cr5, {3}
    10d4:	646d4374 	strbtvs	r4, [sp], #-884
    10d8:	43444100 	movtmi	r4, #16640	; 0x4100
    10dc:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
    10e0:	646f4d63 	strbtvs	r4, [pc], #3427	; 10e8 <__Stack_Size+0xce8>
    10e4:	646d4365 	strbtvs	r4, [sp], #-869
    10e8:	43444100 	movtmi	r4, #16640	; 0x4100
    10ec:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
    10f0:	61437465 	cmpvs	r3, r5, ror #8
    10f4:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    10f8:	6f697461 	svcvs	0x00697461
    10fc:	4441006e 	strbmi	r0, [r1], #-110
    1100:	6e495f43 	cdpvs	15, 4, cr5, cr9, cr3, {2}
    1104:	74537469 	ldrbvc	r7, [r3], #-1129
    1108:	74637572 	strbtvc	r7, [r3], #-1394
    110c:	6d746900 	ldclvs	9, cr6, [r4]
    1110:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1114:	5f434441 	svcpl	0x00434441
    1118:	65707954 	ldrbvs	r7, [r0, #-2388]!
    111c:	00666544 	rsbeq	r6, r6, r4, asr #10
    1120:	5f434441 	svcpl	0x00434441
    1124:	74696e49 	strbtvc	r6, [r9], #-3657
    1128:	43444100 	movtmi	r4, #16640	; 0x4100
    112c:	7478455f 	ldrbtvc	r4, [r8], #-1375
    1130:	616e7265 	cmnvs	lr, r5, ror #4
    1134:	6972546c 	ldmdbvs	r2!, {r2, r3, r5, r6, sl, ip, lr}^
    1138:	6a6e4967 	bvs	1b936dc <__Stack_Size+0x1b932dc>
    113c:	6f436365 	svcvs	0x00436365
    1140:	4100766e 	tstmi	r0, lr, ror #12
    1144:	445f4344 	ldrbmi	r4, [pc], #836	; 114c <__Stack_Size+0xd4c>
    1148:	6d43414d 	stfvse	f4, [r3, #-308]
    114c:	44410064 	strbmi	r0, [r1], #-100
    1150:	65475f43 	strbvs	r5, [r7, #-3907]
    1154:	61754474 	cmnvs	r5, r4, ror r4
    1158:	646f4d6c 	strbtvs	r4, [pc], #3436	; 1160 <__Stack_Size+0xd60>
    115c:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    1160:	73726576 	cmnvc	r2, #494927872	; 0x1d800000
    1164:	566e6f69 	strbtpl	r6, [lr], -r9, ror #30
    1168:	65756c61 	ldrbvs	r6, [r5, #-3169]!
    116c:	414c4600 	cmpmi	ip, r0, lsl #12
    1170:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^
    1174:	6e6f4354 	mcrvs	3, 3, r4, cr15, cr4, {2}
    1178:	00676966 	rsbeq	r6, r7, r6, ror #18
    117c:	495f424f 	ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, lr}^
    1180:	00474457 	subeq	r4, r7, r7, asr r4
    1184:	32505257 	subscc	r5, r0, #1879048197	; 0x70000005
    1188:	7461445f 	strbtvc	r4, [r1], #-1119
    118c:	424f0061 	submi	r0, pc, #97	; 0x61
    1190:	4f54535f 	svcmi	0x0054535f
    1194:	4c460050 	mcrrmi	0, 5, r0, r6, cr0
    1198:	5f485341 	svcpl	0x00485341
    119c:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    11a0:	74704f65 	ldrbtvc	r4, [r0], #-3941
    11a4:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    11a8:	73657479 	cmnvc	r5, #2030043136	; 0x79000000
    11ac:	61657200 	cmnvs	r5, r0, lsl #4
    11b0:	74756f64 	ldrbtvc	r6, [r5], #-3940
    11b4:	74617473 	strbtvc	r7, [r1], #-1139
    11b8:	46007375 	undefined
    11bc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11c0:	5252455f 	subspl	r4, r2, #398458880	; 0x17c00000
    11c4:	575f524f 	ldrbpl	r5, [pc, -pc, asr #4]
    11c8:	46005052 	undefined
    11cc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11d0:	6172455f 	cmnvs	r2, pc, asr r5
    11d4:	61506573 	cmpvs	r0, r3, ror r5
    11d8:	46006567 	strmi	r6, [r0], -r7, ror #10
    11dc:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    11e0:	74614c5f 	strbtvc	r4, [r1], #-3167
    11e4:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    11e8:	414c4600 	cmpmi	ip, r0, lsl #12
    11ec:	475f4853 	undefined
    11f0:	72507465 	subsvc	r7, r0, #1694498816	; 0x65000000
    11f4:	74656665 	strbtvc	r6, [r5], #-1637
    11f8:	75426863 	strbvc	r6, [r2, #-2147]
    11fc:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
    1200:	74617453 	strbtvc	r7, [r1], #-1107
    1204:	64007375 	strvs	r7, [r0], #-885
    1208:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
    120c:	414c4600 	cmpmi	ip, r0, lsl #12
    1210:	555f4853 	ldrbpl	r4, [pc, #-2131]	; 9c5 <__Stack_Size+0x5c5>
    1214:	636f6c6e 	cmnvs	pc, #28160	; 0x6e00
    1218:	4c46006b 	mcrrmi	0, 6, r0, r6, cr11
    121c:	5f485341 	svcpl	0x00485341
    1220:	73617245 	cmnvc	r1, #1342177284	; 0x50000004
    1224:	6c6c4165 	stfvse	f4, [ip], #-404
    1228:	65676150 	strbvs	r6, [r7, #-336]!
    122c:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1230:	5f485341 	svcpl	0x00485341
    1234:	74617453 	strbtvc	r7, [r1], #-1107
    1238:	57007375 	smlsdxpl	r0, r5, r3, r7
    123c:	00305052 	eorseq	r5, r0, r2, asr r0
    1240:	31505257 	cmpcc	r0, r7, asr r2
    1244:	50525700 	subspl	r5, r2, r0, lsl #14
    1248:	52570032 	subspl	r0, r7, #50	; 0x32
    124c:	46003350 	undefined
    1250:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1254:	7465475f 	strbtvc	r4, [r5], #-1887
    1258:	74697257 	strbtvc	r7, [r9], #-599
    125c:	6f725065 	svcvs	0x00725065
    1260:	74636574 	strbtvc	r6, [r3], #-1396
    1264:	4f6e6f69 	svcmi	0x006e6f69
    1268:	6f697470 	svcvs	0x00697470
    126c:	7479426e 	ldrbtvc	r4, [r9], #-622
    1270:	504f0065 	subpl	r0, pc, r5, rrx
    1274:	59454b54 	stmdbpl	r5, {r2, r4, r6, r8, r9, fp, lr}^
    1278:	4c460052 	mcrrmi	0, 5, r0, r6, cr2
    127c:	5f485341 	svcpl	0x00485341
    1280:	72657355 	rsbvc	r7, r5, #1409286145	; 0x54000001
    1284:	6974704f 	ldmdbvs	r4!, {r0, r1, r2, r3, r6, ip, sp, lr}^
    1288:	79426e6f 	stmdbvc	r2, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    128c:	6f436574 	svcvs	0x00436574
    1290:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1294:	414c4600 	cmpmi	ip, r0, lsl #12
    1298:	525f4853 	subspl	r4, pc, #5439488	; 0x530000
    129c:	4f646165 	svcmi	0x00646165
    12a0:	72507475 	subsvc	r7, r0, #1962934272	; 0x75000000
    12a4:	6365746f 	cmnvs	r5, #1862270976	; 0x6f000000
    12a8:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    12ac:	616c6600 	cmnvs	ip, r0, lsl #12
    12b0:	74736873 	ldrbtvc	r6, [r3], #-2163
    12b4:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    12b8:	67615000 	strbvs	r5, [r1, -r0]!
    12bc:	64415f65 	strbvs	r5, [r1], #-3941
    12c0:	73657264 	cmnvc	r5, #1073741830	; 0x40000006
    12c4:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    12c8:	5f485341 	svcpl	0x00485341
    12cc:	4f525245 	svcmi	0x00525245
    12d0:	47505f52 	undefined
    12d4:	414c4600 	cmpmi	ip, r0, lsl #12
    12d8:	4c5f4853 	mrrcmi	8, 5, r4, pc, cr3
    12dc:	006b636f 	rsbeq	r6, fp, pc, ror #6
    12e0:	33505257 	cmpcc	r0, #1879048197	; 0x70000005
    12e4:	7461445f 	strbtvc	r4, [r1], #-1119
    12e8:	74730061 	ldrbtvc	r0, [r3], #-97
    12ec:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    12f0:	5f783031 	svcpl	0x00783031
    12f4:	2f62696c 	svccs	0x0062696c
    12f8:	2f637273 	svccs	0x00637273
    12fc:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1300:	30316632 	eorscc	r6, r1, r2, lsr r6
    1304:	6c665f78 	stclvs	15, cr5, [r6], #-480
    1308:	2e687361 	cdpcs	3, 6, cr7, cr8, cr1, {3}
    130c:	4c460063 	mcrrmi	0, 6, r0, r6, cr3
    1310:	5f485341 	svcpl	0x00485341
    1314:	66657250 	undefined
    1318:	68637465 	stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^
    131c:	66667542 	strbtvs	r7, [r6], -r2, asr #10
    1320:	6d437265 	sfmvs	f7, 2, [r3, #-404]
    1324:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1328:	5f485341 	svcpl	0x00485341
    132c:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1330:	5367616c 	cmnpl	r7, #27	; 0x1b
    1334:	75746174 	ldrbvc	r6, [r4, #-372]!
    1338:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    133c:	5f485341 	svcpl	0x00485341
    1340:	61656c43 	cmnvs	r5, r3, asr #24
    1344:	616c4672 	smcvs	50274
    1348:	4c460067 	mcrrmi	0, 6, r0, r6, cr7
    134c:	5f485341 	svcpl	0x00485341
    1350:	504d4f43 	subpl	r4, sp, r3, asr #30
    1354:	4554454c 	ldrbmi	r4, [r4, #-1356]
    1358:	414c4600 	cmpmi	ip, r0, lsl #12
    135c:	425f4853 	subsmi	r4, pc, #5439488	; 0x530000
    1360:	00595355 	subseq	r5, r9, r5, asr r3
    1364:	31505257 	cmpcc	r0, r7, asr r2
    1368:	7461445f 	strbtvc	r4, [r1], #-1119
    136c:	4c460061 	mcrrmi	0, 6, r0, r6, cr1
    1370:	5f485341 	svcpl	0x00485341
    1374:	454d4954 	strbmi	r4, [sp, #-2388]
    1378:	0054554f 	subseq	r5, r4, pc, asr #10
    137c:	656d6954 	strbvs	r6, [sp, #-2388]!
    1380:	0074756f 	rsbseq	r7, r4, pc, ror #10
    1384:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1388:	65475f48 	strbvs	r5, [r7, #-3912]
    138c:	61655274 	smcvs	21796
    1390:	74754f64 	ldrbtvc	r4, [r5], #-3940
    1394:	746f7250 	strbtvc	r7, [pc], #592	; 139c <__Stack_Size+0xf9c>
    1398:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    139c:	74536e6f 	ldrbvc	r6, [r3], #-3695
    13a0:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    13a4:	5f424f00 	svcpl	0x00424f00
    13a8:	42445453 	submi	r5, r4, #1392508928	; 0x53000000
    13ac:	52570059 	subspl	r0, r7, #89	; 0x59
    13b0:	445f3050 	ldrbmi	r3, [pc], #80	; 13b8 <__Stack_Size+0xfb8>
    13b4:	00617461 	rsbeq	r7, r1, r1, ror #8
    13b8:	53414c46 	movtpl	r4, #7238	; 0x1c46
    13bc:	61485f48 	cmpvs	r8, r8, asr #30
    13c0:	7943666c 	stmdbvc	r3, {r2, r3, r5, r6, r9, sl, sp, lr}^
    13c4:	41656c63 	cmnmi	r5, r3, ror #24
    13c8:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    13cc:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    13d0:	5f485341 	svcpl	0x00485341
    13d4:	53746547 	cmnpl	r4, #297795584	; 0x11c00000
    13d8:	75746174 	ldrbvc	r6, [r4, #-372]!
    13dc:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    13e0:	5f485341 	svcpl	0x00485341
    13e4:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
    13e8:	7257656c 	subsvc	r6, r7, #452984832	; 0x1b000000
    13ec:	50657469 	rsbpl	r7, r5, r9, ror #8
    13f0:	65746f72 	ldrbvs	r6, [r4, #-3954]!
    13f4:	6f697463 	svcvs	0x00697463
    13f8:	4c46006e 	mcrrmi	0, 6, r0, r6, cr14
    13fc:	5f485341 	svcpl	0x00485341
    1400:	4c746553 	cfldr64mi	mvdx6, [r4], #-332
    1404:	6e657461 	cdpvs	4, 6, cr7, cr5, cr1, {3}
    1408:	46007963 	strmi	r7, [r0], -r3, ror #18
    140c:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    1410:	6c61485f 	stclvs	8, cr4, [r1], #-380
    1414:	63794366 	cmnvs	r9, #-1744830463	; 0x98000001
    1418:	6341656c 	movtvs	r6, #5484	; 0x156c
    141c:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
    1420:	00646d43 	rsbeq	r6, r4, r3, asr #26
    1424:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1428:	72505f48 	subsvc	r5, r0, #288	; 0x120
    142c:	6172676f 	cmnvs	r2, pc, ror #14
    1430:	74704f6d 	ldrbtvc	r4, [r0], #-3949
    1434:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1438:	44657479 	strbtmi	r7, [r5], #-1145
    143c:	00617461 	rsbeq	r7, r1, r1, ror #8
    1440:	53414c46 	movtpl	r4, #7238	; 0x1c46
    1444:	65475f48 	strbvs	r5, [r7, #-3912]
    1448:	65735574 	ldrbvs	r5, [r3, #-1396]!
    144c:	74704f72 	ldrbtvc	r4, [r0], #-3954
    1450:	426e6f69 	rsbmi	r6, lr, #420	; 0x1a4
    1454:	00657479 	rsbeq	r7, r5, r9, ror r4
    1458:	53414c46 	movtpl	r4, #7238	; 0x1c46
    145c:	72505f48 	subsvc	r5, r0, #288	; 0x120
    1460:	6172676f 	cmnvs	r2, pc, ror #14
    1464:	6c61486d 	stclvs	8, cr4, [r1], #-436
    1468:	726f5766 	rsbvc	r5, pc, #26738688	; 0x1980000
    146c:	4c460064 	mcrrmi	0, 6, r0, r6, cr4
    1470:	5f485341 	svcpl	0x00485341
    1474:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1478:	45535500 	ldrbmi	r5, [r3, #-1280]
    147c:	61440052 	qdaddvs	r0, r2, r4
    1480:	00306174 	eorseq	r6, r0, r4, ror r1
    1484:	61746144 	cmnvs	r4, r4, asr #2
    1488:	4c460031 	mcrrmi	0, 3, r0, r6, cr1
    148c:	5f485341 	svcpl	0x00485341
    1490:	65676150 	strbvs	r6, [r7, #-336]!
    1494:	4c460073 	mcrrmi	0, 7, r0, r6, cr3
    1498:	5f485341 	svcpl	0x00485341
    149c:	46005449 	strmi	r5, [r0], -r9, asr #8
    14a0:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
    14a4:	6f72505f 	svcvs	0x0072505f
    14a8:	6d617267 	sfmvs	f7, 2, [r1, #-412]!
    14ac:	64726f57 	ldrbtvs	r6, [r2], #-3927
    14b0:	53455200 	movtpl	r5, #20992	; 0x5200
    14b4:	45565245 	ldrbmi	r5, [r6, #-581]
    14b8:	4c460044 	mcrrmi	0, 4, r0, r6, cr4
    14bc:	5f485341 	svcpl	0x00485341
    14c0:	74696157 	strbtvc	r6, [r9], #-343
    14c4:	4c726f46 	ldclmi	15, cr6, [r2], #-280
    14c8:	4f747361 	svcmi	0x00747361
    14cc:	61726570 	cmnvs	r2, r0, ror r5
    14d0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    14d4:	414c4600 	cmpmi	ip, r0, lsl #12
    14d8:	505f4853 	subspl	r4, pc, r3, asr r8
    14dc:	65666572 	strbvs	r6, [r6, #-1394]!
    14e0:	42686374 	rsbmi	r6, r8, #-805306367	; 0xd0000001
    14e4:	65666675 	strbvs	r6, [r6, #-1653]!
    14e8:	52570072 	subspl	r0, r7, #114	; 0x72
    14ec:	47005250 	smlsdmi	r0, r0, r2, r5
    14f0:	5f4f4950 	svcpl	0x004f4950
    14f4:	65707954 	ldrbvs	r7, [r0, #-2388]!
    14f8:	00666544 	rsbeq	r6, r6, r4, asr #10
    14fc:	706e6970 	rsbvc	r6, lr, r0, ror r9
    1500:	4200736f 	andmi	r7, r0, #-1140850687	; 0xbc000001
    1504:	535f7469 	cmppl	pc, #1761607680	; 0x69000000
    1508:	47005445 	strmi	r5, [r0, -r5, asr #8]
    150c:	5f4f4950 	svcpl	0x004f4950
    1510:	64616552 	strbtvs	r6, [r1], #-1362
    1514:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    1518:	61447475 	cmpvs	r4, r5, ror r4
    151c:	47006174 	smlsdxmi	r0, r4, r1, r6
    1520:	5f4f4950 	svcpl	0x004f4950
    1524:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    1528:	74754f74 	ldrbtvc	r4, [r5], #-3956
    152c:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    1530:	4700646d 	strmi	r6, [r0, -sp, ror #8]
    1534:	5f4f4950 	svcpl	0x004f4950
    1538:	75727453 	ldrbvc	r7, [r2, #-1107]!
    153c:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    1540:	42007469 	andmi	r7, r0, #1761607680	; 0x69000000
    1544:	61567469 	cmpvs	r6, r9, ror #8
    1548:	6942006c 	stmdbvs	r2, {r2, r3, r5, r6}^
    154c:	45525f74 	ldrbmi	r5, [r2, #-3956]
    1550:	00544553 	subseq	r4, r4, r3, asr r5
    1554:	4f495047 	svcmi	0x00495047
    1558:	6972575f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    155c:	69426574 	stmdbvs	r2, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1560:	50470074 	subpl	r0, r7, r4, ror r0
    1564:	535f4f49 	cmppl	pc, #292	; 0x124
    1568:	69427465 	stmdbvs	r2, {r0, r2, r5, r6, sl, ip, sp, lr}^
    156c:	47007374 	smlsdxmi	r0, r4, r3, r7
    1570:	5f4f4950 	svcpl	0x004f4950
    1574:	74696e49 	strbtvc	r6, [r9], #-3657
    1578:	54584500 	ldrbpl	r4, [r8], #-1280
    157c:	00524349 	subseq	r4, r2, r9, asr #6
    1580:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1584:	30316632 	eorscc	r6, r1, r2, lsr r6
    1588:	696c5f78 	stmdbvs	ip!, {r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
    158c:	72732f62 	rsbsvc	r2, r3, #392	; 0x188
    1590:	74732f63 	ldrbtvc	r2, [r3], #-3939
    1594:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1598:	5f783031 	svcpl	0x00783031
    159c:	6f697067 	svcvs	0x00697067
    15a0:	7000632e 	andvc	r6, r0, lr, lsr #6
    15a4:	616d6e69 	cmnvs	sp, r9, ror #28
    15a8:	47006b73 	smlsdxmi	r0, r3, fp, r6
    15ac:	5f4f4950 	svcpl	0x004f4950
    15b0:	74726f50 	ldrbtvc	r6, [r2], #-3920
    15b4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    15b8:	47006563 	strmi	r6, [r0, -r3, ror #10]
    15bc:	5f4f4950 	svcpl	0x004f4950
    15c0:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    15c4:	47007469 	strmi	r7, [r0, -r9, ror #8]
    15c8:	5f4f4950 	svcpl	0x004f4950
    15cc:	6e657645 	cdpvs	6, 6, cr7, cr5, cr5, {2}
    15d0:	74754f74 	ldrbtvc	r4, [r5], #-3956
    15d4:	43747570 	cmnmi	r4, #469762048	; 0x1c000000
    15d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    15dc:	50470067 	subpl	r0, r7, r7, rrx
    15e0:	525f4f49 	subspl	r4, pc, #292	; 0x124
    15e4:	70616d65 	rsbvc	r6, r1, r5, ror #26
    15e8:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    15ec:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    15f0:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    15f4:	44747570 	ldrbtmi	r7, [r4], #-1392
    15f8:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    15fc:	47007469 	strmi	r7, [r0, -r9, ror #8]
    1600:	5f4f4950 	svcpl	0x004f4950
    1604:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1608:	74694274 	strbtvc	r4, [r9], #-628
    160c:	6f500073 	svcvs	0x00500073
    1610:	61567472 	cmpvs	r6, r2, ror r4
    1614:	7563006c 	strbvc	r0, [r3, #-108]!
    1618:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    161c:	646f6d74 	strbtvs	r6, [pc], #3444	; 1624 <__Stack_Size+0x1224>
    1620:	50470065 	subpl	r0, r7, r5, rrx
    1624:	505f4f49 	subspl	r4, pc, r9, asr #30
    1628:	65526e69 	ldrbvs	r6, [r2, #-3689]
    162c:	4370616d 	cmnmi	r0, #1073741851	; 0x4000001b
    1630:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1634:	50470067 	subpl	r0, r7, r7, rrx
    1638:	505f4f49 	subspl	r4, pc, r9, asr #30
    163c:	6f536e69 	svcvs	0x00536e69
    1640:	65637275 	strbvs	r7, [r3, #-629]!
    1644:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    1648:	65525f4f 	ldrbvs	r5, [r2, #-3919]
    164c:	6e496461 	cdpvs	4, 4, cr6, cr9, cr1, {3}
    1650:	44747570 	ldrbtmi	r7, [r4], #-1392
    1654:	00617461 	rsbeq	r7, r1, r1, ror #8
    1658:	6d706d74 	ldclvs	13, cr6, [r0, #-464]!
    165c:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1660:	4f495047 	svcmi	0x00495047
    1664:	6e69505f 	mcrvs	0, 3, r5, cr9, cr15, {2}
    1668:	6b636f4c 	blvs	18dd3a0 <__Stack_Size+0x18dcfa0>
    166c:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1670:	63006769 	movwvs	r6, #1897	; 0x769
    1674:	65727275 	ldrbvs	r7, [r2, #-629]!
    1678:	6970746e 	ldmdbvs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    167c:	5047006e 	subpl	r0, r7, lr, rrx
    1680:	575f4f49 	ldrbpl	r4, [pc, -r9, asr #30]
    1684:	65746972 	ldrbvs	r6, [r4, #-2418]!
    1688:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    168c:	50470031 	subpl	r0, r7, r1, lsr r0
    1690:	455f4f49 	ldrbmi	r4, [pc, #-3913]	; 74f <__Stack_Size+0x34f>
    1694:	4c495458 	cfstrdmi	mvd5, [r9], {88}
    1698:	43656e69 	cmnmi	r5, #1680	; 0x690
    169c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    16a0:	69420067 	stmdbvs	r2, {r0, r1, r2, r5, r6}^
    16a4:	74634174 	strbtvc	r4, [r3], #-372
    16a8:	006e6f69 	rsbeq	r6, lr, r9, ror #30
    16ac:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
    16b0:	49504700 	ldmdbmi	r0, {r8, r9, sl, lr}^
    16b4:	4700784f 	strmi	r7, [r0, -pc, asr #16]
    16b8:	5f4f4950 	svcpl	0x004f4950
    16bc:	74696e49 	strbtvc	r6, [r9], #-3657
    16c0:	75727453 	ldrbvc	r7, [r2, #-1107]!
    16c4:	45007463 	strmi	r7, [r0, #-1123]
    16c8:	00524356 	subseq	r4, r2, r6, asr r3
    16cc:	4f495047 	svcmi	0x00495047
    16d0:	6165525f 	cmnvs	r5, pc, asr r2
    16d4:	74754f64 	ldrbtvc	r4, [r5], #-3940
    16d8:	44747570 	ldrbtmi	r7, [r4], #-1392
    16dc:	42617461 	rsbmi	r7, r1, #1627389952	; 0x61000000
    16e0:	47007469 	strmi	r7, [r0, -r9, ror #8]
    16e4:	5f4f4950 	svcpl	0x004f4950
    16e8:	4f494641 	svcmi	0x00494641
    16ec:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    16f0:	49007469 	stmdbmi	r0, {r0, r3, r5, r6, sl, ip, sp, lr}
    16f4:	00524241 	subseq	r4, r2, r1, asr #4
    16f8:	4349564e 	movtmi	r5, #38478	; 0x964e
    16fc:	656c435f 	strbvs	r4, [ip, #-863]!
    1700:	52497261 	subpl	r7, r9, #268435462	; 0x10000006
    1704:	61684351 	cmnvs	r8, r1, asr r3
    1708:	6c656e6e 	stclvs	14, cr6, [r5], #-440
    170c:	646e6550 	strbtvs	r6, [lr], #-1360
    1710:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1714:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1718:	5f434956 	svcpl	0x00434956
    171c:	74696e49 	strbtvc	r6, [r9], #-3657
    1720:	75727453 	ldrbvc	r7, [r2, #-1107]!
    1724:	4e007463 	cdpmi	4, 0, cr7, cr0, cr3, {3}
    1728:	5f434956 	svcpl	0x00434956
    172c:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    1730:	65727275 	ldrbvs	r7, [r2, #-629]!
    1734:	6550746e 	ldrbvs	r7, [r0, #-1134]
    1738:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    173c:	51524967 	cmppl	r2, r7, ror #18
    1740:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1744:	006c656e 	rsbeq	r6, ip, lr, ror #10
    1748:	4349564e 	movtmi	r5, #38478	; 0x964e
    174c:	7465475f 	strbtvc	r4, [r5], #-1887
    1750:	6c756146 	ldfvse	f6, [r5], #-280
    1754:	64644174 	strbtvs	r4, [r4], #-372
    1758:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    175c:	73795300 	cmnvc	r9, #0	; 0x0
    1760:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1764:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1768:	75537265 	ldrbvc	r7, [r3, #-613]
    176c:	69725062 	ldmdbvs	r2!, {r1, r5, r6, ip, lr}^
    1770:	7469726f 	strbtvc	r7, [r9], #-623
    1774:	564e0079 	undefined
    1778:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    177c:	52505445 	subspl	r5, r0, #1157627904	; 0x45000000
    1780:	53414d49 	movtpl	r4, #7497	; 0x1d49
    1784:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    1788:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    178c:	72656e65 	rsbvc	r6, r5, #1616	; 0x650
    1790:	53657461 	cmnpl	r5, #1627389952	; 0x61000000
    1794:	65747379 	ldrbvs	r7, [r4, #-889]!
    1798:	7365526d 	cmnvc	r5, #-805306362	; 0xd0000006
    179c:	74007465 	strvc	r7, [r0], #-1125
    17a0:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    17a4:	564e0065 	strbpl	r0, [lr], -r5, rrx
    17a8:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    17ac:	54455345 	strbpl	r5, [r5], #-837
    17b0:	4d495250 	sfmmi	f5, 2, [r9, #-320]
    17b4:	004b5341 	subeq	r5, fp, r1, asr #6
    17b8:	6c756166 	ldfvse	f6, [r5], #-408
    17bc:	64646174 	strbtvs	r6, [r4], #-372
    17c0:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
    17c4:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    17c8:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    17cc:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    17d0:	646e6148 	strbtvs	r6, [lr], #-328
    17d4:	5072656c 	rsbspl	r6, r2, ip, ror #10
    17d8:	726f6972 	rsbvc	r6, pc, #1867776	; 0x1c8000
    17dc:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    17e0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    17e4:	74730067 	ldrbtvc	r0, [r3], #-103
    17e8:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    17ec:	5f783031 	svcpl	0x00783031
    17f0:	2f62696c 	svccs	0x0062696c
    17f4:	2f637273 	svccs	0x00637273
    17f8:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    17fc:	30316632 	eorscc	r6, r1, r2, lsr r6
    1800:	766e5f78 	uqsub16vc	r5, lr, r8
    1804:	632e6369 	teqvs	lr, #-1543503871	; 0xa4000001
    1808:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    180c:	65475f43 	strbvs	r5, [r7, #-3907]
    1810:	55504374 	ldrbpl	r4, [r0, #-884]
    1814:	4e004449 	cdpmi	4, 0, cr4, cr0, cr9, {2}
    1818:	5f434956 	svcpl	0x00434956
    181c:	6f697250 	svcvs	0x00697250
    1820:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1824:	756f7247 	strbvc	r7, [pc, #-583]!	; 15e5 <__Stack_Size+0x11e5>
    1828:	564e0070 	undefined
    182c:	525f4349 	subspl	r4, pc, #603979777	; 0x24000001
    1830:	54455345 	strbpl	r5, [r5], #-837
    1834:	4c554146 	ldfmie	f4, [r5], {70}
    1838:	53414d54 	movtpl	r4, #7508	; 0x1d54
    183c:	564e004b 	strbpl	r0, [lr], -fp, asr #32
    1840:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1844:	75437465 	strbvc	r7, [r3, #-1125]
    1848:	6e657272 	mcrvs	2, 3, r7, cr5, cr2, {3}
    184c:	74634174 	strbtvc	r4, [r3], #-372
    1850:	48657669 	stmdami	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^
    1854:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1858:	53007265 	movwpl	r7, #613	; 0x265
    185c:	65747379 	ldrbvs	r7, [r4, #-889]!
    1860:	6e61486d 	cdpvs	8, 6, cr4, cr1, cr13, {3}
    1864:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    1868:	53434900 	movtpl	r4, #14592	; 0x3900
    186c:	53520052 	cmppl	r2, #82	; 0x52
    1870:	45565245 	ldrbmi	r5, [r6, #-581]
    1874:	4e003144 	adfmism	f3, f0, f4
    1878:	5f434956 	svcpl	0x00434956
    187c:	656e6547 	strbvs	r6, [lr, #-1351]!
    1880:	65746172 	ldrbvs	r6, [r4, #-370]!
    1884:	65726f43 	ldrbvs	r6, [r2, #-3907]!
    1888:	65736552 	ldrbvs	r6, [r3, #-1362]!
    188c:	564e0074 	undefined
    1890:	475f4349 	ldrbmi	r4, [pc, -r9, asr #6]
    1894:	79537465 	ldmdbvc	r3, {r0, r2, r5, r6, sl, ip, sp, lr}^
    1898:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    189c:	646e6148 	strbtvs	r6, [lr], #-328
    18a0:	4172656c 	cmnmi	r2, ip, ror #10
    18a4:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    18a8:	74694265 	strbtvc	r4, [r9], #-613
    18ac:	74617453 	strbtvc	r7, [r1], #-1107
    18b0:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    18b4:	5f434956 	svcpl	0x00434956
    18b8:	45534142 	ldrbmi	r4, [r3, #-322]
    18bc:	43495250 	movtmi	r5, #37456	; 0x9250
    18c0:	49464e4f 	stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^
    18c4:	46420047 	strbmi	r0, [r2], -r7, asr #32
    18c8:	4e005241 	cdpmi	2, 0, cr5, cr0, cr1, {2}
    18cc:	5f434956 	svcpl	0x00434956
    18d0:	49746553 	ldmdbmi	r4!, {r0, r1, r4, r6, r8, sl, sp, lr}^
    18d4:	68435152 	stmdavs	r3, {r1, r4, r6, r8, ip, lr}^
    18d8:	656e6e61 	strbvs	r6, [lr, #-3681]!
    18dc:	6e65506c 	cdpvs	0, 6, cr5, cr5, cr12, {3}
    18e0:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    18e4:	00746942 	rsbseq	r6, r4, r2, asr #18
    18e8:	70706d74 	rsbsvc	r6, r0, r4, ror sp
    18ec:	4300736f 	movwmi	r7, #879	; 0x36f
    18f0:	00525346 	subseq	r5, r2, r6, asr #6
    18f4:	4349564e 	movtmi	r5, #38478	; 0x964e
    18f8:	7465535f 	strbtvc	r5, [r5], #-863
    18fc:	74737953 	ldrbtvc	r7, [r3], #-2387
    1900:	61486d65 	cmpvs	r8, r5, ror #26
    1904:	656c646e 	strbvs	r6, [ip, #-1134]!
    1908:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    190c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1910:	00746942 	rsbseq	r6, r4, r2, asr #18
    1914:	43524941 	cmpmi	r2, #1064960	; 0x104000
    1918:	564e0052 	undefined
    191c:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1920:	65567465 	ldrbvs	r7, [r6, #-1125]
    1924:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    1928:	6c626154 	stfvse	f6, [r2], #-336
    192c:	43490065 	movtmi	r0, #36965	; 0x9065
    1930:	4e005250 	mcrmi	2, 0, r5, cr0, cr0, {2}
    1934:	5f434956 	svcpl	0x00434956
    1938:	74696e49 	strbtvc	r6, [r9], #-3657
    193c:	50485300 	subpl	r5, r8, r0, lsl #6
    1940:	48530052 	ldmdami	r3, {r1, r4, r6}^
    1944:	00525343 	subseq	r5, r2, r3, asr #6
    1948:	4349564e 	movtmi	r5, #38478	; 0x964e
    194c:	7465475f 	strbtvc	r4, [r5], #-1887
    1950:	45534142 	ldrbmi	r4, [r3, #-322]
    1954:	00495250 	subeq	r5, r9, r0, asr r2
    1958:	41464d4d 	cmpmi	r6, sp, asr #26
    195c:	6d740052 	ldclvs	0, cr0, [r4, #-328]!
    1960:	62757370 	rsbsvs	r7, r5, #-1073741823	; 0xc0000001
    1964:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1968:	79535f43 	ldmdbvc	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    196c:	6d657473 	cfstrdvs	mvd7, [r5, #-460]!
    1970:	646e6148 	strbtvs	r6, [lr], #-328
    1974:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    1978:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    197c:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1980:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1984:	65747379 	ldrbvs	r7, [r4, #-889]!
    1988:	43504c6d 	cmpmi	r0, #27904	; 0x6d00
    198c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1990:	564e0067 	strbpl	r0, [lr], -r7, rrx
    1994:	535f4349 	cmppl	pc, #603979777	; 0x24000001
    1998:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    199c:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    19a0:	43490074 	movtmi	r0, #36980	; 0x9074
    19a4:	74005245 	strvc	r5, [r0], #-581
    19a8:	7270706d 	rsbsvc	r7, r0, #109	; 0x6d
    19ac:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    19b0:	56007974 	undefined
    19b4:	00524f54 	subseq	r4, r2, r4, asr pc
    19b8:	52505349 	subspl	r5, r0, #603979777	; 0x24000001
    19bc:	53464400 	movtpl	r4, #25600	; 0x6400
    19c0:	46480052 	undefined
    19c4:	4e005253 	mcrmi	2, 0, r5, cr0, cr3, {2}
    19c8:	5f434956 	svcpl	0x00434956
    19cc:	46544553 	undefined
    19d0:	544c5541 	strbpl	r5, [ip], #-1345
    19d4:	4b53414d 	blmi	14d1f10 <__Stack_Size+0x14d1b10>
    19d8:	53464100 	movtpl	r4, #24832	; 0x6100
    19dc:	53490052 	movtpl	r0, #36946	; 0x9052
    19e0:	4e005245 	cdpmi	2, 0, cr5, cr0, cr5, {2}
    19e4:	5f434956 	svcpl	0x00434956
    19e8:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    19ec:	746c7561 	strbtvc	r7, [ip], #-1377
    19f0:	646e6148 	strbtvs	r6, [lr], #-328
    19f4:	5372656c 	cmnpl	r2, #452984832	; 0x1b000000
    19f8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    19fc:	74007365 	strvc	r7, [r0], #-869
    1a00:	0032706d 	eorseq	r7, r2, sp, rrx
    1a04:	4349564e 	movtmi	r5, #38478	; 0x964e
    1a08:	7465475f 	strbtvc	r4, [r5], #-1887
    1a0c:	74737953 	ldrbtvc	r7, [r3], #-2387
    1a10:	61486d65 	cmpvs	r8, r5, ror #26
    1a14:	656c646e 	strbvs	r6, [ip, #-1134]!
    1a18:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1a1c:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1a20:	53746942 	cmnpl	r4, #1081344	; 0x108000
    1a24:	75746174 	ldrbvc	r6, [r4, #-372]!
    1a28:	564e0073 	undefined
    1a2c:	435f4349 	cmpmi	pc, #603979777	; 0x24000001
    1a30:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    1a34:	74737953 	ldrbtvc	r7, [r3], #-2387
    1a38:	61486d65 	cmpvs	r8, r5, ror #26
    1a3c:	656c646e 	strbvs	r6, [ip, #-1134]!
    1a40:	6e655072 	mcrvs	0, 3, r5, cr5, cr2, {3}
    1a44:	676e6964 	strbvs	r6, [lr, -r4, ror #18]!
    1a48:	00746942 	rsbseq	r6, r4, r2, asr #18
    1a4c:	6c756166 	ldfvse	f6, [r5], #-408
    1a50:	756f7374 	strbvc	r7, [pc, #-884]!	; 16e4 <__Stack_Size+0x12e4>
    1a54:	73656372 	cmnvc	r5, #-939524095	; 0xc8000001
    1a58:	73795300 	cmnvc	r9, #0	; 0x0
    1a5c:	486d6574 	stmdami	sp!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    1a60:	6c646e61 	stclvs	14, cr6, [r4], #-388
    1a64:	72507265 	subsvc	r7, r0, #1342177286	; 0x50000006
    1a68:	706d6565 	rsbvc	r6, sp, r5, ror #10
    1a6c:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    1a70:	6f697250 	svcvs	0x00697250
    1a74:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1a78:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1a7c:	65475f43 	strbvs	r5, [r7, #-3907]
    1a80:	51524974 	cmppl	r2, r4, ror r9
    1a84:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1a88:	506c656e 	rsbpl	r6, ip, lr, ror #10
    1a8c:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1a90:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    1a94:	61745374 	cmnvs	r4, r4, ror r3
    1a98:	00737574 	rsbseq	r7, r3, r4, ror r5
    1a9c:	4349564e 	movtmi	r5, #38478	; 0x964e
    1aa0:	4243535f 	submi	r5, r3, #2080374785	; 0x7c000001
    1aa4:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1aa8:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1aac:	72507765 	subsvc	r7, r0, #26476544	; 0x1940000
    1ab0:	69726f69 	ldmdbvs	r2!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    1ab4:	4e007974 	mcrmi	9, 0, r7, cr0, cr4, {3}
    1ab8:	5f434956 	svcpl	0x00434956
    1abc:	74636556 	strbtvc	r6, [r3], #-1366
    1ac0:	00626154 	rsbeq	r6, r2, r4, asr r1
    1ac4:	69746361 	ldmdbvs	r4!, {r0, r5, r6, r8, r9, sp, lr}^
    1ac8:	72696576 	rsbvc	r6, r9, #494927872	; 0x1d800000
    1acc:	61747371 	cmnvs	r4, r1, ror r3
    1ad0:	00737574 	rsbseq	r7, r3, r4, ror r5
    1ad4:	646e6168 	strbtvs	r6, [lr], #-360
    1ad8:	6d72656c 	cfldr64vs	mvdx6, [r2, #-432]!
    1adc:	006b7361 	rsbeq	r7, fp, r1, ror #6
    1ae0:	50776f4c 	rsbspl	r6, r7, ip, asr #30
    1ae4:	7265776f 	rsbvc	r7, r5, #29097984	; 0x1bc0000
    1ae8:	65646f4d 	strbvs	r6, [r4, #-3917]!
    1aec:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
    1af0:	65475f43 	strbvs	r5, [r7, #-3907]
    1af4:	51524974 	cmppl	r2, r4, ror r9
    1af8:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    1afc:	416c656e 	cmnmi	ip, lr, ror #10
    1b00:	76697463 	strbtvc	r7, [r9], -r3, ror #8
    1b04:	74694265 	strbtvc	r4, [r9], #-613
    1b08:	74617453 	strbtvc	r7, [r1], #-1107
    1b0c:	4e007375 	mcrmi	3, 0, r7, cr0, cr5, {3}
    1b10:	5f434956 	svcpl	0x00434956
    1b14:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b18:	4e007469 	cdpmi	4, 0, cr7, cr0, cr9, {3}
    1b1c:	5f434956 	svcpl	0x00434956
    1b20:	6f697250 	svcvs	0x00697250
    1b24:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1b28:	756f7247 	strbvc	r7, [pc, #-583]!	; 18e9 <__Stack_Size+0x14e9>
    1b2c:	6e6f4370 	mcrvs	3, 3, r4, cr15, cr0, {3}
    1b30:	00676966 	rsbeq	r6, r7, r6, ror #18
    1b34:	646e6570 	strbtvs	r6, [lr], #-1392
    1b38:	69676e69 	stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^
    1b3c:	74737172 	ldrbtvc	r7, [r3], #-370
    1b40:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1b44:	52575000 	subspl	r5, r7, #0	; 0x0
    1b48:	746e455f 	strbtvc	r4, [lr], #-1375
    1b4c:	54537265 	ldrbpl	r7, [r3], #-613
    1b50:	42444e41 	submi	r4, r4, #1040	; 0x410
    1b54:	646f4d59 	strbtvs	r4, [pc], #3417	; 1b5c <__Stack_Size+0x175c>
    1b58:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1b5c:	6c435f52 	mcrrvs	15, 5, r5, r3, cr2
    1b60:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    1b64:	0067616c 	rsbeq	r6, r7, ip, ror #2
    1b68:	5f525750 	svcpl	0x00525750
    1b6c:	6e496544 	cdpvs	5, 4, cr6, cr9, cr4, {2}
    1b70:	50007469 	andpl	r7, r0, r9, ror #8
    1b74:	525f5257 	subspl	r5, pc, #1879048197	; 0x70000005
    1b78:	6c756765 	ldclvs	7, cr6, [r5], #-404
    1b7c:	726f7461 	rsbvc	r7, pc, #1627389952	; 0x61000000
    1b80:	52575000 	subspl	r5, r7, #0	; 0x0
    1b84:	4456505f 	ldrbmi	r5, [r6], #-95
    1b88:	6576654c 	ldrbvs	r6, [r6, #-1356]!
    1b8c:	5750006c 	ldrbpl	r0, [r0, -ip, rrx]
    1b90:	4c465f52 	mcrrmi	15, 5, r5, r6, cr2
    1b94:	50004741 	andpl	r4, r0, r1, asr #14
    1b98:	505f5257 	subspl	r5, pc, r7, asr r2
    1b9c:	6d434456 	cfstrdvs	mvd4, [r3, #-344]
    1ba0:	74730064 	ldrbtvc	r0, [r3], #-100
    1ba4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    1ba8:	5f783031 	svcpl	0x00783031
    1bac:	2f62696c 	svccs	0x0062696c
    1bb0:	2f637273 	svccs	0x00637273
    1bb4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    1bb8:	30316632 	eorscc	r6, r1, r2, lsr r6
    1bbc:	77705f78 	undefined
    1bc0:	00632e72 	rsbeq	r2, r3, r2, ror lr
    1bc4:	5f525750 	svcpl	0x00525750
    1bc8:	65746e45 	ldrbvs	r6, [r4, #-3653]!
    1bcc:	4f545372 	svcmi	0x00545372
    1bd0:	646f4d50 	strbtvs	r4, [pc], #3408	; 1bd8 <__Stack_Size+0x17d8>
    1bd4:	57500065 	ldrbpl	r0, [r0, -r5, rrx]
    1bd8:	56505f52 	usubaddxpl	r5, r0, r2
    1bdc:	76654c44 	strbtvc	r4, [r5], -r4, asr #24
    1be0:	6f436c65 	svcvs	0x00436c65
    1be4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1be8:	52575000 	subspl	r5, r7, #0	; 0x0
    1bec:	7465475f 	strbtvc	r4, [r5], #-1887
    1bf0:	67616c46 	strbvs	r6, [r1, -r6, asr #24]!
    1bf4:	74617453 	strbtvc	r7, [r1], #-1107
    1bf8:	50007375 	andpl	r7, r0, r5, ror r3
    1bfc:	535f5257 	cmppl	pc, #1879048197	; 0x70000005
    1c00:	45504f54 	ldrbmi	r4, [r0, #-3924]
    1c04:	7972746e 	ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^
    1c08:	52575000 	subspl	r5, r7, #0	; 0x0
    1c0c:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
    1c10:	4170756b 	cmnmi	r0, fp, ror #10
    1c14:	73656363 	cmnvc	r5, #-1946157055	; 0x8c000001
    1c18:	646d4373 	strbtvs	r4, [sp], #-883
    1c1c:	52575000 	subspl	r5, r7, #0	; 0x0
    1c20:	6b61575f 	blvs	18579a4 <__Stack_Size+0x18575a4>
    1c24:	50705565 	rsbspl	r5, r0, r5, ror #10
    1c28:	6d436e69 	stclvs	14, cr6, [r3, #-420]
    1c2c:	50410064 	subpl	r0, r1, r4, rrx
    1c30:	53523142 	cmppl	r2, #-2147483632	; 0x80000010
    1c34:	52005254 	andpl	r5, r0, #1073741829	; 0x40000005
    1c38:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1c3c:	004b4c43 	subeq	r4, fp, r3, asr #24
    1c40:	5f434352 	svcpl	0x00434352
    1c44:	43434441 	movtmi	r4, #13377	; 0x3441
    1c48:	6f434b4c 	svcvs	0x00434b4c
    1c4c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1c50:	43435200 	movtmi	r5, #12800	; 0x3200
    1c54:	656c435f 	strbvs	r4, [ip, #-863]!
    1c58:	54497261 	strbpl	r7, [r9], #-609
    1c5c:	646e6550 	strbtvs	r6, [lr], #-1360
    1c60:	42676e69 	rsbmi	r6, r7, #1680	; 0x690
    1c64:	52007469 	andpl	r7, r0, #1761607680	; 0x69000000
    1c68:	415f4343 	cmpmi	pc, r3, asr #6
    1c6c:	50324250 	eorspl	r4, r2, r0, asr r2
    1c70:	70697265 	rsbvc	r7, r9, r5, ror #4
    1c74:	73655268 	cmnvc	r5, #-2147483642	; 0x80000006
    1c78:	6d437465 	cfstrdvs	mvd7, [r3, #-404]
    1c7c:	43520064 	cmpmi	r2, #100	; 0x64
    1c80:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1c84:	43520045 	cmpmi	r2, #69	; 0x45
    1c88:	65475f43 	strbvs	r5, [r7, #-3907]
    1c8c:	53544974 	cmppl	r4, #1900544	; 0x1d0000
    1c90:	75746174 	ldrbvc	r6, [r4, #-372]!
    1c94:	44420073 	strbmi	r0, [r2], #-115
    1c98:	52005243 	andpl	r5, r0, #805306372	; 0x30000004
    1c9c:	415f4343 	cmpmi	pc, r3, asr #6
    1ca0:	50324250 	eorspl	r4, r2, r0, asr r2
    1ca4:	70697265 	rsbvc	r7, r9, r5, ror #4
    1ca8:	43520068 	cmpmi	r2, #104	; 0x68
    1cac:	43505f43 	cmpmi	r0, #268	; 0x10c
    1cb0:	00324b4c 	eorseq	r4, r2, ip, asr #22
    1cb4:	5f434352 	svcpl	0x00434352
    1cb8:	434c4c50 	movtmi	r4, #52304	; 0xcc50
    1cbc:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1cc0:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1cc4:	6b636f6c 	blvs	18dda7c <__Stack_Size+0x18dd67c>
    1cc8:	70795473 	rsbsvc	r5, r9, r3, ror r4
    1ccc:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    1cd0:	43435200 	movtmi	r5, #12800	; 0x3200
    1cd4:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1cd8:	006c754d 	rsbeq	r7, ip, sp, asr #10
    1cdc:	5f434352 	svcpl	0x00434352
    1ce0:	50424841 	subpl	r4, r2, r1, asr #16
    1ce4:	70697265 	rsbvc	r7, r9, r5, ror #4
    1ce8:	6f6c4368 	svcvs	0x006c4368
    1cec:	6d436b63 	vstrvs	d22, [r3, #-396]
    1cf0:	46430064 	strbmi	r0, [r3], -r4, rrx
    1cf4:	48005247 	stmdami	r0, {r0, r1, r2, r6, r9, ip, lr}
    1cf8:	5f4b4c43 	svcpl	0x004b4c43
    1cfc:	71657246 	cmnvc	r5, r6, asr #4
    1d00:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1d04:	50410079 	subpl	r0, r1, r9, ror r0
    1d08:	4e453142 	dvfmism	f3, f5, f2
    1d0c:	72700052 	rsbsvc	r0, r0, #82	; 0x52
    1d10:	00637365 	rsbeq	r7, r3, r5, ror #6
    1d14:	5f434352 	svcpl	0x00434352
    1d18:	434f434d 	movtmi	r4, #62285	; 0xf34d
    1d1c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d20:	43520067 	cmpmi	r2, #103	; 0x67
    1d24:	65445f43 	strbvs	r5, [r4, #-3907]
    1d28:	74696e49 	strbtvc	r6, [r9], #-3657
    1d2c:	43435200 	movtmi	r5, #12800	; 0x3200
    1d30:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
    1d34:	726f4674 	rsbvc	r4, pc, #121634816	; 0x7400000
    1d38:	53455348 	movtpl	r5, #21320	; 0x5348
    1d3c:	74726174 	ldrbtvc	r6, [r2], #-372
    1d40:	52007055 	andpl	r7, r0, #85	; 0x55
    1d44:	525f4343 	subspl	r4, pc, #201326593	; 0xc000001
    1d48:	4c434354 	mcrrmi	3, 5, r4, r3, cr4
    1d4c:	756f534b 	strbvc	r5, [pc, #-843]!	; 1a09 <__Stack_Size+0x1609>
    1d50:	00656372 	rsbeq	r6, r5, r2, ror r3
    1d54:	5f434352 	svcpl	0x00434352
    1d58:	31425041 	cmpcc	r2, r1, asr #32
    1d5c:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1d60:	65526870 	ldrbvs	r6, [r2, #-2160]
    1d64:	43746573 	cmnmi	r4, #482344960	; 0x1cc00000
    1d68:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1d6c:	505f4343 	subspl	r4, pc, r3, asr #6
    1d70:	6f434c4c 	svcvs	0x00434c4c
    1d74:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1d78:	6c6c7000 	stclvs	0, cr7, [ip]
    1d7c:	6c6c756d 	cfstr64vs	mvdx7, [ip], #-436
    1d80:	43435200 	movtmi	r5, #12800	; 0x3200
    1d84:	4253555f 	subsmi	r5, r3, #398458880	; 0x17c00000
    1d88:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1d8c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1d90:	43520067 	cmpmi	r2, #103	; 0x67
    1d94:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1d98:	646d4349 	strbtvs	r4, [sp], #-841
    1d9c:	43435200 	movtmi	r5, #12800	; 0x3200
    1da0:	7465475f 	strbtvc	r4, [r5], #-1887
    1da4:	43535953 	cmpmi	r3, #1359872	; 0x14c000
    1da8:	6f534b4c 	svcvs	0x00534b4c
    1dac:	65637275 	strbvs	r7, [r3, #-629]!
    1db0:	42504100 	subsmi	r4, r0, #0	; 0x0
    1db4:	54535232 	ldrbpl	r5, [r3], #-562
    1db8:	43520052 	cmpmi	r2, #82	; 0x52
    1dbc:	50415f43 	subpl	r5, r1, r3, asr #30
    1dc0:	65503142 	ldrbvs	r3, [r0, #-322]
    1dc4:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1dc8:	6c6c7000 	stclvs	0, cr7, [ip]
    1dcc:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
    1dd0:	41006563 	tstmi	r0, r3, ror #10
    1dd4:	4e454248 	cdpmi	2, 4, cr4, cr5, cr8, {2}
    1dd8:	43520052 	cmpmi	r2, #82	; 0x52
    1ddc:	43505f43 	cmpmi	r0, #268	; 0x10c
    1de0:	43314b4c 	teqmi	r1, #77824	; 0x13000
    1de4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1de8:	74730067 	ldrbtvc	r0, [r3], #-103
    1dec:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    1df0:	00676572 	rsbeq	r6, r7, r2, ror r5
    1df4:	5f434352 	svcpl	0x00434352
    1df8:	31425041 	cmpcc	r2, r1, asr #32
    1dfc:	69726550 	ldmdbvs	r2!, {r4, r6, r8, sl, sp, lr}^
    1e00:	6c436870 	mcrrvs	8, 7, r6, r3, cr0
    1e04:	436b636f 	cmnmi	fp, #-1140850687	; 0xbc000001
    1e08:	4100646d 	tstmi	r0, sp, ror #8
    1e0c:	45324250 	ldrmi	r4, [r2, #-592]!
    1e10:	5300524e 	movwpl	r5, #590	; 0x24e
    1e14:	74726174 	ldrbtvc	r6, [r2], #-372
    1e18:	6f437055 	svcvs	0x00437055
    1e1c:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    1e20:	43520072 	cmpmi	r2, #114	; 0x72
    1e24:	61425f43 	cmpvs	r2, r3, asr #30
    1e28:	70756b63 	rsbsvc	r6, r5, r3, ror #22
    1e2c:	65736552 	ldrbvs	r6, [r3, #-1362]!
    1e30:	646d4374 	strbtvs	r4, [sp], #-884
    1e34:	43435200 	movtmi	r5, #12800	; 0x3200
    1e38:	6a64415f 	bvs	19123bc <__Stack_Size+0x1911fbc>
    1e3c:	48747375 	ldmdami	r4!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}^
    1e40:	61434953 	cmpvs	r3, r3, asr r9
    1e44:	7262696c 	rsbvc	r6, r2, #1769472	; 0x1b0000
    1e48:	6f697461 	svcvs	0x00697461
    1e4c:	6c61566e 	stclvs	6, cr5, [r1], #-440
    1e50:	41006575 	tstmi	r0, r5, ror r5
    1e54:	4c434344 	mcrrmi	3, 4, r4, r3, cr4
    1e58:	72465f4b 	subvc	r5, r6, #300	; 0x12c
    1e5c:	65757165 	ldrbvs	r7, [r5, #-357]!
    1e60:	0079636e 	rsbseq	r6, r9, lr, ror #6
    1e64:	5f434352 	svcpl	0x00434352
    1e68:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    1e6c:	43435200 	movtmi	r5, #12800	; 0x3200
    1e70:	4c4c505f 	mcrrmi	0, 5, r5, ip, cr15
    1e74:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    1e78:	52006563 	andpl	r6, r0, #415236096	; 0x18c00000
    1e7c:	535f4343 	cmppl	pc, #201326593	; 0xc000001
    1e80:	4c435359 	mcrrmi	3, 5, r5, r3, cr9
    1e84:	6e6f434b 	cdpvs	3, 6, cr4, cr15, cr11, {2}
    1e88:	00676966 	rsbeq	r6, r7, r6, ror #18
    1e8c:	5f434352 	svcpl	0x00434352
    1e90:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    1e94:	5367616c 	cmnpl	r7, #27	; 0x1b
    1e98:	75746174 	ldrbvc	r6, [r4, #-372]!
    1e9c:	43520073 	cmpmi	r2, #115	; 0x73
    1ea0:	54525f43 	ldrbpl	r5, [r2], #-3907
    1ea4:	4b4c4343 	blmi	1312bb8 <__Stack_Size+0x13127b8>
    1ea8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    1eac:	52006769 	andpl	r6, r0, #27525120	; 0x1a40000
    1eb0:	555f4343 	ldrbpl	r4, [pc, #-835]	; 1b75 <__Stack_Size+0x1775>
    1eb4:	4c434253 	sfmmi	f4, 2, [r3], {83}
    1eb8:	756f534b 	strbvc	r5, [pc, #-843]!	; 1b75 <__Stack_Size+0x1775>
    1ebc:	00656372 	rsbeq	r6, r5, r2, ror r3
    1ec0:	5f434352 	svcpl	0x00434352
    1ec4:	61656c43 	cmnvs	r5, r3, asr #24
    1ec8:	616c4672 	smcvs	50274
    1ecc:	43520067 	cmpmi	r2, #103	; 0x67
    1ed0:	59535f43 	ldmdbpl	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^
    1ed4:	4b4c4353 	blmi	1312c28 <__Stack_Size+0x1312828>
    1ed8:	45534800 	ldrbmi	r4, [r3, #-2048]
    1edc:	74617453 	strbtvc	r7, [r1], #-1107
    1ee0:	52007375 	andpl	r7, r0, #-738197503	; 0xd4000001
    1ee4:	485f4343 	ldmdami	pc, {r0, r1, r6, r8, r9, lr}^
    1ee8:	6f434553 	svcvs	0x00434553
    1eec:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ef0:	53595300 	cmppl	r9, #0	; 0x0
    1ef4:	5f4b4c43 	svcpl	0x004b4c43
    1ef8:	71657246 	cmnvc	r5, r6, asr #4
    1efc:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1f00:	43520079 	cmpmi	r2, #121	; 0x79
    1f04:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    1f08:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    1f0c:	4c435000 	marmi	acc0, r5, r3
    1f10:	465f324b 	ldrbmi	r3, [pc], -fp, asr #4
    1f14:	75716572 	ldrbvc	r6, [r1, #-1394]!
    1f18:	79636e65 	stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    1f1c:	43435200 	movtmi	r5, #12800	; 0x3200
    1f20:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    1f24:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    1f28:	43520067 	cmpmi	r2, #103	; 0x67
    1f2c:	50415f43 	subpl	r5, r1, r3, asr #30
    1f30:	65503242 	ldrbvs	r3, [r0, #-578]
    1f34:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1f38:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1f3c:	646d436b 	strbtvs	r4, [sp], #-875
    1f40:	43435200 	movtmi	r5, #12800	; 0x3200
    1f44:	4553485f 	ldrbmi	r4, [r3, #-2143]
    1f48:	43435200 	movtmi	r5, #12800	; 0x3200
    1f4c:	5359535f 	cmppl	r9, #2080374785	; 0x7c000001
    1f50:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    1f54:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    1f58:	43500065 	cmpmi	r0, #101	; 0x65
    1f5c:	5f314b4c 	svcpl	0x00314b4c
    1f60:	71657246 	cmnvc	r5, r6, asr #4
    1f64:	636e6575 	cmnvs	lr, #490733568	; 0x1d400000
    1f68:	43520079 	cmpmi	r2, #121	; 0x79
    1f6c:	534c5f43 	movtpl	r5, #53059	; 0xcf43
    1f70:	6e6f4345 	cdpvs	3, 6, cr4, cr15, cr5, {2}
    1f74:	00676966 	rsbeq	r6, r7, r6, ror #18
    1f78:	41425041 	cmpmi	r2, r1, asr #32
    1f7c:	72504248 	subsvc	r4, r0, #-2147483644	; 0x80000004
    1f80:	54637365 	strbtpl	r7, [r3], #-869
    1f84:	656c6261 	strbvs	r6, [ip, #-609]!
    1f88:	43435200 	movtmi	r5, #12800	; 0x3200
    1f8c:	7465475f 	strbtvc	r4, [r5], #-1887
    1f90:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    1f94:	7246736b 	subvc	r7, r6, #-1409286143	; 0xac000001
    1f98:	73007165 	movwvc	r7, #357	; 0x165
    1f9c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    1fa0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    1fa4:	62696c5f 	rsbvs	r6, r9, #24320	; 0x5f00
    1fa8:	6372732f 	cmnvs	r2, #-1140850688	; 0xbc000000
    1fac:	6d74732f 	ldclvs	3, cr7, [r4, #-188]!
    1fb0:	31663233 	cmncc	r6, r3, lsr r2
    1fb4:	725f7830 	subsvc	r7, pc, #3145728	; 0x300000
    1fb8:	632e6363 	teqvs	lr, #-1946157055	; 0x8c000001
    1fbc:	43435200 	movtmi	r5, #12800	; 0x3200
    1fc0:	4354525f 	cmpmi	r4, #-268435451	; 0xf0000005
    1fc4:	434b4c43 	movtmi	r4, #48195	; 0xbc43
    1fc8:	5200646d 	andpl	r6, r0, #1828716544	; 0x6d000000
    1fcc:	435f4343 	cmpmi	pc, #201326593	; 0xc000001
    1fd0:	6b636f6c 	blvs	18ddd88 <__Stack_Size+0x18dd988>
    1fd4:	75636553 	strbvc	r6, [r3, #-1363]!
    1fd8:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    1fdc:	74737953 	ldrbtvc	r7, [r3], #-2387
    1fe0:	6d436d65 	stclvs	13, cr6, [r3, #-404]
    1fe4:	43520064 	cmpmi	r2, #100	; 0x64
    1fe8:	43485f43 	movtmi	r5, #36675	; 0x8f43
    1fec:	6f434b4c 	svcvs	0x00434b4c
    1ff0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    1ff4:	43435200 	movtmi	r5, #12800	; 0x3200
    1ff8:	4953485f 	ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, fp, lr}^
    1ffc:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2000:	5f434352 	svcpl	0x00434352
    2004:	004f434d 	subeq	r4, pc, sp, asr #6
    2008:	5f434352 	svcpl	0x00434352
    200c:	52005449 	andpl	r5, r0, #1224736768	; 0x49000000
    2010:	415f4343 	cmpmi	pc, r3, asr #6
    2014:	65504248 	ldrbvs	r4, [r0, #-584]
    2018:	68706972 	ldmdavs	r0!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    201c:	43435200 	movtmi	r5, #12800	; 0x3200
    2020:	4c43505f 	mcrrmi	0, 5, r5, r3, cr15
    2024:	6f43324b 	svcvs	0x0043324b
    2028:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    202c:	43444100 	movtmi	r4, #16640	; 0x4100
    2030:	73657250 	cmnvc	r5, #5	; 0x5
    2034:	62615463 	rsbvs	r5, r1, #1660944384	; 0x63000000
    2038:	5300656c 	movwpl	r6, #1388	; 0x56c
    203c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2040:	475f6b63 	ldrbmi	r6, [pc, -r3, ror #22]
    2044:	6f437465 	svcvs	0x00437465
    2048:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    204c:	79530072 	ldmdbvc	r3, {r1, r4, r5, r6}^
    2050:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    2054:	65535f6b 	ldrbvs	r5, [r3, #-3947]
    2058:	6c655274 	sfmvs	f5, 2, [r5], #-464
    205c:	0064616f 	rsbeq	r6, r4, pc, ror #2
    2060:	54737953 	ldrbtpl	r7, [r3], #-2387
    2064:	5f6b6369 	svcpl	0x006b6369
    2068:	46746547 	ldrbtmi	r6, [r4], -r7, asr #10
    206c:	5367616c 	cmnpl	r7, #27	; 0x1b
    2070:	75746174 	ldrbvc	r6, [r4, #-372]!
    2074:	79530073 	ldmdbvc	r3, {r0, r1, r4, r5, r6}^
    2078:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    207c:	4c465f6b 	mcrrmi	15, 6, r5, r6, cr11
    2080:	43004741 	movwmi	r4, #1857	; 0x741
    2084:	42494c41 	submi	r4, r9, #16640	; 0x4100
    2088:	6d747300 	ldclvs	3, cr7, [r4]
    208c:	31663233 	cmncc	r6, r3, lsr r2
    2090:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    2094:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    2098:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    209c:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    20a0:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    20a4:	7379735f 	cmnvc	r9, #2080374785	; 0x7c000001
    20a8:	6b636974 	blvs	18dc680 <__Stack_Size+0x18dc280>
    20ac:	4300632e 	movwmi	r6, #814	; 0x32e
    20b0:	004c5254 	subeq	r5, ip, r4, asr r2
    20b4:	54737953 	ldrbtpl	r7, [r3], #-2387
    20b8:	5f6b6369 	svcpl	0x006b6369
    20bc:	6e756f43 	cdpvs	15, 7, cr6, cr5, cr3, {2}
    20c0:	43726574 	cmnmi	r2, #486539264	; 0x1d000000
    20c4:	5300646d 	movwpl	r6, #1133	; 0x46d
    20c8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20cc:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    20d0:	746e756f 	strbtvc	r7, [lr], #-1391
    20d4:	53007265 	movwpl	r7, #613	; 0x265
    20d8:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    20dc:	435f6b63 	cmpmi	pc, #101376	; 0x18c00
    20e0:	6f534b4c 	svcvs	0x00534b4c
    20e4:	65637275 	strbvs	r7, [r3, #-629]!
    20e8:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    20ec:	4c006769 	stcmi	7, cr6, [r0], {105}
    20f0:	0044414f 	subeq	r4, r4, pc, asr #2
    20f4:	54737953 	ldrbtpl	r7, [r3], #-2387
    20f8:	5f6b6369 	svcpl	0x006b6369
    20fc:	534b4c43 	movtpl	r4, #48195	; 0xbc43
    2100:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2104:	79530065 	ldmdbvc	r3, {r0, r2, r5, r6}^
    2108:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
    210c:	54495f6b 	strbpl	r5, [r9], #-3947
    2110:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2114:	54006769 	strpl	r6, [r0], #-1897
    2118:	4f5f4d49 	svcmi	0x005f4d49
    211c:	61463443 	cmpvs	r6, r3, asr #8
    2120:	6f437473 	svcvs	0x00437473
    2124:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2128:	4d495400 	cfstrdmi	mvd5, [r9]
    212c:	31434f5f 	cmpcc	r3, pc, asr pc
    2130:	616c6f50 	cmnvs	ip, r0, asr pc
    2134:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2138:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    213c:	54006769 	strpl	r6, [r0], #-1897
    2140:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2144:	72745343 	rsbsvc	r5, r4, #201326593	; 0xc000001
    2148:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    214c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2150:	5f4d4954 	svcpl	0x004d4954
    2154:	5034434f 	eorspl	r4, r4, pc, asr #6
    2158:	6f6c6572 	svcvs	0x006c6572
    215c:	6f436461 	svcvs	0x00436461
    2160:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2164:	4d495400 	cfstrdmi	mvd5, [r9]
    2168:	7465535f 	strbtvc	r5, [r5], #-863
    216c:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    2170:	31657261 	cmncc	r5, r1, ror #4
    2174:	4d495400 	cfstrdmi	mvd5, [r9]
    2178:	7465535f 	strbtvc	r5, [r5], #-863
    217c:	706d6f43 	rsbvc	r6, sp, r3, asr #30
    2180:	32657261 	rsbcc	r7, r5, #268435462	; 0x10000006
    2184:	4d495400 	cfstrdmi	mvd5, [r9]
    2188:	6572505f 	ldrbvs	r5, [r2, #-95]!
    218c:	6c616373 	stclvs	3, cr6, [r1], #-460
    2190:	54007265 	strpl	r7, [r0], #-613
    2194:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2198:	6f437465 	svcvs	0x00437465
    219c:	7261706d 	rsbvc	r7, r1, #109	; 0x6d
    21a0:	54003465 	strpl	r3, [r0], #-1125
    21a4:	4f5f4d49 	svcmi	0x005f4d49
    21a8:	504e3343 	subpl	r3, lr, r3, asr #6
    21ac:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    21b0:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    21b4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21b8:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    21bc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    21c0:	6c657250 	sfmvs	f7, 2, [r5], #-320
    21c4:	0064616f 	rsbeq	r6, r4, pc, ror #2
    21c8:	5f4d4954 	svcpl	0x004d4954
    21cc:	6e49434f 	cdpvs	3, 4, cr4, cr9, cr15, {2}
    21d0:	79547469 	ldmdbvc	r4, {r0, r3, r5, r6, sl, ip, sp, lr}^
    21d4:	65446570 	strbvs	r6, [r4, #-1392]
    21d8:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    21dc:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    21e0:	616c6f50 	cmnvs	ip, r0, asr pc
    21e4:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    21e8:	4d495400 	cfstrdmi	mvd5, [r9]
    21ec:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    21f0:	6c657250 	sfmvs	f7, 2, [r5], #-320
    21f4:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    21f8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    21fc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2200:	65475f4d 	strbvs	r5, [r7, #-3917]
    2204:	616c4674 	smcvs	50276
    2208:	61745367 	cmnvs	r4, r7, ror #6
    220c:	00737574 	rsbseq	r7, r3, r4, ror r5
    2210:	5f324954 	svcpl	0x00324954
    2214:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2218:	54006769 	strpl	r6, [r0], #-1897
    221c:	4f5f4d49 	svcmi	0x005f4d49
    2220:	73614643 	cmnvc	r1, #70254592	; 0x4300000
    2224:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2228:	4b435f4d 	blmi	10d9f64 <__Stack_Size+0x10d9b64>
    222c:	49540044 	ldmdbmi	r4, {r2, r6}^
    2230:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2234:	74696e49 	strbtvc	r6, [r9], #-3657
    2238:	65707954 	ldrbvs	r7, [r0, #-2388]!
    223c:	00666544 	rsbeq	r6, r6, r4, asr #10
    2240:	5f4d4954 	svcpl	0x004d4954
    2244:	75706e49 	ldrbvc	r6, [r0, #-3657]!
    2248:	69725474 	ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, lr}^
    224c:	72656767 	rsbvc	r6, r5, #27000832	; 0x19c0000
    2250:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2254:	54006563 	strpl	r6, [r0], #-1379
    2258:	445f4d49 	ldrbmi	r4, [pc], #3401	; 2260 <__Stack_Size+0x1e60>
    225c:	6142414d 	cmpvs	r2, sp, asr #2
    2260:	54006573 	strpl	r6, [r0], #-1395
    2264:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1523 <__Stack_Size+0x1123>
    2268:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    226c:	65725047 	ldrbvs	r5, [r2, #-71]!
    2270:	6c616373 	stclvs	3, cr6, [r1], #-460
    2274:	54007265 	strpl	r7, [r0], #-613
    2278:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    227c:	434e7843 	movtmi	r7, #59459	; 0xe843
    2280:	6900646d 	stmdbvs	r0, {r0, r2, r3, r5, r6, sl, sp, lr}
    2284:	616e6574 	smcvs	58964
    2288:	00656c62 	rsbeq	r6, r5, r2, ror #24
    228c:	5f4d4954 	svcpl	0x004d4954
    2290:	5032434f 	eorspl	r4, r2, pc, asr #6
    2294:	6f6c6572 	svcvs	0x006c6572
    2298:	6f436461 	svcvs	0x00436461
    229c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22a0:	4d495400 	cfstrdmi	mvd5, [r9]
    22a4:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    22a8:	4f646563 	svcmi	0x00646563
    22ac:	6f433243 	svcvs	0x00433243
    22b0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    22b4:	4d495400 	cfstrdmi	mvd5, [r9]
    22b8:	53434f5f 	movtpl	r4, #16223	; 0x3f5f
    22bc:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    22c0:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    22c4:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    22c8:	70555f4d 	subsvc	r5, r5, sp, asr #30
    22cc:	65746164 	ldrbvs	r6, [r4, #-356]!
    22d0:	75716552 	ldrbvc	r6, [r1, #-1362]!
    22d4:	43747365 	cmnmi	r4, #-1811939327	; 0x94000001
    22d8:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    22dc:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    22e0:	65445f4d 	strbvs	r5, [r4, #-3917]
    22e4:	74696e49 	strbtvc	r6, [r9], #-3657
    22e8:	4d495400 	cfstrdmi	mvd5, [r9]
    22ec:	6c65535f 	stclvs	3, cr5, [r5], #-380
    22f0:	43746365 	cmnmi	r4, #-1811939327	; 0x94000001
    22f4:	414d4443 	cmpmi	sp, r3, asr #8
    22f8:	4d495400 	cfstrdmi	mvd5, [r9]
    22fc:	4d504f5f 	ldclmi	15, cr4, [r0, #-380]
    2300:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2304:	5f4d4954 	svcpl	0x004d4954
    2308:	4931434f 	ldmdbmi	r1!, {r0, r1, r2, r3, r6, r8, r9, lr}
    230c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2310:	5f4d4954 	svcpl	0x004d4954
    2314:	5031434f 	eorspl	r4, r1, pc, asr #6
    2318:	6f6c6572 	svcvs	0x006c6572
    231c:	6f436461 	svcvs	0x00436461
    2320:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2324:	4d495400 	cfstrdmi	mvd5, [r9]
    2328:	3143495f 	cmpcc	r3, pc, asr r9
    232c:	616c6f50 	cmnvs	ip, r0, asr pc
    2330:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2334:	4d495400 	cfstrdmi	mvd5, [r9]
    2338:	7465475f 	strbtvc	r4, [r5], #-1887
    233c:	74706143 	ldrbtvc	r6, [r0], #-323
    2340:	31657275 	smccc	22309
    2344:	4d495400 	cfstrdmi	mvd5, [r9]
    2348:	49434f5f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^
    234c:	53656c64 	cmnpl	r5, #25600	; 0x6400
    2350:	65746174 	ldrbvs	r6, [r4, #-372]!
    2354:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    2358:	72636d73 	rsbvc	r6, r3, #7360	; 0x1cc0
    235c:	4d495400 	cfstrdmi	mvd5, [r9]
    2360:	33434f5f 	movtcc	r4, #16223	; 0x3f5f
    2364:	74736146 	ldrbtvc	r6, [r3], #-326
    2368:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    236c:	54006769 	strpl	r6, [r0], #-1897
    2370:	00784d49 	rsbseq	r4, r8, r9, asr #26
    2374:	5f4d4954 	svcpl	0x004d4954
    2378:	63726f46 	cmnvs	r2, #280	; 0x118
    237c:	63416465 	movtvs	r6, #5221	; 0x1465
    2380:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2384:	4d495400 	cfstrdmi	mvd5, [r9]
    2388:	3243495f 	subcc	r4, r3, #1556480	; 0x17c000
    238c:	616c6f50 	cmnvs	ip, r0, asr pc
    2390:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    2394:	4d495400 	cfstrdmi	mvd5, [r9]
    2398:	7465535f 	strbtvc	r5, [r5], #-863
    239c:	50344349 	eorspl	r4, r4, r9, asr #6
    23a0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    23a4:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    23a8:	4d495400 	cfstrdmi	mvd5, [r9]
    23ac:	616c535f 	cmnvs	ip, pc, asr r3
    23b0:	6f4d6576 	svcvs	0x004d6576
    23b4:	54006564 	strpl	r6, [r0], #-1380
    23b8:	4f5f4d49 	svcmi	0x005f4d49
    23bc:	53495353 	movtpl	r5, #37715	; 0x9353
    23c0:	65746174 	ldrbvs	r6, [r4, #-372]!
    23c4:	706d7400 	rsbvc	r7, sp, r0, lsl #8
    23c8:	00317263 	eorseq	r7, r1, r3, ror #4
    23cc:	5f4d4954 	svcpl	0x004d4954
    23d0:	65707954 	ldrbvs	r7, [r0, #-2388]!
    23d4:	00666544 	rsbeq	r6, r6, r4, asr #10
    23d8:	5f4d4954 	svcpl	0x004d4954
    23dc:	4932434f 	ldmdbmi	r2!, {r0, r1, r2, r3, r6, r8, r9, lr}
    23e0:	0074696e 	rsbseq	r6, r4, lr, ror #18
    23e4:	5f4d4954 	svcpl	0x004d4954
    23e8:	43525445 	cmpmi	r2, #1157627904	; 0x45000000
    23ec:	6b636f6c 	blvs	18de1a4 <__Stack_Size+0x18ddda4>
    23f0:	65646f4d 	strbvs	r6, [r4, #-3917]!
    23f4:	6e6f4332 	mcrvs	3, 3, r4, cr15, cr2, {1}
    23f8:	00676966 	rsbeq	r6, r7, r6, ror #18
    23fc:	5f314954 	svcpl	0x00314954
    2400:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2404:	54006769 	strpl	r6, [r0], #-1897
    2408:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    240c:	61437465 	cmpvs	r3, r5, ror #8
    2410:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2414:	54003265 	strpl	r3, [r0], #-613
    2418:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    241c:	61437465 	cmpvs	r3, r5, ror #8
    2420:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2424:	54003365 	strpl	r3, [r0], #-869
    2428:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    242c:	61437465 	cmpvs	r3, r5, ror #8
    2430:	72757470 	rsbsvc	r7, r5, #1879048192	; 0x70000000
    2434:	54003465 	strpl	r3, [r0], #-1125
    2438:	505f4d49 	subspl	r4, pc, r9, asr #26
    243c:	65736c75 	ldrbvs	r6, [r3, #-3189]!
    2440:	4d495400 	cfstrdmi	mvd5, [r9]
    2444:	414d445f 	cmpmi	sp, pc, asr r4
    2448:	73727542 	cmnvc	r2, #276824064	; 0x10800000
    244c:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2450:	00687467 	rsbeq	r7, r8, r7, ror #8
    2454:	5f4d4954 	svcpl	0x004d4954
    2458:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    245c:	7669446b 	strbtvc	r4, [r9], -fp, ror #8
    2460:	6f697369 	svcvs	0x00697369
    2464:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2468:	754f5f4d 	strbvc	r5, [pc, #-3917]	; 1523 <__Stack_Size+0x1123>
    246c:	74757074 	ldrbtvc	r7, [r5], #-116
    2470:	74617453 	strbtvc	r7, [r1], #-1107
    2474:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2478:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    247c:	46726165 	ldrbtmi	r6, [r2], -r5, ror #2
    2480:	0067616c 	rsbeq	r6, r7, ip, ror #2
    2484:	5f4d4954 	svcpl	0x004d4954
    2488:	61656c43 	cmnvs	r5, r3, asr #24
    248c:	34434f72 	strbcc	r4, [r3], #-3954
    2490:	00666552 	rsbeq	r6, r6, r2, asr r5
    2494:	5f4d4954 	svcpl	0x004d4954
    2498:	78525449 	ldmdavc	r2, {r0, r3, r6, sl, ip, lr}^
    249c:	65747845 	ldrbvs	r7, [r4, #-2117]!
    24a0:	6c616e72 	stclvs	14, cr6, [r1], #-456
    24a4:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    24a8:	6e6f436b 	cdpvs	3, 6, cr4, cr15, cr11, {3}
    24ac:	00676966 	rsbeq	r6, r7, r6, ror #18
    24b0:	5f4d4954 	svcpl	0x004d4954
    24b4:	61656c43 	cmnvs	r5, r3, asr #24
    24b8:	50544972 	subspl	r4, r4, r2, ror r9
    24bc:	69646e65 	stmdbvs	r4!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
    24c0:	6942676e 	stmdbvs	r2, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}^
    24c4:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    24c8:	4d445f4d 	stclmi	15, cr5, [r4, #-308]
    24cc:	6e6f4341 	cdpvs	3, 6, cr4, cr15, cr1, {2}
    24d0:	00676966 	rsbeq	r6, r7, r6, ror #18
    24d4:	5f4d4954 	svcpl	0x004d4954
    24d8:	50525241 	subspl	r5, r2, r1, asr #4
    24dc:	6f6c6572 	svcvs	0x006c6572
    24e0:	6f436461 	svcvs	0x00436461
    24e4:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    24e8:	6d747300 	ldclvs	3, cr7, [r4]
    24ec:	31663233 	cmncc	r6, r3, lsr r2
    24f0:	6c5f7830 	mrrcvs	8, 3, r7, pc, cr0
    24f4:	732f6269 	teqvc	pc, #-1879048186	; 0x90000006
    24f8:	732f6372 	teqvc	pc, #-939524095	; 0xc8000001
    24fc:	32336d74 	eorscc	r6, r3, #7424	; 0x1d00
    2500:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
    2504:	6d69745f 	cfstrdvs	mvd7, [r9, #-380]!
    2508:	5400632e 	strpl	r6, [r0], #-814
    250c:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2510:	49525444 	ldmdbmi	r2, {r2, r6, sl, ip, lr}^
    2514:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2518:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    251c:	6d740074 	ldclvs	0, cr0, [r4, #-464]!
    2520:	65636370 	strbvs	r6, [r3, #-880]!
    2524:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2528:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    252c:	6f6c4374 	svcvs	0x006c4374
    2530:	69446b63 	stmdbvs	r4, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^
    2534:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
    2538:	54006e6f 	strpl	r6, [r0], #-3695
    253c:	4f5f4d49 	svcmi	0x005f4d49
    2540:	61463243 	cmpvs	r6, r3, asr #4
    2544:	6f437473 	svcvs	0x00437473
    2548:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    254c:	4d495400 	cfstrdmi	mvd5, [r9]
    2550:	6572425f 	ldrbvs	r4, [r2, #-607]!
    2554:	6f506b61 	svcvs	0x00506b61
    2558:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    255c:	54007974 	strpl	r7, [r0], #-2420
    2560:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2564:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2568:	74754f74 	ldrbtvc	r4, [r5], #-3956
    256c:	54747570 	ldrbtpl	r7, [r4], #-1392
    2570:	67676972 	undefined
    2574:	54007265 	strpl	r7, [r0], #-613
    2578:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2580 <__Stack_Size+0x2180>
    257c:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2580:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2584:	5374696e 	cmnpl	r4, #1802240	; 0x1b8000
    2588:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    258c:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2590:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    2594:	7463656c 	strbtvc	r6, [r3], #-1388
    2598:	4d78434f 	ldclmi	3, cr4, [r8, #-316]!
    259c:	4d495400 	cfstrdmi	mvd5, [r9]
    25a0:	414c465f 	cmpmi	ip, pc, asr r6
    25a4:	49540047 	ldmdbmi	r4, {r0, r1, r2, r6}^
    25a8:	4f4c5f4d 	svcmi	0x004c5f4d
    25ac:	654c4b43 	strbvs	r4, [ip, #-2883]
    25b0:	006c6576 	rsbeq	r6, ip, r6, ror r5
    25b4:	5f4d4954 	svcpl	0x004d4954
    25b8:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    25bc:	746e756f 	strbtvc	r7, [lr], #-1391
    25c0:	54007265 	strpl	r7, [r0], #-613
    25c4:	445f4d49 	ldrbmi	r4, [pc], #3401	; 25cc <__Stack_Size+0x21cc>
    25c8:	6f53414d 	svcvs	0x0053414d
    25cc:	65637275 	strbvs	r7, [r3, #-629]!
    25d0:	4d495400 	cfstrdmi	mvd5, [r9]
    25d4:	636e455f 	cmnvs	lr, #398458880	; 0x17c00000
    25d8:	7265646f 	rsbvc	r6, r5, #1862270976	; 0x6f000000
    25dc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    25e0:	4d495400 	cfstrdmi	mvd5, [r9]
    25e4:	5043495f 	subpl	r4, r3, pc, asr r9
    25e8:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    25ec:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    25f0:	4d495400 	cfstrdmi	mvd5, [r9]
    25f4:	43434f5f 	movtmi	r4, #16223	; 0x3f5f
    25f8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    25fc:	4d495400 	cfstrdmi	mvd5, [r9]
    2600:	4353505f 	cmpmi	r3, #95	; 0x5f
    2604:	6f6c6552 	svcvs	0x006c6552
    2608:	6f4d6461 	svcvs	0x004d6461
    260c:	54006564 	strpl	r6, [r0], #-1380
    2610:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2614:	6d437843 	stclvs	8, cr7, [r3, #-268]
    2618:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    261c:	65475f4d 	strbvs	r5, [r7, #-3917]
    2620:	65725074 	ldrbvs	r5, [r2, #-116]!
    2624:	6c616373 	stclvs	3, cr6, [r1], #-460
    2628:	45007265 	strmi	r7, [r0, #-613]
    262c:	52547478 	subspl	r7, r4, #2013265920	; 0x78000000
    2630:	6c694647 	stclvs	6, cr4, [r9], #-284
    2634:	00726574 	rsbseq	r6, r2, r4, ror r5
    2638:	5f4d4954 	svcpl	0x004d4954
    263c:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2640:	74696e49 	strbtvc	r6, [r9], #-3657
    2644:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2648:	00666544 	rsbeq	r6, r6, r4, asr #10
    264c:	5f4d4954 	svcpl	0x004d4954
    2650:	656c6553 	strbvs	r6, [ip, #-1363]!
    2654:	61487463 	cmpvs	r8, r3, ror #8
    2658:	65536c6c 	ldrbvs	r6, [r3, #-3180]
    265c:	726f736e 	rsbvc	r7, pc, #-1207959551	; 0xb8000001
    2660:	4d495400 	cfstrdmi	mvd5, [r9]
    2664:	6e65475f 	mcrvs	7, 3, r4, cr5, cr15, {2}
    2668:	74617265 	strbtvc	r7, [r1], #-613
    266c:	65764565 	ldrbvs	r4, [r6, #-1381]!
    2670:	5400746e 	strpl	r7, [r0], #-1134
    2674:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2678:	43497465 	movtmi	r7, #37989	; 0x9465
    267c:	65725032 	ldrbvs	r5, [r2, #-50]!
    2680:	6c616373 	stclvs	3, cr6, [r1], #-460
    2684:	54007265 	strpl	r7, [r0], #-613
    2688:	525f4d49 	subspl	r4, pc, #4672	; 0x1240
    268c:	74657065 	strbtvc	r7, [r5], #-101
    2690:	6f697469 	svcvs	0x00697469
    2694:	756f436e 	strbvc	r4, [pc, #-878]!	; 232e <__Stack_Size+0x1f2e>
    2698:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    269c:	4d495400 	cfstrdmi	mvd5, [r9]
    26a0:	7843435f 	stmdavc	r3, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    26a4:	4954004e 	ldmdbmi	r4, {r1, r2, r3, r6}^
    26a8:	72425f4d 	subvc	r5, r2, #308	; 0x134
    26ac:	006b6165 	rsbeq	r6, fp, r5, ror #2
    26b0:	5f4d4954 	svcpl	0x004d4954
    26b4:	504e434f 	subpl	r4, lr, pc, asr #6
    26b8:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    26bc:	00797469 	rsbseq	r7, r9, r9, ror #8
    26c0:	5f4d4954 	svcpl	0x004d4954
    26c4:	45784954 	ldrbmi	r4, [r8, #-2388]!
    26c8:	72657478 	rsbvc	r7, r5, #2013265920	; 0x78000000
    26cc:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    26d0:	6f534b4c 	svcvs	0x00534b4c
    26d4:	65637275 	strbvs	r7, [r3, #-629]!
    26d8:	4d495400 	cfstrdmi	mvd5, [r9]
    26dc:	6d69545f 	cfstrdvs	mvd5, [r9, #-380]!
    26e0:	73614265 	cmnvc	r1, #1342177286	; 0x50000006
    26e4:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    26e8:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    26ec:	70555f4d 	subsvc	r5, r5, sp, asr #30
    26f0:	65746164 	ldrbvs	r6, [r4, #-356]!
    26f4:	61736944 	cmnvs	r3, r4, asr #18
    26f8:	43656c62 	cmnmi	r5, #25088	; 0x6200
    26fc:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2700:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2704:	70555f4d 	subsvc	r5, r5, sp, asr #30
    2708:	65746164 	ldrbvs	r6, [r4, #-356]!
    270c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
    2710:	54006563 	strpl	r6, [r0], #-1379
    2714:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    2718:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    271c:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2720:	00746375 	rsbseq	r6, r4, r5, ror r3
    2724:	5f334954 	svcpl	0x00334954
    2728:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    272c:	54006769 	strpl	r6, [r0], #-1897
    2730:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2734:	746e756f 	strbtvc	r7, [lr], #-1391
    2738:	6f4d7265 	svcvs	0x004d7265
    273c:	54006564 	strpl	r6, [r0], #-1380
    2740:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 19ff <__Stack_Size+0x15ff>
    2744:	646f636e 	strbtvs	r6, [pc], #878	; 274c <__Stack_Size+0x234c>
    2748:	6e497265 	cdpvs	2, 4, cr7, cr9, cr5, {3}
    274c:	66726574 	undefined
    2750:	43656361 	cmnmi	r5, #-2080374783	; 0x84000001
    2754:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2758:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    275c:	6f435f4d 	svcvs	0x00435f4d
    2760:	65746e75 	ldrbvs	r6, [r4, #-3701]!
    2764:	646f4d72 	strbtvs	r4, [pc], #3442	; 276c <__Stack_Size+0x236c>
    2768:	6e6f4365 	cdpvs	3, 6, cr4, cr15, cr5, {3}
    276c:	00676966 	rsbeq	r6, r7, r6, ror #18
    2770:	5f4d4954 	svcpl	0x004d4954
    2774:	43746553 	cmnmi	r4, #348127232	; 0x14c00000
    2778:	61706d6f 	cmnvs	r0, pc, ror #26
    277c:	00336572 	eorseq	r6, r3, r2, ror r5
    2780:	5f4d4954 	svcpl	0x004d4954
    2784:	61656c43 	cmnvs	r5, r3, asr #24
    2788:	33434f72 	movtcc	r4, #16242	; 0x3f72
    278c:	00666552 	rsbeq	r6, r6, r2, asr r5
    2790:	5f4d4954 	svcpl	0x004d4954
    2794:	4934434f 	ldmdbmi	r4!, {r0, r1, r2, r3, r6, r8, r9, lr}
    2798:	0074696e 	rsbseq	r6, r4, lr, ror #18
    279c:	5f4d4954 	svcpl	0x004d4954
    27a0:	63726f46 	cmnvs	r2, #280	; 0x118
    27a4:	434f6465 	movtmi	r6, #62565	; 0xf465
    27a8:	6e6f4334 	mcrvs	3, 3, r4, cr15, cr4, {1}
    27ac:	00676966 	rsbeq	r6, r7, r6, ror #18
    27b0:	5f4d4954 	svcpl	0x004d4954
    27b4:	43746547 	cmnmi	r4, #297795584	; 0x11c00000
    27b8:	746e756f 	strbtvc	r7, [lr], #-1391
    27bc:	54007265 	strpl	r7, [r0], #-613
    27c0:	4f5f4d49 	svcmi	0x005f4d49
    27c4:	696e4943 	stmdbvs	lr!, {r0, r1, r6, r8, fp, lr}^
    27c8:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    27cc:	00746375 	rsbseq	r6, r4, r5, ror r3
    27d0:	5f4d4954 	svcpl	0x004d4954
    27d4:	656c6553 	strbvs	r6, [ip, #-1363]!
    27d8:	6c537463 	cfldrdvs	mvd7, [r3], {99}
    27dc:	4d657661 	stclmi	6, cr7, [r5, #-388]!
    27e0:	0065646f 	rsbeq	r6, r5, pc, ror #8
    27e4:	5f4d4954 	svcpl	0x004d4954
    27e8:	4631434f 	ldrtmi	r4, [r1], -pc, asr #6
    27ec:	43747361 	cmnmi	r4, #-2080374783	; 0x84000001
    27f0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    27f4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    27f8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    27fc:	6c64494e 	stclvs	9, cr4, [r4], #-312
    2800:	61745365 	cmnvs	r4, r5, ror #6
    2804:	54006574 	strpl	r6, [r0], #-1396
    2808:	455f4d49 	ldrbmi	r4, [pc, #-3401]	; 1ac7 <__Stack_Size+0x16c7>
    280c:	6f435254 	svcvs	0x00435254
    2810:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2814:	4d495400 	cfstrdmi	mvd5, [r9]
    2818:	31434f5f 	cmpcc	r3, pc, asr pc
    281c:	6c6f504e 	stclvs	0, cr5, [pc], #-312
    2820:	74697261 	strbtvc	r7, [r9], #-609
    2824:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2828:	00676966 	rsbeq	r6, r7, r6, ror #18
    282c:	5f4d4954 	svcpl	0x004d4954
    2830:	53504349 	cmppl	r0, #603979777	; 0x24000001
    2834:	49540043 	ldmdbmi	r4, {r0, r1, r6}^
    2838:	76455f4d 	strbvc	r5, [r5], -sp, asr #30
    283c:	53746e65 	cmnpl	r4, #1616	; 0x650
    2840:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
    2844:	6d740065 	ldclvs	0, cr0, [r4, #-404]!
    2848:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    284c:	74003172 	strvc	r3, [r0], #-370
    2850:	6363706d 	cmnvs	r3, #109	; 0x6d
    2854:	0032726d 	eorseq	r7, r2, sp, ror #4
    2858:	5f4d4954 	svcpl	0x004d4954
    285c:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
    2860:	006c656e 	rsbeq	r6, ip, lr, ror #10
    2864:	5f4d4954 	svcpl	0x004d4954
    2868:	656c6553 	strbvs	r6, [ip, #-1363]!
    286c:	4f437463 	svcmi	0x00437463
    2870:	4954004d 	ldmdbmi	r4, {r0, r2, r3, r6}^
    2874:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    2878:	6c657250 	sfmvs	f7, 2, [r5], #-320
    287c:	4364616f 	cmnmi	r4, #-1073741797	; 0xc000001b
    2880:	72746e6f 	rsbsvc	r6, r4, #1776	; 0x6f0
    2884:	69006c6f 	stmdbvs	r0, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}
    2888:	70706f63 	rsbsvc	r6, r0, r3, ror #30
    288c:	7469736f 	strbtvc	r7, [r9], #-879
    2890:	6c657365 	stclvs	3, cr7, [r5], #-404
    2894:	69746365 	ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2898:	54006e6f 	strpl	r6, [r0], #-3695
    289c:	495f4d49 	ldmdbmi	pc, {r0, r3, r6, r8, sl, fp, lr}^
    28a0:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
    28a4:	436c616e 	cmnmi	ip, #-2147483621	; 0x8000001b
    28a8:	6b636f6c 	blvs	18de660 <__Stack_Size+0x18de260>
    28ac:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    28b0:	54006769 	strpl	r6, [r0], #-1897
    28b4:	505f4d49 	subspl	r4, pc, r9, asr #26
    28b8:	6f697265 	svcvs	0x00697265
    28bc:	49540064 	ldmdbmi	r4, {r2, r5, r6}^
    28c0:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    28c4:	31434974 	cmpcc	r3, r4, ror r9
    28c8:	73657250 	cmnvc	r5, #5	; 0x5
    28cc:	656c6163 	strbvs	r6, [ip, #-355]!
    28d0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    28d4:	43435f4d 	movtmi	r5, #16205	; 0x3f4d
    28d8:	49540078 	ldmdbmi	r4, {r3, r4, r5, r6}^
    28dc:	65535f4d 	ldrbvs	r5, [r3, #-3917]
    28e0:	33434974 	movtcc	r4, #14708	; 0x3974
    28e4:	73657250 	cmnvc	r5, #5	; 0x5
    28e8:	656c6163 	strbvs	r6, [ip, #-355]!
    28ec:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    28f0:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    28f4:	656c6553 	strbvs	r6, [ip, #-1363]!
    28f8:	6f697463 	svcvs	0x00697463
    28fc:	4954006e 	ldmdbmi	r4, {r1, r2, r3, r5, r6}^
    2900:	54455f4d 	strbpl	r5, [r5], #-3917
    2904:	6f6c4352 	svcvs	0x006c4352
    2908:	6f4d6b63 	svcvs	0x004d6b63
    290c:	43316564 	teqmi	r1, #419430400	; 0x19000000
    2910:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2914:	6d740067 	ldclvs	0, cr0, [r4, #-412]!
    2918:	6d636370 	stclvs	3, cr6, [r3, #-448]!
    291c:	54007872 	strpl	r7, [r0], #-2162
    2920:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2924:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2928:	656e4f74 	strbvs	r4, [lr, #-3956]!
    292c:	736c7550 	cmnvc	ip, #335544320	; 0x14000000
    2930:	646f4d65 	strbtvs	r4, [pc], #3429	; 2938 <__Stack_Size+0x2538>
    2934:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2938:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    293c:	65646f4d 	strbvs	r6, [r4, #-3917]!
    2940:	4d495400 	cfstrdmi	mvd5, [r9]
    2944:	4752545f 	undefined
    2948:	756f534f 	strbvc	r5, [pc, #-847]!	; 2601 <__Stack_Size+0x2201>
    294c:	00656372 	rsbeq	r6, r5, r2, ror r3
    2950:	5f4d4954 	svcpl	0x004d4954
    2954:	5253534f 	subspl	r5, r3, #1006632961	; 0x3c000001
    2958:	74617453 	strbtvc	r7, [r1], #-1107
    295c:	49540065 	ldmdbmi	r4, {r0, r2, r5, r6}^
    2960:	43495f4d 	movtmi	r5, #40781	; 0x9f4d
    2964:	616c6f50 	cmnvs	ip, r0, asr pc
    2968:	79746972 	ldmdbvc	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^
    296c:	4d495400 	cfstrdmi	mvd5, [r9]
    2970:	7274435f 	rsbsvc	r4, r4, #2080374785	; 0x7c000001
    2974:	4d57506c 	ldclmi	0, cr5, [r7, #-432]
    2978:	7074754f 	rsbsvc	r7, r4, pc, asr #10
    297c:	00737475 	rsbseq	r7, r3, r5, ror r4
    2980:	706f6369 	rsbvc	r6, pc, r9, ror #6
    2984:	69736f70 	ldmdbvs	r3!, {r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    2988:	6f706574 	svcvs	0x00706574
    298c:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2990:	54007974 	strpl	r7, [r0], #-2420
    2994:	425f4d49 	subsmi	r4, pc, #4672	; 0x1240
    2998:	43525444 	cmpmi	r2, #1140850688	; 0x44000000
    299c:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    29a0:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    29a4:	6c435f4d 	mcrrvs	15, 4, r5, r3, cr13
    29a8:	4f726165 	svcmi	0x00726165
    29ac:	65523243 	ldrbvs	r3, [r2, #-579]
    29b0:	49540066 	ldmdbmi	r4, {r1, r2, r5, r6}^
    29b4:	49545f4d 	ldmdbmi	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^
    29b8:	74784578 	ldrbtvc	r4, [r8], #-1400
    29bc:	616e7265 	cmnvs	lr, r5, ror #4
    29c0:	6f6c436c 	svcvs	0x006c436c
    29c4:	6f436b63 	svcvs	0x00436b63
    29c8:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    29cc:	4d495400 	cfstrdmi	mvd5, [r9]
    29d0:	73614d5f 	cmnvc	r1, #6080	; 0x17c0
    29d4:	53726574 	cmnpl	r2, #486539264	; 0x1d000000
    29d8:	6576616c 	ldrbvs	r6, [r6, #-364]!
    29dc:	65646f4d 	strbvs	r6, [r4, #-3917]!
    29e0:	4d495400 	cfstrdmi	mvd5, [r9]
    29e4:	7475415f 	ldrbtvc	r4, [r5], #-351
    29e8:	74616d6f 	strbtvc	r6, [r1], #-3439
    29ec:	754f6369 	strbvc	r6, [pc, #-873]	; 268b <__Stack_Size+0x228b>
    29f0:	74757074 	ldrbtvc	r7, [r5], #-116
    29f4:	4d495400 	cfstrdmi	mvd5, [r9]
    29f8:	7465535f 	strbtvc	r5, [r5], #-863
    29fc:	6f747541 	svcvs	0x00747541
    2a00:	6f6c6572 	svcvs	0x006c6572
    2a04:	54006461 	strpl	r6, [r0], #-1121
    2a08:	4f5f4d49 	svcmi	0x005f4d49
    2a0c:	75707475 	ldrbvc	r7, [r0, #-1141]!
    2a10:	74534e74 	ldrbvc	r4, [r3], #-3700
    2a14:	00657461 	rsbeq	r7, r5, r1, ror #8
    2a18:	5f4d4954 	svcpl	0x004d4954
    2a1c:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2a20:	5400646d 	strpl	r6, [r0], #-1133
    2a24:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2a2c <__Stack_Size+0x262c>
    2a28:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2a2c:	53657361 	cmnpl	r5, #-2080374783	; 0x84000001
    2a30:	63757274 	cmnvs	r5, #1073741831	; 0x40000007
    2a34:	696e4974 	stmdbvs	lr!, {r2, r4, r5, r6, r8, fp, lr}^
    2a38:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
    2a3c:	54495f4d 	strbpl	r5, [r9], #-3917
    2a40:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2a44:	54006769 	strpl	r6, [r0], #-1897
    2a48:	465f4d49 	ldrbmi	r4, [pc], -r9, asr #26
    2a4c:	6563726f 	strbvs	r7, [r3, #-623]!
    2a50:	31434f64 	cmpcc	r3, r4, ror #30
    2a54:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2a58:	54006769 	strpl	r6, [r0], #-1897
    2a5c:	435f3449 	cmpmi	pc, #1224736768	; 0x49000000
    2a60:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a64:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a68:	65445f4d 	strbvs	r5, [r4, #-3917]
    2a6c:	69546461 	ldmdbvs	r4, {r0, r5, r6, sl, sp, lr}^
    2a70:	5400656d 	strpl	r6, [r0], #-1389
    2a74:	4f5f4d49 	svcmi	0x005f4d49
    2a78:	6e493343 	cdpvs	3, 4, cr3, cr9, cr3, {2}
    2a7c:	54007469 	strpl	r7, [r0], #-1129
    2a80:	4f5f4d49 	svcmi	0x005f4d49
    2a84:	504e3243 	subpl	r3, lr, r3, asr #4
    2a88:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2a8c:	43797469 	cmnmi	r9, #1761607680	; 0x69000000
    2a90:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2a94:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2a98:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2a9c:	6c6f5034 	stclvs	0, cr5, [pc], #-208
    2aa0:	74697261 	strbtvc	r7, [r9], #-609
    2aa4:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2aa8:	00676966 	rsbeq	r6, r7, r6, ror #18
    2aac:	5f4d4954 	svcpl	0x004d4954
    2ab0:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
    2ab4:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2ab8:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2abc:	54007469 	strpl	r7, [r0], #-1129
    2ac0:	435f4d49 	cmpmi	pc, #4672	; 0x1240
    2ac4:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2ac8:	5231434f 	eorspl	r4, r1, #1006632961	; 0x3c000001
    2acc:	54006665 	strpl	r6, [r0], #-1637
    2ad0:	4f5f4d49 	svcmi	0x005f4d49
    2ad4:	6f503343 	svcvs	0x00503343
    2ad8:	6972616c 	ldmdbvs	r2!, {r2, r3, r5, r6, r8, sp, lr}^
    2adc:	6f437974 	svcvs	0x00437974
    2ae0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ae4:	4d495400 	cfstrdmi	mvd5, [r9]
    2ae8:	7478455f 	ldrbtvc	r4, [r8], #-1375
    2aec:	50475254 	subpl	r5, r7, r4, asr r2
    2af0:	72616c6f 	rsbvc	r6, r1, #28416	; 0x6f00
    2af4:	00797469 	rsbseq	r7, r9, r9, ror #8
    2af8:	5f4d4954 	svcpl	0x004d4954
    2afc:	494d5750 	stmdbmi	sp, {r4, r6, r8, r9, sl, ip, lr}^
    2b00:	666e6f43 	strbtvs	r6, [lr], -r3, asr #30
    2b04:	54006769 	strpl	r6, [r0], #-1897
    2b08:	545f4d49 	ldrbpl	r4, [pc], #3401	; 2b10 <__Stack_Size+0x2710>
    2b0c:	42656d69 	rsbmi	r6, r5, #6720	; 0x1a40
    2b10:	49657361 	stmdbmi	r5!, {r0, r5, r6, r8, r9, ip, sp, lr}^
    2b14:	5474696e 	ldrbtpl	r6, [r4], #-2414
    2b18:	44657079 	strbtmi	r7, [r5], #-121
    2b1c:	54006665 	strpl	r6, [r0], #-1637
    2b20:	475f4d49 	ldrbmi	r4, [pc, -r9, asr #26]
    2b24:	54497465 	strbpl	r7, [r9], #-1125
    2b28:	74617453 	strbtvc	r7, [r1], #-1107
    2b2c:	74007375 	strvc	r7, [r0], #-885
    2b30:	7263706d 	rsbvc	r7, r3, #109	; 0x6d
    2b34:	49540032 	ldmdbmi	r4, {r1, r4, r5}^
    2b38:	54495f4d 	strbpl	r5, [r9], #-3917
    2b3c:	4d495400 	cfstrdmi	mvd5, [r9]
    2b40:	726f465f 	rsbvc	r4, pc, #99614720	; 0x5f00000
    2b44:	4f646563 	svcmi	0x00646563
    2b48:	6f433343 	svcvs	0x00433343
    2b4c:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2b50:	4d495400 	cfstrdmi	mvd5, [r9]
    2b54:	646d435f 	strbtvs	r4, [sp], #-863
    2b58:	4d495400 	cfstrdmi	mvd5, [r9]
    2b5c:	4943495f 	stmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
    2b60:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2b64:	5f4d4954 	svcpl	0x004d4954
    2b68:	69464349 	stmdbvs	r6, {r0, r3, r6, r8, r9, lr}^
    2b6c:	7265746c 	rsbvc	r7, r5, #1811939328	; 0x6c000000
    2b70:	4d495400 	cfstrdmi	mvd5, [r9]
    2b74:	6c65535f 	stclvs	3, cr5, [r5], #-380
    2b78:	4d746365 	ldclmi	3, cr6, [r4, #-404]!
    2b7c:	65747361 	ldrbvs	r7, [r4, #-865]!
    2b80:	616c5372 	smcvs	50482
    2b84:	6f4d6576 	svcvs	0x004d6576
    2b88:	54006564 	strpl	r6, [r0], #-1380
    2b8c:	535f4d49 	cmppl	pc, #4672	; 0x1240
    2b90:	63656c65 	cmnvs	r5, #25856	; 0x6500
    2b94:	706e4974 	rsbvc	r4, lr, r4, ror r9
    2b98:	72547475 	subsvc	r7, r4, #1962934272	; 0x75000000
    2b9c:	65676769 	strbvs	r6, [r7, #-1897]!
    2ba0:	49540072 	ldmdbmi	r4, {r1, r4, r5, r6}^
    2ba4:	72505f4d 	subsvc	r5, r0, #308	; 0x134
    2ba8:	61637365 	cmnvs	r3, r5, ror #6
    2bac:	4372656c 	cmnmi	r2, #452984832	; 0x1b000000
    2bb0:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2bb4:	49540067 	ldmdbmi	r4, {r0, r1, r2, r5, r6}^
    2bb8:	434f5f4d 	movtmi	r5, #65357	; 0xff4d
    2bbc:	6c6f5032 	stclvs	0, cr5, [pc], #-200
    2bc0:	74697261 	strbtvc	r7, [r9], #-609
    2bc4:	6e6f4379 	mcrvs	3, 3, r4, cr15, cr9, {3}
    2bc8:	00676966 	rsbeq	r6, r7, r6, ror #18
    2bcc:	65746e69 	ldrbvs	r6, [r4, #-3689]!
    2bd0:	64726567 	ldrbtvs	r6, [r2], #-1383
    2bd4:	64697669 	strbtvs	r7, [r9], #-1641
    2bd8:	55007265 	strpl	r7, [r0, #-613]
    2bdc:	54524153 	ldrbpl	r4, [r2], #-339
    2be0:	4850435f 	ldmdami	r0, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^
    2be4:	53550041 	cmppl	r5, #65	; 0x41
    2be8:	5f545241 	svcpl	0x00545241
    2bec:	50746553 	rsbspl	r6, r4, r3, asr r5
    2bf0:	63736572 	cmnvs	r3, #478150656	; 0x1c800000
    2bf4:	72656c61 	rsbvc	r6, r5, #24832	; 0x6100
    2bf8:	41535500 	cmpmi	r3, r0, lsl #10
    2bfc:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2c00:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2c04:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c08:	494c5f54 	stmdbmi	ip, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
    2c0c:	6572424e 	ldrbvs	r4, [r2, #-590]!
    2c10:	65446b61 	strbvs	r6, [r4, #-2913]
    2c14:	74636574 	strbtvc	r6, [r3], #-1396
    2c18:	676e654c 	strbvs	r6, [lr, -ip, asr #10]!
    2c1c:	55006874 	strpl	r6, [r0, #-2164]
    2c20:	54524153 	ldrbpl	r4, [r2], #-339
    2c24:	7079545f 	rsbsvc	r5, r9, pc, asr r4
    2c28:	66654465 	strbtvs	r4, [r5], -r5, ror #8
    2c2c:	41535500 	cmpmi	r3, r0, lsl #10
    2c30:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2c34:	6b636f6c 	blvs	18de9ec <__Stack_Size+0x18de5ec>
    2c38:	74696e49 	strbtvc	r6, [r9], #-3657
    2c3c:	65707954 	ldrbvs	r7, [r0, #-2388]!
    2c40:	00666544 	rsbeq	r6, r6, r4, asr #10
    2c44:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2c48:	6d435f54 	stclvs	15, cr5, [r3, #-336]
    2c4c:	53550064 	cmppl	r5, #100	; 0x64
    2c50:	5f545241 	svcpl	0x00545241
    2c54:	646e6553 	strbtvs	r6, [lr], #-1363
    2c58:	61746144 	cmnvs	r4, r4, asr #2
    2c5c:	41535500 	cmpmi	r3, r0, lsl #10
    2c60:	485f5452 	ldmdami	pc, {r1, r4, r6, sl, ip, lr}^
    2c64:	44666c61 	strbtmi	r6, [r6], #-3169
    2c68:	656c7075 	strbvs	r7, [ip, #-117]!
    2c6c:	646d4378 	strbtvs	r4, [sp], #-888
    2c70:	41535500 	cmpmi	r3, r0, lsl #10
    2c74:	575f5452 	undefined
    2c78:	55656b61 	strbpl	r6, [r5, #-2913]!
    2c7c:	53550070 	cmppl	r5, #112	; 0x70
    2c80:	5f545241 	svcpl	0x00545241
    2c84:	43414d44 	movtmi	r4, #7492	; 0x1d44
    2c88:	5500646d 	strpl	r6, [r0, #-1133]
    2c8c:	54524153 	ldrbpl	r4, [r2], #-339
    2c90:	73614c5f 	cmnvc	r1, #24320	; 0x5f00
    2c94:	74694274 	strbtvc	r4, [r9], #-628
    2c98:	41535500 	cmpmi	r3, r0, lsl #10
    2c9c:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2ca0:	4d414472 	cfstrdmi	mvd4, [r1, #-456]
    2ca4:	0065646f 	rsbeq	r6, r5, pc, ror #8
    2ca8:	63627061 	cmnvs	r2, #97	; 0x61
    2cac:	6b636f6c 	blvs	18dea64 <__Stack_Size+0x18de664>
    2cb0:	41535500 	cmpmi	r3, r0, lsl #10
    2cb4:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2cb8:	7261656c 	rsbvc	r6, r1, #452984832	; 0x1b000000
    2cbc:	65505449 	ldrbvs	r5, [r0, #-1097]
    2cc0:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
    2cc4:	74694267 	strbtvc	r4, [r9], #-615
    2cc8:	41535500 	cmpmi	r3, r0, lsl #10
    2ccc:	475f5452 	undefined
    2cd0:	64726175 	ldrbtvs	r6, [r2], #-373
    2cd4:	656d6954 	strbvs	r6, [sp, #-2388]!
    2cd8:	41535500 	cmpmi	r3, r0, lsl #10
    2cdc:	4c5f5452 	cfldrdmi	mvd5, [pc], {82}
    2ce0:	72424e49 	subvc	r4, r2, #1168	; 0x490
    2ce4:	446b6165 	strbtmi	r6, [fp], #-357
    2ce8:	63657465 	cmnvs	r5, #1694498816	; 0x65000000
    2cec:	6e654c74 	mcrvs	12, 3, r4, cr5, cr4, {3}
    2cf0:	43687467 	cmnmi	r8, #1728053248	; 0x67000000
    2cf4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2cf8:	53550067 	cmppl	r5, #103	; 0x67
    2cfc:	5f545241 	svcpl	0x00545241
    2d00:	47414c46 	strbmi	r4, [r1, -r6, asr #24]
    2d04:	41535500 	cmpmi	r3, r0, lsl #10
    2d08:	445f5452 	ldrbmi	r5, [pc], #1106	; 2d10 <__Stack_Size+0x2910>
    2d0c:	696e4965 	stmdbvs	lr!, {r0, r2, r5, r6, r8, fp, lr}^
    2d10:	53550074 	cmppl	r5, #116	; 0x74
    2d14:	5f545241 	svcpl	0x00545241
    2d18:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2d1c:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2d20:	72745374 	rsbsvc	r5, r4, #-805306367	; 0xd0000001
    2d24:	00746375 	rsbseq	r6, r4, r5, ror r3
    2d28:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d2c:	4d445f54 	stclmi	15, cr5, [r4, #-336]
    2d30:	71655241 	cmnvc	r5, r1, asr #4
    2d34:	41535500 	cmpmi	r3, r0, lsl #10
    2d38:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2d3c:	6b636f6c 	blvs	18deaf4 <__Stack_Size+0x18de6f4>
    2d40:	75727453 	ldrbvc	r7, [r2, #-1107]!
    2d44:	6e497463 	cdpvs	4, 4, cr7, cr9, cr3, {3}
    2d48:	75007469 	strvc	r7, [r0, #-1129]
    2d4c:	74726173 	ldrbtvc	r6, [r2], #-371
    2d50:	73616278 	cmnvc	r1, #-2147483641	; 0x80000007
    2d54:	43520065 	cmpmi	r2, #101	; 0x65
    2d58:	6c435f43 	mcrrvs	15, 4, r5, r3, cr3
    2d5c:	736b636f 	cmnvc	fp, #-1140850687	; 0xbc000001
    2d60:	74617453 	strbtvc	r7, [r1], #-1107
    2d64:	55007375 	strpl	r7, [r0, #-885]
    2d68:	54524153 	ldrbpl	r4, [r2], #-339
    2d6c:	7465535f 	strbtvc	r5, [r5], #-863
    2d70:	72646441 	rsbvc	r6, r4, #1090519040	; 0x41000000
    2d74:	00737365 	rsbseq	r7, r3, r5, ror #6
    2d78:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2d7c:	65535f54 	ldrbvs	r5, [r3, #-3924]
    2d80:	61754774 	cmnvs	r5, r4, ror r7
    2d84:	69546472 	ldmdbvs	r4, {r1, r4, r5, r6, sl, sp, lr}^
    2d88:	5500656d 	strpl	r6, [r0, #-1389]
    2d8c:	54524153 	ldrbpl	r4, [r2], #-339
    2d90:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
    2d94:	65724264 	ldrbvs	r4, [r2, #-612]!
    2d98:	55006b61 	strpl	r6, [r0, #-2913]
    2d9c:	54524153 	ldrbpl	r4, [r2], #-339
    2da0:	4354495f 	cmpmi	r4, #1556480	; 0x17c000
    2da4:	69666e6f 	stmdbvs	r6!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    2da8:	53550067 	cmppl	r5, #103	; 0x67
    2dac:	78545241 	ldmdavc	r4, {r0, r6, r9, ip, lr}^
    2db0:	41535500 	cmpmi	r3, r0, lsl #10
    2db4:	535f5452 	cmppl	pc, #1375731712	; 0x52000000
    2db8:	7472616d 	ldrbtvc	r6, [r2], #-365
    2dbc:	64726143 	ldrbtvs	r6, [r2], #-323
    2dc0:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2dc4:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2dc8:	6e495f54 	mcrvs	15, 2, r5, cr9, cr4, {2}
    2dcc:	74537469 	ldrbvc	r7, [r3], #-1129
    2dd0:	74637572 	strbtvc	r7, [r3], #-1394
    2dd4:	41535500 	cmpmi	r3, r0, lsl #10
    2dd8:	415f5452 	cmpmi	pc, r2, asr r4
    2ddc:	65726464 	ldrbvs	r6, [r2, #-1124]!
    2de0:	62007373 	andvs	r7, r0, #-872415231	; 0xcc000001
    2de4:	6f707469 	svcvs	0x00707469
    2de8:	53550073 	cmppl	r5, #115	; 0x73
    2dec:	5f545241 	svcpl	0x00545241
    2df0:	61656c43 	cmnvs	r5, r3, asr #24
    2df4:	616c4672 	smcvs	50274
    2df8:	53550067 	cmppl	r5, #103	; 0x67
    2dfc:	5f545241 	svcpl	0x00545241
    2e00:	49746547 	ldmdbmi	r4!, {r0, r1, r2, r6, r8, sl, sp, lr}^
    2e04:	61745354 	cmnvs	r4, r4, asr r3
    2e08:	00737574 	rsbseq	r7, r3, r4, ror r5
    2e0c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
    2e10:	72495f54 	subvc	r5, r9, #336	; 0x150
    2e14:	6f434144 	svcvs	0x00434144
    2e18:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2e1c:	41535500 	cmpmi	r3, r0, lsl #10
    2e20:	435f5452 	cmpmi	pc, #1375731712	; 0x52000000
    2e24:	6b636f6c 	blvs	18debdc <__Stack_Size+0x18de7dc>
    2e28:	41535500 	cmpmi	r3, r0, lsl #10
    2e2c:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2e30:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2e34:	57726576 	undefined
    2e38:	55656b61 	strbpl	r6, [r5, #-2913]!
    2e3c:	646d4370 	strbtvs	r4, [sp], #-880
    2e40:	41535500 	cmpmi	r3, r0, lsl #10
    2e44:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2e48:	43414472 	movtmi	r4, #5234	; 0x1472
    2e4c:	5500646d 	strpl	r6, [r0, #-1133]
    2e50:	54524153 	ldrbpl	r4, [r2], #-339
    2e54:	4e494c5f 	mcrmi	12, 2, r4, cr9, cr15, {2}
    2e58:	00646d43 	rsbeq	r6, r4, r3, asr #26
    2e5c:	63617266 	cmnvs	r1, #1610612742	; 0x60000006
    2e60:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    2e64:	69646c61 	stmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^
    2e68:	65646976 	strbvs	r6, [r4, #-2422]!
    2e6c:	53550072 	cmppl	r5, #114	; 0x72
    2e70:	5f545241 	svcpl	0x00545241
    2e74:	72616d53 	rsbvc	r6, r1, #5312	; 0x14c0
    2e78:	72614374 	rsbvc	r4, r1, #-805306367	; 0xd0000001
    2e7c:	43414e64 	movtmi	r4, #7780	; 0x1e64
    2e80:	646d434b 	strbtvs	r4, [sp], #-843
    2e84:	41535500 	cmpmi	r3, r0, lsl #10
    2e88:	475f5452 	undefined
    2e8c:	6c467465 	cfstrdvs	mvd7, [r6], {101}
    2e90:	74536761 	ldrbvc	r6, [r3], #-1889
    2e94:	73757461 	cmnvc	r5, #1627389952	; 0x61000000
    2e98:	41535500 	cmpmi	r3, r0, lsl #10
    2e9c:	495f5452 	ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^
    2ea0:	53550054 	cmppl	r5, #84	; 0x54
    2ea4:	5f545241 	svcpl	0x00545241
    2ea8:	636f6c43 	cmnvs	pc, #17152	; 0x4300
    2eac:	696e496b 	stmdbvs	lr!, {r0, r1, r3, r5, r6, r8, fp, lr}^
    2eb0:	53550074 	cmppl	r5, #116	; 0x74
    2eb4:	5f545241 	svcpl	0x00545241
    2eb8:	656b6157 	strbvs	r6, [fp, #-343]!
    2ebc:	6f437055 	svcvs	0x00437055
    2ec0:	6769666e 	strbvs	r6, [r9, -lr, ror #12]!
    2ec4:	41535500 	cmpmi	r3, r0, lsl #10
    2ec8:	525f5452 	subspl	r5, pc, #1375731712	; 0x52000000
    2ecc:	69656365 	stmdbvs	r5!, {r0, r2, r5, r6, r8, r9, sp, lr}^
    2ed0:	61446576 	cmpvs	r4, r6, ror r5
    2ed4:	55006174 	strpl	r6, [r0, #-372]
    2ed8:	54524153 	ldrbpl	r4, [r2], #-339
    2edc:	6572505f 	ldrbvs	r5, [r2, #-95]!
    2ee0:	6c616373 	stclvs	3, cr6, [r1], #-460
    2ee4:	55007265 	strpl	r7, [r0, #-613]
    2ee8:	54524153 	ldrbpl	r4, [r2], #-339
    2eec:	4f50435f 	svcmi	0x0050435f
    2ef0:	7473004c 	ldrbtvc	r0, [r3], #-76
    2ef4:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2ef8:	5f783031 	svcpl	0x00783031
    2efc:	2f62696c 	svccs	0x0062696c
    2f00:	2f637273 	svccs	0x00637273
    2f04:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f08:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f0c:	73755f78 	cmnvc	r5, #480	; 0x1e0
    2f10:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
    2f14:	73750063 	cmnvc	r5, #99	; 0x63
    2f18:	72747261 	rsbsvc	r7, r4, #268435462	; 0x10000006
    2f1c:	55006765 	strpl	r6, [r0, #-1893]
    2f20:	54524153 	ldrbpl	r4, [r2], #-339
    2f24:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
    2f28:	49746375 	ldmdbmi	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
    2f2c:	0074696e 	rsbseq	r6, r4, lr, ror #18
    2f30:	7473655f 	ldrbtvc	r6, [r3], #-1375
    2f34:	006b6361 	rsbeq	r6, fp, r1, ror #6
    2f38:	6164735f 	cmnvs	r4, pc, asr r3
    2f3c:	52006174 	andpl	r6, r0, #29	; 0x1d
    2f40:	74657365 	strbtvc	r7, [r5], #-869
    2f44:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
    2f48:	72656c64 	rsbvc	r6, r5, #25600	; 0x6400
    2f4c:	6c757000 	ldclvs	0, cr7, [r5]
    2f50:	74736544 	ldrbtvc	r6, [r3], #-1348
    2f54:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    2f58:	61746164 	cmnvs	r4, r4, ror #2
    2f5c:	62655f00 	rsbvs	r5, r5, #0	; 0x0
    2f60:	5f007373 	svcpl	0x00007373
    2f64:	74616465 	strbtvc	r6, [r1], #-1125
    2f68:	74730061 	ldrbtvc	r0, [r3], #-97
    2f6c:	6632336d 	ldrtvs	r3, [r2], -sp, ror #6
    2f70:	5f783031 	svcpl	0x00783031
    2f74:	2f62696c 	svccs	0x0062696c
    2f78:	2f637273 	svccs	0x00637273
    2f7c:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
    2f80:	30316632 	eorscc	r6, r1, r2, lsr r6
    2f84:	65765f78 	ldrbvs	r5, [r6, #-3960]!
    2f88:	726f7463 	rsbvc	r7, pc, #1660944384	; 0x63000000
    2f8c:	6700632e 	strvs	r6, [r0, -lr, lsr #6]
    2f90:	6e66705f 	mcrvs	0, 3, r7, cr6, cr15, {2}
    2f94:	74636556 	strbtvc	r6, [r3], #-1366
    2f98:	0073726f 	rsbseq	r7, r3, pc, ror #4
    2f9c:	536c7570 	cmnpl	ip, #469762048	; 0x1c000000
    2fa0:	5f006372 	svcpl	0x00006372
    2fa4:	73736273 	cmnvc	r3, #805306375	; 0x30000007
    2fa8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
    2fac:	6f6c2067 	svcvs	0x006c2067
    2fb0:	6920676e 	stmdbvs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
    2fb4:	6300746e 	movwvs	r7, #1134	; 0x46e
    2fb8:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    2fbc:	6d72616e 	ldfvse	f6, [r2, #-440]!
    2fc0:	75625c73 	strbvc	r5, [r2, #-3187]!
    2fc4:	5c646c69 	stclpl	12, cr6, [r4], #-420
    2fc8:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    2fcc:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    2fd0:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    2fd4:	61652d6d 	cmnvs	r5, sp, ror #26
    2fd8:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    2fdc:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    2fe0:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    2fe4:	735c6362 	cmpvc	ip, #-2013265919	; 0x88000001
    2fe8:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    2fec:	2e2e0062 	cdpcs	0, 2, cr0, cr14, cr2, {3}
    2ff0:	2f2e2e2f 	svccs	0x002e2e2f
    2ff4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    2ff8:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    2ffc:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3000:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3004:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3008:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    300c:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3010:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    3014:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3018:	74612f62 	strbtvc	r2, [r1], #-3938
    301c:	74697865 	strbtvc	r7, [r9], #-2149
    3020:	6c00632e 	stcvs	3, cr6, [r0], {46}
    3024:	20676e6f 	rsbcs	r6, r7, pc, ror #28
    3028:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
    302c:	736e7520 	cmnvc	lr, #134217728	; 0x8000000
    3030:	656e6769 	strbvs	r6, [lr, #-1897]!
    3034:	6e692064 	cdpvs	0, 6, cr2, cr9, cr4, {3}
    3038:	5f5f0074 	svcpl	0x005f0074
    303c:	635f7465 	cmpvs	pc, #1694498816	; 0x65000000
    3040:	5f006178 	svcpl	0x00006178
    3044:	5f74655f 	svcpl	0x0074655f
    3048:	78656e6f 	stmdavc	r5!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
    304c:	5f007469 	svcpl	0x00007469
    3050:	6574615f 	ldrbvs	r6, [r4, #-351]!
    3054:	5f746978 	svcpl	0x00746978
    3058:	65707974 	ldrbvs	r7, [r0, #-2420]!
    305c:	5f5f0073 	svcpl	0x005f0073
    3060:	615f7465 	cmpvs	pc, r5, ror #8
    3064:	69786574 	ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^
    3068:	645f0074 	ldrbvs	r0, [pc], #116	; 3070 <__Stack_Size+0x2c70>
    306c:	685f6f73 	ldmdavs	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
    3070:	6c646e61 	stclvs	14, cr6, [r4], #-388
    3074:	2e2e0065 	cdpcs	0, 2, cr0, cr14, cr5, {3}
    3078:	2f2e2e2f 	svccs	0x002e2e2f
    307c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3080:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3084:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3088:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    308c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3090:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3094:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3098:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    309c:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    30a0:	78652f62 	stmdavc	r5!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    30a4:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    30a8:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    30ac:	5f00657a 	svcpl	0x0000657a
    30b0:	646e6172 	strbtvs	r6, [lr], #-370
    30b4:	5f003834 	svcpl	0x00003834
    30b8:	72656d65 	rsbvc	r6, r5, #6464	; 0x1940
    30bc:	636e6567 	cmnvs	lr, #432013312	; 0x19c00000
    30c0:	775f0079 	undefined
    30c4:	6f747263 	svcvs	0x00747263
    30c8:	735f626d 	cmpvc	pc, #-805306362	; 0xd0000006
    30cc:	65746174 	ldrbvs	r6, [r4, #-372]!
    30d0:	63775f00 	cmnvs	r7, #0	; 0x0
    30d4:	6f747273 	svcvs	0x00747273
    30d8:	5f73626d 	svcpl	0x0073626d
    30dc:	74617473 	strbtvc	r7, [r1], #-1139
    30e0:	6c5f0065 	mrrcvs	0, 6, r0, pc, cr5
    30e4:	69736662 	ldmdbvs	r3!, {r1, r5, r6, r9, sl, sp, lr}^
    30e8:	5f00657a 	svcpl	0x0000657a
    30ec:	7472626d 	ldrbtvc	r6, [r2], #-621
    30f0:	5f63776f 	svcpl	0x0063776f
    30f4:	74617473 	strbtvc	r7, [r1], #-1139
    30f8:	775f0065 	ldrbvc	r0, [pc, -r5, rrx]
    30fc:	6d6f7463 	cfstrdvs	mvd7, [pc, #-396]!
    3100:	74735f62 	ldrbtvc	r5, [r3], #-3938
    3104:	00657461 	rsbeq	r7, r5, r1, ror #8
    3108:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    310c:	6365735f 	cmnvs	r5, #2080374785	; 0x7c000001
    3110:	62755f00 	rsbsvs	r5, r5, #0	; 0x0
    3114:	5f006675 	svcpl	0x00006675
    3118:	65736162 	ldrbvs	r6, [r3, #-354]!
    311c:	745f5f00 	ldrbvc	r5, [pc], #3840	; 3124 <__Stack_Size+0x2d24>
    3120:	6f685f6d 	svcvs	0x00685f6d
    3124:	5f007275 	svcpl	0x00007275
    3128:	0066735f 	rsbeq	r7, r6, pc, asr r3
    312c:	5f6e6f5f 	svcpl	0x006e6f5f
    3130:	74697865 	strbtvc	r7, [r9], #-2149
    3134:	6772615f 	undefined
    3138:	635f0073 	cmpvs	pc, #115	; 0x73
    313c:	696b6f6f 	stmdbvs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
    3140:	5f5f0065 	svcpl	0x005f0065
    3144:	756c6773 	strbvc	r6, [ip, #-1907]!
    3148:	665f0065 	ldrbvs	r0, [pc], -r5, rrx
    314c:	7367616c 	cmnvc	r7, #27	; 0x1b
    3150:	73695f00 	cmnvc	r9, #0	; 0x0
    3154:	6178635f 	cmnvs	r8, pc, asr r3
    3158:	74735f00 	ldrbtvc	r5, [r3], #-3840
    315c:	006e6964 	rsbeq	r6, lr, r4, ror #18
    3160:	6b6c625f 	blvs	1b1bae4 <__Stack_Size+0x1b1b6e4>
    3164:	657a6973 	ldrbvs	r6, [sl, #-2419]!
    3168:	76635f00 	strbtvc	r5, [r3], -r0, lsl #30
    316c:	66756274 	undefined
    3170:	666f5f00 	strbtvs	r5, [pc], -r0, lsl #30
    3174:	74657366 	strbtvc	r7, [r5], #-870
    3178:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    317c:	6f747273 	svcvs	0x00747273
    3180:	5f736377 	svcpl	0x00736377
    3184:	74617473 	strbtvc	r7, [r1], #-1139
    3188:	6d5f0065 	ldclvs	0, cr0, [pc, #-404]
    318c:	656c7262 	strbvs	r7, [ip, #-610]!
    3190:	74735f6e 	ldrbtvc	r5, [r3], #-3950
    3194:	00657461 	rsbeq	r7, r5, r1, ror #8
    3198:	616e665f 	cmnvs	lr, pc, asr r6
    319c:	00736772 	rsbseq	r6, r3, r2, ror r7
    31a0:	736e665f 	cmnvc	lr, #99614720	; 0x5f00000
    31a4:	69735f00 	ldmdbvs	r3!, {r8, r9, sl, fp, ip, lr}^
    31a8:	5f006e67 	svcpl	0x00006e67
    31ac:	636f6c66 	cmnvs	pc, #26112	; 0x6600
    31b0:	00745f6b 	rsbseq	r5, r4, fp, ror #30
    31b4:	6474735f 	ldrbtvs	r7, [r4], #-863
    31b8:	00727265 	rsbseq	r7, r2, r5, ror #4
    31bc:	6769425f 	undefined
    31c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
    31c4:	6165725f 	cmnvs	r5, pc, asr r2
    31c8:	725f0064 	subsvc	r0, pc, #100	; 0x64
    31cc:	6c757365 	ldclvs	3, cr7, [r5], #-404
    31d0:	006b5f74 	rsbeq	r5, fp, r4, ror pc
    31d4:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    31d8:	775f5f00 	ldrbvc	r5, [pc, -r0, lsl #30]
    31dc:	00626863 	rsbeq	r6, r2, r3, ror #16
    31e0:	6474735f 	ldrbtvs	r7, [r4], #-863
    31e4:	0074756f 	rsbseq	r7, r4, pc, ror #10
    31e8:	7476635f 	ldrbtvc	r6, [r6], #-863
    31ec:	006e656c 	rsbeq	r6, lr, ip, ror #10
    31f0:	6c69665f 	stclvs	6, cr6, [r9], #-380
    31f4:	6e5f0065 	cdpvs	0, 5, cr0, cr15, cr5, {3}
    31f8:	73626f69 	cmnvc	r2, #420	; 0x1a4
    31fc:	74615f00 	strbtvc	r5, [r1], #-3840
    3200:	74697865 	strbtvc	r7, [r9], #-2149
    3204:	735f0030 	cmpvc	pc, #48	; 0x30
    3208:	616e6769 	cmnvs	lr, r9, ror #14
    320c:	75625f6c 	strbvc	r5, [r2, #-3948]!
    3210:	615f0066 	cmpvs	pc, r6, rrx
    3214:	69746373 	ldmdbvs	r4!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^
    3218:	625f656d 	subsvs	r6, pc, #457179136	; 0x1b400000
    321c:	5f006675 	svcpl	0x00006675
    3220:	75736572 	ldrbvc	r6, [r3, #-1394]!
    3224:	5f00746c 	svcpl	0x0000746c
    3228:	6863775f 	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    322c:	6e697700 	cdpvs	7, 6, cr7, cr9, cr0, {0}
    3230:	00745f74 	rsbseq	r5, r4, r4, ror pc
    3234:	636f6c5f 	cmnvs	pc, #24320	; 0x5f00
    3238:	6d5f006b 	ldclvs	0, cr0, [pc, #-428]
    323c:	00746c75 	rsbseq	r6, r4, r5, ror ip
    3240:	6972775f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^
    3244:	5f006574 	svcpl	0x00006574
    3248:	5f6d745f 	svcpl	0x006d745f
    324c:	72616579 	rsbvc	r6, r1, #507510784	; 0x1e400000
    3250:	656e5f00 	strbvs	r5, [lr, #-3840]!
    3254:	00667478 	rsbeq	r7, r6, r8, ror r4
    3258:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    325c:	6e6f6d5f 	mcrvs	13, 3, r6, cr15, cr15, {2}
    3260:	735f5f00 	cmpvc	pc, #0	; 0x0
    3264:	69646964 	stmdbvs	r4!, {r2, r5, r6, r8, fp, sp, lr}^
    3268:	0074696e 	rsbseq	r6, r4, lr, ror #18
    326c:	6d61675f 	stclvs	7, cr6, [r1, #-380]!
    3270:	735f616d 	cmpvc	pc, #1073741851	; 0x4000001b
    3274:	676e6769 	strbvs	r6, [lr, -r9, ror #14]!
    3278:	5f006d61 	svcpl	0x00006d61
    327c:	65657266 	strbvs	r7, [r5, #-614]!
    3280:	7473696c 	ldrbtvc	r6, [r3], #-2412
    3284:	4f4c5f00 	svcmi	0x004c5f00
    3288:	525f4b43 	subspl	r4, pc, #68608	; 0x10c00
    328c:	52554345 	subspl	r4, r5, #335544321	; 0x14000001
    3290:	45564953 	ldrbmi	r4, [r6, #-2387]
    3294:	5f00545f 	svcpl	0x0000545f
    3298:	0077656e 	rsbseq	r6, r7, lr, ror #10
    329c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    32a0:	6164795f 	cmnvs	r4, pc, asr r9
    32a4:	5f5f0079 	svcpl	0x005f0079
    32a8:	66756273 	undefined
    32ac:	6f695f00 	svcvs	0x00695f00
    32b0:	5f007362 	svcpl	0x00007362
    32b4:	4c49465f 	mcrrmi	6, 5, r4, r9, cr15
    32b8:	6d5f0045 	ldclvs	0, cr0, [pc, #-276]
    32bc:	61747362 	cmnvs	r4, r2, ror #6
    32c0:	745f6574 	ldrbvc	r6, [pc], #1396	; 32c8 <__Stack_Size+0x2ec8>
    32c4:	735f5f00 	cmpvc	pc, #0	; 0x0
    32c8:	454c4946 	strbmi	r4, [ip, #-2374]
    32cc:	61725f00 	cmnvs	r2, r0, lsl #30
    32d0:	6e5f646e 	cdpvs	4, 5, cr6, cr15, cr14, {3}
    32d4:	00747865 	rsbseq	r7, r4, r5, ror #16
    32d8:	6c626d5f 	stclvs	13, cr6, [r2], #-380
    32dc:	735f6e65 	cmpvc	pc, #1616	; 0x650
    32e0:	65746174 	ldrbvs	r6, [r4, #-372]!
    32e4:	6e695f00 	cdpvs	15, 6, cr5, cr9, cr0, {0}
    32e8:	695f0063 	ldmdbvs	pc, {r0, r1, r5, r6}^
    32ec:	5f00646e 	svcpl	0x0000646e
    32f0:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    32f4:	5f746e65 	svcpl	0x00746e65
    32f8:	61636f6c 	cmnvs	r3, ip, ror #30
    32fc:	5f00656c 	svcpl	0x0000656c
    3300:	656c635f 	strbvs	r6, [ip, #-863]!
    3304:	70756e61 	rsbsvc	r6, r5, r1, ror #28
    3308:	616d5f00 	cmnvs	sp, r0, lsl #30
    330c:	73647778 	cmnvc	r4, #31457280	; 0x1e00000
    3310:	65725f00 	ldrbvs	r5, [r2, #-3840]!
    3314:	00746e65 	rsbseq	r6, r4, r5, ror #28
    3318:	6565735f 	strbvs	r7, [r5, #-863]!
    331c:	5f5f0064 	svcpl	0x005f0064
    3320:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
    3324:	5f5f0074 	svcpl	0x005f0074
    3328:	756c6176 	strbvc	r6, [ip, #-374]!
    332c:	735f0065 	cmpvc	pc, #101	; 0x65
    3330:	006b6565 	rsbeq	r6, fp, r5, ror #10
    3334:	6f70665f 	svcvs	0x0070665f
    3338:	00745f73 	rsbseq	r5, r4, r3, ror pc
    333c:	7272655f 	rsbsvc	r6, r2, #398458880	; 0x17c00000
    3340:	5f006f6e 	svcpl	0x00006f6e
    3344:	5f6d745f 	svcpl	0x006d745f
    3348:	006e696d 	rsbeq	r6, lr, sp, ror #18
    334c:	7274735f 	rsbsvc	r7, r4, #2080374785	; 0x7c000001
    3350:	5f6b6f74 	svcpl	0x006b6f74
    3354:	7473616c 	ldrbtvc	r6, [r3], #-364
    3358:	6e665f00 	cdpvs	15, 6, cr5, cr6, cr0, {0}
    335c:	65707974 	ldrbvs	r7, [r0, #-2420]!
    3360:	615f0073 	cmpvs	pc, r3, ror r0
    3364:	5f006464 	svcpl	0x00006464
    3368:	6f4c555f 	svcvs	0x004c555f
    336c:	5f00676e 	svcpl	0x0000676e
    3370:	64746567 	ldrbtvs	r6, [r4], #-1383
    3374:	5f657461 	svcpl	0x00657461
    3378:	00727265 	rsbseq	r7, r2, r5, ror #4
    337c:	6f6c675f 	svcvs	0x006c675f
    3380:	5f6c6162 	svcpl	0x006c6162
    3384:	75706d69 	ldrbvc	r6, [r0, #-3433]!
    3388:	705f6572 	subsvc	r6, pc, r2, ror r5
    338c:	5f007274 	svcpl	0x00007274
    3390:	72727563 	rsbsvc	r7, r2, #415236096	; 0x18c00000
    3394:	5f746e65 	svcpl	0x00746e65
    3398:	65746163 	ldrbvs	r6, [r4, #-355]!
    339c:	79726f67 	ldmdbvc	r2!, {r0, r1, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
    33a0:	646f6300 	strbtvs	r6, [pc], #768	; 33a8 <__Stack_Size+0x2fa8>
    33a4:	755f0065 	ldrbvc	r0, [pc, #-101]	; 3347 <__Stack_Size+0x2f47>
    33a8:	6573756e 	ldrbvs	r7, [r3, #-1390]!
    33ac:	61725f64 	cmnvs	r2, r4, ror #30
    33b0:	5f00646e 	svcpl	0x0000646e
    33b4:	00736477 	rsbseq	r6, r3, r7, ror r4
    33b8:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    33bc:	6164775f 	cmnvs	r4, pc, asr r7
    33c0:	675f0079 	undefined
    33c4:	0065756c 	rsbeq	r7, r5, ip, ror #10
    33c8:	616d6e5f 	cmnvs	sp, pc, asr lr
    33cc:	636f6c6c 	cmnvs	pc, #27648	; 0x6c00
    33d0:	366c5f00 	strbtcc	r5, [ip], -r0, lsl #30
    33d4:	625f6134 	subsvs	r6, pc, #13	; 0xd
    33d8:	5f006675 	svcpl	0x00006675
    33dc:	5f676973 	svcpl	0x00676973
    33e0:	636e7566 	cmnvs	lr, #427819008	; 0x19800000
    33e4:	626e5f00 	rsbvs	r5, lr, #0	; 0x0
    33e8:	5f006675 	svcpl	0x00006675
    33ec:	73756e75 	cmnvc	r5, #1872	; 0x750
    33f0:	5f006465 	svcpl	0x00006465
    33f4:	5f6d745f 	svcpl	0x006d745f
    33f8:	73647369 	cmnvc	r4, #-1543503871	; 0xa4000001
    33fc:	6c5f0074 	mrrcvs	0, 7, r0, pc, cr4
    3400:	6c61636f 	stclvs	3, cr6, [r1], #-444
    3404:	656d6974 	strbvs	r6, [sp, #-2420]!
    3408:	6675625f 	undefined
    340c:	6c635f00 	stclvs	15, cr5, [r3]
    3410:	0065736f 	rsbeq	r7, r5, pc, ror #6
    3414:	3834725f 	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}
    3418:	626d5f00 	rsbvs	r5, sp, #0	; 0x0
    341c:	63776f74 	cmnvs	r7, #464	; 0x1d0
    3420:	6174735f 	cmnvs	r4, pc, asr r3
    3424:	5f006574 	svcpl	0x00006574
    3428:	00733570 	rsbseq	r3, r3, r0, ror r5
    342c:	6d745f5f 	ldclvs	15, cr5, [r4, #-380]!
    3430:	61646d5f 	cmnvs	r4, pc, asr sp
    3434:	6d690079 	stclvs	0, cr0, [r9, #-484]!
    3438:	65727570 	ldrbvs	r7, [r2, #-1392]!
    343c:	7461645f 	strbtvc	r6, [r1], #-1119
    3440:	2e2e0061 	cdpcs	0, 2, cr0, cr14, cr1, {3}
    3444:	2f2e2e2f 	svccs	0x002e2e2f
    3448:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    344c:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3450:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3454:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    3458:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    345c:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3460:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3464:	722f6362 	eorvc	r6, pc, #-2013265919	; 0x88000001
    3468:	746e6565 	strbtvc	r6, [lr], #-1381
    346c:	706d692f 	rsbvc	r6, sp, pc, lsr #18
    3470:	2e657275 	mcrcs	2, 3, r7, cr5, cr5, {3}
    3474:	3a630063 	bcc	18c3608 <__Stack_Size+0x18c3208>
    3478:	6e69775c 	mcrvs	7, 3, r7, cr9, cr12, {2}
    347c:	736d7261 	cmnvc	sp, #268435462	; 0x10000006
    3480:	6975625c 	ldmdbvs	r5!, {r2, r3, r4, r6, r9, sp, lr}^
    3484:	675c646c 	ldrbvs	r6, [ip, -ip, ror #8]
    3488:	622d6363 	eorvs	r6, sp, #-1946157055	; 0x8c000001
    348c:	646c6975 	strbtvs	r6, [ip], #-2421
    3490:	6d72615c 	ldfvse	f6, [r2, #-368]!
    3494:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
    3498:	656e5c69 	strbvs	r5, [lr, #-3177]!
    349c:	62696c77 	rsbvs	r6, r9, #30464	; 0x7700
    34a0:	62696c5c 	rsbvs	r6, r9, #23552	; 0x5c00
    34a4:	65725c63 	ldrbvs	r5, [r2, #-3171]!
    34a8:	00746e65 	rsbseq	r6, r4, r5, ror #28
    34ac:	69665f5f 	stmdbvs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    34b0:	615f696e 	cmpvs	pc, lr, ror #18
    34b4:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    34b8:	6174735f 	cmnvs	r4, pc, asr r3
    34bc:	73007472 	movwvc	r7, #1138	; 0x472
    34c0:	5f657a69 	svcpl	0x00657a69
    34c4:	5f5f0074 	svcpl	0x005f0074
    34c8:	696e6966 	stmdbvs	lr!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    34cc:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    34d0:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2b77 <__Stack_Size+0x2777>
    34d4:	5f00646e 	svcpl	0x0000646e
    34d8:	6572705f 	ldrbvs	r7, [r2, #-95]!
    34dc:	74696e69 	strbtvc	r6, [r9], #-3689
    34e0:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    34e4:	655f7961 	ldrbvs	r7, [pc, #-2401]	; 2b8b <__Stack_Size+0x278b>
    34e8:	2e00646e 	cdpcs	4, 0, cr6, cr0, cr14, {3}
    34ec:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    34f0:	2f2e2e2f 	svccs	0x002e2e2f
    34f4:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    34f8:	63672f2e 	cmnvs	r7, #184	; 0xb8
    34fc:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3500:	2f302e33 	svccs	0x00302e33
    3504:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3508:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    350c:	2f636269 	svccs	0x00636269
    3510:	6373696d 	cmnvs	r3, #1785856	; 0x1b4000
    3514:	696e692f 	stmdbvs	lr!, {r0, r1, r2, r3, r5, r8, fp, sp, lr}^
    3518:	00632e74 	rsbeq	r2, r3, r4, ror lr
    351c:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    3520:	615f7469 	cmpvs	pc, r9, ror #8
    3524:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    3528:	646e655f 	strbtvs	r6, [lr], #-1375
    352c:	6c5f5f00 	mrrcvs	15, 0, r5, pc, cr0
    3530:	5f636269 	svcpl	0x00636269
    3534:	74696e69 	strbtvc	r6, [r9], #-3689
    3538:	7272615f 	rsbsvc	r6, r2, #-1073741801	; 0xc0000017
    353c:	63007961 	movwvs	r7, #2401	; 0x961
    3540:	69775c3a 	ldmdbvs	r7!, {r1, r3, r4, r5, sl, fp, ip, lr}^
    3544:	6d72616e 	ldfvse	f6, [r2, #-440]!
    3548:	75625c73 	strbvc	r5, [r2, #-3187]!
    354c:	5c646c69 	stclpl	12, cr6, [r4], #-420
    3550:	2d636367 	stclcs	3, cr6, [r3, #-412]!
    3554:	6c697562 	cfstr64vs	mvdx7, [r9], #-392
    3558:	72615c64 	rsbvc	r5, r1, #25600	; 0x6400
    355c:	61652d6d 	cmnvs	r5, sp, ror #26
    3560:	6e5c6962 	cdpvs	9, 5, cr6, cr12, cr2, {3}
    3564:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3568:	696c5c62 	stmdbvs	ip!, {r1, r5, r6, sl, fp, ip, lr}^
    356c:	6d5c6362 	ldclvs	3, cr6, [ip, #-392]
    3570:	00637369 	rsbeq	r7, r3, r9, ror #6
    3574:	696c5f5f 	stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^
    3578:	665f6362 	ldrbvs	r6, [pc], -r2, ror #6
    357c:	5f696e69 	svcpl	0x00696e69
    3580:	61727261 	cmnvs	r2, r1, ror #4
    3584:	5f5f0079 	svcpl	0x005f0079
    3588:	69657270 	stmdbvs	r5!, {r4, r5, r6, r9, ip, sp, lr}^
    358c:	5f74696e 	svcpl	0x0074696e
    3590:	61727261 	cmnvs	r2, r1, ror #4
    3594:	74735f79 	ldrbtvc	r5, [r3], #-3961
    3598:	00747261 	rsbseq	r7, r4, r1, ror #4
    359c:	6e695f5f 	mcrvs	15, 3, r5, cr9, cr15, {2}
    35a0:	615f7469 	cmpvs	pc, r9, ror #8
    35a4:	79617272 	stmdbvc	r1!, {r1, r4, r5, r6, r9, ip, sp, lr}^
    35a8:	6174735f 	cmnvs	r4, pc, asr r3
    35ac:	61007472 	tstvs	r0, r2, ror r4
    35b0:	6e67696c 	cdpvs	9, 6, cr6, cr7, cr12, {3}
    35b4:	615f6465 	cmpvs	pc, r5, ror #8
    35b8:	00726464 	rsbseq	r6, r2, r4, ror #8
    35bc:	775c3a63 	ldrbvc	r3, [ip, -r3, ror #20]
    35c0:	72616e69 	rsbvc	r6, r1, #1680	; 0x690
    35c4:	625c736d 	subsvs	r7, ip, #-1275068415	; 0xb4000001
    35c8:	646c6975 	strbtvs	r6, [ip], #-2421
    35cc:	6363675c 	cmnvs	r3, #24117248	; 0x1700000
    35d0:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
    35d4:	615c646c 	cmpvs	ip, ip, ror #8
    35d8:	652d6d72 	strvs	r6, [sp, #-3442]!
    35dc:	5c696261 	sfmpl	f6, 2, [r9], #-388
    35e0:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    35e4:	6c5c6269 	lfmvs	f6, 2, [ip], {105}
    35e8:	5c636269 	sfmpl	f6, 2, [r3], #-420
    35ec:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    35f0:	2e00676e 	cdpcs	7, 0, cr6, cr0, cr14, {3}
    35f4:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    35f8:	2f2e2e2f 	svccs	0x002e2e2f
    35fc:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3600:	63672f2e 	cmnvs	r7, #184	; 0xb8
    3604:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    3608:	2f302e33 	svccs	0x00302e33
    360c:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    3610:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    3614:	2f636269 	svccs	0x00636269
    3618:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
    361c:	6d2f676e 	stcvs	7, cr6, [pc, #-440]!
    3620:	65736d65 	ldrbvs	r6, [r3, #-3429]!
    3624:	00632e74 	rsbeq	r2, r3, r4, ror lr
    3628:	736d656d 	cmnvc	sp, #457179136	; 0x1b400000
    362c:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
    3630:	65666675 	strbvs	r6, [r6, #-1653]!
    3634:	2e2e0072 	mcrcs	0, 1, r0, cr14, cr2, {3}
    3638:	2f2e2e2f 	svccs	0x002e2e2f
    363c:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    3640:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    3644:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
    3648:	332e342d 	teqcc	lr, #754974720	; 0x2d000000
    364c:	6e2f302e 	cdpvs	0, 2, cr3, cr15, cr14, {1}
    3650:	696c7765 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, ip, sp, lr}^
    3654:	696c2f62 	stmdbvs	ip!, {r1, r5, r6, r8, r9, sl, fp, sp}^
    3658:	732f6362 	teqvc	pc, #-2013265919	; 0x88000001
    365c:	696c6474 	stmdbvs	ip!, {r2, r4, r5, r6, sl, sp, lr}^
    3660:	5f5f2f62 	svcpl	0x005f2f62
    3664:	78657461 	stmdavc	r5!, {r0, r5, r6, sl, ip, sp, lr}^
    3668:	632e7469 	teqvs	lr, #1761607680	; 0x69000000
    366c:	70797400 	rsbsvc	r7, r9, r0, lsl #8
    3670:	5f5f0065 	svcpl	0x005f0065
    3674:	69676572 	stmdbvs	r7!, {r1, r4, r5, r6, r8, sl, sp, lr}^
    3678:	72657473 	rsbvc	r7, r5, #1929379840	; 0x73000000
    367c:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3680:	6f727074 	svcvs	0x00727074
    3684:	5f5f0063 	svcpl	0x005f0063
    3688:	6c6c6163 	stfvse	f6, [ip], #-396
    368c:	6978655f 	ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^
    3690:	6f727074 	svcvs	0x00727074
    3694:	2e007363 	cdpcs	3, 0, cr7, cr0, cr3, {3}
    3698:	2e2e2f2e 	cdpcs	15, 2, cr2, cr14, cr14, {1}
    369c:	2f2e2e2f 	svccs	0x002e2e2f
    36a0:	2e2f2e2e 	cdpcs	14, 2, cr2, cr15, cr14, {1}
    36a4:	63672f2e 	cmnvs	r7, #184	; 0xb8
    36a8:	2e342d63 	cdpcs	13, 3, cr2, cr4, cr3, {3}
    36ac:	2f302e33 	svccs	0x00302e33
    36b0:	6c77656e 	cfldr64vs	mvdx6, [r7], #-440
    36b4:	6c2f6269 	sfmvs	f6, 4, [pc], #-420
    36b8:	2f636269 	svccs	0x00636269
    36bc:	6c647473 	cfstrdvs	mvd7, [r4], #-460
    36c0:	5f2f6269 	svcpl	0x002f6269
    36c4:	6c61635f 	stclvs	3, cr6, [r1], #-380
    36c8:	74615f6c 	strbtvc	r5, [r1], #-3948
    36cc:	74697865 	strbtvc	r7, [r9], #-2149
    36d0:	6c00632e 	stcvs	3, cr6, [r0], {46}
    36d4:	70747361 	rsbsvc	r7, r4, r1, ror #6
    36d8:	73657200 	cmnvc	r5, #0	; 0x0
    36dc:	74726174 	ldrbtvc	r6, [r2], #-372
	...

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	00000014 	andeq	r0, r0, r4, lsl r0
       4:	00000016 	andeq	r0, r0, r6, lsl r0
       8:	165d0001 	ldrbne	r0, [sp], -r1
       c:	3c000000 	stccc	0, cr0, [r0], {0}
      10:	02000000 	andeq	r0, r0, #0	; 0x0
      14:	00087d00 	andeq	r7, r8, r0, lsl #26
      18:	00000000 	andeq	r0, r0, r0
      1c:	3c000000 	stccc	0, cr0, [r0], {0}
      20:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
      24:	01000000 	tsteq	r0, r0
      28:	003e5d00 	eorseq	r5, lr, r0, lsl #26
      2c:	00400000 	subeq	r0, r0, r0
      30:	00020000 	andeq	r0, r2, r0
      34:	00400c7d 	subeq	r0, r0, sp, ror ip
      38:	013c0000 	teqeq	ip, r0
      3c:	00020000 	andeq	r0, r2, r0
      40:	0000107d 	andeq	r1, r0, sp, ror r0
      44:	00000000 	andeq	r0, r0, r0
      48:	008a0000 	addeq	r0, sl, r0
      4c:	00900000 	addseq	r0, r0, r0
      50:	00010000 	andeq	r0, r1, r0
      54:	00009054 	andeq	r9, r0, r4, asr r0
      58:	00009400 	andeq	r9, r0, r0, lsl #8
      5c:	50000100 	andpl	r0, r0, r0, lsl #2
      60:	00000096 	muleq	r0, r6, r0
      64:	0000013c 	andeq	r0, r0, ip, lsr r1
      68:	00540001 	subseq	r0, r4, r1
      6c:	00000000 	andeq	r0, r0, r0
      70:	04000000 	streq	r0, [r0]
      74:	06000001 	.word	0x06000001
      78:	01000001 	.word	0x01000001
      7c:	01065d00 	.word	0x01065d00
      80:	01080000 	.word	0x01080000
      84:	00020000 	.word	0x00020000
      88:	0108047d 	.word	0x0108047d
      8c:	01100000 	.word	0x01100000
      90:	00020000 	.word	0x00020000
      94:	0000087d 	.word	0x0000087d
      98:	00000000 	.word	0x00000000
      9c:	01100000 	.word	0x01100000
      a0:	01120000 	.word	0x01120000
      a4:	00010000 	.word	0x00010000
      a8:	0001125d 	.word	0x0001125d
      ac:	00011400 	.word	0x00011400
      b0:	7d000200 	.word	0x7d000200
      b4:	00011404 	.word	0x00011404
      b8:	00011c00 	.word	0x00011c00
      bc:	7d000200 	.word	0x7d000200
      c0:	00000008 	.word	0x00000008
      c4:	00000000 	.word	0x00000000
      c8:	00011c00 	.word	0x00011c00
      cc:	00011e00 	.word	0x00011e00
      d0:	5d000100 	.word	0x5d000100
      d4:	0000011e 	.word	0x0000011e
      d8:	00000120 	.word	0x00000120
      dc:	047d0002 	.word	0x047d0002
      e0:	00000120 	.word	0x00000120
      e4:	00000128 	.word	0x00000128
      e8:	087d0002 	.word	0x087d0002
	...
      f4:	00000128 	.word	0x00000128
      f8:	0000012a 	.word	0x0000012a
      fc:	2a5d0001 	.word	0x2a5d0001
     100:	2c000001 	.word	0x2c000001
     104:	02000001 	.word	0x02000001
     108:	2c047d00 	.word	0x2c047d00
     10c:	34000001 	.word	0x34000001
     110:	02000001 	.word	0x02000001
     114:	00087d00 	.word	0x00087d00
     118:	00000000 	.word	0x00000000
     11c:	30000000 	.word	0x30000000
     120:	32000000 	.word	0x32000000
     124:	01000000 	.word	0x01000000
     128:	00325d00 	.word	0x00325d00
     12c:	00360000 	.word	0x00360000
     130:	00020000 	.word	0x00020000
     134:	0036047d 	.word	0x0036047d
     138:	00440000 	.word	0x00440000
     13c:	00020000 	.word	0x00020000
     140:	0000087d 	.word	0x0000087d
     144:	00000000 	.word	0x00000000
     148:	00440000 	.word	0x00440000
     14c:	00460000 	.word	0x00460000
     150:	00010000 	.word	0x00010000
     154:	0000465d 	.word	0x0000465d
     158:	00004800 	.word	0x00004800
     15c:	7d000200 	.word	0x7d000200
     160:	00004814 	.word	0x00004814
     164:	00013800 	.word	0x00013800
     168:	7d000200 	.word	0x7d000200
     16c:	00000020 	.word	0x00000020
     170:	00000000 	.word	0x00000000
     174:	00013800 	.word	0x00013800
     178:	00013a00 	.word	0x00013a00
     17c:	5d000100 	.word	0x5d000100
     180:	0000013a 	.word	0x0000013a
     184:	00000140 	.word	0x00000140
     188:	107d0002 	.word	0x107d0002
     18c:	00000140 	.word	0x00000140
     190:	0000018a 	.word	0x0000018a
     194:	187d0002 	.word	0x187d0002
	...
     1a0:	0000018c 	.word	0x0000018c
     1a4:	0000018e 	.word	0x0000018e
     1a8:	8e5d0001 	.word	0x8e5d0001
     1ac:	90000001 	.word	0x90000001
     1b0:	02000001 	.word	0x02000001
     1b4:	90047d00 	.word	0x90047d00
     1b8:	10000001 	.word	0x10000001
     1bc:	02000002 	.word	0x02000002
     1c0:	00087d00 	.word	0x00087d00
	...
     1cc:	02000000 	.word	0x02000000
     1d0:	01000000 	.word	0x01000000
     1d4:	00025d00 	.word	0x00025d00
     1d8:	00380000 	.word	0x00380000
     1dc:	00020000 	.word	0x00020000
     1e0:	0000087d 	.word	0x0000087d
     1e4:	00000000 	.word	0x00000000
     1e8:	00380000 	.word	0x00380000
     1ec:	003a0000 	.word	0x003a0000
     1f0:	00010000 	.word	0x00010000
     1f4:	00003a5d 	.word	0x00003a5d
     1f8:	00006400 	.word	0x00006400
     1fc:	7d000200 	.word	0x7d000200
     200:	00000008 	.word	0x00000008
     204:	00000000 	.word	0x00000000
     208:	00003800 	.word	0x00003800
     20c:	00003e00 	.word	0x00003e00
     210:	50000100 	.word	0x50000100
     214:	0000003e 	.word	0x0000003e
     218:	00000064 	.word	0x00000064
     21c:	00540001 	.word	0x00540001
     220:	00000000 	.word	0x00000000
     224:	64000000 	.word	0x64000000
     228:	66000000 	.word	0x66000000
     22c:	01000000 	.word	0x01000000
     230:	00665d00 	.word	0x00665d00
     234:	00700000 	.word	0x00700000
     238:	00020000 	.word	0x00020000
     23c:	0070047d 	.word	0x0070047d
     240:	007a0000 	.word	0x007a0000
     244:	00020000 	.word	0x00020000
     248:	0000087d 	.word	0x0000087d
     24c:	00000000 	.word	0x00000000
     250:	00640000 	.word	0x00640000
     254:	006e0000 	.word	0x006e0000
     258:	00010000 	.word	0x00010000
     25c:	00000050 	.word	0x00000050
     260:	00000000 	.word	0x00000000
     264:	00007c00 	.word	0x00007c00
     268:	00007e00 	.word	0x00007e00
     26c:	5d000100 	.word	0x5d000100
     270:	0000007e 	.word	0x0000007e
     274:	00000082 	.word	0x00000082
     278:	047d0002 	.word	0x047d0002
     27c:	00000082 	.word	0x00000082
     280:	0000009c 	.word	0x0000009c
     284:	087d0002 	.word	0x087d0002
	...
     290:	0000007c 	.word	0x0000007c
     294:	00000080 	.word	0x00000080
     298:	80500001 	.word	0x80500001
     29c:	88000000 	.word	0x88000000
     2a0:	01000000 	.word	0x01000000
     2a4:	00005100 	.word	0x00005100
     2a8:	00000000 	.word	0x00000000
     2ac:	009c0000 	.word	0x009c0000
     2b0:	009e0000 	.word	0x009e0000
     2b4:	00010000 	.word	0x00010000
     2b8:	00009e5d 	.word	0x00009e5d
     2bc:	0000b400 	.word	0x0000b400
     2c0:	7d000200 	.word	0x7d000200
     2c4:	00000010 	.word	0x00000010
     2c8:	00000000 	.word	0x00000000
     2cc:	00009c00 	.word	0x00009c00
     2d0:	0000a600 	.word	0x0000a600
     2d4:	50000100 	.word	0x50000100
     2d8:	000000a6 	.word	0x000000a6
     2dc:	000000b4 	.word	0x000000b4
     2e0:	00560001 	.word	0x00560001
     2e4:	00000000 	.word	0x00000000
     2e8:	9c000000 	.word	0x9c000000
     2ec:	a6000000 	.word	0xa6000000
     2f0:	01000000 	.word	0x01000000
     2f4:	00a65100 	.word	0x00a65100
     2f8:	00b40000 	.word	0x00b40000
     2fc:	00010000 	.word	0x00010000
     300:	00000055 	.word	0x00000055
     304:	00000000 	.word	0x00000000
     308:	0000b400 	.word	0x0000b400
     30c:	0000b600 	.word	0x0000b600
     310:	5d000100 	.word	0x5d000100
     314:	000000b6 	.word	0x000000b6
     318:	000000ba 	.word	0x000000ba
     31c:	0c7d0002 	.word	0x0c7d0002
     320:	000000ba 	.word	0x000000ba
     324:	000000ce 	.word	0x000000ce
     328:	107d0002 	.word	0x107d0002
	...
     334:	000000b4 	.word	0x000000b4
     338:	000000be 	.word	0x000000be
     33c:	be500001 	.word	0xbe500001
     340:	ce000000 	.word	0xce000000
     344:	01000000 	.word	0x01000000
     348:	00005500 	.word	0x00005500
     34c:	00000000 	.word	0x00000000
     350:	00d00000 	.word	0x00d00000
     354:	00d20000 	.word	0x00d20000
     358:	00010000 	.word	0x00010000
     35c:	0000d25d 	.word	0x0000d25d
     360:	0000d400 	.word	0x0000d400
     364:	7d000200 	.word	0x7d000200
     368:	0000d410 	.word	0x0000d410
     36c:	00015c00 	.word	0x00015c00
     370:	7d000200 	.word	0x7d000200
     374:	00000020 	.word	0x00000020
     378:	00000000 	.word	0x00000000
     37c:	0000d000 	.word	0x0000d000
     380:	0000d800 	.word	0x0000d800
     384:	50000100 	.word	0x50000100
     388:	000000d8 	.word	0x000000d8
     38c:	0000015c 	.word	0x0000015c
     390:	00550001 	.word	0x00550001
     394:	00000000 	.word	0x00000000
     398:	d0000000 	.word	0xd0000000
     39c:	de000000 	.word	0xde000000
     3a0:	01000000 	.word	0x01000000
     3a4:	00de5100 	.word	0x00de5100
     3a8:	015c0000 	.word	0x015c0000
     3ac:	00010000 	.word	0x00010000
     3b0:	00000054 	.word	0x00000054
	...
     3bc:	00000200 	.word	0x00000200
     3c0:	5d000100 	.word	0x5d000100
     3c4:	00000002 	.word	0x00000002
     3c8:	00000004 	.word	0x00000004
     3cc:	0c7d0002 	.word	0x0c7d0002
     3d0:	00000004 	.word	0x00000004
     3d4:	00000060 	.word	0x00000060
     3d8:	207d0002 	.word	0x207d0002
	...
     3e8:	00000008 	.word	0x00000008
     3ec:	08500001 	.word	0x08500001
     3f0:	10000000 	.word	0x10000000
     3f4:	01000000 	.word	0x01000000
     3f8:	00005400 	.word	0x00005400
     3fc:	00000000 	.word	0x00000000
     400:	00600000 	.word	0x00600000
     404:	00620000 	.word	0x00620000
     408:	00010000 	.word	0x00010000
     40c:	0000625d 	.word	0x0000625d
     410:	00006400 	.word	0x00006400
     414:	7d000200 	.word	0x7d000200
     418:	00006404 	.word	0x00006404
     41c:	00006c00 	.word	0x00006c00
     420:	7d000200 	.word	0x7d000200
     424:	00000008 	.word	0x00000008
     428:	00000000 	.word	0x00000000
     42c:	00006000 	.word	0x00006000
     430:	00006800 	.word	0x00006800
     434:	50000100 	.word	0x50000100
	...
     440:	0000006c 	.word	0x0000006c
     444:	0000006e 	.word	0x0000006e
     448:	6e5d0001 	.word	0x6e5d0001
     44c:	72000000 	.word	0x72000000
     450:	02000000 	.word	0x02000000
     454:	720c7d00 	.word	0x720c7d00
     458:	a4000000 	.word	0xa4000000
     45c:	02000000 	.word	0x02000000
     460:	00107d00 	.word	0x00107d00
     464:	00000000 	.word	0x00000000
     468:	a4000000 	.word	0xa4000000
     46c:	a6000000 	.word	0xa6000000
     470:	01000000 	.word	0x01000000
     474:	00a65d00 	.word	0x00a65d00
     478:	00e80000 	.word	0x00e80000
     47c:	00020000 	.word	0x00020000
     480:	0000087d 	.word	0x0000087d
     484:	00000000 	.word	0x00000000
     488:	00a40000 	.word	0x00a40000
     48c:	00ac0000 	.word	0x00ac0000
     490:	00010000 	.word	0x00010000
     494:	0000ac50 	.word	0x0000ac50
     498:	0000e800 	.word	0x0000e800
     49c:	54000100 	.word	0x54000100
	...
     4a8:	000000e8 	.word	0x000000e8
     4ac:	000000ee 	.word	0x000000ee
     4b0:	ee5d0001 	.word	0xee5d0001
     4b4:	0a000000 	.word	0x0a000000
     4b8:	02000001 	.word	0x02000001
     4bc:	0a0c7d00 	.word	0x0a0c7d00
     4c0:	60000001 	.word	0x60000001
     4c4:	02000001 	.word	0x02000001
     4c8:	00107d00 	.word	0x00107d00
     4cc:	00000000 	.word	0x00000000
     4d0:	e8000000 	.word	0xe8000000
     4d4:	14000000 	.word	0x14000000
     4d8:	01000001 	.word	0x01000001
     4dc:	00005000 	.word	0x00005000
     4e0:	00000000 	.word	0x00000000
     4e4:	00e80000 	.word	0x00e80000
     4e8:	01120000 	.word	0x01120000
     4ec:	00010000 	.word	0x00010000
     4f0:	00000051 	.word	0x00000051
     4f4:	00000000 	.word	0x00000000
     4f8:	00011200 	.word	0x00011200
     4fc:	00014a00 	.word	0x00014a00
     500:	51000100 	.word	0x51000100
	...
     50c:	00000114 	.word	0x00000114
     510:	00000144 	.word	0x00000144
     514:	00500001 	.word	0x00500001
     518:	00000000 	.word	0x00000000
     51c:	60000000 	.word	0x60000000
     520:	62000001 	.word	0x62000001
     524:	01000001 	.word	0x01000001
     528:	01625d00 	.word	0x01625d00
     52c:	018a0000 	.word	0x018a0000
     530:	00020000 	.word	0x00020000
     534:	018a0c7d 	.word	0x018a0c7d
     538:	01ec0000 	.word	0x01ec0000
     53c:	00020000 	.word	0x00020000
     540:	0000107d 	.word	0x0000107d
     544:	00000000 	.word	0x00000000
     548:	01600000 	.word	0x01600000
     54c:	019c0000 	.word	0x019c0000
     550:	00010000 	.word	0x00010000
     554:	0001aa50 	.word	0x0001aa50
     558:	0001ae00 	.word	0x0001ae00
     55c:	50000100 	.word	0x50000100
	...
     568:	00000160 	.word	0x00000160
     56c:	00000198 	.word	0x00000198
     570:	00510001 	.word	0x00510001
     574:	00000000 	.word	0x00000000
     578:	60000000 	.word	0x60000000
     57c:	80000001 	.word	0x80000001
     580:	01000001 	.word	0x01000001
     584:	00005200 	.word	0x00005200
     588:	00000000 	.word	0x00000000
     58c:	019a0000 	.word	0x019a0000
     590:	01ba0000 	.word	0x01ba0000
     594:	00010000 	.word	0x00010000
     598:	0001d052 	.word	0x0001d052
     59c:	0001d800 	.word	0x0001d800
     5a0:	53000100 	.word	0x53000100
     5a4:	000001da 	.word	0x000001da
     5a8:	000001ec 	.word	0x000001ec
     5ac:	00530001 	.word	0x00530001
     5b0:	00000000 	.word	0x00000000
     5b4:	98000000 	.word	0x98000000
     5b8:	ca000001 	.word	0xca000001
     5bc:	01000001 	.word	0x01000001
     5c0:	00005100 	.word	0x00005100
     5c4:	00000000 	.word	0x00000000
     5c8:	0000      	.short	0x0000
     5ca:	0004      	.short	0x0004
     5cc:	00060000 	.word	0x00060000
     5d0:	00010000 	.word	0x00010000
     5d4:	0000065d 	.word	0x0000065d
     5d8:	00003400 	.word	0x00003400
     5dc:	7d000200 	.word	0x7d000200
     5e0:	00000008 	.word	0x00000008
     5e4:	00000000 	.word	0x00000000
     5e8:	00000400 	.word	0x00000400
     5ec:	00001a00 	.word	0x00001a00
     5f0:	50000100 	.word	0x50000100
	...
     5fc:	00000034 	.word	0x00000034
     600:	00000036 	.word	0x00000036
     604:	365d0001 	.word	0x365d0001
     608:	54000000 	.word	0x54000000
     60c:	02000000 	.word	0x02000000
     610:	540c7d00 	.word	0x540c7d00
     614:	6c000000 	.word	0x6c000000
     618:	02000000 	.word	0x02000000
     61c:	00107d00 	.word	0x00107d00
     620:	00000000 	.word	0x00000000
     624:	34000000 	.word	0x34000000
     628:	42000000 	.word	0x42000000
     62c:	01000000 	.word	0x01000000
     630:	00425000 	.word	0x00425000
     634:	006c0000 	.word	0x006c0000
     638:	00010000 	.word	0x00010000
     63c:	00000055 	.word	0x00000055
     640:	00000000 	.word	0x00000000
     644:	00006c00 	.word	0x00006c00
     648:	00006e00 	.word	0x00006e00
     64c:	5d000100 	.word	0x5d000100
     650:	0000006e 	.word	0x0000006e
     654:	000000a0 	.word	0x000000a0
     658:	087d0002 	.word	0x087d0002
	...
     664:	0000006c 	.word	0x0000006c
     668:	0000007a 	.word	0x0000007a
     66c:	7a500001 	.word	0x7a500001
     670:	84000000 	.word	0x84000000
     674:	01000000 	.word	0x01000000
     678:	00845400 	.word	0x00845400
     67c:	008e0000 	.word	0x008e0000
     680:	00010000 	.word	0x00010000
     684:	00000052 	.word	0x00000052
     688:	00000000 	.word	0x00000000
     68c:	0000a000 	.word	0x0000a000
     690:	0000a200 	.word	0x0000a200
     694:	5d000100 	.word	0x5d000100
     698:	000000a2 	.word	0x000000a2
     69c:	000000d0 	.word	0x000000d0
     6a0:	087d0002 	.word	0x087d0002
	...
     6ac:	000000a0 	.word	0x000000a0
     6b0:	000000ae 	.word	0x000000ae
     6b4:	ae500001 	.word	0xae500001
     6b8:	d0000000 	.word	0xd0000000
     6bc:	01000000 	.word	0x01000000
     6c0:	00005400 	.word	0x00005400
     6c4:	00000000 	.word	0x00000000
     6c8:	00b60000 	.word	0x00b60000
     6cc:	00c00000 	.word	0x00c00000
     6d0:	00010000 	.word	0x00010000
     6d4:	00000052 	.word	0x00000052
     6d8:	00000000 	.word	0x00000000
     6dc:	0000d000 	.word	0x0000d000
     6e0:	0000d200 	.word	0x0000d200
     6e4:	5d000100 	.word	0x5d000100
     6e8:	000000d2 	.word	0x000000d2
     6ec:	000000da 	.word	0x000000da
     6f0:	047d0002 	.word	0x047d0002
     6f4:	000000da 	.word	0x000000da
     6f8:	000000ec 	.word	0x000000ec
     6fc:	087d0002 	.word	0x087d0002
	...
     708:	000000d0 	.word	0x000000d0
     70c:	000000e2 	.word	0x000000e2
     710:	00500001 	.word	0x00500001
	...
     71c:	02000000 	.word	0x02000000
     720:	01000000 	.word	0x01000000
     724:	00025d00 	.word	0x00025d00
     728:	00040000 	.word	0x00040000
     72c:	00020000 	.word	0x00020000
     730:	0004087d 	.word	0x0004087d
     734:	00800000 	.word	0x00800000
     738:	00020000 	.word	0x00020000
     73c:	0000207d 	.word	0x0000207d
     740:	00000000 	.word	0x00000000
     744:	00800000 	.word	0x00800000
     748:	00820000 	.word	0x00820000
     74c:	00010000 	.word	0x00010000
     750:	0000825d 	.word	0x0000825d
     754:	0002c800 	.word	0x0002c800
     758:	7d000200 	.word	0x7d000200
     75c:	00000008 	.word	0x00000008
     760:	00000000 	.word	0x00000000
     764:	00008000 	.word	0x00008000
     768:	00009c00 	.word	0x00009c00
     76c:	50000100 	.word	0x50000100
     770:	000000f6 	.word	0x000000f6
     774:	000000f8 	.word	0x000000f8
     778:	50500001 	.word	0x50500001
     77c:	52000001 	.word	0x52000001
     780:	01000001 	.word	0x01000001
     784:	01a65000 	.word	0x01a65000
     788:	01a80000 	.word	0x01a80000
     78c:	00010000 	.word	0x00010000
     790:	00020450 	.word	0x00020450
     794:	00020600 	.word	0x00020600
     798:	50000100 	.word	0x50000100
     79c:	00000262 	.word	0x00000262
     7a0:	00000264 	.word	0x00000264
     7a4:	ae500001 	.word	0xae500001
     7a8:	b0000002 	.word	0xb0000002
     7ac:	01000002 	.word	0x01000002
     7b0:	00005000 	.word	0x00005000
     7b4:	00000000 	.word	0x00000000
     7b8:	00980000 	.word	0x00980000
     7bc:	009a0000 	.word	0x009a0000
     7c0:	00010000 	.word	0x00010000
     7c4:	0000ea54 	.word	0x0000ea54
     7c8:	0000f600 	.word	0x0000f600
     7cc:	54000100 	.word	0x54000100
     7d0:	00000140 	.word	0x00000140
     7d4:	00000150 	.word	0x00000150
     7d8:	9a540001 	.word	0x9a540001
     7dc:	a6000001 	.word	0xa6000001
     7e0:	01000001 	.word	0x01000001
     7e4:	01f65400 	.word	0x01f65400
     7e8:	02040000 	.word	0x02040000
     7ec:	00010000 	.word	0x00010000
     7f0:	00025454 	.word	0x00025454
     7f4:	00026200 	.word	0x00026200
     7f8:	54000100 	.word	0x54000100
     7fc:	000002ae 	.word	0x000002ae
     800:	000002c8 	.word	0x000002c8
     804:	00540001 	.word	0x00540001
     808:	00000000 	.word	0x00000000
     80c:	02000000 	.word	0x02000000
     810:	08000000 	.word	0x08000000
     814:	01000000 	.word	0x01000000
     818:	00145300 	.word	0x00145300
     81c:	00180000 	.word	0x00180000
     820:	00010000 	.word	0x00010000
     824:	00001e53 	.word	0x00001e53
     828:	00002e00 	.word	0x00002e00
     82c:	5c000100 	.word	0x5c000100
     830:	0000002e 	.word	0x0000002e
     834:	00000048 	.word	0x00000048
     838:	00520001 	.word	0x00520001
     83c:	00000000 	.word	0x00000000
     840:	84000000 	.word	0x84000000
     844:	86000000 	.word	0x86000000
     848:	01000000 	.word	0x01000000
     84c:	00005100 	.word	0x00005100
     850:	00000000 	.word	0x00000000
     854:	00a80000 	.word	0x00a80000
     858:	00aa0000 	.word	0x00aa0000
     85c:	00010000 	.word	0x00010000
     860:	00000050 	.word	0x00000050
     864:	00000000 	.word	0x00000000
     868:	0000c000 	.word	0x0000c000
     86c:	0000c200 	.word	0x0000c200
     870:	50000100 	.word	0x50000100
	...
     87c:	000000e0 	.word	0x000000e0
     880:	000000e2 	.word	0x000000e2
     884:	00500001 	.word	0x00500001
     888:	00000000 	.word	0x00000000
     88c:	ec000000 	.word	0xec000000
     890:	f0000000 	.word	0xf0000000
     894:	01000000 	.word	0x01000000
     898:	00005100 	.word	0x00005100
     89c:	00000000 	.word	0x00000000
     8a0:	01100000 	.word	0x01100000
     8a4:	01140000 	.word	0x01140000
     8a8:	00010000 	.word	0x00010000
     8ac:	0001145d 	.word	0x0001145d
     8b0:	0001a600 	.word	0x0001a600
     8b4:	7d000200 	.word	0x7d000200
     8b8:	0000000c 	.word	0x0000000c
     8bc:	00000000 	.word	0x00000000
     8c0:	00011000 	.word	0x00011000
     8c4:	00012e00 	.word	0x00012e00
     8c8:	51000100 	.word	0x51000100
     8cc:	0000012e 	.word	0x0000012e
     8d0:	00000138 	.word	0x00000138
     8d4:	38540001 	.word	0x38540001
     8d8:	44000001 	.word	0x44000001
     8dc:	01000001 	.word	0x01000001
     8e0:	01445100 	.word	0x01445100
     8e4:	01a60000 	.word	0x01a60000
     8e8:	00010000 	.word	0x00010000
     8ec:	00000054 	.word	0x00000054
     8f0:	00000000 	.word	0x00000000
     8f4:	00011000 	.word	0x00011000
     8f8:	00011e00 	.word	0x00011e00
     8fc:	52000100 	.word	0x52000100
     900:	0000011e 	.word	0x0000011e
     904:	000001a6 	.word	0x000001a6
     908:	005c0001 	.word	0x005c0001
     90c:	00000000 	.word	0x00000000
     910:	10000000 	.word	0x10000000
     914:	20000001 	.word	0x20000001
     918:	01000001 	.word	0x01000001
     91c:	01205300 	.word	0x01205300
     920:	01a60000 	.word	0x01a60000
     924:	00010000 	.word	0x00010000
     928:	00000055 	.word	0x00000055
     92c:	00000000 	.word	0x00000000
     930:	00012e00 	.word	0x00012e00
     934:	00013800 	.word	0x00013800
     938:	51000100 	.word	0x51000100
     93c:	00000144 	.word	0x00000144
     940:	000001a6 	.word	0x000001a6
     944:	00510001 	.word	0x00510001
     948:	00000000 	.word	0x00000000
     94c:	bc000000 	.word	0xbc000000
     950:	be000001 	.word	0xbe000001
     954:	01000001 	.word	0x01000001
     958:	00005000 	.word	0x00005000
     95c:	00000000 	.word	0x00000000
     960:	01f80000 	.word	0x01f80000
     964:	02000000 	.word	0x02000000
     968:	00010000 	.word	0x00010000
     96c:	00000051 	.word	0x00000051
     970:	00000000 	.word	0x00000000
     974:	0001fa00 	.word	0x0001fa00
     978:	00020000 	.word	0x00020000
     97c:	53000100 	.word	0x53000100
     980:	00000200 	.word	0x00000200
     984:	00000204 	.word	0x00000204
     988:	00510001 	.word	0x00510001
     98c:	00000000 	.word	0x00000000
     990:	2c000000 	.word	0x2c000000
     994:	2e000002 	.word	0x2e000002
     998:	01000002 	.word	0x01000002
     99c:	00005000 	.word	0x00005000
     9a0:	00000000 	.word	0x00000000
     9a4:	02380000 	.word	0x02380000
     9a8:	023c0000 	.word	0x023c0000
     9ac:	00010000 	.word	0x00010000
     9b0:	00023c5d 	.word	0x00023c5d
     9b4:	00029a00 	.word	0x00029a00
     9b8:	7d000200 	.word	0x7d000200
     9bc:	0000000c 	.word	0x0000000c
     9c0:	00000000 	.word	0x00000000
     9c4:	00023800 	.word	0x00023800
     9c8:	00025600 	.word	0x00025600
     9cc:	51000100 	.word	0x51000100
     9d0:	00000256 	.word	0x00000256
     9d4:	00000260 	.word	0x00000260
     9d8:	605c0001 	.word	0x605c0001
     9dc:	6c000002 	.word	0x6c000002
     9e0:	01000002 	.word	0x01000002
     9e4:	026c5100 	.word	0x026c5100
     9e8:	029a0000 	.word	0x029a0000
     9ec:	00010000 	.word	0x00010000
     9f0:	0000005c 	.word	0x0000005c
     9f4:	00000000 	.word	0x00000000
     9f8:	00023800 	.word	0x00023800
     9fc:	00024600 	.word	0x00024600
     a00:	52000100 	.word	0x52000100
     a04:	00000246 	.word	0x00000246
     a08:	0000029a 	.word	0x0000029a
     a0c:	00550001 	.word	0x00550001
     a10:	00000000 	.word	0x00000000
     a14:	38000000 	.word	0x38000000
     a18:	48000002 	.word	0x48000002
     a1c:	01000002 	.word	0x01000002
     a20:	02485300 	.word	0x02485300
     a24:	029a0000 	.word	0x029a0000
     a28:	00010000 	.word	0x00010000
     a2c:	00000054 	.word	0x00000054
     a30:	00000000 	.word	0x00000000
     a34:	00025600 	.word	0x00025600
     a38:	00026000 	.word	0x00026000
     a3c:	51000100 	.word	0x51000100
     a40:	0000026c 	.word	0x0000026c
     a44:	00000276 	.word	0x00000276
     a48:	76510001 	.word	0x76510001
     a4c:	9a000002 	.word	0x9a000002
     a50:	01000002 	.word	0x01000002
     a54:	00005300 	.word	0x00005300
     a58:	00000000 	.word	0x00000000
     a5c:	029c0000 	.word	0x029c0000
     a60:	02a00000 	.word	0x02a00000
     a64:	00010000 	.word	0x00010000
     a68:	00000051 	.word	0x00000051
     a6c:	00000000 	.word	0x00000000
     a70:	0002ac00 	.word	0x0002ac00
     a74:	0002ae00 	.word	0x0002ae00
     a78:	5d000100 	.word	0x5d000100
     a7c:	000002ae 	.word	0x000002ae
     a80:	000002b4 	.word	0x000002b4
     a84:	087d0002 	.word	0x087d0002
	...
     a90:	000002ac 	.word	0x000002ac
     a94:	000002b0 	.word	0x000002b0
     a98:	00500001 	.word	0x00500001
     a9c:	00000000 	.word	0x00000000
     aa0:	b4000000 	.word	0xb4000000
     aa4:	b6000002 	.word	0xb6000002
     aa8:	01000002 	.word	0x01000002
     aac:	02b65d00 	.word	0x02b65d00
     ab0:	02c20000 	.word	0x02c20000
     ab4:	00020000 	.word	0x00020000
     ab8:	0000087d 	.word	0x0000087d
     abc:	00000000 	.word	0x00000000
     ac0:	02b40000 	.word	0x02b40000
     ac4:	02b80000 	.word	0x02b80000
     ac8:	00010000 	.word	0x00010000
     acc:	00000050 	.word	0x00000050
     ad0:	00000000 	.word	0x00000000
     ad4:	0002c400 	.word	0x0002c400
     ad8:	0002d000 	.word	0x0002d000
     adc:	51000100 	.word	0x51000100
	...
     ae8:	000002c6 	.word	0x000002c6
     aec:	000002d0 	.word	0x000002d0
     af0:	d0530001 	.word	0xd0530001
     af4:	d4000002 	.word	0xd4000002
     af8:	01000002 	.word	0x01000002
     afc:	00005100 	.word	0x00005100
     b00:	00000000 	.word	0x00000000
     b04:	02dc0000 	.word	0x02dc0000
     b08:	02e40000 	.word	0x02e40000
     b0c:	00010000 	.word	0x00010000
     b10:	00000051 	.word	0x00000051
     b14:	00000000 	.word	0x00000000
     b18:	0002de00 	.word	0x0002de00
     b1c:	0002e400 	.word	0x0002e400
     b20:	53000100 	.word	0x53000100
     b24:	000002e4 	.word	0x000002e4
     b28:	000002e8 	.word	0x000002e8
     b2c:	00510001 	.word	0x00510001
     b30:	00000000 	.word	0x00000000
     b34:	04000000 	.word	0x04000000
     b38:	0e000003 	.word	0x0e000003
     b3c:	01000003 	.word	0x01000003
     b40:	00005000 	.word	0x00005000
     b44:	00000000 	.word	0x00000000
     b48:	03100000 	.word	0x03100000
     b4c:	03140000 	.word	0x03140000
     b50:	00010000 	.word	0x00010000
     b54:	00000051 	.word	0x00000051
     b58:	00000000 	.word	0x00000000
     b5c:	00031800 	.word	0x00031800
     b60:	00032400 	.word	0x00032400
     b64:	50000100 	.word	0x50000100
     b68:	00000326 	.word	0x00000326
     b6c:	00000330 	.word	0x00000330
     b70:	00500001 	.word	0x00500001
     b74:	00000000 	.word	0x00000000
     b78:	18000000 	.word	0x18000000
     b7c:	28000003 	.word	0x28000003
     b80:	01000003 	.word	0x01000003
     b84:	03285100 	.word	0x03285100
     b88:	03320000 	.word	0x03320000
     b8c:	00010000 	.word	0x00010000
     b90:	00000053 	.word	0x00000053
     b94:	00000000 	.word	0x00000000
     b98:	00032400 	.word	0x00032400
     b9c:	00032600 	.word	0x00032600
     ba0:	50000100 	.word	0x50000100
     ba4:	00000330 	.word	0x00000330
     ba8:	00000330 	.word	0x00000330
     bac:	00500001 	.word	0x00500001
     bb0:	00000000 	.word	0x00000000
     bb4:	34000000 	.word	0x34000000
     bb8:	38000003 	.word	0x38000003
     bbc:	01000003 	.word	0x01000003
     bc0:	00005100 	.word	0x00005100
     bc4:	00000000 	.word	0x00000000
     bc8:	033c0000 	.word	0x033c0000
     bcc:	033e0000 	.word	0x033e0000
     bd0:	00010000 	.word	0x00010000
     bd4:	00033e5d 	.word	0x00033e5d
     bd8:	00034200 	.word	0x00034200
     bdc:	7d000200 	.word	0x7d000200
     be0:	00034204 	.word	0x00034204
     be4:	00039400 	.word	0x00039400
     be8:	7d000200 	.word	0x7d000200
     bec:	00000010 	.word	0x00000010
     bf0:	00000000 	.word	0x00000000
     bf4:	00033c00 	.word	0x00033c00
     bf8:	00034400 	.word	0x00034400
     bfc:	50000100 	.word	0x50000100
     c00:	00000346 	.word	0x00000346
     c04:	00000394 	.word	0x00000394
     c08:	047d0002 	.word	0x047d0002
	...
     c18:	0000000e 	.word	0x0000000e
     c1c:	00500001 	.word	0x00500001
     c20:	00000000 	.word	0x00000000
     c24:	18000000 	.word	0x18000000
     c28:	26000000 	.word	0x26000000
     c2c:	01000000 	.word	0x01000000
     c30:	00005000 	.word	0x00005000
     c34:	00000000 	.word	0x00000000
     c38:	00300000 	.word	0x00300000
     c3c:	003e0000 	.word	0x003e0000
     c40:	00010000 	.word	0x00010000
     c44:	00000050 	.word	0x00000050
     c48:	00000000 	.word	0x00000000
     c4c:	0000c400 	.word	0x0000c400
     c50:	0000d000 	.word	0x0000d000
     c54:	50000100 	.word	0x50000100
     c58:	000000d2 	.word	0x000000d2
     c5c:	000000de 	.word	0x000000de
     c60:	00500001 	.word	0x00500001
     c64:	00000000 	.word	0x00000000
     c68:	d0000000 	.word	0xd0000000
     c6c:	d2000000 	.word	0xd2000000
     c70:	01000000 	.word	0x01000000
     c74:	00de5000 	.word	0x00de5000
     c78:	00de0000 	.word	0x00de0000
     c7c:	00010000 	.word	0x00010000
     c80:	00000050 	.word	0x00000050
     c84:	00000000 	.word	0x00000000
     c88:	0000fc00 	.word	0x0000fc00
     c8c:	0000fe00 	.word	0x0000fe00
     c90:	50000100 	.word	0x50000100
     c94:	00000108 	.word	0x00000108
     c98:	0000010a 	.word	0x0000010a
     c9c:	16500001 	.word	0x16500001
     ca0:	16000001 	.word	0x16000001
     ca4:	01000001 	.word	0x01000001
     ca8:	00005000 	.word	0x00005000
     cac:	00000000 	.word	0x00000000
     cb0:	011c0000 	.word	0x011c0000
     cb4:	011e0000 	.word	0x011e0000
     cb8:	00010000 	.word	0x00010000
     cbc:	00011e5d 	.word	0x00011e5d
     cc0:	00012200 	.word	0x00012200
     cc4:	7d000200 	.word	0x7d000200
     cc8:	00012208 	.word	0x00012208
     ccc:	0001b000 	.word	0x0001b000
     cd0:	7d000200 	.word	0x7d000200
     cd4:	00000010 	.word	0x00000010
     cd8:	00000000 	.word	0x00000000
     cdc:	00011c00 	.word	0x00011c00
     ce0:	00012c00 	.word	0x00012c00
     ce4:	50000100 	.word	0x50000100
     ce8:	0000012c 	.word	0x0000012c
     cec:	000001b0 	.word	0x000001b0
     cf0:	00510001 	.word	0x00510001
     cf4:	00000000 	.word	0x00000000
     cf8:	2e000000 	.word	0x2e000000
     cfc:	30000001 	.word	0x30000001
     d00:	01000001 	.word	0x01000001
     d04:	013a5000 	.word	0x013a5000
     d08:	013c0000 	.word	0x013c0000
     d0c:	00010000 	.word	0x00010000
     d10:	00014850 	.word	0x00014850
     d14:	0001a800 	.word	0x0001a800
     d18:	50000100 	.word	0x50000100
	...
     d24:	0000014a 	.word	0x0000014a
     d28:	0000014c 	.word	0x0000014c
     d2c:	7c910002 	.word	0x7c910002
     d30:	0000014c 	.word	0x0000014c
     d34:	00000152 	.word	0x00000152
     d38:	047d0002 	.word	0x047d0002
     d3c:	00000152 	.word	0x00000152
     d40:	00000158 	.word	0x00000158
     d44:	7c910002 	.word	0x7c910002
     d48:	00000158 	.word	0x00000158
     d4c:	0000015e 	.word	0x0000015e
     d50:	047d0002 	.word	0x047d0002
     d54:	0000015e 	.word	0x0000015e
     d58:	00000186 	.word	0x00000186
     d5c:	7c910002 	.word	0x7c910002
     d60:	0000018e 	.word	0x0000018e
     d64:	000001b0 	.word	0x000001b0
     d68:	7c910002 	.word	0x7c910002
	...
     d74:	000001b0 	.word	0x000001b0
     d78:	000001b2 	.word	0x000001b2
     d7c:	b25d0001 	.word	0xb25d0001
     d80:	b8000001 	.word	0xb8000001
     d84:	02000001 	.word	0x02000001
     d88:	b8147d00 	.word	0xb8147d00
     d8c:	0c000001 	.word	0x0c000001
     d90:	02000002 	.word	0x02000002
     d94:	00187d00 	.word	0x00187d00
     d98:	00000000 	.word	0x00000000
     d9c:	b0000000 	.word	0xb0000000
     da0:	c4000001 	.word	0xc4000001
     da4:	01000001 	.word	0x01000001
     da8:	01c45000 	.word	0x01c45000
     dac:	020c0000 	.word	0x020c0000
     db0:	00010000 	.word	0x00010000
     db4:	00000055 	.word	0x00000055
     db8:	00000000 	.word	0x00000000
     dbc:	0001b000 	.word	0x0001b000
     dc0:	0001cc00 	.word	0x0001cc00
     dc4:	51000100 	.word	0x51000100
     dc8:	000001cc 	.word	0x000001cc
     dcc:	0000020c 	.word	0x0000020c
     dd0:	00560001 	.word	0x00560001
     dd4:	00000000 	.word	0x00000000
     dd8:	b0000000 	.word	0xb0000000
     ddc:	cc000001 	.word	0xcc000001
     de0:	01000001 	.word	0x01000001
     de4:	01cc5200 	.word	0x01cc5200
     de8:	020c0000 	.word	0x020c0000
     dec:	00010000 	.word	0x00010000
     df0:	00000057 	.word	0x00000057
     df4:	00000000 	.word	0x00000000
     df8:	0001ce00 	.word	0x0001ce00
     dfc:	0001ea00 	.word	0x0001ea00
     e00:	50000100 	.word	0x50000100
     e04:	000001f0 	.word	0x000001f0
     e08:	000001fc 	.word	0x000001fc
     e0c:	00500001 	.word	0x00500001
     e10:	00000000 	.word	0x00000000
     e14:	0c000000 	.word	0x0c000000
     e18:	0e000002 	.word	0x0e000002
     e1c:	01000002 	.word	0x01000002
     e20:	020e5d00 	.word	0x020e5d00
     e24:	02120000 	.word	0x02120000
     e28:	00020000 	.word	0x00020000
     e2c:	02120c7d 	.word	0x02120c7d
     e30:	02a80000 	.word	0x02a80000
     e34:	00020000 	.word	0x00020000
     e38:	0000107d 	.word	0x0000107d
     e3c:	00000000 	.word	0x00000000
     e40:	020c0000 	.word	0x020c0000
     e44:	02160000 	.word	0x02160000
     e48:	00010000 	.word	0x00010000
     e4c:	00021650 	.word	0x00021650
     e50:	0002a800 	.word	0x0002a800
     e54:	55000100 	.word	0x55000100
	...
     e60:	0000021c 	.word	0x0000021c
     e64:	00000226 	.word	0x00000226
     e68:	46500001 	.word	0x46500001
     e6c:	72000002 	.word	0x72000002
     e70:	01000002 	.word	0x01000002
     e74:	02785000 	.word	0x02785000
     e78:	02980000 	.word	0x02980000
     e7c:	00010000 	.word	0x00010000
     e80:	00000050 	.word	0x00000050
     e84:	00000000 	.word	0x00000000
     e88:	0002a800 	.word	0x0002a800
     e8c:	0002aa00 	.word	0x0002aa00
     e90:	5d000100 	.word	0x5d000100
     e94:	000002aa 	.word	0x000002aa
     e98:	00000368 	.word	0x00000368
     e9c:	087d0002 	.word	0x087d0002
	...
     ea8:	000002a8 	.word	0x000002a8
     eac:	000002ae 	.word	0x000002ae
     eb0:	ae500001 	.word	0xae500001
     eb4:	68000002 	.word	0x68000002
     eb8:	01000003 	.word	0x01000003
     ebc:	00005400 	.word	0x00005400
     ec0:	00000000 	.word	0x00000000
     ec4:	02ca0000 	.word	0x02ca0000
     ec8:	02de0000 	.word	0x02de0000
     ecc:	00010000 	.word	0x00010000
     ed0:	0002de51 	.word	0x0002de51
     ed4:	00030200 	.word	0x00030200
     ed8:	51000100 	.word	0x51000100
     edc:	00000302 	.word	0x00000302
     ee0:	00000326 	.word	0x00000326
     ee4:	26510001 	.word	0x26510001
     ee8:	46000003 	.word	0x46000003
     eec:	01000003 	.word	0x01000003
     ef0:	03465100 	.word	0x03465100
     ef4:	034c0000 	.word	0x034c0000
     ef8:	00010000 	.word	0x00010000
     efc:	00000051 	.word	0x00000051
     f00:	00000000 	.word	0x00000000
     f04:	0002e400 	.word	0x0002e400
     f08:	00030200 	.word	0x00030200
     f0c:	52000100 	.word	0x52000100
     f10:	00000302 	.word	0x00000302
     f14:	00000308 	.word	0x00000308
     f18:	00520001 	.word	0x00520001
     f1c:	00000000 	.word	0x00000000
     f20:	08000000 	.word	0x08000000
     f24:	26000003 	.word	0x26000003
     f28:	01000003 	.word	0x01000003
     f2c:	03265200 	.word	0x03265200
     f30:	03280000 	.word	0x03280000
     f34:	00010000 	.word	0x00010000
     f38:	00000052 	.word	0x00000052
     f3c:	00000000 	.word	0x00000000
     f40:	00032800 	.word	0x00032800
     f44:	00034600 	.word	0x00034600
     f48:	52000100 	.word	0x52000100
     f4c:	00000346 	.word	0x00000346
     f50:	00000352 	.word	0x00000352
     f54:	00520001 	.word	0x00520001
     f58:	00000000 	.word	0x00000000
     f5c:	b4000000 	.word	0xb4000000
     f60:	d8000002 	.word	0xd8000002
     f64:	01000002 	.word	0x01000002
     f68:	02de5000 	.word	0x02de5000
     f6c:	02fc0000 	.word	0x02fc0000
     f70:	00010000 	.word	0x00010000
     f74:	00030250 	.word	0x00030250
     f78:	00032000 	.word	0x00032000
     f7c:	50000100 	.word	0x50000100
     f80:	00000326 	.word	0x00000326
     f84:	00000340 	.word	0x00000340
     f88:	46500001 	.word	0x46500001
     f8c:	58000003 	.word	0x58000003
     f90:	01000003 	.word	0x01000003
     f94:	00005000 	.word	0x00005000
     f98:	00000000 	.word	0x00000000
     f9c:	03680000 	.word	0x03680000
     fa0:	036a0000 	.word	0x036a0000
     fa4:	00010000 	.word	0x00010000
     fa8:	00036a5d 	.word	0x00036a5d
     fac:	0003ac00 	.word	0x0003ac00
     fb0:	7d000200 	.word	0x7d000200
     fb4:	00000010 	.word	0x00000010
     fb8:	00000000 	.word	0x00000000
     fbc:	00036800 	.word	0x00036800
     fc0:	00036e00 	.word	0x00036e00
     fc4:	50000100 	.word	0x50000100
     fc8:	0000036e 	.word	0x0000036e
     fcc:	000003ac 	.word	0x000003ac
     fd0:	00560001 	.word	0x00560001
     fd4:	00000000 	.word	0x00000000
     fd8:	68000000 	.word	0x68000000
     fdc:	74000003 	.word	0x74000003
     fe0:	01000003 	.word	0x01000003
     fe4:	03745100 	.word	0x03745100
     fe8:	03ac0000 	.word	0x03ac0000
     fec:	00010000 	.word	0x00010000
     ff0:	00000055 	.word	0x00000055
     ff4:	00000000 	.word	0x00000000
     ff8:	00037600 	.word	0x00037600
     ffc:	00037e00 	.word	0x00037e00
    1000:	50000100 	.word	0x50000100
    1004:	00000396 	.word	0x00000396
    1008:	000003a2 	.word	0x000003a2
    100c:	00500001 	.word	0x00500001
    1010:	00000000 	.word	0x00000000
    1014:	ac000000 	.word	0xac000000
    1018:	ae000003 	.word	0xae000003
    101c:	01000003 	.word	0x01000003
    1020:	03ae5d00 	.word	0x03ae5d00
    1024:	03e40000 	.word	0x03e40000
    1028:	00020000 	.word	0x00020000
    102c:	0000107d 	.word	0x0000107d
    1030:	00000000 	.word	0x00000000
    1034:	03ac0000 	.word	0x03ac0000
    1038:	03b20000 	.word	0x03b20000
    103c:	00010000 	.word	0x00010000
    1040:	0003b250 	.word	0x0003b250
    1044:	0003e400 	.word	0x0003e400
    1048:	56000100 	.word	0x56000100
	...
    1054:	000003ac 	.word	0x000003ac
    1058:	000003b8 	.word	0x000003b8
    105c:	b8510001 	.word	0xb8510001
    1060:	e4000003 	.word	0xe4000003
    1064:	01000003 	.word	0x01000003
    1068:	00005500 	.word	0x00005500
    106c:	00000000 	.word	0x00000000
    1070:	03ba0000 	.word	0x03ba0000
    1074:	03c00000 	.word	0x03c00000
    1078:	00010000 	.word	0x00010000
    107c:	0003d050 	.word	0x0003d050
    1080:	0003dc00 	.word	0x0003dc00
    1084:	50000100 	.word	0x50000100
	...
    1090:	000003e4 	.word	0x000003e4
    1094:	000003e6 	.word	0x000003e6
    1098:	e65d0001 	.word	0xe65d0001
    109c:	2c000003 	.word	0x2c000003
    10a0:	02000004 	.word	0x02000004
    10a4:	00107d00 	.word	0x00107d00
    10a8:	00000000 	.word	0x00000000
    10ac:	e4000000 	.word	0xe4000000
    10b0:	ea000003 	.word	0xea000003
    10b4:	01000003 	.word	0x01000003
    10b8:	03ea5000 	.word	0x03ea5000
    10bc:	042c0000 	.word	0x042c0000
    10c0:	00010000 	.word	0x00010000
    10c4:	00000056 	.word	0x00000056
    10c8:	00000000 	.word	0x00000000
    10cc:	0003e400 	.word	0x0003e400
    10d0:	0003f000 	.word	0x0003f000
    10d4:	51000100 	.word	0x51000100
    10d8:	000003f0 	.word	0x000003f0
    10dc:	0000042c 	.word	0x0000042c
    10e0:	00550001 	.word	0x00550001
    10e4:	00000000 	.word	0x00000000
    10e8:	f2000000 	.word	0xf2000000
    10ec:	f8000003 	.word	0xf8000003
    10f0:	01000003 	.word	0x01000003
    10f4:	040a5000 	.word	0x040a5000
    10f8:	04120000 	.word	0x04120000
    10fc:	00010000 	.word	0x00010000
    1100:	00041650 	.word	0x00041650
    1104:	00042400 	.word	0x00042400
    1108:	50000100 	.word	0x50000100
	...
    1114:	0000042c 	.word	0x0000042c
    1118:	0000042e 	.word	0x0000042e
    111c:	2e5d0001 	.word	0x2e5d0001
    1120:	a4000004 	.word	0xa4000004
    1124:	02000004 	.word	0x02000004
    1128:	00087d00 	.word	0x00087d00
    112c:	00000000 	.word	0x00000000
    1130:	38000000 	.word	0x38000000
    1134:	42000004 	.word	0x42000004
    1138:	01000004 	.word	0x01000004
    113c:	04625000 	.word	0x04625000
    1140:	04800000 	.word	0x04800000
    1144:	00010000 	.word	0x00010000
    1148:	00048650 	.word	0x00048650
    114c:	00049400 	.word	0x00049400
    1150:	50000100 	.word	0x50000100
	...
    115c:	000004a4 	.word	0x000004a4
    1160:	000004a6 	.word	0x000004a6
    1164:	a65d0001 	.word	0xa65d0001
    1168:	e0000004 	.word	0xe0000004
    116c:	02000004 	.word	0x02000004
    1170:	00087d00 	.word	0x00087d00
    1174:	00000000 	.word	0x00000000
    1178:	b0000000 	.word	0xb0000000
    117c:	c0000004 	.word	0xc0000004
    1180:	01000004 	.word	0x01000004
    1184:	04ce5000 	.word	0x04ce5000
    1188:	04da0000 	.word	0x04da0000
    118c:	00010000 	.word	0x00010000
    1190:	00000050 	.word	0x00000050
    1194:	00000000 	.word	0x00000000
    1198:	0004e000 	.word	0x0004e000
    119c:	0004e200 	.word	0x0004e200
    11a0:	5d000100 	.word	0x5d000100
    11a4:	000004e2 	.word	0x000004e2
    11a8:	000004e6 	.word	0x000004e6
    11ac:	0c7d0002 	.word	0x0c7d0002
    11b0:	000004e6 	.word	0x000004e6
    11b4:	00000528 	.word	0x00000528
    11b8:	107d0002 	.word	0x107d0002
	...
    11c4:	000004e0 	.word	0x000004e0
    11c8:	000004ea 	.word	0x000004ea
    11cc:	ea500001 	.word	0xea500001
    11d0:	28000004 	.word	0x28000004
    11d4:	01000005 	.word	0x01000005
    11d8:	00005500 	.word	0x00005500
    11dc:	00000000 	.word	0x00000000
    11e0:	04f00000 	.word	0x04f00000
    11e4:	04f80000 	.word	0x04f80000
    11e8:	00010000 	.word	0x00010000
    11ec:	00051250 	.word	0x00051250
    11f0:	00051e00 	.word	0x00051e00
    11f4:	50000100 	.word	0x50000100
	...
    1204:	00000002 	.word	0x00000002
    1208:	025d0001 	.word	0x025d0001
    120c:	1c000000 	.word	0x1c000000
    1210:	02000000 	.word	0x02000000
    1214:	1c147d00 	.word	0x1c147d00
    1218:	a6000000 	.word	0xa6000000
    121c:	02000000 	.word	0x02000000
    1220:	00207d00 	.word	0x00207d00
	...
    122c:	22000000 	.word	0x22000000
    1230:	01000000 	.word	0x01000000
    1234:	005c5100 	.word	0x005c5100
    1238:	00640000 	.word	0x00640000
    123c:	00010000 	.word	0x00010000
    1240:	0000a251 	.word	0x0000a251
    1244:	0000a600 	.word	0x0000a600
    1248:	51000100 	.word	0x51000100
	...
    1254:	00000022 	.word	0x00000022
    1258:	00000034 	.word	0x00000034
    125c:	54530001 	.word	0x54530001
    1260:	6a000000 	.word	0x6a000000
    1264:	01000000 	.word	0x01000000
    1268:	006e5300 	.word	0x006e5300
    126c:	007a0000 	.word	0x007a0000
    1270:	00010000 	.word	0x00010000
    1274:	00009a53 	.word	0x00009a53
    1278:	0000a600 	.word	0x0000a600
    127c:	53000100 	.word	0x53000100
	...
    1288:	000000b8 	.word	0x000000b8
    128c:	000000c2 	.word	0x000000c2
    1290:	00500001 	.word	0x00500001
    1294:	00000000 	.word	0x00000000
    1298:	c4000000 	.word	0xc4000000
    129c:	c6000000 	.word	0xc6000000
    12a0:	01000000 	.word	0x01000000
    12a4:	00005000 	.word	0x00005000
    12a8:	00000000 	.word	0x00000000
    12ac:	00cc0000 	.word	0x00cc0000
    12b0:	00d60000 	.word	0x00d60000
    12b4:	00010000 	.word	0x00010000
    12b8:	00000050 	.word	0x00000050
    12bc:	00000000 	.word	0x00000000
    12c0:	0000d800 	.word	0x0000d800
    12c4:	0000da00 	.word	0x0000da00
    12c8:	50000100 	.word	0x50000100
	...
    12d4:	00000108 	.word	0x00000108
    12d8:	00000118 	.word	0x00000118
    12dc:	00510001 	.word	0x00510001
    12e0:	00000000 	.word	0x00000000
    12e4:	10000000 	.word	0x10000000
    12e8:	14000001 	.word	0x14000001
    12ec:	01000001 	.word	0x01000001
    12f0:	01145300 	.word	0x01145300
    12f4:	01180000 	.word	0x01180000
    12f8:	00010000 	.word	0x00010000
    12fc:	00011852 	.word	0x00011852
    1300:	00011c00 	.word	0x00011c00
    1304:	51000100 	.word	0x51000100
    1308:	0000011c 	.word	0x0000011c
    130c:	0000011e 	.word	0x0000011e
    1310:	1e530001 	.word	0x1e530001
    1314:	28000001 	.word	0x28000001
    1318:	01000001 	.word	0x01000001
    131c:	00005100 	.word	0x00005100
    1320:	00000000 	.word	0x00000000
    1324:	01340000 	.word	0x01340000
    1328:	01360000 	.word	0x01360000
    132c:	00010000 	.word	0x00010000
    1330:	0001365d 	.word	0x0001365d
    1334:	00019400 	.word	0x00019400
    1338:	7d000200 	.word	0x7d000200
    133c:	0000000c 	.word	0x0000000c
    1340:	00000000 	.word	0x00000000
    1344:	00013400 	.word	0x00013400
    1348:	00014000 	.word	0x00014000
    134c:	51000100 	.word	0x51000100
    1350:	00000140 	.word	0x00000140
    1354:	00000194 	.word	0x00000194
    1358:	00550001 	.word	0x00550001
    135c:	00000000 	.word	0x00000000
    1360:	4a000000 	.word	0x4a000000
    1364:	52000001 	.word	0x52000001
    1368:	01000001 	.word	0x01000001
    136c:	01525c00 	.word	0x01525c00
    1370:	015a0000 	.word	0x015a0000
    1374:	00010000 	.word	0x00010000
    1378:	00015a52 	.word	0x00015a52
    137c:	00017800 	.word	0x00017800
    1380:	5c000100 	.word	0x5c000100
    1384:	00000178 	.word	0x00000178
    1388:	0000017c 	.word	0x0000017c
    138c:	7c530001 	.word	0x7c530001
    1390:	94000001 	.word	0x94000001
    1394:	01000001 	.word	0x01000001
    1398:	00005200 	.word	0x00005200
    139c:	00000000 	.word	0x00000000
    13a0:	01940000 	.word	0x01940000
    13a4:	01960000 	.word	0x01960000
    13a8:	00010000 	.word	0x00010000
    13ac:	0001965d 	.word	0x0001965d
    13b0:	0001c800 	.word	0x0001c800
    13b4:	7d000200 	.word	0x7d000200
    13b8:	00000008 	.word	0x00000008
    13bc:	00000000 	.word	0x00000000
    13c0:	00019400 	.word	0x00019400
    13c4:	0001a200 	.word	0x0001a200
    13c8:	50000100 	.word	0x50000100
	...
    13d4:	00000194 	.word	0x00000194
    13d8:	000001a8 	.word	0x000001a8
    13dc:	00510001 	.word	0x00510001
    13e0:	00000000 	.word	0x00000000
    13e4:	c8000000 	.word	0xc8000000
    13e8:	ca000001 	.word	0xca000001
    13ec:	01000001 	.word	0x01000001
    13f0:	01ca5d00 	.word	0x01ca5d00
    13f4:	01d00000 	.word	0x01d00000
    13f8:	00020000 	.word	0x00020000
    13fc:	01d0047d 	.word	0x01d0047d
    1400:	01e00000 	.word	0x01e00000
    1404:	00020000 	.word	0x00020000
    1408:	0000087d 	.word	0x0000087d
    140c:	00000000 	.word	0x00000000
    1410:	01e00000 	.word	0x01e00000
    1414:	01e20000 	.word	0x01e20000
    1418:	00010000 	.word	0x00010000
    141c:	0001e25d 	.word	0x0001e25d
    1420:	0001e600 	.word	0x0001e600
    1424:	7d000200 	.word	0x7d000200
    1428:	0001e604 	.word	0x0001e604
    142c:	00028800 	.word	0x00028800
    1430:	7d000200 	.word	0x7d000200
    1434:	00000010 	.word	0x00000010
    1438:	00000000 	.word	0x00000000
    143c:	0001e000 	.word	0x0001e000
    1440:	0001e800 	.word	0x0001e800
    1444:	50000100 	.word	0x50000100
    1448:	000001ea 	.word	0x000001ea
    144c:	00000288 	.word	0x00000288
    1450:	047d0002 	.word	0x047d0002
	...
    145c:	00000064 	.word	0x00000064
    1460:	00000068 	.word	0x00000068
    1464:	00500001 	.word	0x00500001
    1468:	00000000 	.word	0x00000000
    146c:	78000000 	.word	0x78000000
    1470:	7a000000 	.word	0x7a000000
    1474:	01000000 	.word	0x01000000
    1478:	007a5d00 	.word	0x007a5d00
    147c:	00f40000 	.word	0x00f40000
    1480:	00020000 	.word	0x00020000
    1484:	00000c7d 	.word	0x00000c7d
    1488:	00000000 	.word	0x00000000
    148c:	00780000 	.word	0x00780000
    1490:	00a20000 	.word	0x00a20000
    1494:	00010000 	.word	0x00010000
    1498:	0000d850 	.word	0x0000d850
    149c:	0000f400 	.word	0x0000f400
    14a0:	50000100 	.word	0x50000100
	...
    14ac:	00000092 	.word	0x00000092
    14b0:	00000098 	.word	0x00000098
    14b4:	98520001 	.word	0x98520001
    14b8:	a6000000 	.word	0xa6000000
    14bc:	01000000 	.word	0x01000000
    14c0:	00a65100 	.word	0x00a65100
    14c4:	00be0000 	.word	0x00be0000
    14c8:	00010000 	.word	0x00010000
    14cc:	00000053 	.word	0x00000053
    14d0:	00000000 	.word	0x00000000
    14d4:	0000bc00 	.word	0x0000bc00
    14d8:	0000c400 	.word	0x0000c400
    14dc:	51000100 	.word	0x51000100
    14e0:	000000c4 	.word	0x000000c4
    14e4:	000000ce 	.word	0x000000ce
    14e8:	00530001 	.word	0x00530001
    14ec:	00000000 	.word	0x00000000
    14f0:	ae000000 	.word	0xae000000
    14f4:	cc000000 	.word	0xcc000000
    14f8:	01000000 	.word	0x01000000
    14fc:	00005200 	.word	0x00005200
    1500:	00000000 	.word	0x00000000
    1504:	01180000 	.word	0x01180000
    1508:	01220000 	.word	0x01220000
    150c:	00010000 	.word	0x00010000
    1510:	00000050 	.word	0x00000050
    1514:	00000000 	.word	0x00000000
    1518:	00014800 	.word	0x00014800
    151c:	00015000 	.word	0x00015000
    1520:	50000100 	.word	0x50000100
	...
    152c:	00000170 	.word	0x00000170
    1530:	0000017a 	.word	0x0000017a
    1534:	00500001 	.word	0x00500001
    1538:	00000000 	.word	0x00000000
    153c:	a0000000 	.word	0xa0000000
    1540:	a4000001 	.word	0xa4000001
    1544:	01000001 	.word	0x01000001
    1548:	00005100 	.word	0x00005100
    154c:	00000000 	.word	0x00000000
    1550:	01f00000 	.word	0x01f00000
    1554:	01f40000 	.word	0x01f40000
    1558:	00010000 	.word	0x00010000
    155c:	00000050 	.word	0x00000050
    1560:	00000000 	.word	0x00000000
    1564:	00021800 	.word	0x00021800
    1568:	00021a00 	.word	0x00021a00
    156c:	5d000100 	.word	0x5d000100
    1570:	0000021a 	.word	0x0000021a
    1574:	00000270 	.word	0x00000270
    1578:	087d0002 	.word	0x087d0002
	...
    1584:	00000218 	.word	0x00000218
    1588:	00000242 	.word	0x00000242
    158c:	00500001 	.word	0x00500001
    1590:	00000000 	.word	0x00000000
    1594:	18000000 	.word	0x18000000
    1598:	30000002 	.word	0x30000002
    159c:	01000002 	.word	0x01000002
    15a0:	00005100 	.word	0x00005100
    15a4:	00000000 	.word	0x00000000
    15a8:	02180000 	.word	0x02180000
    15ac:	023a0000 	.word	0x023a0000
    15b0:	00010000 	.word	0x00010000
    15b4:	00000052 	.word	0x00000052
    15b8:	00000000 	.word	0x00000000
    15bc:	00024000 	.word	0x00024000
    15c0:	00025200 	.word	0x00025200
    15c4:	51000100 	.word	0x51000100
	...
    15d0:	00000228 	.word	0x00000228
    15d4:	00000230 	.word	0x00000230
    15d8:	30530001 	.word	0x30530001
    15dc:	3c000002 	.word	0x3c000002
    15e0:	01000002 	.word	0x01000002
    15e4:	023c5100 	.word	0x023c5100
    15e8:	024e0000 	.word	0x024e0000
    15ec:	00010000 	.word	0x00010000
    15f0:	00000052 	.word	0x00000052
    15f4:	00000000 	.word	0x00000000
    15f8:	00027000 	.word	0x00027000
    15fc:	00027200 	.word	0x00027200
    1600:	50000100 	.word	0x50000100
	...
    160c:	00000272 	.word	0x00000272
    1610:	00000276 	.word	0x00000276
    1614:	7a500001 	.word	0x7a500001
    1618:	90000002 	.word	0x90000002
    161c:	01000002 	.word	0x01000002
    1620:	00005300 	.word	0x00005300
    1624:	00000000 	.word	0x00000000
    1628:	02900000 	.word	0x02900000
    162c:	02940000 	.word	0x02940000
    1630:	00010000 	.word	0x00010000
    1634:	00000050 	.word	0x00000050
    1638:	00000000 	.word	0x00000000
    163c:	0002a800 	.word	0x0002a800
    1640:	0002ac00 	.word	0x0002ac00
    1644:	50000100 	.word	0x50000100
	...
    1650:	000002c0 	.word	0x000002c0
    1654:	000002c2 	.word	0x000002c2
    1658:	00500001 	.word	0x00500001
    165c:	00000000 	.word	0x00000000
    1660:	e0000000 	.word	0xe0000000
    1664:	ec000002 	.word	0xec000002
    1668:	01000002 	.word	0x01000002
    166c:	02ee5000 	.word	0x02ee5000
    1670:	030c0000 	.word	0x030c0000
    1674:	00010000 	.word	0x00010000
    1678:	00031a50 	.word	0x00031a50
    167c:	00031e00 	.word	0x00031e00
    1680:	50000100 	.word	0x50000100
	...
    168c:	000002ec 	.word	0x000002ec
    1690:	000002ee 	.word	0x000002ee
    1694:	0c500001 	.word	0x0c500001
    1698:	1a000003 	.word	0x1a000003
    169c:	01000003 	.word	0x01000003
    16a0:	031e5000 	.word	0x031e5000
    16a4:	031e0000 	.word	0x031e0000
    16a8:	00010000 	.word	0x00010000
    16ac:	00000050 	.word	0x00000050
    16b0:	00000000 	.word	0x00000000
    16b4:	0002e600 	.word	0x0002e600
    16b8:	0002ea00 	.word	0x0002ea00
    16bc:	53000100 	.word	0x53000100
    16c0:	000002ee 	.word	0x000002ee
    16c4:	000002f6 	.word	0x000002f6
    16c8:	1a530001 	.word	0x1a530001
    16cc:	1c000003 	.word	0x1c000003
    16d0:	01000003 	.word	0x01000003
    16d4:	00005300 	.word	0x00005300
    16d8:	00000000 	.word	0x00000000
    16dc:	03040000 	.word	0x03040000
    16e0:	031a0000 	.word	0x031a0000
    16e4:	00010000 	.word	0x00010000
    16e8:	00031e52 	.word	0x00031e52
    16ec:	00032400 	.word	0x00032400
    16f0:	52000100 	.word	0x52000100
	...
    16fc:	00000324 	.word	0x00000324
    1700:	00000330 	.word	0x00000330
    1704:	00500001 	.word	0x00500001
    1708:	00000000 	.word	0x00000000
    170c:	30000000 	.word	0x30000000
    1710:	32000003 	.word	0x32000003
    1714:	01000003 	.word	0x01000003
    1718:	00005000 	.word	0x00005000
    171c:	00000000 	.word	0x00000000
    1720:	03380000 	.word	0x03380000
    1724:	033a0000 	.word	0x033a0000
    1728:	00010000 	.word	0x00010000
    172c:	00033a5d 	.word	0x00033a5d
    1730:	00033c00 	.word	0x00033c00
    1734:	7d000200 	.word	0x7d000200
    1738:	00033c04 	.word	0x00033c04
    173c:	00034400 	.word	0x00034400
    1740:	7d000200 	.word	0x7d000200
    1744:	00000008 	.word	0x00000008
    1748:	00000000 	.word	0x00000000
    174c:	00034400 	.word	0x00034400
    1750:	00034600 	.word	0x00034600
    1754:	5d000100 	.word	0x5d000100
    1758:	00000346 	.word	0x00000346
    175c:	0000034a 	.word	0x0000034a
    1760:	047d0002 	.word	0x047d0002
    1764:	0000034a 	.word	0x0000034a
    1768:	00000352 	.word	0x00000352
    176c:	087d0002 	.word	0x087d0002
	...
    1778:	00000344 	.word	0x00000344
    177c:	00000348 	.word	0x00000348
    1780:	00500001 	.word	0x00500001
    1784:	00000000 	.word	0x00000000
    1788:	54000000 	.word	0x54000000
    178c:	56000003 	.word	0x56000003
    1790:	01000003 	.word	0x01000003
    1794:	03565d00 	.word	0x03565d00
    1798:	03580000 	.word	0x03580000
    179c:	00020000 	.word	0x00020000
    17a0:	0358047d 	.word	0x0358047d
    17a4:	03600000 	.word	0x03600000
    17a8:	00020000 	.word	0x00020000
    17ac:	0000087d 	.word	0x0000087d
    17b0:	00000000 	.word	0x00000000
    17b4:	03600000 	.word	0x03600000
    17b8:	03620000 	.word	0x03620000
    17bc:	00010000 	.word	0x00010000
    17c0:	0003625d 	.word	0x0003625d
    17c4:	00036400 	.word	0x00036400
    17c8:	7d000200 	.word	0x7d000200
    17cc:	00036404 	.word	0x00036404
    17d0:	00036c00 	.word	0x00036c00
    17d4:	7d000200 	.word	0x7d000200
    17d8:	00000008 	.word	0x00000008
    17dc:	00000000 	.word	0x00000000
    17e0:	00036c00 	.word	0x00036c00
    17e4:	00036e00 	.word	0x00036e00
    17e8:	5d000100 	.word	0x5d000100
    17ec:	0000036e 	.word	0x0000036e
    17f0:	00000370 	.word	0x00000370
    17f4:	047d0002 	.word	0x047d0002
    17f8:	00000370 	.word	0x00000370
    17fc:	00000378 	.word	0x00000378
    1800:	087d0002 	.word	0x087d0002
	...
    180c:	00000378 	.word	0x00000378
    1810:	0000037a 	.word	0x0000037a
    1814:	7a5d0001 	.word	0x7a5d0001
    1818:	7c000003 	.word	0x7c000003
    181c:	02000003 	.word	0x02000003
    1820:	7c047d00 	.word	0x7c047d00
    1824:	84000003 	.word	0x84000003
    1828:	02000003 	.word	0x02000003
    182c:	00087d00 	.word	0x00087d00
    1830:	00000000 	.word	0x00000000
    1834:	0000      	.short	0x0000
    1836:	00          	.byte	0x00
    1837:	18          	.byte	0x18
    1838:	22000000 	.word	0x22000000
    183c:	01000000 	.word	0x01000000
    1840:	00005000 	.word	0x00005000
    1844:	00000000 	.word	0x00000000
    1848:	001c0000 	.word	0x001c0000
    184c:	00220000 	.word	0x00220000
    1850:	00010000 	.word	0x00010000
    1854:	00002253 	.word	0x00002253
    1858:	00002c00 	.word	0x00002c00
    185c:	50000100 	.word	0x50000100
	...
    1868:	00000038 	.word	0x00000038
    186c:	00000044 	.word	0x00000044
    1870:	00500001 	.word	0x00500001
    1874:	00000000 	.word	0x00000000
    1878:	5c000000 	.word	0x5c000000
    187c:	60000000 	.word	0x60000000
    1880:	01000000 	.word	0x01000000
    1884:	00605d00 	.word	0x00605d00
    1888:	00640000 	.word	0x00640000
    188c:	00020000 	.word	0x00020000
    1890:	0064047d 	.word	0x0064047d
    1894:	00900000 	.word	0x00900000
    1898:	00020000 	.word	0x00020000
    189c:	0000087d 	.word	0x0000087d
    18a0:	00000000 	.word	0x00000000
    18a4:	00900000 	.word	0x00900000
    18a8:	00940000 	.word	0x00940000
    18ac:	00010000 	.word	0x00010000
    18b0:	0000945d 	.word	0x0000945d
    18b4:	00009800 	.word	0x00009800
    18b8:	7d000200 	.word	0x7d000200
    18bc:	00009804 	.word	0x00009804
    18c0:	0000c800 	.word	0x0000c800
    18c4:	7d000200 	.word	0x7d000200
    18c8:	00000008 	.word	0x00000008
    18cc:	00000000 	.word	0x00000000
    18d0:	00009000 	.word	0x00009000
    18d4:	00009e00 	.word	0x00009e00
    18d8:	50000100 	.word	0x50000100
	...
    18e4:	00000090 	.word	0x00000090
    18e8:	000000ba 	.word	0x000000ba
    18ec:	bc510001 	.word	0xbc510001
    18f0:	c0000000 	.word	0xc0000000
    18f4:	01000000 	.word	0x01000000
    18f8:	00005100 	.word	0x00005100
    18fc:	00000000 	.word	0x00000000
    1900:	00960000 	.word	0x00960000
    1904:	009e0000 	.word	0x009e0000
    1908:	00010000 	.word	0x00010000
    190c:	00009e53 	.word	0x00009e53
    1910:	0000ba00 	.word	0x0000ba00
    1914:	50000100 	.word	0x50000100
    1918:	000000bc 	.word	0x000000bc
    191c:	000000c0 	.word	0x000000c0
    1920:	00500001 	.word	0x00500001
    1924:	00000000 	.word	0x00000000
    1928:	c8000000 	.word	0xc8000000
    192c:	ca000000 	.word	0xca000000
    1930:	01000000 	.word	0x01000000
    1934:	00ca5d00 	.word	0x00ca5d00
    1938:	00e00000 	.word	0x00e00000
    193c:	00020000 	.word	0x00020000
    1940:	0000087d 	.word	0x0000087d
    1944:	00000000 	.word	0x00000000
    1948:	00740000 	.word	0x00740000
    194c:	00760000 	.word	0x00760000
    1950:	00010000 	.word	0x00010000
    1954:	0000765d 	.word	0x0000765d
    1958:	0000a400 	.word	0x0000a400
    195c:	7d000200 	.word	0x7d000200
    1960:	00000008 	.word	0x00000008
    1964:	00000000 	.word	0x00000000
    1968:	00007c00 	.word	0x00007c00
    196c:	00008200 	.word	0x00008200
    1970:	7d000200 	.word	0x7d000200
    1974:	00008204 	.word	0x00008204
    1978:	00008a00 	.word	0x00008a00
    197c:	53000100 	.word	0x53000100
    1980:	0000008a 	.word	0x0000008a
    1984:	000000a4 	.word	0x000000a4
    1988:	047d0002 	.word	0x047d0002
	...
    1994:	00000096 	.word	0x00000096
    1998:	00000098 	.word	0x00000098
    199c:	00500001 	.word	0x00500001
    19a0:	00000000 	.word	0x00000000
    19a4:	c4000000 	.word	0xc4000000
    19a8:	ce000000 	.word	0xce000000
    19ac:	01000000 	.word	0x01000000
    19b0:	00005000 	.word	0x00005000
    19b4:	00000000 	.word	0x00000000
    19b8:	00c80000 	.word	0x00c80000
    19bc:	00cc0000 	.word	0x00cc0000
    19c0:	00010000 	.word	0x00010000
    19c4:	0000d053 	.word	0x0000d053
    19c8:	0000d800 	.word	0x0000d800
    19cc:	50000100 	.word	0x50000100
	...
    19d8:	000000e4 	.word	0x000000e4
    19dc:	000000ee 	.word	0x000000ee
    19e0:	00500001 	.word	0x00500001
    19e4:	00000000 	.word	0x00000000
    19e8:	e8000000 	.word	0xe8000000
    19ec:	ee000000 	.word	0xee000000
    19f0:	01000000 	.word	0x01000000
    19f4:	00ee5300 	.word	0x00ee5300
    19f8:	00f80000 	.word	0x00f80000
    19fc:	00010000 	.word	0x00010000
    1a00:	00000050 	.word	0x00000050
    1a04:	00000000 	.word	0x00000000
    1a08:	00010800 	.word	0x00010800
    1a0c:	00011200 	.word	0x00011200
    1a10:	50000100 	.word	0x50000100
	...
    1a1c:	0000010c 	.word	0x0000010c
    1a20:	00000112 	.word	0x00000112
    1a24:	12530001 	.word	0x12530001
    1a28:	1c000001 	.word	0x1c000001
    1a2c:	01000001 	.word	0x01000001
    1a30:	00005000 	.word	0x00005000
    1a34:	00000000 	.word	0x00000000
    1a38:	011c0000 	.word	0x011c0000
    1a3c:	01260000 	.word	0x01260000
    1a40:	00010000 	.word	0x00010000
    1a44:	00000050 	.word	0x00000050
    1a48:	00000000 	.word	0x00000000
    1a4c:	00012000 	.word	0x00012000
    1a50:	00012600 	.word	0x00012600
    1a54:	53000100 	.word	0x53000100
    1a58:	00000126 	.word	0x00000126
    1a5c:	00000130 	.word	0x00000130
    1a60:	00500001 	.word	0x00500001
    1a64:	00000000 	.word	0x00000000
    1a68:	6c000000 	.word	0x6c000000
    1a6c:	76000001 	.word	0x76000001
    1a70:	01000001 	.word	0x01000001
    1a74:	00005000 	.word	0x00005000
    1a78:	00000000 	.word	0x00000000
    1a7c:	01700000 	.word	0x01700000
    1a80:	01760000 	.word	0x01760000
    1a84:	00010000 	.word	0x00010000
    1a88:	00017653 	.word	0x00017653
    1a8c:	00018000 	.word	0x00018000
    1a90:	50000100 	.word	0x50000100
	...
    1a9c:	000001ac 	.word	0x000001ac
    1aa0:	000001b2 	.word	0x000001b2
    1aa4:	00500001 	.word	0x00500001
    1aa8:	00000000 	.word	0x00000000
    1aac:	c8000000 	.word	0xc8000000
    1ab0:	d6000001 	.word	0xd6000001
    1ab4:	01000001 	.word	0x01000001
    1ab8:	01d65000 	.word	0x01d65000
    1abc:	02800000 	.word	0x02800000
    1ac0:	00010000 	.word	0x00010000
    1ac4:	0000005c 	.word	0x0000005c
    1ac8:	00000000 	.word	0x00000000
    1acc:	00022a00 	.word	0x00022a00
    1ad0:	00022c00 	.word	0x00022c00
    1ad4:	53000100 	.word	0x53000100
    1ad8:	0000023e 	.word	0x0000023e
    1adc:	00000240 	.word	0x00000240
    1ae0:	50530001 	.word	0x50530001
    1ae4:	52000002 	.word	0x52000002
    1ae8:	01000002 	.word	0x01000002
    1aec:	02625300 	.word	0x02625300
    1af0:	02640000 	.word	0x02640000
    1af4:	00010000 	.word	0x00010000
    1af8:	00000053 	.word	0x00000053
    1afc:	00000000 	.word	0x00000000
    1b00:	0001e400 	.word	0x0001e400
    1b04:	00021a00 	.word	0x00021a00
    1b08:	52000100 	.word	0x52000100
    1b0c:	0000021c 	.word	0x0000021c
    1b10:	00000226 	.word	0x00000226
    1b14:	00520001 	.word	0x00520001
    1b18:	00000000 	.word	0x00000000
    1b1c:	30000000 	.word	0x30000000
    1b20:	66000003 	.word	0x66000003
    1b24:	01000003 	.word	0x01000003
    1b28:	00005000 	.word	0x00005000
    1b2c:	00000000 	.word	0x00000000
    1b30:	03320000 	.word	0x03320000
    1b34:	033a0000 	.word	0x033a0000
    1b38:	00010000 	.word	0x00010000
    1b3c:	00034853 	.word	0x00034853
    1b40:	00035000 	.word	0x00035000
    1b44:	53000100 	.word	0x53000100
    1b48:	0000035e 	.word	0x0000035e
    1b4c:	00000360 	.word	0x00000360
    1b50:	00530001 	.word	0x00530001
    1b54:	00000000 	.word	0x00000000
    1b58:	46000000 	.word	0x46000000
    1b5c:	48000003 	.word	0x48000003
    1b60:	01000003 	.word	0x01000003
    1b64:	035c5300 	.word	0x035c5300
    1b68:	035e0000 	.word	0x035e0000
    1b6c:	00010000 	.word	0x00010000
    1b70:	00036253 	.word	0x00036253
    1b74:	00037400 	.word	0x00037400
    1b78:	53000100 	.word	0x53000100
	...
    1b84:	00000384 	.word	0x00000384
    1b88:	00000390 	.word	0x00000390
    1b8c:	00500001 	.word	0x00500001
    1b90:	00000000 	.word	0x00000000
    1b94:	7c000000 	.word	0x7c000000
    1b98:	84000000 	.word	0x84000000
    1b9c:	01000000 	.word	0x01000000
    1ba0:	00845000 	.word	0x00845000
    1ba4:	00a40000 	.word	0x00a40000
    1ba8:	00010000 	.word	0x00010000
    1bac:	00000052 	.word	0x00000052
    1bb0:	00000000 	.word	0x00000000
    1bb4:	00009000 	.word	0x00009000
    1bb8:	00009200 	.word	0x00009200
    1bbc:	50000100 	.word	0x50000100
    1bc0:	00000096 	.word	0x00000096
    1bc4:	00000098 	.word	0x00000098
    1bc8:	00500001 	.word	0x00500001
	...
    1bd4:	04000000 	.word	0x04000000
    1bd8:	01000000 	.word	0x01000000
    1bdc:	00045d00 	.word	0x00045d00
    1be0:	00540000 	.word	0x00540000
    1be4:	00020000 	.word	0x00020000
    1be8:	0000087d 	.word	0x0000087d
	...
    1bf4:	00020000 	.word	0x00020000
    1bf8:	00010000 	.word	0x00010000
    1bfc:	00001650 	.word	0x00001650
    1c00:	00005400 	.word	0x00005400
    1c04:	7d000200 	.word	0x7d000200
    1c08:	00000004 	.word	0x00000004
	...
    1c14:	00004200 	.word	0x00004200
    1c18:	51000100 	.word	0x51000100
    1c1c:	00000042 	.word	0x00000042
    1c20:	00000054 	.word	0x00000054
    1c24:	005c0001 	.word	0x005c0001
    1c28:	00000000 	.word	0x00000000
    1c2c:	54000000 	.word	0x54000000
    1c30:	68000000 	.word	0x68000000
    1c34:	01000000 	.word	0x01000000
    1c38:	00685d00 	.word	0x00685d00
    1c3c:	009e0000 	.word	0x009e0000
    1c40:	00020000 	.word	0x00020000
    1c44:	009e147d 	.word	0x009e147d
    1c48:	01040000 	.word	0x01040000
    1c4c:	00020000 	.word	0x00020000
    1c50:	0000207d 	.word	0x0000207d
    1c54:	00000000 	.word	0x00000000
    1c58:	00540000 	.word	0x00540000
    1c5c:	00560000 	.word	0x00560000
    1c60:	00010000 	.word	0x00010000
    1c64:	0000a850 	.word	0x0000a850
    1c68:	00010400 	.word	0x00010400
    1c6c:	7d000200 	.word	0x7d000200
    1c70:	00000004 	.word	0x00000004
    1c74:	00000000 	.word	0x00000000
    1c78:	00005400 	.word	0x00005400
    1c7c:	00006400 	.word	0x00006400
    1c80:	51000100 	.word	0x51000100
    1c84:	00000064 	.word	0x00000064
    1c88:	00000104 	.word	0x00000104
    1c8c:	005c0001 	.word	0x005c0001
    1c90:	00000000 	.word	0x00000000
    1c94:	72000000 	.word	0x72000000
    1c98:	ea000000 	.word	0xea000000
    1c9c:	01000000 	.word	0x01000000
    1ca0:	00ea5600 	.word	0x00ea5600
    1ca4:	01040000 	.word	0x01040000
    1ca8:	00010000 	.word	0x00010000
    1cac:	00000053 	.word	0x00000053
    1cb0:	00000000 	.word	0x00000000
    1cb4:	00007a00 	.word	0x00007a00
    1cb8:	00008000 	.word	0x00008000
    1cbc:	51000100 	.word	0x51000100
    1cc0:	00000080 	.word	0x00000080
    1cc4:	00000082 	.word	0x00000082
    1cc8:	82530001 	.word	0x82530001
    1ccc:	86000000 	.word	0x86000000
    1cd0:	01000000 	.word	0x01000000
    1cd4:	00865100 	.word	0x00865100
    1cd8:	00ae0000 	.word	0x00ae0000
    1cdc:	00010000 	.word	0x00010000
    1ce0:	0000ae54 	.word	0x0000ae54
    1ce4:	0000c200 	.word	0x0000c200
    1ce8:	52000100 	.word	0x52000100
    1cec:	000000c2 	.word	0x000000c2
    1cf0:	000000d2 	.word	0x000000d2
    1cf4:	d2530001 	.word	0xd2530001
    1cf8:	04000000 	.word	0x04000000
    1cfc:	01000001 	.word	0x01000001
    1d00:	00005400 	.word	0x00005400
    1d04:	00000000 	.word	0x00000000
    1d08:	006a0000 	.word	0x006a0000
    1d0c:	00ce0000 	.word	0x00ce0000
    1d10:	00010000 	.word	0x00010000
    1d14:	0000ce55 	.word	0x0000ce55
    1d18:	0000e200 	.word	0x0000e200
    1d1c:	51000100 	.word	0x51000100
    1d20:	000000e2 	.word	0x000000e2
    1d24:	000000e6 	.word	0x000000e6
    1d28:	e6530001 	.word	0xe6530001
    1d2c:	04000000 	.word	0x04000000
    1d30:	01000001 	.word	0x01000001
    1d34:	00005500 	.word	0x00005500
    1d38:	00000000 	.word	0x00000000
    1d3c:	01040000 	.word	0x01040000
    1d40:	01080000 	.word	0x01080000
    1d44:	00010000 	.word	0x00010000
    1d48:	0001085d 	.word	0x0001085d
    1d4c:	00014800 	.word	0x00014800
    1d50:	7d000200 	.word	0x7d000200
    1d54:	00014814 	.word	0x00014814
    1d58:	0001bc00 	.word	0x0001bc00
    1d5c:	7d000200 	.word	0x7d000200
    1d60:	00000020 	.word	0x00000020
    1d64:	00000000 	.word	0x00000000
    1d68:	00010400 	.word	0x00010400
    1d6c:	00010600 	.word	0x00010600
    1d70:	50000100 	.word	0x50000100
    1d74:	00000152 	.word	0x00000152
    1d78:	000001bc 	.word	0x000001bc
    1d7c:	047d0002 	.word	0x047d0002
	...
    1d88:	00000104 	.word	0x00000104
    1d8c:	00000156 	.word	0x00000156
    1d90:	56510001 	.word	0x56510001
    1d94:	bc000001 	.word	0xbc000001
    1d98:	01000001 	.word	0x01000001
    1d9c:	00005c00 	.word	0x00005c00
    1da0:	00000000 	.word	0x00000000
    1da4:	01220000 	.word	0x01220000
    1da8:	019e0000 	.word	0x019e0000
    1dac:	00010000 	.word	0x00010000
    1db0:	00019e56 	.word	0x00019e56
    1db4:	0001a600 	.word	0x0001a600
    1db8:	53000100 	.word	0x53000100
    1dbc:	000001a8 	.word	0x000001a8
    1dc0:	000001bc 	.word	0x000001bc
    1dc4:	00530001 	.word	0x00530001
    1dc8:	00000000 	.word	0x00000000
    1dcc:	1a000000 	.word	0x1a000000
    1dd0:	2a000001 	.word	0x2a000001
    1dd4:	01000001 	.word	0x01000001
    1dd8:	012e5300 	.word	0x012e5300
    1ddc:	01320000 	.word	0x01320000
    1de0:	00010000 	.word	0x00010000
    1de4:	00013453 	.word	0x00013453
    1de8:	00015a00 	.word	0x00015a00
    1dec:	54000100 	.word	0x54000100
    1df0:	0000015a 	.word	0x0000015a
    1df4:	0000016c 	.word	0x0000016c
    1df8:	70520001 	.word	0x70520001
    1dfc:	7c000001 	.word	0x7c000001
    1e00:	01000001 	.word	0x01000001
    1e04:	017e5300 	.word	0x017e5300
    1e08:	01bc0000 	.word	0x01bc0000
    1e0c:	00010000 	.word	0x00010000
    1e10:	00000054 	.word	0x00000054
    1e14:	00000000 	.word	0x00000000
    1e18:	00011c00 	.word	0x00011c00
    1e1c:	00018600 	.word	0x00018600
    1e20:	55000100 	.word	0x55000100
    1e24:	00000186 	.word	0x00000186
    1e28:	0000018e 	.word	0x0000018e
    1e2c:	94530001 	.word	0x94530001
    1e30:	98000001 	.word	0x98000001
    1e34:	01000001 	.word	0x01000001
    1e38:	019a5300 	.word	0x019a5300
    1e3c:	01bc0000 	.word	0x01bc0000
    1e40:	00010000 	.word	0x00010000
    1e44:	00000055 	.word	0x00000055
    1e48:	00000000 	.word	0x00000000
    1e4c:	0001bc00 	.word	0x0001bc00
    1e50:	0001c000 	.word	0x0001c000
    1e54:	5d000100 	.word	0x5d000100
    1e58:	000001c0 	.word	0x000001c0
    1e5c:	00000200 	.word	0x00000200
    1e60:	147d0002 	.word	0x147d0002
    1e64:	00000200 	.word	0x00000200
    1e68:	00000270 	.word	0x00000270
    1e6c:	207d0002 	.word	0x207d0002
	...
    1e78:	000001bc 	.word	0x000001bc
    1e7c:	000001be 	.word	0x000001be
    1e80:	0a500001 	.word	0x0a500001
    1e84:	70000002 	.word	0x70000002
    1e88:	02000002 	.word	0x02000002
    1e8c:	00047d00 	.word	0x00047d00
    1e90:	00000000 	.word	0x00000000
    1e94:	bc000000 	.word	0xbc000000
    1e98:	0e000001 	.word	0x0e000001
    1e9c:	01000002 	.word	0x01000002
    1ea0:	020e5100 	.word	0x020e5100
    1ea4:	02700000 	.word	0x02700000
    1ea8:	00010000 	.word	0x00010000
    1eac:	0000005c 	.word	0x0000005c
    1eb0:	00000000 	.word	0x00000000
    1eb4:	0001da00 	.word	0x0001da00
    1eb8:	00025600 	.word	0x00025600
    1ebc:	56000100 	.word	0x56000100
    1ec0:	00000256 	.word	0x00000256
    1ec4:	00000270 	.word	0x00000270
    1ec8:	00530001 	.word	0x00530001
    1ecc:	00000000 	.word	0x00000000
    1ed0:	d2000000 	.word	0xd2000000
    1ed4:	e2000001 	.word	0xe2000001
    1ed8:	01000001 	.word	0x01000001
    1edc:	01e65300 	.word	0x01e65300
    1ee0:	01ea0000 	.word	0x01ea0000
    1ee4:	00010000 	.word	0x00010000
    1ee8:	0001ec53 	.word	0x0001ec53
    1eec:	00021200 	.word	0x00021200
    1ef0:	54000100 	.word	0x54000100
    1ef4:	00000212 	.word	0x00000212
    1ef8:	00000224 	.word	0x00000224
    1efc:	28520001 	.word	0x28520001
    1f00:	34000002 	.word	0x34000002
    1f04:	01000002 	.word	0x01000002
    1f08:	02365300 	.word	0x02365300
    1f0c:	02700000 	.word	0x02700000
    1f10:	00010000 	.word	0x00010000
    1f14:	00000054 	.word	0x00000054
    1f18:	00000000 	.word	0x00000000
    1f1c:	0001d400 	.word	0x0001d400
    1f20:	00023e00 	.word	0x00023e00
    1f24:	55000100 	.word	0x55000100
    1f28:	0000023e 	.word	0x0000023e
    1f2c:	00000246 	.word	0x00000246
    1f30:	4c530001 	.word	0x4c530001
    1f34:	50000002 	.word	0x50000002
    1f38:	01000002 	.word	0x01000002
    1f3c:	02525300 	.word	0x02525300
    1f40:	02700000 	.word	0x02700000
    1f44:	00010000 	.word	0x00010000
    1f48:	00000055 	.word	0x00000055
    1f4c:	00000000 	.word	0x00000000
    1f50:	00027000 	.word	0x00027000
    1f54:	00027400 	.word	0x00027400
    1f58:	5d000100 	.word	0x5d000100
    1f5c:	00000274 	.word	0x00000274
    1f60:	00000282 	.word	0x00000282
    1f64:	147d0002 	.word	0x147d0002
    1f68:	00000282 	.word	0x00000282
    1f6c:	00000304 	.word	0x00000304
    1f70:	287d0002 	.word	0x287d0002
	...
    1f7c:	00000270 	.word	0x00000270
    1f80:	00000272 	.word	0x00000272
    1f84:	b4500001 	.word	0xb4500001
    1f88:	04000002 	.word	0x04000002
    1f8c:	02000003 	.word	0x02000003
    1f90:	000c7d00 	.word	0x000c7d00
    1f94:	00000000 	.word	0x00000000
    1f98:	70000000 	.word	0x70000000
    1f9c:	b8000002 	.word	0xb8000002
    1fa0:	01000002 	.word	0x01000002
    1fa4:	02b85100 	.word	0x02b85100
    1fa8:	03040000 	.word	0x03040000
    1fac:	00010000 	.word	0x00010000
    1fb0:	00000054 	.word	0x00000054
    1fb4:	00000000 	.word	0x00000000
    1fb8:	00029400 	.word	0x00029400
    1fbc:	0002cc00 	.word	0x0002cc00
    1fc0:	55000100 	.word	0x55000100
    1fc4:	000002cc 	.word	0x000002cc
    1fc8:	000002d4 	.word	0x000002d4
    1fcc:	d6530001 	.word	0xd6530001
    1fd0:	e2000002 	.word	0xe2000002
    1fd4:	01000002 	.word	0x01000002
    1fd8:	00005300 	.word	0x00005300
    1fdc:	00000000 	.word	0x00000000
    1fe0:	02860000 	.word	0x02860000
    1fe4:	02e20000 	.word	0x02e20000
    1fe8:	00020000 	.word	0x00020000
    1fec:	02e2087d 	.word	0x02e2087d
    1ff0:	02ea0000 	.word	0x02ea0000
    1ff4:	00010000 	.word	0x00010000
    1ff8:	0002ee53 	.word	0x0002ee53
    1ffc:	0002f200 	.word	0x0002f200
    2000:	53000100 	.word	0x53000100
    2004:	000002f4 	.word	0x000002f4
    2008:	00000304 	.word	0x00000304
    200c:	00530001 	.word	0x00530001
    2010:	00000000 	.word	0x00000000
    2014:	8e000000 	.word	0x8e000000
    2018:	bc000002 	.word	0xbc000002
    201c:	01000002 	.word	0x01000002
    2020:	02bc5c00 	.word	0x02bc5c00
    2024:	02c40000 	.word	0x02c40000
    2028:	00010000 	.word	0x00010000
    202c:	0002c853 	.word	0x0002c853
    2030:	00030400 	.word	0x00030400
    2034:	5c000100 	.word	0x5c000100
	...
    2040:	00000304 	.word	0x00000304
    2044:	00000308 	.word	0x00000308
    2048:	085d0001 	.word	0x085d0001
    204c:	70000003 	.word	0x70000003
    2050:	02000004 	.word	0x02000004
    2054:	000c7d00 	.word	0x000c7d00
    2058:	00000000 	.word	0x00000000
    205c:	04000000 	.word	0x04000000
    2060:	0e000003 	.word	0x0e000003
    2064:	01000003 	.word	0x01000003
    2068:	030e5000 	.word	0x030e5000
    206c:	04700000 	.word	0x04700000
    2070:	00010000 	.word	0x00010000
    2074:	00000054 	.word	0x00000054
    2078:	00000000 	.word	0x00000000
    207c:	00030400 	.word	0x00030400
    2080:	00030e00 	.word	0x00030e00
    2084:	51000100 	.word	0x51000100
    2088:	0000030e 	.word	0x0000030e
    208c:	00000470 	.word	0x00000470
    2090:	00550001 	.word	0x00550001
    2094:	00000000 	.word	0x00000000
    2098:	44000000 	.word	0x44000000
    209c:	4c000003 	.word	0x4c000003
    20a0:	01000003 	.word	0x01000003
    20a4:	00005300 	.word	0x00005300
    20a8:	00000000 	.word	0x00000000
    20ac:	03320000 	.word	0x03320000
    20b0:	034e0000 	.word	0x034e0000
    20b4:	00010000 	.word	0x00010000
    20b8:	00000052 	.word	0x00000052
    20bc:	00000000 	.word	0x00000000
    20c0:	00038000 	.word	0x00038000
    20c4:	00038e00 	.word	0x00038e00
    20c8:	53000100 	.word	0x53000100
    20cc:	00000392 	.word	0x00000392
    20d0:	0000039a 	.word	0x0000039a
    20d4:	9e530001 	.word	0x9e530001
    20d8:	a8000003 	.word	0xa8000003
    20dc:	01000003 	.word	0x01000003
    20e0:	00005300 	.word	0x00005300
    20e4:	00000000 	.word	0x00000000
    20e8:	03a20000 	.word	0x03a20000
    20ec:	03aa0000 	.word	0x03aa0000
    20f0:	00010000 	.word	0x00010000
    20f4:	00000052 	.word	0x00000052
    20f8:	00000000 	.word	0x00000000
    20fc:	0003fc00 	.word	0x0003fc00
    2100:	00040600 	.word	0x00040600
    2104:	53000100 	.word	0x53000100
	...
    2110:	00000400 	.word	0x00000400
    2114:	00000408 	.word	0x00000408
    2118:	00520001 	.word	0x00520001
    211c:	00000000 	.word	0x00000000
    2120:	4c000000 	.word	0x4c000000
    2124:	56000004 	.word	0x56000004
    2128:	01000004 	.word	0x01000004
    212c:	00005300 	.word	0x00005300
    2130:	00000000 	.word	0x00000000
    2134:	04500000 	.word	0x04500000
    2138:	04580000 	.word	0x04580000
    213c:	00010000 	.word	0x00010000
    2140:	00000052 	.word	0x00000052
    2144:	00000000 	.word	0x00000000
    2148:	00047000 	.word	0x00047000
    214c:	00047400 	.word	0x00047400
    2150:	5d000100 	.word	0x5d000100
    2154:	00000474 	.word	0x00000474
    2158:	000005ca 	.word	0x000005ca
    215c:	147d0002 	.word	0x147d0002
	...
    2168:	00000470 	.word	0x00000470
    216c:	0000047c 	.word	0x0000047c
    2170:	7c510001 	.word	0x7c510001
    2174:	ca000004 	.word	0xca000004
    2178:	01000005 	.word	0x01000005
    217c:	00005c00 	.word	0x00005c00
    2180:	00000000 	.word	0x00000000
    2184:	04ba0000 	.word	0x04ba0000
    2188:	04c80000 	.word	0x04c80000
    218c:	00010000 	.word	0x00010000
    2190:	00000053 	.word	0x00000053
    2194:	00000000 	.word	0x00000000
    2198:	0004b400 	.word	0x0004b400
    219c:	0004ee00 	.word	0x0004ee00
    21a0:	52000100 	.word	0x52000100
	...
    21ac:	000004f2 	.word	0x000004f2
    21b0:	00000500 	.word	0x00000500
    21b4:	04530001 	.word	0x04530001
    21b8:	16000005 	.word	0x16000005
    21bc:	01000005 	.word	0x01000005
    21c0:	00005300 	.word	0x00005300
    21c4:	00000000 	.word	0x00000000
    21c8:	05100000 	.word	0x05100000
    21cc:	052c0000 	.word	0x052c0000
    21d0:	00010000 	.word	0x00010000
    21d4:	0005c652 	.word	0x0005c652
    21d8:	0005ca00 	.word	0x0005ca00
    21dc:	52000100 	.word	0x52000100
	...
    21e8:	00000540 	.word	0x00000540
    21ec:	0000054e 	.word	0x0000054e
    21f0:	52530001 	.word	0x52530001
    21f4:	5a000005 	.word	0x5a000005
    21f8:	01000005 	.word	0x01000005
    21fc:	055e5300 	.word	0x055e5300
    2200:	05680000 	.word	0x05680000
    2204:	00010000 	.word	0x00010000
    2208:	00000053 	.word	0x00000053
    220c:	00000000 	.word	0x00000000
    2210:	00056200 	.word	0x00056200
    2214:	00059200 	.word	0x00059200
    2218:	52000100 	.word	0x52000100
	...
    2224:	000005ae 	.word	0x000005ae
    2228:	000005b6 	.word	0x000005b6
    222c:	00530001 	.word	0x00530001
    2230:	00000000 	.word	0x00000000
    2234:	a0000000 	.word	0xa0000000
    2238:	a2000006 	.word	0xa2000006
    223c:	01000006 	.word	0x01000006
    2240:	00005200 	.word	0x00005200
    2244:	00000000 	.word	0x00000000
    2248:	06d00000 	.word	0x06d00000
    224c:	06dc0000 	.word	0x06dc0000
    2250:	00010000 	.word	0x00010000
    2254:	00000051 	.word	0x00000051
    2258:	00000000 	.word	0x00000000
    225c:	0006d600 	.word	0x0006d600
    2260:	0006dc00 	.word	0x0006dc00
    2264:	53000100 	.word	0x53000100
    2268:	000006dc 	.word	0x000006dc
    226c:	000006ea 	.word	0x000006ea
    2270:	00510001 	.word	0x00510001
    2274:	00000000 	.word	0x00000000
    2278:	ec000000 	.word	0xec000000
    227c:	ee000006 	.word	0xee000006
    2280:	01000006 	.word	0x01000006
    2284:	06ee5d00 	.word	0x06ee5d00
    2288:	077e0000 	.word	0x077e0000
    228c:	00020000 	.word	0x00020000
    2290:	0000087d 	.word	0x0000087d
    2294:	00000000 	.word	0x00000000
    2298:	06ec0000 	.word	0x06ec0000
    229c:	06f40000 	.word	0x06f40000
    22a0:	00010000 	.word	0x00010000
    22a4:	0006f451 	.word	0x0006f451
    22a8:	00077e00 	.word	0x00077e00
    22ac:	54000100 	.word	0x54000100
	...
    22b8:	000006ec 	.word	0x000006ec
    22bc:	000006f8 	.word	0x000006f8
    22c0:	f8520001 	.word	0xf8520001
    22c4:	7e000006 	.word	0x7e000006
    22c8:	01000007 	.word	0x01000007
    22cc:	00005100 	.word	0x00005100
    22d0:	00000000 	.word	0x00000000
    22d4:	06ec0000 	.word	0x06ec0000
    22d8:	06f80000 	.word	0x06f80000
    22dc:	00010000 	.word	0x00010000
    22e0:	0006f853 	.word	0x0006f853
    22e4:	00077e00 	.word	0x00077e00
    22e8:	5c000100 	.word	0x5c000100
	...
    22f4:	0000070c 	.word	0x0000070c
    22f8:	00000724 	.word	0x00000724
    22fc:	2a530001 	.word	0x2a530001
    2300:	2e000007 	.word	0x2e000007
    2304:	01000007 	.word	0x01000007
    2308:	075e5300 	.word	0x075e5300
    230c:	07640000 	.word	0x07640000
    2310:	00010000 	.word	0x00010000
    2314:	00000053 	.word	0x00000053
    2318:	00000000 	.word	0x00000000
    231c:	00072c00 	.word	0x00072c00
    2320:	00072e00 	.word	0x00072e00
    2324:	52000100 	.word	0x52000100
    2328:	0000075e 	.word	0x0000075e
    232c:	0000077e 	.word	0x0000077e
    2330:	00520001 	.word	0x00520001
    2334:	00000000 	.word	0x00000000
    2338:	5c000000 	.word	0x5c000000
    233c:	64000007 	.word	0x64000007
    2340:	01000007 	.word	0x01000007
    2344:	00005300 	.word	0x00005300
    2348:	00000000 	.word	0x00000000
    234c:	07680000 	.word	0x07680000
    2350:	07740000 	.word	0x07740000
    2354:	00010000 	.word	0x00010000
    2358:	00000053 	.word	0x00000053
    235c:	00000000 	.word	0x00000000
    2360:	00078000 	.word	0x00078000
    2364:	00078c00 	.word	0x00078c00
    2368:	51000100 	.word	0x51000100
	...
    2374:	00000780 	.word	0x00000780
    2378:	0000078e 	.word	0x0000078e
    237c:	00520001 	.word	0x00520001
    2380:	00000000 	.word	0x00000000
    2384:	80000000 	.word	0x80000000
    2388:	98000007 	.word	0x98000007
    238c:	01000007 	.word	0x01000007
    2390:	00005300 	.word	0x00005300
    2394:	00000000 	.word	0x00000000
    2398:	07a80000 	.word	0x07a80000
    239c:	07b40000 	.word	0x07b40000
    23a0:	00010000 	.word	0x00010000
    23a4:	00000051 	.word	0x00000051
    23a8:	00000000 	.word	0x00000000
    23ac:	0007a800 	.word	0x0007a800
    23b0:	0007b600 	.word	0x0007b600
    23b4:	52000100 	.word	0x52000100
	...
    23c0:	000007a8 	.word	0x000007a8
    23c4:	000007c0 	.word	0x000007c0
    23c8:	00530001 	.word	0x00530001
    23cc:	00000000 	.word	0x00000000
    23d0:	cc000000 	.word	0xcc000000
    23d4:	d8000007 	.word	0xd8000007
    23d8:	01000007 	.word	0x01000007
    23dc:	00005100 	.word	0x00005100
    23e0:	00000000 	.word	0x00000000
    23e4:	07cc0000 	.word	0x07cc0000
    23e8:	07da0000 	.word	0x07da0000
    23ec:	00010000 	.word	0x00010000
    23f0:	00000052 	.word	0x00000052
    23f4:	00000000 	.word	0x00000000
    23f8:	0007ec00 	.word	0x0007ec00
    23fc:	0007f800 	.word	0x0007f800
    2400:	51000100 	.word	0x51000100
	...
    240c:	000007f2 	.word	0x000007f2
    2410:	000007f8 	.word	0x000007f8
    2414:	f8530001 	.word	0xf8530001
    2418:	fc000007 	.word	0xfc000007
    241c:	01000007 	.word	0x01000007
    2420:	00005100 	.word	0x00005100
    2424:	00000000 	.word	0x00000000
    2428:	07fc0000 	.word	0x07fc0000
    242c:	08080000 	.word	0x08080000
    2430:	00010000 	.word	0x00010000
    2434:	00000051 	.word	0x00000051
    2438:	00000000 	.word	0x00000000
    243c:	00080200 	.word	0x00080200
    2440:	00080800 	.word	0x00080800
    2444:	53000100 	.word	0x53000100
    2448:	00000808 	.word	0x00000808
    244c:	0000080c 	.word	0x0000080c
    2450:	00510001 	.word	0x00510001
    2454:	00000000 	.word	0x00000000
    2458:	0c000000 	.word	0x0c000000
    245c:	12000008 	.word	0x12000008
    2460:	01000008 	.word	0x01000008
    2464:	08125d00 	.word	0x08125d00
    2468:	08520000 	.word	0x08520000
    246c:	00020000 	.word	0x00020000
    2470:	00000c7d 	.word	0x00000c7d
    2474:	00000000 	.word	0x00000000
    2478:	080c0000 	.word	0x080c0000
    247c:	08440000 	.word	0x08440000
    2480:	00010000 	.word	0x00010000
    2484:	00000051 	.word	0x00000051
    2488:	00000000 	.word	0x00000000
    248c:	00080c00 	.word	0x00080c00
    2490:	00083400 	.word	0x00083400
    2494:	52000100 	.word	0x52000100
	...
    24a0:	00000828 	.word	0x00000828
    24a4:	00000844 	.word	0x00000844
    24a8:	445c0001 	.word	0x445c0001
    24ac:	52000008 	.word	0x52000008
    24b0:	01000008 	.word	0x01000008
    24b4:	00005100 	.word	0x00005100
    24b8:	00000000 	.word	0x00000000
    24bc:	08540000 	.word	0x08540000
    24c0:	08600000 	.word	0x08600000
    24c4:	00010000 	.word	0x00010000
    24c8:	00000051 	.word	0x00000051
    24cc:	00000000 	.word	0x00000000
    24d0:	00085a00 	.word	0x00085a00
    24d4:	00086000 	.word	0x00086000
    24d8:	53000100 	.word	0x53000100
    24dc:	00000860 	.word	0x00000860
    24e0:	00000864 	.word	0x00000864
    24e4:	00510001 	.word	0x00510001
    24e8:	00000000 	.word	0x00000000
    24ec:	6a000000 	.word	0x6a000000
    24f0:	72000008 	.word	0x72000008
    24f4:	01000008 	.word	0x01000008
    24f8:	08745300 	.word	0x08745300
    24fc:	08780000 	.word	0x08780000
    2500:	00010000 	.word	0x00010000
    2504:	00000053 	.word	0x00000053
    2508:	00000000 	.word	0x00000000
    250c:	00087800 	.word	0x00087800
    2510:	00088400 	.word	0x00088400
    2514:	51000100 	.word	0x51000100
	...
    2520:	0000087e 	.word	0x0000087e
    2524:	00000884 	.word	0x00000884
    2528:	84530001 	.word	0x84530001
    252c:	88000008 	.word	0x88000008
    2530:	01000008 	.word	0x01000008
    2534:	00005100 	.word	0x00005100
    2538:	00000000 	.word	0x00000000
    253c:	088e0000 	.word	0x088e0000
    2540:	08960000 	.word	0x08960000
    2544:	00010000 	.word	0x00010000
    2548:	00089853 	.word	0x00089853
    254c:	00089c00 	.word	0x00089c00
    2550:	53000100 	.word	0x53000100
	...
    255c:	0000090c 	.word	0x0000090c
    2560:	00000918 	.word	0x00000918
    2564:	00510001 	.word	0x00510001
    2568:	00000000 	.word	0x00000000
    256c:	12000000 	.word	0x12000000
    2570:	18000009 	.word	0x18000009
    2574:	01000009 	.word	0x01000009
    2578:	09185300 	.word	0x09185300
    257c:	091c0000 	.word	0x091c0000
    2580:	00010000 	.word	0x00010000
    2584:	00000051 	.word	0x00000051
    2588:	00000000 	.word	0x00000000
    258c:	00092200 	.word	0x00092200
    2590:	00092a00 	.word	0x00092a00
    2594:	53000100 	.word	0x53000100
    2598:	0000092c 	.word	0x0000092c
    259c:	00000930 	.word	0x00000930
    25a0:	00530001 	.word	0x00530001
    25a4:	00000000 	.word	0x00000000
    25a8:	30000000 	.word	0x30000000
    25ac:	3c000009 	.word	0x3c000009
    25b0:	01000009 	.word	0x01000009
    25b4:	00005100 	.word	0x00005100
    25b8:	00000000 	.word	0x00000000
    25bc:	09360000 	.word	0x09360000
    25c0:	093c0000 	.word	0x093c0000
    25c4:	00010000 	.word	0x00010000
    25c8:	00093c53 	.word	0x00093c53
    25cc:	00094000 	.word	0x00094000
    25d0:	51000100 	.word	0x51000100
	...
    25dc:	00000946 	.word	0x00000946
    25e0:	0000094e 	.word	0x0000094e
    25e4:	50530001 	.word	0x50530001
    25e8:	54000009 	.word	0x54000009
    25ec:	01000009 	.word	0x01000009
    25f0:	00005300 	.word	0x00005300
    25f4:	00000000 	.word	0x00000000
    25f8:	09540000 	.word	0x09540000
    25fc:	09600000 	.word	0x09600000
    2600:	00010000 	.word	0x00010000
    2604:	00000051 	.word	0x00000051
    2608:	00000000 	.word	0x00000000
    260c:	00095a00 	.word	0x00095a00
    2610:	00096000 	.word	0x00096000
    2614:	53000100 	.word	0x53000100
    2618:	00000960 	.word	0x00000960
    261c:	00000964 	.word	0x00000964
    2620:	00510001 	.word	0x00510001
    2624:	00000000 	.word	0x00000000
    2628:	6a000000 	.word	0x6a000000
    262c:	72000009 	.word	0x72000009
    2630:	01000009 	.word	0x01000009
    2634:	09745300 	.word	0x09745300
    2638:	09780000 	.word	0x09780000
    263c:	00010000 	.word	0x00010000
    2640:	00000053 	.word	0x00000053
    2644:	00000000 	.word	0x00000000
    2648:	00097800 	.word	0x00097800
    264c:	00098400 	.word	0x00098400
    2650:	51000100 	.word	0x51000100
	...
    265c:	0000097e 	.word	0x0000097e
    2660:	00000984 	.word	0x00000984
    2664:	84530001 	.word	0x84530001
    2668:	88000009 	.word	0x88000009
    266c:	01000009 	.word	0x01000009
    2670:	00005100 	.word	0x00005100
    2674:	00000000 	.word	0x00000000
    2678:	098e0000 	.word	0x098e0000
    267c:	09960000 	.word	0x09960000
    2680:	00010000 	.word	0x00010000
    2684:	00099853 	.word	0x00099853
    2688:	00099c00 	.word	0x00099c00
    268c:	53000100 	.word	0x53000100
	...
    2698:	0000099c 	.word	0x0000099c
    269c:	000009a8 	.word	0x000009a8
    26a0:	00510001 	.word	0x00510001
    26a4:	00000000 	.word	0x00000000
    26a8:	a2000000 	.word	0xa2000000
    26ac:	a8000009 	.word	0xa8000009
    26b0:	01000009 	.word	0x01000009
    26b4:	09a85300 	.word	0x09a85300
    26b8:	09ac0000 	.word	0x09ac0000
    26bc:	00010000 	.word	0x00010000
    26c0:	00000051 	.word	0x00000051
    26c4:	00000000 	.word	0x00000000
    26c8:	0009b000 	.word	0x0009b000
    26cc:	0009b600 	.word	0x0009b600
    26d0:	53000100 	.word	0x53000100
    26d4:	000009b8 	.word	0x000009b8
    26d8:	000009bc 	.word	0x000009bc
    26dc:	00530001 	.word	0x00530001
    26e0:	00000000 	.word	0x00000000
    26e4:	bc000000 	.word	0xbc000000
    26e8:	c8000009 	.word	0xc8000009
    26ec:	01000009 	.word	0x01000009
    26f0:	00005100 	.word	0x00005100
    26f4:	00000000 	.word	0x00000000
    26f8:	09c20000 	.word	0x09c20000
    26fc:	09c80000 	.word	0x09c80000
    2700:	00010000 	.word	0x00010000
    2704:	0009c853 	.word	0x0009c853
    2708:	0009cc00 	.word	0x0009cc00
    270c:	51000100 	.word	0x51000100
	...
    2718:	000009d0 	.word	0x000009d0
    271c:	000009d6 	.word	0x000009d6
    2720:	d8530001 	.word	0xd8530001
    2724:	dc000009 	.word	0xdc000009
    2728:	01000009 	.word	0x01000009
    272c:	00005300 	.word	0x00005300
    2730:	00000000 	.word	0x00000000
    2734:	09dc0000 	.word	0x09dc0000
    2738:	09e80000 	.word	0x09e80000
    273c:	00010000 	.word	0x00010000
    2740:	00000051 	.word	0x00000051
    2744:	00000000 	.word	0x00000000
    2748:	0009e200 	.word	0x0009e200
    274c:	0009e800 	.word	0x0009e800
    2750:	53000100 	.word	0x53000100
    2754:	000009e8 	.word	0x000009e8
    2758:	000009ec 	.word	0x000009ec
    275c:	00510001 	.word	0x00510001
    2760:	00000000 	.word	0x00000000
    2764:	ec000000 	.word	0xec000000
    2768:	f8000009 	.word	0xf8000009
    276c:	01000009 	.word	0x01000009
    2770:	00005100 	.word	0x00005100
    2774:	00000000 	.word	0x00000000
    2778:	09f20000 	.word	0x09f20000
    277c:	09f80000 	.word	0x09f80000
    2780:	00010000 	.word	0x00010000
    2784:	0009f853 	.word	0x0009f853
    2788:	0009fc00 	.word	0x0009fc00
    278c:	51000100 	.word	0x51000100
	...
    2798:	00000a02 	.word	0x00000a02
    279c:	00000a0a 	.word	0x00000a0a
    27a0:	0c530001 	.word	0x0c530001
    27a4:	1000000a 	.word	0x1000000a
    27a8:	0100000a 	.word	0x0100000a
    27ac:	00005300 	.word	0x00005300
    27b0:	00000000 	.word	0x00000000
    27b4:	0a160000 	.word	0x0a160000
    27b8:	0a1e0000 	.word	0x0a1e0000
    27bc:	00010000 	.word	0x00010000
    27c0:	000a2053 	.word	0x000a2053
    27c4:	000a2400 	.word	0x000a2400
    27c8:	53000100 	.word	0x53000100
	...
    27d4:	00000a2a 	.word	0x00000a2a
    27d8:	00000a32 	.word	0x00000a32
    27dc:	34530001 	.word	0x34530001
    27e0:	3800000a 	.word	0x3800000a
    27e4:	0100000a 	.word	0x0100000a
    27e8:	00005300 	.word	0x00005300
    27ec:	00000000 	.word	0x00000000
    27f0:	0a3e0000 	.word	0x0a3e0000
    27f4:	0a460000 	.word	0x0a460000
    27f8:	00010000 	.word	0x00010000
    27fc:	000a4853 	.word	0x000a4853
    2800:	000a4c00 	.word	0x000a4c00
    2804:	53000100 	.word	0x53000100
	...
    2810:	00000a52 	.word	0x00000a52
    2814:	00000a5a 	.word	0x00000a5a
    2818:	5c530001 	.word	0x5c530001
    281c:	6000000a 	.word	0x6000000a
    2820:	0100000a 	.word	0x0100000a
    2824:	00005300 	.word	0x00005300
    2828:	00000000 	.word	0x00000000
    282c:	0a600000 	.word	0x0a600000
    2830:	0a660000 	.word	0x0a660000
    2834:	00010000 	.word	0x00010000
    2838:	00000052 	.word	0x00000052
    283c:	00000000 	.word	0x00000000
    2840:	000a8000 	.word	0x000a8000
    2844:	000a8600 	.word	0x000a8600
    2848:	52000100 	.word	0x52000100
	...
    2854:	00000aa0 	.word	0x00000aa0
    2858:	00000aaa 	.word	0x00000aaa
    285c:	aa5d0001 	.word	0xaa5d0001
    2860:	0800000a 	.word	0x0800000a
    2864:	0200000b 	.word	0x0200000b
    2868:	00087d00 	.word	0x00087d00
    286c:	00000000 	.word	0x00000000
    2870:	a0000000 	.word	0xa0000000
    2874:	a800000a 	.word	0xa800000a
    2878:	0100000a 	.word	0x0100000a
    287c:	0ac25000 	.word	0x0ac25000
    2880:	0b080000 	.word	0x0b080000
    2884:	00020000 	.word	0x00020000
    2888:	0000047d 	.word	0x0000047d
    288c:	00000000 	.word	0x00000000
    2890:	0aa00000 	.word	0x0aa00000
    2894:	0acc0000 	.word	0x0acc0000
    2898:	00010000 	.word	0x00010000
    289c:	000ae251 	.word	0x000ae251
    28a0:	000aee00 	.word	0x000aee00
    28a4:	51000100 	.word	0x51000100
	...
    28b0:	00000aa0 	.word	0x00000aa0
    28b4:	00000aa8 	.word	0x00000aa8
    28b8:	a8520001 	.word	0xa8520001
    28bc:	0800000a 	.word	0x0800000a
    28c0:	0100000b 	.word	0x0100000b
    28c4:	00005c00 	.word	0x00005c00
    28c8:	00000000 	.word	0x00000000
    28cc:	0b5c0000 	.word	0x0b5c0000
    28d0:	0b6e0000 	.word	0x0b6e0000
    28d4:	00010000 	.word	0x00010000
    28d8:	00000051 	.word	0x00000051
    28dc:	00000000 	.word	0x00000000
    28e0:	000b7400 	.word	0x000b7400
    28e4:	000b8600 	.word	0x000b8600
    28e8:	51000100 	.word	0x51000100
	...
    28f4:	00000b8c 	.word	0x00000b8c
    28f8:	00000b9e 	.word	0x00000b9e
    28fc:	00510001 	.word	0x00510001
    2900:	00000000 	.word	0x00000000
    2904:	a4000000 	.word	0xa4000000
    2908:	b600000b 	.word	0xb600000b
    290c:	0100000b 	.word	0x0100000b
    2910:	00005100 	.word	0x00005100
    2914:	00000000 	.word	0x00000000
    2918:	0bd80000 	.word	0x0bd80000
    291c:	0bea0000 	.word	0x0bea0000
    2920:	00010000 	.word	0x00010000
    2924:	00000051 	.word	0x00000051
    2928:	00000000 	.word	0x00000000
    292c:	000c0c00 	.word	0x000c0c00
    2930:	000c1e00 	.word	0x000c1e00
    2934:	51000100 	.word	0x51000100
	...
    2940:	00000c40 	.word	0x00000c40
    2944:	00000c4c 	.word	0x00000c4c
    2948:	00510001 	.word	0x00510001
    294c:	00000000 	.word	0x00000000
    2950:	50000000 	.word	0x50000000
    2954:	5200000c 	.word	0x5200000c
    2958:	0100000c 	.word	0x0100000c
    295c:	00005000 	.word	0x00005000
    2960:	00000000 	.word	0x00000000
    2964:	0c580000 	.word	0x0c580000
    2968:	0c5a0000 	.word	0x0c5a0000
    296c:	00010000 	.word	0x00010000
    2970:	00000050 	.word	0x00000050
    2974:	00000000 	.word	0x00000000
    2978:	000c6000 	.word	0x000c6000
    297c:	000c6200 	.word	0x000c6200
    2980:	50000100 	.word	0x50000100
	...
    298c:	00000c68 	.word	0x00000c68
    2990:	00000c6c 	.word	0x00000c6c
    2994:	00500001 	.word	0x00500001
    2998:	00000000 	.word	0x00000000
    299c:	70000000 	.word	0x70000000
    29a0:	7200000c 	.word	0x7200000c
    29a4:	0100000c 	.word	0x0100000c
    29a8:	00005000 	.word	0x00005000
    29ac:	00000000 	.word	0x00000000
    29b0:	0c780000 	.word	0x0c780000
    29b4:	0c7a0000 	.word	0x0c7a0000
    29b8:	00010000 	.word	0x00010000
    29bc:	00000050 	.word	0x00000050
    29c0:	00000000 	.word	0x00000000
    29c4:	000c8000 	.word	0x000c8000
    29c8:	000c8a00 	.word	0x000c8a00
    29cc:	50000100 	.word	0x50000100
	...
    29d8:	00000c8c 	.word	0x00000c8c
    29dc:	00000c90 	.word	0x00000c90
    29e0:	00510001 	.word	0x00510001
    29e4:	00000000 	.word	0x00000000
    29e8:	98000000 	.word	0x98000000
    29ec:	a400000c 	.word	0xa400000c
    29f0:	0100000c 	.word	0x0100000c
    29f4:	00005000 	.word	0x00005000
    29f8:	00000000 	.word	0x00000000
    29fc:	0cb00000 	.word	0x0cb00000
    2a00:	0cb40000 	.word	0x0cb40000
    2a04:	00010000 	.word	0x00010000
    2a08:	00000051 	.word	0x00000051
    2a0c:	00000000 	.word	0x00000000
    2a10:	000cbc00 	.word	0x000cbc00
    2a14:	000cbe00 	.word	0x000cbe00
    2a18:	5d000100 	.word	0x5d000100
    2a1c:	00000cbe 	.word	0x00000cbe
    2a20:	00000cc2 	.word	0x00000cc2
    2a24:	047d0002 	.word	0x047d0002
    2a28:	00000cc2 	.word	0x00000cc2
    2a2c:	00000d88 	.word	0x00000d88
    2a30:	107d0002 	.word	0x107d0002
	...
    2a3c:	00000cbc 	.word	0x00000cbc
    2a40:	00000cc4 	.word	0x00000cc4
    2a44:	c6500001 	.word	0xc6500001
    2a48:	8800000c 	.word	0x8800000c
    2a4c:	0200000d 	.word	0x0200000d
    2a50:	00047d00 	.word	0x00047d00
    2a54:	00000000 	.word	0x00000000
    2a58:	20000000 	.word	0x20000000
    2a5c:	32000000 	.word	0x32000000
    2a60:	01000000 	.word	0x01000000
    2a64:	00005100 	.word	0x00005100
    2a68:	00000000 	.word	0x00000000
    2a6c:	00740000 	.word	0x00740000
    2a70:	00820000 	.word	0x00820000
    2a74:	00010000 	.word	0x00010000
    2a78:	0000825d 	.word	0x0000825d
    2a7c:	0000b200 	.word	0x0000b200
    2a80:	7d000200 	.word	0x7d000200
    2a84:	00000008 	.word	0x00000008
    2a88:	00000000 	.word	0x00000000
    2a8c:	00007400 	.word	0x00007400
    2a90:	00008c00 	.word	0x00008c00
    2a94:	50000100 	.word	0x50000100
	...
    2aa0:	00000074 	.word	0x00000074
    2aa4:	00000076 	.word	0x00000076
    2aa8:	76510001 	.word	0x76510001
    2aac:	80000000 	.word	0x80000000
    2ab0:	01000000 	.word	0x01000000
    2ab4:	00005300 	.word	0x00005300
    2ab8:	00000000 	.word	0x00000000
    2abc:	00900000 	.word	0x00900000
    2ac0:	00920000 	.word	0x00920000
    2ac4:	00010000 	.word	0x00010000
    2ac8:	00009a50 	.word	0x00009a50
    2acc:	00009c00 	.word	0x00009c00
    2ad0:	50000100 	.word	0x50000100
    2ad4:	0000009e 	.word	0x0000009e
    2ad8:	000000b2 	.word	0x000000b2
    2adc:	00500001 	.word	0x00500001
    2ae0:	00000000 	.word	0x00000000
    2ae4:	e4000000 	.word	0xe4000000
    2ae8:	f6000000 	.word	0xf6000000
    2aec:	01000000 	.word	0x01000000
    2af0:	00005100 	.word	0x00005100
    2af4:	00000000 	.word	0x00000000
    2af8:	01180000 	.word	0x01180000
    2afc:	012a0000 	.word	0x012a0000
    2b00:	00010000 	.word	0x00010000
    2b04:	00000051 	.word	0x00000051
    2b08:	00000000 	.word	0x00000000
    2b0c:	00014c00 	.word	0x00014c00
    2b10:	00014e00 	.word	0x00014e00
    2b14:	51000100 	.word	0x51000100
	...
    2b20:	00000154 	.word	0x00000154
    2b24:	00000156 	.word	0x00000156
    2b28:	00500001 	.word	0x00500001
    2b2c:	00000000 	.word	0x00000000
    2b30:	e4000000 	.word	0xe4000000
    2b34:	f6000001 	.word	0xf6000001
    2b38:	01000001 	.word	0x01000001
    2b3c:	00005100 	.word	0x00005100
    2b40:	00000000 	.word	0x00000000
    2b44:	02180000 	.word	0x02180000
    2b48:	02220000 	.word	0x02220000
    2b4c:	00010000 	.word	0x00010000
    2b50:	00000050 	.word	0x00000050
    2b54:	00000000 	.word	0x00000000
    2b58:	00022400 	.word	0x00022400
    2b5c:	00022800 	.word	0x00022800
    2b60:	51000100 	.word	0x51000100
	...
    2b6c:	00000230 	.word	0x00000230
    2b70:	0000026c 	.word	0x0000026c
    2b74:	00500001 	.word	0x00500001
    2b78:	00000000 	.word	0x00000000
    2b7c:	30000000 	.word	0x30000000
    2b80:	32000002 	.word	0x32000002
    2b84:	01000002 	.word	0x01000002
    2b88:	02325100 	.word	0x02325100
    2b8c:	023c0000 	.word	0x023c0000
    2b90:	00010000 	.word	0x00010000
    2b94:	00023c53 	.word	0x00023c53
    2b98:	00027a00 	.word	0x00027a00
    2b9c:	51000100 	.word	0x51000100
	...
    2ba8:	00000240 	.word	0x00000240
    2bac:	0000025a 	.word	0x0000025a
    2bb0:	5a520001 	.word	0x5a520001
    2bb4:	7a000002 	.word	0x7a000002
    2bb8:	01000002 	.word	0x01000002
    2bbc:	00005c00 	.word	0x00005c00
    2bc0:	00000000 	.word	0x00000000
    2bc4:	02360000 	.word	0x02360000
    2bc8:	025a0000 	.word	0x025a0000
    2bcc:	00010000 	.word	0x00010000
    2bd0:	0000005c 	.word	0x0000005c
    2bd4:	00000000 	.word	0x00000000
    2bd8:	00027c00 	.word	0x00027c00
    2bdc:	00027e00 	.word	0x00027e00
    2be0:	51000100 	.word	0x51000100
	...
    2bec:	0000028c 	.word	0x0000028c
    2bf0:	000002a0 	.word	0x000002a0
    2bf4:	a05d0001 	.word	0xa05d0001
    2bf8:	cc000002 	.word	0xcc000002
    2bfc:	02000002 	.word	0x02000002
    2c00:	cc107d00 	.word	0xcc107d00
    2c04:	28000002 	.word	0x28000002
    2c08:	02000003 	.word	0x02000003
    2c0c:	00307d00 	.word	0x00307d00
    2c10:	00000000 	.word	0x00000000
    2c14:	8c000000 	.word	0x8c000000
    2c18:	8e000002 	.word	0x8e000002
    2c1c:	01000002 	.word	0x01000002
    2c20:	02d45000 	.word	0x02d45000
    2c24:	03280000 	.word	0x03280000
    2c28:	00020000 	.word	0x00020000
    2c2c:	0000047d 	.word	0x0000047d
    2c30:	00000000 	.word	0x00000000
    2c34:	028c0000 	.word	0x028c0000
    2c38:	02a60000 	.word	0x02a60000
    2c3c:	00010000 	.word	0x00010000
    2c40:	0002a651 	.word	0x0002a651
    2c44:	00032800 	.word	0x00032800
    2c48:	56000100 	.word	0x56000100
	...
    2c54:	00000294 	.word	0x00000294
    2c58:	0000029a 	.word	0x0000029a
    2c5c:	aa530001 	.word	0xaa530001
    2c60:	c2000002 	.word	0xc2000002
    2c64:	01000002 	.word	0x01000002
    2c68:	02c65200 	.word	0x02c65200
    2c6c:	02ce0000 	.word	0x02ce0000
    2c70:	00010000 	.word	0x00010000
    2c74:	00000053 	.word	0x00000053
    2c78:	00000000 	.word	0x00000000
    2c7c:	0002e600 	.word	0x0002e600
    2c80:	0002ee00 	.word	0x0002ee00
    2c84:	53000100 	.word	0x53000100
	...
    2c90:	00000328 	.word	0x00000328
    2c94:	0000032a 	.word	0x0000032a
    2c98:	2a5d0001 	.word	0x2a5d0001
    2c9c:	2e000003 	.word	0x2e000003
    2ca0:	02000003 	.word	0x02000003
    2ca4:	2e047d00 	.word	0x2e047d00
    2ca8:	bc000003 	.word	0xbc000003
    2cac:	02000003 	.word	0x02000003
    2cb0:	00107d00 	.word	0x00107d00
    2cb4:	00000000 	.word	0x00000000
    2cb8:	28000000 	.word	0x28000000
    2cbc:	30000003 	.word	0x30000003
    2cc0:	01000003 	.word	0x01000003
    2cc4:	03325000 	.word	0x03325000
    2cc8:	03bc0000 	.word	0x03bc0000
    2ccc:	00020000 	.word	0x00020000
    2cd0:	0000047d 	.word	0x0000047d
	...
    2cdc:	000a0000 	.word	0x000a0000
    2ce0:	00010000 	.word	0x00010000
    2ce4:	00000a5d 	.word	0x00000a5d
    2ce8:	00005400 	.word	0x00005400
    2cec:	7d000200 	.word	0x7d000200
    2cf0:	00000008 	.word	0x00000008
    2cf4:	00000000 	.word	0x00000000
    2cf8:	00002600 	.word	0x00002600
    2cfc:	00003800 	.word	0x00003800
    2d00:	53000100 	.word	0x53000100
	...
    2d10:	00000004 	.word	0x00000004
    2d14:	045d0001 	.word	0x045d0001
    2d18:	10000000 	.word	0x10000000
    2d1c:	02000000 	.word	0x02000000
    2d20:	10047d00 	.word	0x10047d00
    2d24:	28000000 	.word	0x28000000
    2d28:	02000000 	.word	0x02000000
    2d2c:	00087d00 	.word	0x00087d00
	...
    2d38:	0c000000 	.word	0x0c000000
    2d3c:	01000000 	.word	0x01000000
    2d40:	000c5000 	.word	0x000c5000
    2d44:	001c0000 	.word	0x001c0000
    2d48:	00010000 	.word	0x00010000
    2d4c:	00000051 	.word	0x00000051
	...
    2d58:	00000c00 	.word	0x00000c00
    2d5c:	50000100 	.word	0x50000100
    2d60:	0000000c 	.word	0x0000000c
    2d64:	00000030 	.word	0x00000030
    2d68:	00540001 	.word	0x00540001
	...
    2d74:	04000000 	.word	0x04000000
    2d78:	01000000 	.word	0x01000000
    2d7c:	00045d00 	.word	0x00045d00
    2d80:	00480000 	.word	0x00480000
    2d84:	00020000 	.word	0x00020000
    2d88:	0000107d 	.word	0x0000107d
    2d8c:	00000000 	.word	0x00000000
    2d90:	00480000 	.word	0x00480000
    2d94:	004c0000 	.word	0x004c0000
    2d98:	00010000 	.word	0x00010000
    2d9c:	00004c5d 	.word	0x00004c5d
    2da0:	0000c800 	.word	0x0000c800
    2da4:	7d000200 	.word	0x7d000200
    2da8:	00000010 	.word	0x00000010
	...
    2db4:	00000800 	.word	0x00000800
    2db8:	5d000100 	.word	0x5d000100
    2dbc:	00000008 	.word	0x00000008
    2dc0:	000000d0 	.word	0x000000d0
    2dc4:	087d0002 	.word	0x087d0002
	...
    2dd4:	00000018 	.word	0x00000018
    2dd8:	18500001 	.word	0x18500001
    2ddc:	20000000 	.word	0x20000000
    2de0:	01000000 	.word	0x01000000
    2de4:	00205400 	.word	0x00205400
    2de8:	00380000 	.word	0x00380000
    2dec:	00010000 	.word	0x00010000
    2df0:	00003850 	.word	0x00003850
    2df4:	0000d000 	.word	0x0000d000
    2df8:	54000100 	.word	0x54000100
	...
    2e08:	0000002c 	.word	0x0000002c
    2e0c:	a4510001 	.word	0xa4510001
    2e10:	b0000000 	.word	0xb0000000
    2e14:	01000000 	.word	0x01000000
    2e18:	00c45100 	.word	0x00c45100
    2e1c:	00d00000 	.word	0x00d00000
    2e20:	00010000 	.word	0x00010000
    2e24:	00000051 	.word	0x00000051
	...
    2e30:	00003800 	.word	0x00003800
    2e34:	52000100 	.word	0x52000100
    2e38:	00000038 	.word	0x00000038
    2e3c:	00000060 	.word	0x00000060
    2e40:	605c0001 	.word	0x605c0001
    2e44:	90000000 	.word	0x90000000
    2e48:	01000000 	.word	0x01000000
    2e4c:	00a05200 	.word	0x00a05200
    2e50:	00d00000 	.word	0x00d00000
    2e54:	00010000 	.word	0x00010000
    2e58:	00000052 	.word	0x00000052
    2e5c:	00000000 	.word	0x00000000
    2e60:	00000c00 	.word	0x00000c00
    2e64:	00003000 	.word	0x00003000
    2e68:	5c000100 	.word	0x5c000100
    2e6c:	000000a4 	.word	0x000000a4
    2e70:	000000d0 	.word	0x000000d0
    2e74:	005c0001 	.word	0x005c0001
    2e78:	00000000 	.word	0x00000000
    2e7c:	28000000 	.word	0x28000000
    2e80:	2c000000 	.word	0x2c000000
    2e84:	01000000 	.word	0x01000000
    2e88:	002c5300 	.word	0x002c5300
    2e8c:	00b00000 	.word	0x00b00000
    2e90:	00010000 	.word	0x00010000
    2e94:	0000c451 	.word	0x0000c451
    2e98:	0000d000 	.word	0x0000d000
    2e9c:	51000100 	.word	0x51000100
	...
    2ea8:	00000034 	.word	0x00000034
    2eac:	0000005c 	.word	0x0000005c
    2eb0:	70530001 	.word	0x70530001
    2eb4:	74000000 	.word	0x74000000
    2eb8:	01000000 	.word	0x01000000
    2ebc:	00745000 	.word	0x00745000
    2ec0:	00840000 	.word	0x00840000
    2ec4:	00010000 	.word	0x00010000
    2ec8:	00008453 	.word	0x00008453
    2ecc:	0000c800 	.word	0x0000c800
    2ed0:	50000100 	.word	0x50000100
	...
    2ee0:	00000008 	.word	0x00000008
    2ee4:	085d0001 	.word	0x085d0001
    2ee8:	9c000000 	.word	0x9c000000
    2eec:	02000000 	.word	0x02000000
    2ef0:	00147d00 	.word	0x00147d00
	...
    2efc:	20000000 	.word	0x20000000
    2f00:	01000000 	.word	0x01000000
    2f04:	00205000 	.word	0x00205000
    2f08:	009c0000 	.word	0x009c0000
    2f0c:	00010000 	.word	0x00010000
    2f10:	00000055 	.word	0x00000055
	...
    2f1c:	00003c00 	.word	0x00003c00
    2f20:	51000100 	.word	0x51000100
    2f24:	0000003c 	.word	0x0000003c
    2f28:	0000009c 	.word	0x0000009c
    2f2c:	00580001 	.word	0x00580001
	...
    2f38:	3c000000 	.word	0x3c000000
    2f3c:	01000000 	.word	0x01000000
    2f40:	003c5200 	.word	0x003c5200
    2f44:	009c0000 	.word	0x009c0000
    2f48:	00010000 	.word	0x00010000
    2f4c:	00000056 	.word	0x00000056
	...
    2f58:	00003c00 	.word	0x00003c00
    2f5c:	53000100 	.word	0x53000100
    2f60:	0000003c 	.word	0x0000003c
    2f64:	0000009c 	.word	0x0000009c
    2f68:	00570001 	.word	0x00570001
	...
    2f74:	04000000 	.word	0x04000000
    2f78:	01000000 	.word	0x01000000
    2f7c:	00045d00 	.word	0x00045d00
    2f80:	00100000 	.word	0x00100000
    2f84:	00020000 	.word	0x00020000
    2f88:	0010247d 	.word	0x0010247d
    2f8c:	010c0000 	.word	0x010c0000
    2f90:	00020000 	.word	0x00020000
    2f94:	0000307d 	.word	0x0000307d
	...
    2fa0:	00240000 	.word	0x00240000
    2fa4:	00010000 	.word	0x00010000
    2fa8:	00002450 	.word	0x00002450
    2fac:	0000c000 	.word	0x0000c000
    2fb0:	7d000200 	.word	0x7d000200
    2fb4:	0000c004 	.word	0x0000c004
    2fb8:	0000d400 	.word	0x0000d400
    2fbc:	91000200 	.word	0x91000200
    2fc0:	0000d470 	.word	0x0000d470
    2fc4:	0000e800 	.word	0x0000e800
    2fc8:	7d000200 	.word	0x7d000200
    2fcc:	0000e804 	.word	0x0000e804
    2fd0:	0000f400 	.word	0x0000f400
    2fd4:	91000200 	.word	0x91000200
    2fd8:	0000f470 	.word	0x0000f470
    2fdc:	00010c00 	.word	0x00010c00
    2fe0:	7d000200 	.word	0x7d000200
    2fe4:	00000004 	.word	0x00000004
	...
    2ff0:	00002400 	.word	0x00002400
    2ff4:	51000100 	.word	0x51000100
    2ff8:	00000024 	.word	0x00000024
    2ffc:	0000010c 	.word	0x0000010c
    3000:	00570001 	.word	0x00570001
    3004:	00000000 	.word	0x00000000
    3008:	44000000 	.word	0x44000000
    300c:	c0000000 	.word	0xc0000000
    3010:	01000000 	.word	0x01000000
    3014:	00d45c00 	.word	0x00d45c00
    3018:	00dc0000 	.word	0x00dc0000
    301c:	00010000 	.word	0x00010000
    3020:	0000f85c 	.word	0x0000f85c
    3024:	00010400 	.word	0x00010400
    3028:	5c000100 	.word	0x5c000100
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	524f4305 	subpl	r4, pc, #335544320	; 0x14000000
  14:	2d584554 	cfldr64cs	mvdx4, [r8, #-336]
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	084d070a 	stmdaeq	sp, {r1, r3, r8, r9, sl}^
  20:	12020901 	andne	r0, r2, #16384	; 0x4000
  24:	15011404 	strne	r1, [r1, #-1028]
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1a011901 	bne	46438 <__Stack_Size+0x46038>
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
   0:	ffffffff 	undefined instruction 0xffffffff
	...
  20:	0000011e 	andeq	r0, r0, lr, lsl r1
  24:	00000120 	andeq	r0, r0, r0, lsr #2
  28:	00000126 	andeq	r0, r0, r6, lsr #2
  2c:	0000014a 	andeq	r0, r0, sl, asr #2
  30:	00000122 	andeq	r0, r0, r2, lsr #2
  34:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  40:	0000011e 	andeq	r0, r0, lr, lsl r1
  44:	00000120 	andeq	r0, r0, r0, lsr #2
  48:	00000130 	andeq	r0, r0, r0, lsr r1
  4c:	0000014a 	andeq	r0, r0, sl, asr #2
  50:	00000122 	andeq	r0, r0, r2, lsr #2
  54:	00000124 	andeq	r0, r0, r4, lsr #2
	...
  60:	0000014a 	andeq	r0, r0, sl, asr #2
  64:	0000015e 	andeq	r0, r0, lr, asr r1
  68:	00000188 	andeq	r0, r0, r8, lsl #3
  6c:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  78:	0000014a 	andeq	r0, r0, sl, asr #2
  7c:	0000015e 	andeq	r0, r0, lr, asr r1
  80:	00000188 	andeq	r0, r0, r8, lsl #3
  84:	0000018e 	andeq	r0, r0, lr, lsl #3
	...
  90:	0000015e 	andeq	r0, r0, lr, asr r1
  94:	00000182 	andeq	r0, r0, r2, lsl #3
  98:	00000186 	andeq	r0, r0, r6, lsl #3
  9c:	00000188 	andeq	r0, r0, r8, lsl #3
	...
  a8:	0000015e 	andeq	r0, r0, lr, asr r1
  ac:	00000160 	andeq	r0, r0, r0, ror #2
  b0:	00000186 	andeq	r0, r0, r6, lsl #3
  b4:	00000188 	andeq	r0, r0, r8, lsl #3
  b8:	0000016a 	andeq	r0, r0, sl, ror #2
  bc:	00000182 	andeq	r0, r0, r2, lsl #3
	...
  c8:	00000078 	andeq	r0, r0, r8, ror r0
  cc:	0000007a 	andeq	r0, r0, sl, ror r0
  d0:	0000007c 	andeq	r0, r0, ip, ror r0
  d4:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  e0:	00000078 	andeq	r0, r0, r8, ror r0
  e4:	0000007a 	andeq	r0, r0, sl, ror r0
  e8:	0000007c 	andeq	r0, r0, ip, ror r0
  ec:	0000007e 	andeq	r0, r0, lr, ror r0
	...
  f8:	0000030e 	andeq	r0, r0, lr, lsl #6
  fc:	00000310 	andeq	r0, r0, r0, lsl r3
 100:	00000320 	andeq	r0, r0, r0, lsr #6
 104:	0000034a 	andeq	r0, r0, sl, asr #6
 108:	00000312 	andeq	r0, r0, r2, lsl r3
 10c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 118:	0000030e 	andeq	r0, r0, lr, lsl #6
 11c:	00000310 	andeq	r0, r0, r0, lsl r3
 120:	00000320 	andeq	r0, r0, r0, lsr #6
 124:	0000034a 	andeq	r0, r0, sl, asr #6
 128:	00000312 	andeq	r0, r0, r2, lsl r3
 12c:	0000031a 	andeq	r0, r0, sl, lsl r3
	...
 138:	0000034a 	andeq	r0, r0, sl, asr #6
 13c:	0000034c 	andeq	r0, r0, ip, asr #6
 140:	0000034e 	andeq	r0, r0, lr, asr #6
 144:	00000360 	andeq	r0, r0, r0, ror #6
	...
 150:	00000364 	andeq	r0, r0, r4, ror #6
 154:	00000366 	andeq	r0, r0, r6, ror #6
 158:	00000376 	andeq	r0, r0, r6, ror r3
 15c:	000003a6 	andeq	r0, r0, r6, lsr #7
 160:	0000036a 	andeq	r0, r0, sl, ror #6
 164:	00000372 	andeq	r0, r0, r2, ror r3
	...
 170:	00000364 	andeq	r0, r0, r4, ror #6
 174:	00000366 	andeq	r0, r0, r6, ror #6
 178:	00000376 	andeq	r0, r0, r6, ror r3
 17c:	000003a6 	andeq	r0, r0, r6, lsr #7
 180:	0000036a 	andeq	r0, r0, sl, ror #6
 184:	00000372 	andeq	r0, r0, r2, ror r3
	...
 190:	000003a6 	andeq	r0, r0, r6, lsr #7
 194:	000003a8 	andeq	r0, r0, r8, lsr #7
 198:	000003aa 	andeq	r0, r0, sl, lsr #7
 19c:	000003c2 	andeq	r0, r0, r2, asr #7
	...
 1a8:	00000404 	andeq	r0, r0, r4, lsl #8
 1ac:	00000406 	andeq	r0, r0, r6, lsl #8
 1b0:	00000408 	andeq	r0, r0, r8, lsl #8
 1b4:	0000041a 	andeq	r0, r0, sl, lsl r4
	...
 1c0:	00000454 	andeq	r0, r0, r4, asr r4
 1c4:	00000456 	andeq	r0, r0, r6, asr r4
 1c8:	00000458 	andeq	r0, r0, r8, asr r4
 1cc:	0000046e 	andeq	r0, r0, lr, ror #8
	...
 1d8:	000004c6 	andeq	r0, r0, r6, asr #9
 1dc:	000004c8 	andeq	r0, r0, r8, asr #9
 1e0:	000004cc 	andeq	r0, r0, ip, asr #9
 1e4:	000004de 	ldrdeq	r0, [r0], -lr
	...
 1f0:	00000566 	andeq	r0, r0, r6, ror #10
 1f4:	00000568 	andeq	r0, r0, r8, ror #10
 1f8:	0000056c 	andeq	r0, r0, ip, ror #10
 1fc:	00000582 	andeq	r0, r0, r2, lsl #11
	...
 208:	0000001c 	andeq	r0, r0, ip, lsl r0
 20c:	00000024 	andeq	r0, r0, r4, lsr #32
 210:	00000070 	andeq	r0, r0, r0, ror r0
 214:	0000010c 	andeq	r0, r0, ip, lsl #2
 218:	00000044 	andeq	r0, r0, r4, asr #32
 21c:	00000058 	andeq	r0, r0, r8, asr r0
	...
 228:	ffffffff 	undefined instruction 0xffffffff
	...
