// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/wlanhdlTimeAndFrequencySynchronization/subFilter.v
// Created: 2026-02-04 22:38:44
// 
// Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: subFilter
// Source Path: wlanhdlTimeAndFrequencySynchronization/WLANTimeAndFrequencySynchronization/Rx Filter/Discrete FIR 
// Filter/Filter/subFilte
// Hierarchy Level: 4
// Model version: 9.2
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module subFilter
          (clk,
           reset,
           enb_1_8_0,
           dinReg2_0_re,
           coefIn_0,
           coefIn_1,
           coefIn_2,
           coefIn_3,
           coefIn_4,
           coefIn_5,
           coefIn_6,
           coefIn_7,
           coefIn_8,
           coefIn_9,
           coefIn_10,
           coefIn_11,
           coefIn_12,
           coefIn_13,
           coefIn_14,
           coefIn_15,
           coefIn_16,
           coefIn_17,
           coefIn_18,
           coefIn_19,
           coefIn_20,
           coefIn_21,
           coefIn_22,
           coefIn_23,
           coefIn_24,
           coefIn_25,
           coefIn_26,
           coefIn_27,
           coefIn_28,
           coefIn_29,
           coefIn_30,
           coefIn_31,
           coefIn_32,
           coefIn_33,
           coefIn_34,
           coefIn_35,
           coefIn_36,
           coefIn_37,
           coefIn_38,
           coefIn_39,
           coefIn_40,
           coefIn_41,
           coefIn_42,
           coefIn_43,
           coefIn_44,
           coefIn_45,
           coefIn_46,
           coefIn_47,
           coefIn_48,
           coefIn_49,
           coefIn_50,
           dinRegVld,
           syncReset,
           dout_1_re,
           doutVld);


  input   clk;
  input   reset;
  input   enb_1_8_0;
  input   signed [15:0] dinReg2_0_re;  // sfix16_En12
  input   signed [15:0] coefIn_0;  // sfix16_En15
  input   signed [15:0] coefIn_1;  // sfix16_En15
  input   signed [15:0] coefIn_2;  // sfix16_En15
  input   signed [15:0] coefIn_3;  // sfix16_En15
  input   signed [15:0] coefIn_4;  // sfix16_En15
  input   signed [15:0] coefIn_5;  // sfix16_En15
  input   signed [15:0] coefIn_6;  // sfix16_En15
  input   signed [15:0] coefIn_7;  // sfix16_En15
  input   signed [15:0] coefIn_8;  // sfix16_En15
  input   signed [15:0] coefIn_9;  // sfix16_En15
  input   signed [15:0] coefIn_10;  // sfix16_En15
  input   signed [15:0] coefIn_11;  // sfix16_En15
  input   signed [15:0] coefIn_12;  // sfix16_En15
  input   signed [15:0] coefIn_13;  // sfix16_En15
  input   signed [15:0] coefIn_14;  // sfix16_En15
  input   signed [15:0] coefIn_15;  // sfix16_En15
  input   signed [15:0] coefIn_16;  // sfix16_En15
  input   signed [15:0] coefIn_17;  // sfix16_En15
  input   signed [15:0] coefIn_18;  // sfix16_En15
  input   signed [15:0] coefIn_19;  // sfix16_En15
  input   signed [15:0] coefIn_20;  // sfix16_En15
  input   signed [15:0] coefIn_21;  // sfix16_En15
  input   signed [15:0] coefIn_22;  // sfix16_En15
  input   signed [15:0] coefIn_23;  // sfix16_En15
  input   signed [15:0] coefIn_24;  // sfix16_En15
  input   signed [15:0] coefIn_25;  // sfix16_En15
  input   signed [15:0] coefIn_26;  // sfix16_En15
  input   signed [15:0] coefIn_27;  // sfix16_En15
  input   signed [15:0] coefIn_28;  // sfix16_En15
  input   signed [15:0] coefIn_29;  // sfix16_En15
  input   signed [15:0] coefIn_30;  // sfix16_En15
  input   signed [15:0] coefIn_31;  // sfix16_En15
  input   signed [15:0] coefIn_32;  // sfix16_En15
  input   signed [15:0] coefIn_33;  // sfix16_En15
  input   signed [15:0] coefIn_34;  // sfix16_En15
  input   signed [15:0] coefIn_35;  // sfix16_En15
  input   signed [15:0] coefIn_36;  // sfix16_En15
  input   signed [15:0] coefIn_37;  // sfix16_En15
  input   signed [15:0] coefIn_38;  // sfix16_En15
  input   signed [15:0] coefIn_39;  // sfix16_En15
  input   signed [15:0] coefIn_40;  // sfix16_En15
  input   signed [15:0] coefIn_41;  // sfix16_En15
  input   signed [15:0] coefIn_42;  // sfix16_En15
  input   signed [15:0] coefIn_43;  // sfix16_En15
  input   signed [15:0] coefIn_44;  // sfix16_En15
  input   signed [15:0] coefIn_45;  // sfix16_En15
  input   signed [15:0] coefIn_46;  // sfix16_En15
  input   signed [15:0] coefIn_47;  // sfix16_En15
  input   signed [15:0] coefIn_48;  // sfix16_En15
  input   signed [15:0] coefIn_49;  // sfix16_En15
  input   signed [15:0] coefIn_50;  // sfix16_En15
  input   dinRegVld;
  input   syncReset;
  output  signed [15:0] dout_1_re;  // sfix16_En11
  output  doutVld;


  reg  [29:0] intdelay_reg;  // ufix1 [30]
  wire vldShift;
  wire vldOutTmp;
  wire signed [15:0] ZERO_OUT;  // sfix16_En11
  wire signed [47:0] addin;  // sfix48_En27
  wire signed [15:0] dinDly2;  // sfix16_En12
  reg signed [15:0] dinPreAdd;  // sfix16_En12
  wire signed [15:0] dinDly2_1;  // sfix16_En12
  wire signed [47:0] tapout;  // sfix48_En27
  wire signed [15:0] dinDly2_2;  // sfix16_En12
  wire signed [47:0] tapout_1;  // sfix48_En27
  wire signed [15:0] dinDly2_3;  // sfix16_En12
  wire signed [47:0] tapout_2;  // sfix48_En27
  wire signed [15:0] dinDly2_4;  // sfix16_En12
  wire signed [47:0] tapout_3;  // sfix48_En27
  wire signed [15:0] dinDly2_5;  // sfix16_En12
  wire signed [47:0] tapout_4;  // sfix48_En27
  wire signed [15:0] dinDly2_6;  // sfix16_En12
  wire signed [47:0] tapout_5;  // sfix48_En27
  wire signed [15:0] dinDly2_7;  // sfix16_En12
  wire signed [47:0] tapout_6;  // sfix48_En27
  wire signed [15:0] dinDly2_8;  // sfix16_En12
  wire signed [47:0] tapout_7;  // sfix48_En27
  wire signed [15:0] dinDly2_9;  // sfix16_En12
  wire signed [47:0] tapout_8;  // sfix48_En27
  wire signed [15:0] dinDly2_10;  // sfix16_En12
  wire signed [47:0] tapout_9;  // sfix48_En27
  wire signed [15:0] dinDly2_11;  // sfix16_En12
  wire signed [47:0] tapout_10;  // sfix48_En27
  wire signed [15:0] dinDly2_12;  // sfix16_En12
  wire signed [47:0] tapout_11;  // sfix48_En27
  wire signed [15:0] dinDly2_13;  // sfix16_En12
  wire signed [47:0] tapout_12;  // sfix48_En27
  wire signed [15:0] dinDly2_14;  // sfix16_En12
  wire signed [47:0] tapout_13;  // sfix48_En27
  wire signed [15:0] dinDly2_15;  // sfix16_En12
  wire signed [47:0] tapout_14;  // sfix48_En27
  wire signed [15:0] dinDly2_16;  // sfix16_En12
  wire signed [47:0] tapout_15;  // sfix48_En27
  wire signed [15:0] dinDly2_17;  // sfix16_En12
  wire signed [47:0] tapout_16;  // sfix48_En27
  wire signed [15:0] dinDly2_18;  // sfix16_En12
  wire signed [47:0] tapout_17;  // sfix48_En27
  wire signed [15:0] dinDly2_19;  // sfix16_En12
  wire signed [47:0] tapout_18;  // sfix48_En27
  wire signed [15:0] dinDly2_20;  // sfix16_En12
  wire signed [47:0] tapout_19;  // sfix48_En27
  wire signed [15:0] dinDly2_21;  // sfix16_En12
  wire signed [47:0] tapout_20;  // sfix48_En27
  wire signed [15:0] dinDly2_22;  // sfix16_En12
  wire signed [47:0] tapout_21;  // sfix48_En27
  wire signed [15:0] dinDly2_23;  // sfix16_En12
  wire signed [47:0] tapout_22;  // sfix48_En27
  wire signed [15:0] dinDly2_24;  // sfix16_En12
  wire signed [47:0] tapout_23;  // sfix48_En27
  wire signed [47:0] tapout_24;  // sfix48_En27
  wire signed [15:0] ZERO;  // sfix16_En12
  wire signed [15:0] dinDly2deadOut;  // sfix16_En12
  wire signed [47:0] tapout_25;  // sfix48_En27
  wire signed [15:0] dout_cast;  // sfix16_En11
  wire signed [15:0] muxOut;  // sfix16_En11
  reg signed [15:0] dout_1_re_1;  // sfix16_En11
  reg  doutVld_1;


  always @(posedge clk or posedge reset)
    begin : intdelay_process
      if (reset == 1'b1) begin
        intdelay_reg <= {30{1'b0}};
      end
      else begin
        if (enb_1_8_0) begin
          if (syncReset == 1'b1) begin
            intdelay_reg <= {30{1'b0}};
          end
          else begin
            if (dinRegVld) begin
              intdelay_reg[0] <= dinRegVld;
              intdelay_reg[32'sd29:32'sd1] <= intdelay_reg[32'sd28:32'sd0];
            end
          end
        end
      end
    end

  assign vldShift = intdelay_reg[29];

  assign vldOutTmp = dinRegVld & vldShift;

  assign ZERO_OUT = 16'sb0000000000000000;

  assign addin = 48'sh000000000000;

  always @(posedge clk or posedge reset)
    begin : intdelay_1_process
      if (reset == 1'b1) begin
        dinPreAdd <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          if (syncReset == 1'b1) begin
            dinPreAdd <= 16'sb0000000000000000;
          end
          else begin
            if (dinRegVld) begin
              dinPreAdd <= dinDly2;
            end
          end
        end
      end
    end

  FilterTapSystolicPreAddWvlIn u_FilterTap_1 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinReg2_0_re),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_0),  // sfix16_En15
                                              .addin(addin),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_1),  // sfix16_En12
                                              .tapout(tapout)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_2 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinDly2_1),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_1),  // sfix16_En15
                                              .addin(tapout),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_2),  // sfix16_En12
                                              .tapout(tapout_1)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_3 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinDly2_2),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_2),  // sfix16_En15
                                              .addin(tapout_1),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_3),  // sfix16_En12
                                              .tapout(tapout_2)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_4 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinDly2_3),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_3),  // sfix16_En15
                                              .addin(tapout_2),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_4),  // sfix16_En12
                                              .tapout(tapout_3)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_5 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinDly2_4),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_4),  // sfix16_En15
                                              .addin(tapout_3),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_5),  // sfix16_En12
                                              .tapout(tapout_4)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_6 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinDly2_5),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_5),  // sfix16_En15
                                              .addin(tapout_4),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_6),  // sfix16_En12
                                              .tapout(tapout_5)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_7 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinDly2_6),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_6),  // sfix16_En15
                                              .addin(tapout_5),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_7),  // sfix16_En12
                                              .tapout(tapout_6)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_8 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinDly2_7),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_7),  // sfix16_En15
                                              .addin(tapout_6),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_8),  // sfix16_En12
                                              .tapout(tapout_7)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_9 (.clk(clk),
                                              .enb_1_8_0(enb_1_8_0),
                                              .dinReg2_0_re(dinDly2_8),  // sfix16_En12
                                              .dinPreAdd(dinPreAdd),  // sfix16_En12
                                              .coefIn_0(coefIn_8),  // sfix16_En15
                                              .addin(tapout_7),  // sfix48_En27
                                              .dinRegVld(dinRegVld),
                                              .syncReset(syncReset),
                                              .dinDly2(dinDly2_9),  // sfix16_En12
                                              .tapout(tapout_8)  // sfix48_En27
                                              );

  FilterTapSystolicPreAddWvlIn u_FilterTap_10 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_9),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_9),  // sfix16_En15
                                               .addin(tapout_8),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_10),  // sfix16_En12
                                               .tapout(tapout_9)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_11 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_10),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_10),  // sfix16_En15
                                               .addin(tapout_9),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_11),  // sfix16_En12
                                               .tapout(tapout_10)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_12 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_11),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_11),  // sfix16_En15
                                               .addin(tapout_10),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_12),  // sfix16_En12
                                               .tapout(tapout_11)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_13 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_12),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_12),  // sfix16_En15
                                               .addin(tapout_11),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_13),  // sfix16_En12
                                               .tapout(tapout_12)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_14 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_13),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_13),  // sfix16_En15
                                               .addin(tapout_12),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_14),  // sfix16_En12
                                               .tapout(tapout_13)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_15 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_14),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_14),  // sfix16_En15
                                               .addin(tapout_13),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_15),  // sfix16_En12
                                               .tapout(tapout_14)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_16 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_15),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_15),  // sfix16_En15
                                               .addin(tapout_14),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_16),  // sfix16_En12
                                               .tapout(tapout_15)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_17 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_16),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_16),  // sfix16_En15
                                               .addin(tapout_15),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_17),  // sfix16_En12
                                               .tapout(tapout_16)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_18 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_17),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_17),  // sfix16_En15
                                               .addin(tapout_16),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_18),  // sfix16_En12
                                               .tapout(tapout_17)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_19 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_18),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_18),  // sfix16_En15
                                               .addin(tapout_17),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_19),  // sfix16_En12
                                               .tapout(tapout_18)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_20 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_19),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_19),  // sfix16_En15
                                               .addin(tapout_18),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_20),  // sfix16_En12
                                               .tapout(tapout_19)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_21 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_20),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_20),  // sfix16_En15
                                               .addin(tapout_19),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_21),  // sfix16_En12
                                               .tapout(tapout_20)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_22 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_21),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_21),  // sfix16_En15
                                               .addin(tapout_20),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_22),  // sfix16_En12
                                               .tapout(tapout_21)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_23 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_22),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_22),  // sfix16_En15
                                               .addin(tapout_21),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_23),  // sfix16_En12
                                               .tapout(tapout_22)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_24 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_23),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_23),  // sfix16_En15
                                               .addin(tapout_22),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2_24),  // sfix16_En12
                                               .tapout(tapout_23)  // sfix48_En27
                                               );

  FilterTapSystolicPreAddWvlIn u_FilterTap_25 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2_24),  // sfix16_En12
                                               .dinPreAdd(dinPreAdd),  // sfix16_En12
                                               .coefIn_0(coefIn_24),  // sfix16_En15
                                               .addin(tapout_23),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2),  // sfix16_En12
                                               .tapout(tapout_24)  // sfix48_En27
                                               );

  assign ZERO = 16'sb0000000000000000;

  FilterTapSystolicPreAddWvlIn u_FilterTap_26 (.clk(clk),
                                               .enb_1_8_0(enb_1_8_0),
                                               .dinReg2_0_re(dinDly2),  // sfix16_En12
                                               .dinPreAdd(ZERO),  // sfix16_En12
                                               .coefIn_0(coefIn_25),  // sfix16_En15
                                               .addin(tapout_24),  // sfix48_En27
                                               .dinRegVld(dinRegVld),
                                               .syncReset(syncReset),
                                               .dinDly2(dinDly2deadOut),  // sfix16_En12
                                               .tapout(tapout_25)  // sfix48_En27
                                               );

  assign dout_cast = tapout_25[31:16];

  assign muxOut = (vldOutTmp == 1'b0 ? ZERO_OUT :
              dout_cast);

  always @(posedge clk or posedge reset)
    begin : intdelay_2_process
      if (reset == 1'b1) begin
        dout_1_re_1 <= 16'sb0000000000000000;
      end
      else begin
        if (enb_1_8_0) begin
          if (syncReset == 1'b1) begin
            dout_1_re_1 <= 16'sb0000000000000000;
          end
          else begin
            dout_1_re_1 <= muxOut;
          end
        end
      end
    end

  always @(posedge clk or posedge reset)
    begin : intdelay_3_process
      if (reset == 1'b1) begin
        doutVld_1 <= 1'b0;
      end
      else begin
        if (enb_1_8_0) begin
          if (syncReset == 1'b1) begin
            doutVld_1 <= 1'b0;
          end
          else begin
            doutVld_1 <= vldOutTmp;
          end
        end
      end
    end

  assign dout_1_re = dout_1_re_1;

  assign doutVld = doutVld_1;

endmodule  // subFilter

