{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus II " "Info: Running Quartus II Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 11:05:20 2019 " "Info: Processing started: Wed Mar 27 11:05:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_one_adc -c final_one_adc --generate_symbol=C:\\Users\\PRAGYA\\Desktop\\final_one_adc\\final_one_adc.v " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_one_adc -c final_one_adc --generate_symbol=C:\\Users\\PRAGYA\\Desktop\\final_one_adc\\final_one_adc.v" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_one_adc.v(104) " "Warning (10268): Verilog HDL information at final_one_adc.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/final_one_adc/final_one_adc.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_one_adc.v(160) " "Warning (10268): Verilog HDL information at final_one_adc.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/final_one_adc/final_one_adc.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "final_one_adc.v(188) " "Warning (10268): Verilog HDL information at final_one_adc.v(188): always construct contains both blocking and non-blocking assignments" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/final_one_adc/final_one_adc.v" 188 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "final_one_adc.v(285) " "Warning (10269): Verilog HDL conditional expression warning at final_one_adc.v(285): expression is wider than one bit" {  } { { "final_one_adc.v" "" { Text "C:/Users/PRAGYA/Desktop/final_one_adc/final_one_adc.v" 285 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 1 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus II " "Info: Quartus II Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 11:05:22 2019 " "Info: Processing ended: Wed Mar 27 11:05:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
