

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-5e9d31b8132651796656877ecb58fde27177ba7a_modified_303.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-kernelBased                            1 # Does the approximator work as kernel based (default = 0)
-kernelId                               1 # Kernel ids where the approximation applied 
-hybridApproximation                    0 # Hybrid approximator (default = 0)
-errorPercentage                      100 # Error percentage (number of max flushed accesses)
-l1dApproximator                        0 # Memory access delete unit (default = 0)
-l1dSlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-l2Approximator                         1 # Memory access delete unit (default = 0)
-l2SlicingAccessInterval                 5000 # Slice access window length (default = 1000)
-smOccupancy                            0 # sm occupancy (default = 0)
-smSlicingInterval                   5000 # Slice access window length (default = 1000)
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-icnt_flit_size                        40 # icnt_flit_size
-mem_profiler                           0 # memory access runtime profiling (0 = not enabled)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    1 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name    hw_perf_bench_name # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           1 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     0 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                  1000 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-mem_runtime_stat                     100 # memory access runtime profiling sampling freq
-L1D_metrics                            0 # memory access runtime profiling for L1 data cache
-noncoal_metrics                        0 # memory access runtime profiling for shared memory
-L2_metrics                             0 # memory access runtime profiling for L2 cache
-DRAM_metrics                           0 # memory access runtime profiling for DRAM
-Shmem_metrics                          0 # memory access runtime profiling for noncoalesced accesses
-store_enable                           0 # Enable stores for memory profiling
-accumulate_stats                       0 # Accumulate stats for the memory profiling
-dump_enable                            0 # Process dump enable flag - (def = 0)
-flush_l1d                              0 # Enable flushings for L1D caches - (default = 0)
-flush_l2                               0 # Enable flushings for L2 caches - (default = 0)
-flush_dram                             0 # Enable flushings for DRAM - (default = 0)
-flush_noncoalesceds                    0 # Enable flushings for non coalesced accesses - (default = 0)
-flush_shmems                           0 # Enable flushings for shared memory accesses - (default = 0)
-error_percentage                       2 # Error percentage for the flushes - (default = 1)
-flush_acc_type                         2 # Flush access types
-monitor_sampling_cycle                  200 # Monitoring sampling cycle - (default = 5000)
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
--------------------------------------------------------------
L2 access stats (for 0'th subPartition) 
--	Kid = 0 || L2 Acc = 182083, -- Miss = 135697, rate = 0.7452, -- PendHits = 23991, rate = 0.1318-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181884, -- Miss = 135690, rate = 0.7460, -- PendHits = 22837, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182179, -- Miss = 135671, rate = 0.7447, -- PendHits = 23233, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181153, -- Miss = 135698, rate = 0.7491, -- PendHits = 21566, rate = 0.1190-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181240, -- Miss = 135679, rate = 0.7486, -- PendHits = 22370, rate = 0.1234-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181757, -- Miss = 135730, rate = 0.7468, -- PendHits = 22827, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182518, -- Miss = 135689, rate = 0.7434, -- PendHits = 23387, rate = 0.1281-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181744, -- Miss = 135674, rate = 0.7465, -- PendHits = 23444, rate = 0.1290-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182105, -- Miss = 135706, rate = 0.7452, -- PendHits = 23214, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177283, -- Miss = 133107, rate = 0.7508, -- PendHits = 22431, rate = 0.1265-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 1'th subPartition) 
--	Kid = 0 || L2 Acc = 181577, -- Miss = 135677, rate = 0.7472, -- PendHits = 23709, rate = 0.1306-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182191, -- Miss = 135690, rate = 0.7448, -- PendHits = 23069, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182289, -- Miss = 135697, rate = 0.7444, -- PendHits = 23430, rate = 0.1285-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180853, -- Miss = 135676, rate = 0.7502, -- PendHits = 21446, rate = 0.1186-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181338, -- Miss = 135661, rate = 0.7481, -- PendHits = 22469, rate = 0.1239-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182088, -- Miss = 135717, rate = 0.7453, -- PendHits = 22933, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181980, -- Miss = 135715, rate = 0.7458, -- PendHits = 23341, rate = 0.1283-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182034, -- Miss = 135684, rate = 0.7454, -- PendHits = 23678, rate = 0.1301-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182272, -- Miss = 135676, rate = 0.7444, -- PendHits = 23305, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177325, -- Miss = 133093, rate = 0.7506, -- PendHits = 22448, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 2'th subPartition) 
--	Kid = 0 || L2 Acc = 181754, -- Miss = 135706, rate = 0.7466, -- PendHits = 23897, rate = 0.1315-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182329, -- Miss = 135690, rate = 0.7442, -- PendHits = 23160, rate = 0.1270-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181847, -- Miss = 135684, rate = 0.7461, -- PendHits = 23210, rate = 0.1276-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180953, -- Miss = 135675, rate = 0.7498, -- PendHits = 21543, rate = 0.1191-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181583, -- Miss = 135684, rate = 0.7472, -- PendHits = 22512, rate = 0.1240-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181570, -- Miss = 135732, rate = 0.7475, -- PendHits = 22765, rate = 0.1254-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182175, -- Miss = 135690, rate = 0.7448, -- PendHits = 23581, rate = 0.1294-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182200, -- Miss = 135682, rate = 0.7447, -- PendHits = 23785, rate = 0.1305-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181898, -- Miss = 135682, rate = 0.7459, -- PendHits = 22912, rate = 0.1260-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177328, -- Miss = 133100, rate = 0.7506, -- PendHits = 22391, rate = 0.1263-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 3'th subPartition) 
--	Kid = 0 || L2 Acc = 182071, -- Miss = 135674, rate = 0.7452, -- PendHits = 24018, rate = 0.1319-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181915, -- Miss = 135658, rate = 0.7457, -- PendHits = 23053, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182133, -- Miss = 135683, rate = 0.7450, -- PendHits = 23374, rate = 0.1283-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181177, -- Miss = 135697, rate = 0.7490, -- PendHits = 21768, rate = 0.1201-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181242, -- Miss = 135678, rate = 0.7486, -- PendHits = 22138, rate = 0.1221-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181747, -- Miss = 135697, rate = 0.7466, -- PendHits = 22727, rate = 0.1250-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182476, -- Miss = 135667, rate = 0.7435, -- PendHits = 23705, rate = 0.1299-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181774, -- Miss = 135696, rate = 0.7465, -- PendHits = 23666, rate = 0.1302-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182227, -- Miss = 135708, rate = 0.7447, -- PendHits = 23098, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177326, -- Miss = 133088, rate = 0.7505, -- PendHits = 22459, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 4'th subPartition) 
--	Kid = 0 || L2 Acc = 181562, -- Miss = 135673, rate = 0.7473, -- PendHits = 23512, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182183, -- Miss = 135672, rate = 0.7447, -- PendHits = 23054, rate = 0.1265-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182252, -- Miss = 135707, rate = 0.7446, -- PendHits = 23523, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180831, -- Miss = 135665, rate = 0.7502, -- PendHits = 21718, rate = 0.1201-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181286, -- Miss = 135658, rate = 0.7483, -- PendHits = 22118, rate = 0.1220-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182064, -- Miss = 135693, rate = 0.7453, -- PendHits = 22832, rate = 0.1254-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181935, -- Miss = 135706, rate = 0.7459, -- PendHits = 23409, rate = 0.1287-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182086, -- Miss = 135698, rate = 0.7452, -- PendHits = 23657, rate = 0.1299-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182409, -- Miss = 135691, rate = 0.7439, -- PendHits = 23117, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177311, -- Miss = 133100, rate = 0.7507, -- PendHits = 22471, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 5'th subPartition) 
--	Kid = 0 || L2 Acc = 181755, -- Miss = 135702, rate = 0.7466, -- PendHits = 23672, rate = 0.1302-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182325, -- Miss = 135673, rate = 0.7441, -- PendHits = 23202, rate = 0.1273-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181852, -- Miss = 135682, rate = 0.7461, -- PendHits = 23502, rate = 0.1292-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180920, -- Miss = 135656, rate = 0.7498, -- PendHits = 21722, rate = 0.1201-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181494, -- Miss = 135675, rate = 0.7475, -- PendHits = 22250, rate = 0.1226-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181526, -- Miss = 135698, rate = 0.7475, -- PendHits = 22606, rate = 0.1245-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182134, -- Miss = 135699, rate = 0.7451, -- PendHits = 23581, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182171, -- Miss = 135674, rate = 0.7448, -- PendHits = 23681, rate = 0.1300-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182002, -- Miss = 135709, rate = 0.7456, -- PendHits = 23018, rate = 0.1265-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177305, -- Miss = 133112, rate = 0.7508, -- PendHits = 22441, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 6'th subPartition) 
--	Kid = 0 || L2 Acc = 182059, -- Miss = 135677, rate = 0.7452, -- PendHits = 23634, rate = 0.1298-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181900, -- Miss = 135653, rate = 0.7458, -- PendHits = 22936, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182159, -- Miss = 135689, rate = 0.7449, -- PendHits = 23393, rate = 0.1284-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181133, -- Miss = 135690, rate = 0.7491, -- PendHits = 21903, rate = 0.1209-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181151, -- Miss = 135675, rate = 0.7490, -- PendHits = 22147, rate = 0.1223-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181716, -- Miss = 135673, rate = 0.7466, -- PendHits = 22685, rate = 0.1248-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182477, -- Miss = 135678, rate = 0.7435, -- PendHits = 23634, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181708, -- Miss = 135682, rate = 0.7467, -- PendHits = 23459, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182298, -- Miss = 135729, rate = 0.7445, -- PendHits = 23115, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177288, -- Miss = 133108, rate = 0.7508, -- PendHits = 22279, rate = 0.1257-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 7'th subPartition) 
--	Kid = 0 || L2 Acc = 181491, -- Miss = 135677, rate = 0.7476, -- PendHits = 23340, rate = 0.1286-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182212, -- Miss = 135697, rate = 0.7447, -- PendHits = 23238, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182299, -- Miss = 135711, rate = 0.7444, -- PendHits = 23495, rate = 0.1289-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180862, -- Miss = 135673, rate = 0.7501, -- PendHits = 21688, rate = 0.1199-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181258, -- Miss = 135670, rate = 0.7485, -- PendHits = 22255, rate = 0.1228-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182044, -- Miss = 135690, rate = 0.7454, -- PendHits = 22927, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181974, -- Miss = 135709, rate = 0.7458, -- PendHits = 23563, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181975, -- Miss = 135668, rate = 0.7455, -- PendHits = 23485, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182409, -- Miss = 135714, rate = 0.7440, -- PendHits = 23137, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177272, -- Miss = 133103, rate = 0.7508, -- PendHits = 22226, rate = 0.1254-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 8'th subPartition) 
--	Kid = 0 || L2 Acc = 181664, -- Miss = 135710, rate = 0.7470, -- PendHits = 23562, rate = 0.1297-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182331, -- Miss = 135706, rate = 0.7443, -- PendHits = 23185, rate = 0.1272-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181874, -- Miss = 135697, rate = 0.7461, -- PendHits = 23282, rate = 0.1280-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180970, -- Miss = 135644, rate = 0.7495, -- PendHits = 21706, rate = 0.1199-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181479, -- Miss = 135688, rate = 0.7477, -- PendHits = 22227, rate = 0.1225-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181528, -- Miss = 135709, rate = 0.7476, -- PendHits = 22791, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182188, -- Miss = 135705, rate = 0.7449, -- PendHits = 23579, rate = 0.1294-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182109, -- Miss = 135650, rate = 0.7449, -- PendHits = 23458, rate = 0.1288-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181959, -- Miss = 135716, rate = 0.7459, -- PendHits = 22871, rate = 0.1257-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177276, -- Miss = 133086, rate = 0.7507, -- PendHits = 22107, rate = 0.1247-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 9'th subPartition) 
--	Kid = 0 || L2 Acc = 182003, -- Miss = 135688, rate = 0.7455, -- PendHits = 23802, rate = 0.1308-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181900, -- Miss = 135691, rate = 0.7460, -- PendHits = 23028, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182170, -- Miss = 135695, rate = 0.7449, -- PendHits = 23511, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181202, -- Miss = 135678, rate = 0.7488, -- PendHits = 21714, rate = 0.1198-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181191, -- Miss = 135676, rate = 0.7488, -- PendHits = 22074, rate = 0.1218-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181702, -- Miss = 135694, rate = 0.7468, -- PendHits = 22920, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182546, -- Miss = 135716, rate = 0.7435, -- PendHits = 23722, rate = 0.1300-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181707, -- Miss = 135682, rate = 0.7467, -- PendHits = 23295, rate = 0.1282-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182249, -- Miss = 135720, rate = 0.7447, -- PendHits = 23121, rate = 0.1269-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177289, -- Miss = 133084, rate = 0.7507, -- PendHits = 21999, rate = 0.1241-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 10'th subPartition) 
--	Kid = 0 || L2 Acc = 181512, -- Miss = 135682, rate = 0.7475, -- PendHits = 23663, rate = 0.1304-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182164, -- Miss = 135707, rate = 0.7450, -- PendHits = 23016, rate = 0.1263-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182303, -- Miss = 135714, rate = 0.7444, -- PendHits = 23539, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180858, -- Miss = 135665, rate = 0.7501, -- PendHits = 21476, rate = 0.1187-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181321, -- Miss = 135652, rate = 0.7481, -- PendHits = 22224, rate = 0.1226-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182014, -- Miss = 135711, rate = 0.7456, -- PendHits = 22991, rate = 0.1263-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182011, -- Miss = 135738, rate = 0.7458, -- PendHits = 23537, rate = 0.1293-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182008, -- Miss = 135694, rate = 0.7455, -- PendHits = 23220, rate = 0.1276-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182379, -- Miss = 135698, rate = 0.7440, -- PendHits = 23173, rate = 0.1271-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177319, -- Miss = 133095, rate = 0.7506, -- PendHits = 21870, rate = 0.1233-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 11'th subPartition) 
--	Kid = 0 || L2 Acc = 181698, -- Miss = 135710, rate = 0.7469, -- PendHits = 23818, rate = 0.1311-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182321, -- Miss = 135706, rate = 0.7443, -- PendHits = 23071, rate = 0.1265-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181871, -- Miss = 135694, rate = 0.7461, -- PendHits = 23267, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180905, -- Miss = 135653, rate = 0.7499, -- PendHits = 21682, rate = 0.1199-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181565, -- Miss = 135674, rate = 0.7472, -- PendHits = 22464, rate = 0.1237-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181506, -- Miss = 135731, rate = 0.7478, -- PendHits = 22851, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182179, -- Miss = 135701, rate = 0.7449, -- PendHits = 23432, rate = 0.1286-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182114, -- Miss = 135679, rate = 0.7450, -- PendHits = 23236, rate = 0.1276-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181960, -- Miss = 135676, rate = 0.7456, -- PendHits = 23087, rate = 0.1269-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177327, -- Miss = 133113, rate = 0.7507, -- PendHits = 22063, rate = 0.1244-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 12'th subPartition) 
--	Kid = 0 || L2 Acc = 182031, -- Miss = 135699, rate = 0.7455, -- PendHits = 23790, rate = 0.1307-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181906, -- Miss = 135682, rate = 0.7459, -- PendHits = 22853, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182142, -- Miss = 135694, rate = 0.7450, -- PendHits = 23212, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181101, -- Miss = 135694, rate = 0.7493, -- PendHits = 21894, rate = 0.1209-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181273, -- Miss = 135675, rate = 0.7485, -- PendHits = 22215, rate = 0.1225-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181729, -- Miss = 135706, rate = 0.7467, -- PendHits = 22882, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182492, -- Miss = 135689, rate = 0.7435, -- PendHits = 23257, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181698, -- Miss = 135704, rate = 0.7469, -- PendHits = 22926, rate = 0.1262-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182257, -- Miss = 135701, rate = 0.7446, -- PendHits = 23046, rate = 0.1264-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177323, -- Miss = 133089, rate = 0.7505, -- PendHits = 22080, rate = 0.1245-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 13'th subPartition) 
--	Kid = 0 || L2 Acc = 181503, -- Miss = 135691, rate = 0.7476, -- PendHits = 23442, rate = 0.1292-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182207, -- Miss = 135700, rate = 0.7448, -- PendHits = 23112, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182273, -- Miss = 135701, rate = 0.7445, -- PendHits = 23441, rate = 0.1286-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180776, -- Miss = 135659, rate = 0.7504, -- PendHits = 21482, rate = 0.1188-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181388, -- Miss = 135650, rate = 0.7478, -- PendHits = 22215, rate = 0.1225-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182127, -- Miss = 135710, rate = 0.7451, -- PendHits = 23071, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181978, -- Miss = 135719, rate = 0.7458, -- PendHits = 22943, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181961, -- Miss = 135696, rate = 0.7457, -- PendHits = 23189, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182387, -- Miss = 135682, rate = 0.7439, -- PendHits = 23158, rate = 0.1270-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177333, -- Miss = 133074, rate = 0.7504, -- PendHits = 22176, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 14'th subPartition) 
--	Kid = 0 || L2 Acc = 181714, -- Miss = 135713, rate = 0.7468, -- PendHits = 23598, rate = 0.1299-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182339, -- Miss = 135696, rate = 0.7442, -- PendHits = 23329, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181871, -- Miss = 135646, rate = 0.7458, -- PendHits = 23423, rate = 0.1288-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180840, -- Miss = 135640, rate = 0.7501, -- PendHits = 21582, rate = 0.1193-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181619, -- Miss = 135675, rate = 0.7470, -- PendHits = 22328, rate = 0.1229-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181631, -- Miss = 135727, rate = 0.7473, -- PendHits = 22717, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182168, -- Miss = 135710, rate = 0.7450, -- PendHits = 22839, rate = 0.1254-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182108, -- Miss = 135673, rate = 0.7450, -- PendHits = 23460, rate = 0.1288-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181936, -- Miss = 135691, rate = 0.7458, -- PendHits = 22889, rate = 0.1258-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177333, -- Miss = 133092, rate = 0.7505, -- PendHits = 22143, rate = 0.1249-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 15'th subPartition) 
--	Kid = 0 || L2 Acc = 182050, -- Miss = 135695, rate = 0.7454, -- PendHits = 23790, rate = 0.1307-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181920, -- Miss = 135664, rate = 0.7457, -- PendHits = 23194, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182163, -- Miss = 135651, rate = 0.7447, -- PendHits = 23652, rate = 0.1298-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181098, -- Miss = 135683, rate = 0.7492, -- PendHits = 21587, rate = 0.1192-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181315, -- Miss = 135676, rate = 0.7483, -- PendHits = 22216, rate = 0.1225-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181817, -- Miss = 135702, rate = 0.7464, -- PendHits = 22785, rate = 0.1253-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182499, -- Miss = 135707, rate = 0.7436, -- PendHits = 22977, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181704, -- Miss = 135691, rate = 0.7468, -- PendHits = 23356, rate = 0.1285-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182223, -- Miss = 135719, rate = 0.7448, -- PendHits = 23068, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177324, -- Miss = 133081, rate = 0.7505, -- PendHits = 22109, rate = 0.1247-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 16'th subPartition) 
--	Kid = 0 || L2 Acc = 181521, -- Miss = 135686, rate = 0.7475, -- PendHits = 23541, rate = 0.1297-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182227, -- Miss = 135678, rate = 0.7446, -- PendHits = 23233, rate = 0.1275-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182281, -- Miss = 135687, rate = 0.7444, -- PendHits = 23799, rate = 0.1306-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180827, -- Miss = 135663, rate = 0.7502, -- PendHits = 21489, rate = 0.1188-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181374, -- Miss = 135662, rate = 0.7480, -- PendHits = 22363, rate = 0.1233-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182120, -- Miss = 135701, rate = 0.7451, -- PendHits = 22743, rate = 0.1249-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181983, -- Miss = 135721, rate = 0.7458, -- PendHits = 22748, rate = 0.1250-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181997, -- Miss = 135692, rate = 0.7456, -- PendHits = 23432, rate = 0.1287-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182347, -- Miss = 135685, rate = 0.7441, -- PendHits = 23166, rate = 0.1270-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177311, -- Miss = 133074, rate = 0.7505, -- PendHits = 22175, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 17'th subPartition) 
--	Kid = 0 || L2 Acc = 181642, -- Miss = 135716, rate = 0.7472, -- PendHits = 23601, rate = 0.1299-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182364, -- Miss = 135669, rate = 0.7439, -- PendHits = 23404, rate = 0.1283-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181839, -- Miss = 135664, rate = 0.7461, -- PendHits = 23598, rate = 0.1298-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180956, -- Miss = 135659, rate = 0.7497, -- PendHits = 21601, rate = 0.1194-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181595, -- Miss = 135680, rate = 0.7472, -- PendHits = 22485, rate = 0.1238-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181595, -- Miss = 135720, rate = 0.7474, -- PendHits = 22467, rate = 0.1237-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182168, -- Miss = 135680, rate = 0.7448, -- PendHits = 22918, rate = 0.1258-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182127, -- Miss = 135663, rate = 0.7449, -- PendHits = 23586, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181927, -- Miss = 135690, rate = 0.7458, -- PendHits = 23097, rate = 0.1270-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177312, -- Miss = 133112, rate = 0.7507, -- PendHits = 22195, rate = 0.1252-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 18'th subPartition) 
--	Kid = 0 || L2 Acc = 181967, -- Miss = 135690, rate = 0.7457, -- PendHits = 23730, rate = 0.1304-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181932, -- Miss = 135651, rate = 0.7456, -- PendHits = 23239, rate = 0.1277-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182134, -- Miss = 135679, rate = 0.7449, -- PendHits = 23589, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181181, -- Miss = 135705, rate = 0.7490, -- PendHits = 21469, rate = 0.1185-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181252, -- Miss = 135683, rate = 0.7486, -- PendHits = 22324, rate = 0.1232-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181791, -- Miss = 135692, rate = 0.7464, -- PendHits = 22645, rate = 0.1246-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182478, -- Miss = 135674, rate = 0.7435, -- PendHits = 22926, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181715, -- Miss = 135692, rate = 0.7467, -- PendHits = 23400, rate = 0.1288-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182216, -- Miss = 135712, rate = 0.7448, -- PendHits = 23152, rate = 0.1271-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177330, -- Miss = 133115, rate = 0.7507, -- PendHits = 22372, rate = 0.1262-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 19'th subPartition) 
--	Kid = 0 || L2 Acc = 181461, -- Miss = 135678, rate = 0.7477, -- PendHits = 23714, rate = 0.1307-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182203, -- Miss = 135699, rate = 0.7448, -- PendHits = 23077, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182282, -- Miss = 135703, rate = 0.7445, -- PendHits = 23715, rate = 0.1301-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180835, -- Miss = 135672, rate = 0.7503, -- PendHits = 21118, rate = 0.1168-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181346, -- Miss = 135666, rate = 0.7481, -- PendHits = 22427, rate = 0.1237-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182159, -- Miss = 135692, rate = 0.7449, -- PendHits = 22884, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181943, -- Miss = 135719, rate = 0.7459, -- PendHits = 22847, rate = 0.1256-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182014, -- Miss = 135697, rate = 0.7455, -- PendHits = 23608, rate = 0.1297-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182344, -- Miss = 135691, rate = 0.7441, -- PendHits = 23349, rate = 0.1280-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177292, -- Miss = 133091, rate = 0.7507, -- PendHits = 22358, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 20'th subPartition) 
--	Kid = 0 || L2 Acc = 181718, -- Miss = 135710, rate = 0.7468, -- PendHits = 23766, rate = 0.1308-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182331, -- Miss = 135714, rate = 0.7443, -- PendHits = 23129, rate = 0.1269-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181861, -- Miss = 135678, rate = 0.7461, -- PendHits = 23395, rate = 0.1286-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180893, -- Miss = 135656, rate = 0.7499, -- PendHits = 21200, rate = 0.1172-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181557, -- Miss = 135676, rate = 0.7473, -- PendHits = 22535, rate = 0.1241-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181681, -- Miss = 135705, rate = 0.7469, -- PendHits = 22877, rate = 0.1259-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182118, -- Miss = 135696, rate = 0.7451, -- PendHits = 22982, rate = 0.1262-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182186, -- Miss = 135680, rate = 0.7447, -- PendHits = 23592, rate = 0.1295-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181907, -- Miss = 135695, rate = 0.7460, -- PendHits = 23070, rate = 0.1268-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177297, -- Miss = 133097, rate = 0.7507, -- PendHits = 22373, rate = 0.1262-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 21'th subPartition) 
--	Kid = 0 || L2 Acc = 182059, -- Miss = 135675, rate = 0.7452, -- PendHits = 23979, rate = 0.1317-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 181920, -- Miss = 135691, rate = 0.7459, -- PendHits = 22756, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182168, -- Miss = 135679, rate = 0.7448, -- PendHits = 23502, rate = 0.1290-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 181118, -- Miss = 135695, rate = 0.7492, -- PendHits = 21344, rate = 0.1178-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181249, -- Miss = 135656, rate = 0.7485, -- PendHits = 22290, rate = 0.1230-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181865, -- Miss = 135675, rate = 0.7460, -- PendHits = 23149, rate = 0.1273-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182453, -- Miss = 135693, rate = 0.7437, -- PendHits = 23380, rate = 0.1281-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 181782, -- Miss = 135709, rate = 0.7465, -- PendHits = 23447, rate = 0.1290-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182176, -- Miss = 135720, rate = 0.7450, -- PendHits = 23069, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177280, -- Miss = 133121, rate = 0.7509, -- PendHits = 22361, rate = 0.1261-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1331 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 22'th subPartition) 
--	Kid = 0 || L2 Acc = 181535, -- Miss = 135671, rate = 0.7474, -- PendHits = 23802, rate = 0.1311-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182193, -- Miss = 135702, rate = 0.7448, -- PendHits = 22792, rate = 0.1251-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 182306, -- Miss = 135702, rate = 0.7444, -- PendHits = 23435, rate = 0.1285-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180801, -- Miss = 135665, rate = 0.7504, -- PendHits = 21197, rate = 0.1172-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181329, -- Miss = 135655, rate = 0.7481, -- PendHits = 22303, rate = 0.1230-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 182153, -- Miss = 135694, rate = 0.7449, -- PendHits = 23207, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 181958, -- Miss = 135726, rate = 0.7459, -- PendHits = 23275, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182060, -- Miss = 135681, rate = 0.7453, -- PendHits = 23290, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 182258, -- Miss = 135696, rate = 0.7445, -- PendHits = 23195, rate = 0.1273-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177276, -- Miss = 133095, rate = 0.7508, -- PendHits = 22461, rate = 0.1267-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
--------------------------------------------------------------
L2 access stats (for 23'th subPartition) 
--	Kid = 0 || L2 Acc = 181717, -- Miss = 135716, rate = 0.7469, -- PendHits = 23900, rate = 0.1315-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 1 || L2 Acc = 182327, -- Miss = 135685, rate = 0.7442, -- PendHits = 23026, rate = 0.1263-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 2 || L2 Acc = 181875, -- Miss = 135675, rate = 0.7460, -- PendHits = 23164, rate = 0.1274-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 3 || L2 Acc = 180915, -- Miss = 135654, rate = 0.7498, -- PendHits = 21369, rate = 0.1181-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 4 || L2 Acc = 181542, -- Miss = 135694, rate = 0.7475, -- PendHits = 22463, rate = 0.1237-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 5 || L2 Acc = 181585, -- Miss = 135723, rate = 0.7474, -- PendHits = 22846, rate = 0.1258-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 6 || L2 Acc = 182134, -- Miss = 135700, rate = 0.7451, -- PendHits = 23294, rate = 0.1279-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1357 || slicingInterval = 5000
--	Kid = 7 || L2 Acc = 182178, -- Miss = 135652, rate = 0.7446, -- PendHits = 23520, rate = 0.1291-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 8 || L2 Acc = 181808, -- Miss = 135694, rate = 0.7464, -- PendHits = 23111, rate = 0.1271-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1356 || slicingInterval = 5000
--	Kid = 9 || L2 Acc = 177272, -- Miss = 133084, rate = 0.7507, -- PendHits = 22448, rate = 0.1266-- ResFail = 0, rate = 0.0000
Error Per = 100 || Flushes = 1330 || slicingInterval = 5000
6a9db41cf3f8496fb5b06301bea99cf4  /home/pars/Documents/expSetups/a9/PathFinder_500000_500_50_L2_100
Extracting PTX file and ptxas options    1: PathFinder_500000_500_50_L2_100.1.sm_75.ptx -arch=sm_75
GPGPU-Sim uArch: performance model initialization complete.
Parallel calisiyor
self exe links to: /home/pars/Documents/expSetups/a9/PathFinder_500000_500_50_L2_100
self exe links to: /home/pars/Documents/expSetups/a9/PathFinder_500000_500_50_L2_100
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pars/Documents/expSetups/a9/PathFinder_500000_500_50_L2_100
Running md5sum using "md5sum /home/pars/Documents/expSetups/a9/PathFinder_500000_500_50_L2_100 "
self exe links to: /home/pars/Documents/expSetups/a9/PathFinder_500000_500_50_L2_100
Extracting specific PTX file named PathFinder_500000_500_50_L2_100.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14dynproc_kerneliPiS_S_iiii : hostFun 0x0x55e68d8fbb8f, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing PathFinder_500000_500_50_L2_100.1.sm_75.ptx
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE4prev" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14dynproc_kerneliPiS_S_iiiiE6result" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14dynproc_kerneliPiS_S_iiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file PathFinder_500000_500_50_L2_100.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from PathFinder_500000_500_50_L2_100.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z14dynproc_kerneliPiS_S_iiii' : regs=18, lmem=0, smem=2048, cmem=400
pyramidHeight: 50
gridSize: [500000]
border:[50]
blockSize: 256
blockGrid:[3206]
targetBlock:[156]
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z14dynproc_kerneliPiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x0a8 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:58) @%p4 bra $L__BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0d8 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:67) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0f8 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:71) @%p5 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x228 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:112) @%p13 bra $L__BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x288 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:127) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x298 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:129) @%p14 bra $L__BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2a8 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:132) @%p15 bra $L__BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:138) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e8 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:143) @%p16 bra $L__BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:146) and.b16 %rs6, %rs8, 255;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x300 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:148) @%p17 bra $L__BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x330 (PathFinder_500000_500_50_L2_100.1.sm_75.ptx:157) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14dynproc_kerneliPiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14dynproc_kerneliPiS_S_iiii'.
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 0 is = 10000
Simulation cycle for kernel 0 is = 15000
Simulation cycle for kernel 0 is = 20000
Simulation cycle for kernel 0 is = 25000
Simulation cycle for kernel 0 is = 30000
Simulation cycle for kernel 0 is = 35000
Simulation cycle for kernel 0 is = 40000
Simulation cycle for kernel 0 is = 45000
Simulation cycle for kernel 0 is = 50000
Simulation cycle for kernel 0 is = 55000
Simulation cycle for kernel 0 is = 60000
Simulation cycle for kernel 0 is = 65000
Simulation cycle for kernel 0 is = 70000
Simulation cycle for kernel 0 is = 75000
Simulation cycle for kernel 0 is = 80000
Simulation cycle for kernel 0 is = 85000
Simulation cycle for kernel 0 is = 90000
Simulation cycle for kernel 0 is = 95000
Simulation cycle for kernel 0 is = 100000
Simulation cycle for kernel 0 is = 105000
Simulation cycle for kernel 0 is = 110000
Simulation cycle for kernel 0 is = 115000
Simulation cycle for kernel 0 is = 120000
Simulation cycle for kernel 0 is = 125000
Simulation cycle for kernel 0 is = 130000
Simulation cycle for kernel 0 is = 135000
Simulation cycle for kernel 0 is = 140000
Simulation cycle for kernel 0 is = 145000
Simulation cycle for kernel 0 is = 150000
Simulation cycle for kernel 0 is = 155000
Simulation cycle for kernel 0 is = 160000
Simulation cycle for kernel 0 is = 165000
Simulation cycle for kernel 0 is = 170000
Simulation cycle for kernel 0 is = 175000
Simulation cycle for kernel 0 is = 180000
Simulation cycle for kernel 0 is = 185000
Simulation cycle for kernel 0 is = 190000
Simulation cycle for kernel 0 is = 195000
Simulation cycle for kernel 0 is = 200000
Simulation cycle for kernel 0 is = 205000
Simulation cycle for kernel 0 is = 210000
Simulation cycle for kernel 0 is = 215000
Simulation cycle for kernel 0 is = 220000
Simulation cycle for kernel 0 is = 225000
Simulation cycle for kernel 0 is = 230000
Simulation cycle for kernel 0 is = 235000
Simulation cycle for kernel 0 is = 240000
Simulation cycle for kernel 0 is = 245000
Simulation cycle for kernel 0 is = 250000
Simulation cycle for kernel 0 is = 255000
Simulation cycle for kernel 0 is = 260000
Simulation cycle for kernel 0 is = 265000
Simulation cycle for kernel 0 is = 270000
Simulation cycle for kernel 0 is = 275000
Simulation cycle for kernel 0 is = 280000
Simulation cycle for kernel 0 is = 285000
Simulation cycle for kernel 0 is = 290000
Simulation cycle for kernel 0 is = 295000
Simulation cycle for kernel 0 is = 300000
Simulation cycle for kernel 0 is = 305000
Simulation cycle for kernel 0 is = 310000
Simulation cycle for kernel 0 is = 315000
Simulation cycle for kernel 0 is = 320000
Simulation cycle for kernel 0 is = 325000
Simulation cycle for kernel 0 is = 330000
Simulation cycle for kernel 0 is = 335000
Simulation cycle for kernel 0 is = 340000
Simulation cycle for kernel 0 is = 345000
Simulation cycle for kernel 0 is = 350000
Simulation cycle for kernel 0 is = 355000
Simulation cycle for kernel 0 is = 360000
Simulation cycle for kernel 0 is = 365000
Simulation cycle for kernel 0 is = 370000
Simulation cycle for kernel 0 is = 375000
Simulation cycle for kernel 0 is = 380000
Simulation cycle for kernel 0 is = 385000
Simulation cycle for kernel 0 is = 390000
Simulation cycle for kernel 0 is = 395000
Simulation cycle for kernel 0 is = 400000
Simulation cycle for kernel 0 is = 405000
Simulation cycle for kernel 0 is = 410000
Simulation cycle for kernel 0 is = 415000
Simulation cycle for kernel 0 is = 420000
Simulation cycle for kernel 0 is = 425000
Simulation cycle for kernel 0 is = 430000
Simulation cycle for kernel 0 is = 435000
Simulation cycle for kernel 0 is = 440000
Simulation cycle for kernel 0 is = 445000
Simulation cycle for kernel 0 is = 450000
Simulation cycle for kernel 0 is = 455000
Simulation cycle for kernel 0 is = 460000
Simulation cycle for kernel 0 is = 465000
Simulation cycle for kernel 0 is = 470000
Simulation cycle for kernel 0 is = 475000
Simulation cycle for kernel 0 is = 480000
Simulation cycle for kernel 0 is = 485000
Simulation cycle for kernel 0 is = 490000
Simulation cycle for kernel 0 is = 495000
Simulation cycle for kernel 0 is = 500000
Simulation cycle for kernel 0 is = 505000
Simulation cycle for kernel 0 is = 510000
Simulation cycle for kernel 0 is = 515000
Simulation cycle for kernel 0 is = 520000
Simulation cycle for kernel 0 is = 525000
Simulation cycle for kernel 0 is = 530000
Simulation cycle for kernel 0 is = 535000
Simulation cycle for kernel 0 is = 540000
Simulation cycle for kernel 0 is = 545000
Simulation cycle for kernel 0 is = 550000
Simulation cycle for kernel 0 is = 555000
Simulation cycle for kernel 0 is = 560000
Simulation cycle for kernel 0 is = 565000
Simulation cycle for kernel 0 is = 570000
Simulation cycle for kernel 0 is = 575000
Simulation cycle for kernel 0 is = 580000
Simulation cycle for kernel 0 is = 585000
Simulation cycle for kernel 0 is = 590000
Simulation cycle for kernel 0 is = 595000
Simulation cycle for kernel 0 is = 600000
Simulation cycle for kernel 0 is = 605000
Simulation cycle for kernel 0 is = 610000
Simulation cycle for kernel 0 is = 615000
Simulation cycle for kernel 0 is = 620000
Simulation cycle for kernel 0 is = 625000
Simulation cycle for kernel 0 is = 630000
Simulation cycle for kernel 0 is = 635000
Simulation cycle for kernel 0 is = 640000
Simulation cycle for kernel 0 is = 645000
Simulation cycle for kernel 0 is = 650000
Simulation cycle for kernel 0 is = 655000
Simulation cycle for kernel 0 is = 660000
Simulation cycle for kernel 0 is = 665000
Simulation cycle for kernel 0 is = 670000
Simulation cycle for kernel 0 is = 675000
Simulation cycle for kernel 0 is = 680000
Simulation cycle for kernel 0 is = 685000
Simulation cycle for kernel 0 is = 690000
Simulation cycle for kernel 0 is = 695000
Simulation cycle for kernel 0 is = 700000
Simulation cycle for kernel 0 is = 705000
Simulation cycle for kernel 0 is = 710000
Simulation cycle for kernel 0 is = 715000
Simulation cycle for kernel 0 is = 720000
Simulation cycle for kernel 0 is = 725000
Simulation cycle for kernel 0 is = 730000
Simulation cycle for kernel 0 is = 735000
Simulation cycle for kernel 0 is = 740000
Simulation cycle for kernel 0 is = 745000
Simulation cycle for kernel 0 is = 750000
Simulation cycle for kernel 0 is = 755000
Simulation cycle for kernel 0 is = 760000
Simulation cycle for kernel 0 is = 765000
Simulation cycle for kernel 0 is = 770000
Simulation cycle for kernel 0 is = 775000
Simulation cycle for kernel 0 is = 780000
Simulation cycle for kernel 0 is = 785000
Simulation cycle for kernel 0 is = 790000
Simulation cycle for kernel 0 is = 795000
Simulation cycle for kernel 0 is = 800000
Simulation cycle for kernel 0 is = 805000
Simulation cycle for kernel 0 is = 810000
Simulation cycle for kernel 0 is = 815000
Simulation cycle for kernel 0 is = 820000
Simulation cycle for kernel 0 is = 825000
Simulation cycle for kernel 0 is = 830000
Simulation cycle for kernel 0 is = 835000
Simulation cycle for kernel 0 is = 840000
Simulation cycle for kernel 0 is = 845000
Simulation cycle for kernel 0 is = 850000
Simulation cycle for kernel 0 is = 855000
Simulation cycle for kernel 0 is = 860000
Simulation cycle for kernel 0 is = 865000
Simulation cycle for kernel 0 is = 870000
Simulation cycle for kernel 0 is = 875000
Simulation cycle for kernel 0 is = 880000
Simulation cycle for kernel 0 is = 885000
Simulation cycle for kernel 0 is = 890000
Simulation cycle for kernel 0 is = 895000
Simulation cycle for kernel 0 is = 900000
Simulation cycle for kernel 0 is = 905000
Simulation cycle for kernel 0 is = 910000
Simulation cycle for kernel 0 is = 915000
Simulation cycle for kernel 0 is = 920000
Simulation cycle for kernel 0 is = 925000
Simulation cycle for kernel 0 is = 930000
Simulation cycle for kernel 0 is = 935000
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 939364
gpu_sim_insn = 1188529317
gpu_ipc =    1265.2489
gpu_tot_sim_cycle = 939364
gpu_tot_sim_insn = 1188529317
gpu_tot_ipc =    1265.2489
gpu_tot_issued_cta = 3206
gpu_occupancy = 99.1498% 
gpu_tot_occupancy = 99.1498% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6437
partiton_level_parallism_total  =       4.6437
partiton_level_parallism_util =       4.7173
partiton_level_parallism_util_total  =       4.7173
L2_BW  =     202.8379 GB/Sec
L2_BW_total  =     202.8379 GB/Sec
gpu_total_sim_rate=83876

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 183602, Miss = 148278, Miss_rate = 0.808, Pending_hits = 34784, Reservation_fails = 11232
	L1D_cache_core[1]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35302, Reservation_fails = 10017
	L1D_cache_core[2]: Access = 182114, Miss = 146718, Miss_rate = 0.806, Pending_hits = 34860, Reservation_fails = 12995
	L1D_cache_core[3]: Access = 177008, Miss = 139308, Miss_rate = 0.787, Pending_hits = 35778, Reservation_fails = 9659
	L1D_cache_core[4]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34816, Reservation_fails = 9651
	L1D_cache_core[5]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35530, Reservation_fails = 8646
	L1D_cache_core[6]: Access = 182114, Miss = 147082, Miss_rate = 0.808, Pending_hits = 34342, Reservation_fails = 10617
	L1D_cache_core[7]: Access = 183816, Miss = 146640, Miss_rate = 0.798, Pending_hits = 36419, Reservation_fails = 9351
	L1D_cache_core[8]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35493, Reservation_fails = 9083
	L1D_cache_core[9]: Access = 183816, Miss = 148096, Miss_rate = 0.806, Pending_hits = 34914, Reservation_fails = 8150
	L1D_cache_core[10]: Access = 180412, Miss = 142792, Miss_rate = 0.791, Pending_hits = 36946, Reservation_fails = 9352
	L1D_cache_core[11]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34816, Reservation_fails = 9784
	L1D_cache_core[12]: Access = 183816, Miss = 140452, Miss_rate = 0.764, Pending_hits = 41566, Reservation_fails = 8839
	L1D_cache_core[13]: Access = 177008, Miss = 140036, Miss_rate = 0.791, Pending_hits = 36060, Reservation_fails = 9860
	L1D_cache_core[14]: Access = 183816, Miss = 148096, Miss_rate = 0.806, Pending_hits = 35179, Reservation_fails = 9973
	L1D_cache_core[15]: Access = 183816, Miss = 146640, Miss_rate = 0.798, Pending_hits = 36341, Reservation_fails = 10450
	L1D_cache_core[16]: Access = 183816, Miss = 145184, Miss_rate = 0.790, Pending_hits = 36957, Reservation_fails = 9775
	L1D_cache_core[17]: Access = 177008, Miss = 141856, Miss_rate = 0.801, Pending_hits = 34565, Reservation_fails = 8639
	L1D_cache_core[18]: Access = 178710, Miss = 139230, Miss_rate = 0.779, Pending_hits = 37339, Reservation_fails = 9873
	L1D_cache_core[19]: Access = 178710, Miss = 142142, Miss_rate = 0.795, Pending_hits = 35979, Reservation_fails = 10754
	L1D_cache_core[20]: Access = 178710, Miss = 138502, Miss_rate = 0.775, Pending_hits = 39465, Reservation_fails = 10859
	L1D_cache_core[21]: Access = 177008, Miss = 140036, Miss_rate = 0.791, Pending_hits = 36102, Reservation_fails = 9996
	L1D_cache_core[22]: Access = 182114, Miss = 144534, Miss_rate = 0.794, Pending_hits = 37042, Reservation_fails = 9460
	L1D_cache_core[23]: Access = 182438, Miss = 147030, Miss_rate = 0.806, Pending_hits = 34838, Reservation_fails = 9657
	L1D_cache_core[24]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35542, Reservation_fails = 9171
	L1D_cache_core[25]: Access = 178710, Miss = 141050, Miss_rate = 0.789, Pending_hits = 36587, Reservation_fails = 11741
	L1D_cache_core[26]: Access = 182114, Miss = 145262, Miss_rate = 0.798, Pending_hits = 36114, Reservation_fails = 9784
	L1D_cache_core[27]: Access = 183816, Miss = 143000, Miss_rate = 0.778, Pending_hits = 39165, Reservation_fails = 9389
	L1D_cache_core[28]: Access = 183816, Miss = 148460, Miss_rate = 0.808, Pending_hits = 34815, Reservation_fails = 11670
	L1D_cache_core[29]: Access = 183816, Miss = 147732, Miss_rate = 0.804, Pending_hits = 35403, Reservation_fails = 9751
	L1D_total_cache_accesses = 5455020
	L1D_total_cache_misses = 4346004
	L1D_total_cache_miss_rate = 0.7967
	L1D_total_cache_pending_hits = 1083059
	L1D_total_cache_reservation_fails = 298178
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.154
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9814
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1083059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1185612
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 293583
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3096406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1083059
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18252
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 45734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 5374891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80129

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 293583
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4595
ctas_completed 3206, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
39012, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 39420, 46170, 46170, 46170, 46170, 46170, 46170, 39420, 
gpgpu_n_tot_thrd_icount = 1352052224
gpgpu_n_tot_w_icount = 42251632
gpgpu_n_stall_shd_mem = 923267
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4282018
gpgpu_n_mem_write_global = 80129
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 33672285
gpgpu_n_store_insn = 500000
gpgpu_n_shmem_insn = 197431360
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5745152
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 226
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 923041
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3521505	W0_Idle:42976	W0_Scoreboard:65690243	W1:83330	W2:83712	W3:83317	W4:83317	W5:83317	W6:83975	W7:83317	W8:83317	W9:83317	W10:83317	W11:83317	W12:83317	W13:83317	W14:186535	W15:166647	W16:166647	W17:166647	W18:166647	W19:166647	W20:166647	W21:166647	W22:166647	W23:166647	W24:166647	W25:166647	W26:166647	W27:166647	W28:166647	W29:166647	W30:166647	W31:166647	W32:38147911
single_issue_nums: WS0:10161954	WS1:10963862	WS2:10963862	WS3:10161954	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34256144 {8:4282018,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3205160 {40:80129,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 171280720 {40:4282018,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 641032 {8:80129,}
maxmflatency = 651 
max_icnt2mem_latency = 242 
maxmrqlatency = 300 
max_icnt2sh_latency = 71 
averagemflatency = 345 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:1199063 	149814 	173808 	318190 	971455 	341796 	53822 	1170 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	583709 	3776765 	1673 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4314005 	46490 	1652 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3355022 	735232 	226455 	42639 	2789 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	934 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8306      8207      8289      8327      8234      8012      8326      8329      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8184      8200      8338      8325      8013      8022      8294      8291      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8058      8023      8328      8306      8175      8268      8296      8309      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8014      8102      8357      8374      7939      7939      8314      8304      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8117      8095      8417      8397      7922      7924      8301      8305      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8205      8177      8392      8538      7961      7964      8318      8319      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8170      8297      8587      8572      7987      7986      8330      8323      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8318      8322      8591      8604      7979      7970      8318      8313      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8324      8342      8489      8532      8452      8385      8320      8327      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8377      8486      8175      8171      8189      8342      8312      8311      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8510      8517      8233      8172      8320      8317      8307      8306      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8240      8247      8283      8273      8320      8409      8391      8317      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  6.080698  6.189789  6.081818  6.078154  6.036409  6.115413  6.206449  6.180510  6.094195  6.115018  6.226985  6.159410  6.119545  6.075747  6.201784  6.088654 
dram[1]:  6.133798  6.148897  6.099562  6.068941  6.073604  6.106856  6.146055  6.186184  6.087527  6.150018  6.223714  6.178452  6.052956  6.096821  6.073118  6.092701 
dram[2]:  6.196740  6.128985  6.016541  6.085818  6.170534  6.140659  6.147944  6.176254  6.110989  6.179259  6.236636  6.222222  6.144330  6.168514  6.102414  6.097953 
dram[3]:  6.103687  6.116313  6.064493  6.247480  6.113097  6.156503  6.118055  6.128524  6.144015  6.132720  6.189911  6.162911  6.195176  6.154810  6.020570  6.156088 
dram[4]:  6.205119  6.271091  6.073321  6.108799  6.204663  6.207114  6.168755  6.181617  6.151493  6.145066  6.114327  6.103511  6.152174  6.206845  6.161683  6.187176 
dram[5]:  6.218959  6.181079  6.147372  6.217844  6.100473  6.161338  6.273885  6.177729  6.148435  6.286629  6.104281  6.126331  6.167036  6.251217  6.171291  6.106843 
dram[6]:  6.170543  6.155801  6.168879  6.161017  6.118700  6.216988  6.176861  6.162500  6.133456  6.174251  6.225000  6.153024  6.155179  6.217877  5.974230  6.040550 
dram[7]:  6.172758  6.085485  6.133847  6.082545  6.147415  6.142962  6.261487  6.236695  6.205128  6.227154  6.108712  6.165866  6.235426  6.193093  6.098684  6.087591 
dram[8]:  6.047361  6.159794  6.036101  6.071896  6.106050  6.151671  6.164827  6.199408  6.218622  6.060958  6.139441  6.180370  6.226950  6.184883  6.126698  6.094560 
dram[9]:  6.104744  6.079578  6.075245  6.178928  6.023733  6.104956  6.203333  6.282552  6.135244  6.103474  6.118402  6.188056  6.120690  6.145120  6.144224  6.076783 
dram[10]:  6.065942  6.111436  6.206679  6.206603  6.077983  6.157721  6.243102  6.171397  6.154016  6.126973  6.216921  6.275395  6.061751  6.050055  6.200223  6.178452 
dram[11]:  6.057588  6.098032  6.165439  6.130769  6.077677  6.080218  6.168817  6.180945  6.145381  6.126559  6.221021  6.209665  6.026373  6.107614  6.076111  6.233470 
average row locality = 3209123/522282 = 6.144426
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     16660     16663     16645     16641     16665     16664     16665     16663     16612     16614     16627     16612     16610     16607     16609     16609 
dram[1]:     16664     16656     16645     16646     16671     16665     16668     16666     16612     16605     16612     16608     16611     16610     16615     16614 
dram[2]:     16656     16657     16652     16656     16673     16684     16667     16670     16603     16604     16603     16608     16611     16615     16604     16604 
dram[3]:     16649     16653     16658     16657     16676     16678     16659     16657     16601     16601     16608     16603     16619     16621     16603     16603 
dram[4]:     16660     16656     16652     16652     16685     16673     16662     16666     16609     16610     16606     16607     16620     16607     16612     16613 
dram[5]:     16660     16657     16647     16646     16678     16685     16665     16674     16613     16611     16603     16602     16611     16621     16601     16610 
dram[6]:     16647     16644     16650     16641     16673     16681     16684     16682     16603     16609     16603     16607     16623     16619     16612     16604 
dram[7]:     16653     16660     16647     16647     16684     16678     16682     16678     16618     16615     16609     16611     16610     16602     16606     16600 
dram[8]:     16658     16661     16640     16642     16675     16671     16676     16677     16617     16624     16607     16607     16606     16617     16603     16613 
dram[9]:     16658     16662     16633     16634     16672     16672     16669     16663     16614     16613     16611     16603     16609     16608     16620     16619 
dram[10]:     16673     16658     16647     16653     16677     16669     16664     16663     16622     16616     16600     16600     16612     16604     16611     16608 
dram[11]:     16656     16664     16653     16657     16664     16671     16656     16658     16617     16621     16611     16624     16605     16610     16605     16607 
total dram reads = 3194113
bank skew: 16685/16600 = 1.01
chip skew: 266200/266146 = 1.00
number of total write accesses:
dram[0]:       272       272       320       320       320       320       320       320       320       320       320       320       312       308       320       320 
dram[1]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[2]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[3]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[4]:       276       276       320       320       320       320       320       320       320       320       320       320       308       308       320       320 
dram[5]:       276       276       320       320       320       320       320       320       320       320       320       320       308       304       320       320 
dram[6]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[7]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[8]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[9]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[10]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
dram[11]:       276       276       320       320       320       320       320       320       320       320       320       320       304       304       320       320 
total dram writes = 60040
bank skew: 320/272 = 1.18
chip skew: 5008/5000 = 1.00
average mf latency per bank:
dram[0]:        466       465       465       464       464       463       463       463       463       463       462       462       464       462       464       463
dram[1]:        465       466       465       466       463       464       462       463       463       464       462       463       462       463       461       461
dram[2]:        464       465       464       463       463       464       463       463       462       462       462       463       462       463       461       462
dram[3]:        465       465       464       463       463       461       464       462       464       463       464       463       462       461       463       462
dram[4]:        466       467       463       465       462       463       461       463       463       463       463       464       462       464       462       463
dram[5]:        464       464       464       464       463       465       462       462       461       463       462       462       463       463       462       463
dram[6]:        465       466       463       463       464       462       463       463       463       463       462       462       463       461       463       462
dram[7]:        465       465       463       465       463       464       462       462       463       464       463       464       462       464       463       463
dram[8]:        464       464       463       464       463       463       461       463       461       464       463       462       462       462       462       463
dram[9]:        464       465       464       463       464       462       464       463       464       464       461       462       463       462       463       463
dram[10]:        464       464       464       465       462       464       462       462       464       464       463       465       464       465       461       462
dram[11]:        464       464       463       463       463       463       462       463       461       462       463       461       464       464       462       463
maximum mf latency per bank:
dram[0]:        539       543       612       623       546       475       523       522       517       597       518       502       470       481       474       488
dram[1]:        536       544       629       630       511       520       485       485       493       505       541       533       518       482       565       548
dram[2]:        533       543       632       626       507       506       522       504       496       555       488       474       476       480       473       529
dram[3]:        544       538       615       623       505       493       500       475       486       619       482       523       651       562       499       534
dram[4]:        542       536       613       621       475       538       496       508       501       517       534       524       543       539       525       526
dram[5]:        548       537       625       629       500       543       495       513       493       496       479       479       486       494       508       473
dram[6]:        536       540       612       617       510       513       466       486       510       501       523       505       504       546       475       479
dram[7]:        534       542       604       624       507       516       532       521       498       486       506       496       543       580       486       481
dram[8]:        543       540       615       614       549       544       523       528       550       525       499       519       475       502       520       498
dram[9]:        549       548       610       608       498       511       491       485       565       561       541       496       500       520       514       497
dram[10]:        541       539       616       623       501       526       494       506       512       495       531       539       477       495       480       470
dram[11]:        536       550       618       617       492       471       528       542       513       481       492       507       478       562       468       479

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052423 n_act=43645 n_pre=43629 n_ref_event=4572360550251980812 n_req=267417 n_rd=266166 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.4503
n_activity=2105372 dram_eff=0.5152
bk0: 16660a 2156103i bk1: 16663a 2160340i bk2: 16645a 2153447i bk3: 16641a 2154147i bk4: 16665a 2153876i bk5: 16664a 2153695i bk6: 16665a 2158078i bk7: 16663a 2158546i bk8: 16612a 2157358i bk9: 16614a 2156101i bk10: 16627a 2158239i bk11: 16612a 2157320i bk12: 16610a 2156992i bk13: 16607a 2155991i bk14: 16609a 2159334i bk15: 16609a 2157769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836805
Row_Buffer_Locality_read = 0.838958
Row_Buffer_Locality_write = 0.378897
Bank_Level_Parallism = 2.325625
Bank_Level_Parallism_Col = 1.943361
Bank_Level_Parallism_Ready = 1.276651
write_to_read_ratio_blp_rw_average = 0.030051
GrpLevelPara = 1.739046 

BW Util details:
bwutil = 0.450267 
total_CMD = 2408968 
util_bw = 1084680 
Wasted_Col = 568029 
Wasted_Row = 232773 
Idle = 523486 

BW Util Bottlenecks: 
RCDc_limit = 562971 
RCDWRc_limit = 4873 
WTRc_limit = 26412 
RTWc_limit = 30628 
CCDLc_limit = 198834 
rwq = 0 
CCDLc_limit_alone = 195676 
WTRc_limit_alone = 25392 
RTWc_limit_alone = 28490 

Commands details: 
total_CMD = 2408968 
n_nop = 2052423 
Read = 266166 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 43645 
n_pre = 43629 
n_ref = 4572360550251980812 
n_req = 267417 
total_req = 271170 

Dual Bus Interface Util: 
issued_total_row = 87274 
issued_total_col = 271170 
Row_Bus_Util =  0.036229 
CoL_Bus_Util = 0.112567 
Either_Row_CoL_Bus_Util = 0.148007 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.005326 
queue_avg = 3.964905 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.9649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052322 n_act=43703 n_pre=43687 n_ref_event=7737782745945290801 n_req=267420 n_rd=266168 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2113693 dram_eff=0.5132
bk0: 16664a 2157119i bk1: 16656a 2159195i bk2: 16645a 2156364i bk3: 16646a 2156118i bk4: 16671a 2154981i bk5: 16665a 2155371i bk6: 16668a 2155157i bk7: 16666a 2158061i bk8: 16612a 2155975i bk9: 16605a 2158714i bk10: 16612a 2158045i bk11: 16608a 2159987i bk12: 16611a 2156049i bk13: 16610a 2156827i bk14: 16615a 2155944i bk15: 16614a 2157678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836590
Row_Buffer_Locality_read = 0.838703
Row_Buffer_Locality_write = 0.387380
Bank_Level_Parallism = 2.312511
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.271218
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450277 
total_CMD = 2408968 
util_bw = 1084704 
Wasted_Col = 572688 
Wasted_Row = 236554 
Idle = 515022 

BW Util Bottlenecks: 
RCDc_limit = 565978 
RCDWRc_limit = 4509 
WTRc_limit = 25925 
RTWc_limit = 31461 
CCDLc_limit = 198929 
rwq = 0 
CCDLc_limit_alone = 195761 
WTRc_limit_alone = 24985 
RTWc_limit_alone = 29233 

Commands details: 
total_CMD = 2408968 
n_nop = 2052322 
Read = 266168 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43703 
n_pre = 43687 
n_ref = 7737782745945290801 
n_req = 267420 
total_req = 271176 

Dual Bus Interface Util: 
issued_total_row = 87390 
issued_total_col = 271176 
Row_Bus_Util =  0.036277 
CoL_Bus_Util = 0.112569 
Either_Row_CoL_Bus_Util = 0.148049 
Issued_on_Two_Bus_Simul_Util = 0.000797 
issued_two_Eff = 0.005383 
queue_avg = 3.956618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=3.95662
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052705 n_act=43523 n_pre=43507 n_ref_event=7737782745945290801 n_req=267419 n_rd=266167 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2113590 dram_eff=0.5132
bk0: 16656a 2160426i bk1: 16657a 2158429i bk2: 16652a 2153834i bk3: 16656a 2155928i bk4: 16673a 2157136i bk5: 16684a 2156001i bk6: 16667a 2154920i bk7: 16670a 2155347i bk8: 16603a 2155662i bk9: 16604a 2158026i bk10: 16603a 2159924i bk11: 16608a 2161048i bk12: 16611a 2158625i bk13: 16615a 2158305i bk14: 16604a 2156109i bk15: 16604a 2157499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837263
Row_Buffer_Locality_read = 0.839447
Row_Buffer_Locality_write = 0.373003
Bank_Level_Parallism = 2.310220
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.275693
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450276 
total_CMD = 2408968 
util_bw = 1084700 
Wasted_Col = 573592 
Wasted_Row = 235028 
Idle = 515648 

BW Util Bottlenecks: 
RCDc_limit = 565084 
RCDWRc_limit = 5116 
WTRc_limit = 26335 
RTWc_limit = 31076 
CCDLc_limit = 199543 
rwq = 0 
CCDLc_limit_alone = 195962 
WTRc_limit_alone = 25189 
RTWc_limit_alone = 28641 

Commands details: 
total_CMD = 2408968 
n_nop = 2052705 
Read = 266167 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43523 
n_pre = 43507 
n_ref = 7737782745945290801 
n_req = 267419 
total_req = 271175 

Dual Bus Interface Util: 
issued_total_row = 87030 
issued_total_col = 271175 
Row_Bus_Util =  0.036128 
CoL_Bus_Util = 0.112569 
Either_Row_CoL_Bus_Util = 0.147890 
Issued_on_Two_Bus_Simul_Util = 0.000806 
issued_two_Eff = 0.005451 
queue_avg = 3.999518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.99952
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052597 n_act=43573 n_pre=43557 n_ref_event=3255307777713450285 n_req=267398 n_rd=266146 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4502
n_activity=2108207 dram_eff=0.5145
bk0: 16649a 2156329i bk1: 16653a 2157561i bk2: 16658a 2155008i bk3: 16657a 2158883i bk4: 16676a 2153824i bk5: 16678a 2154900i bk6: 16659a 2153644i bk7: 16657a 2156080i bk8: 16601a 2157019i bk9: 16601a 2156616i bk10: 16608a 2156460i bk11: 16603a 2156673i bk12: 16619a 2159758i bk13: 16621a 2157880i bk14: 16603a 2154508i bk15: 16603a 2158416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837063
Row_Buffer_Locality_read = 0.839295
Row_Buffer_Locality_write = 0.362620
Bank_Level_Parallism = 2.326159
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.276173
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450241 
total_CMD = 2408968 
util_bw = 1084616 
Wasted_Col = 568464 
Wasted_Row = 234223 
Idle = 521665 

BW Util Bottlenecks: 
RCDc_limit = 562318 
RCDWRc_limit = 4829 
WTRc_limit = 26501 
RTWc_limit = 31453 
CCDLc_limit = 197472 
rwq = 0 
CCDLc_limit_alone = 194244 
WTRc_limit_alone = 25442 
RTWc_limit_alone = 29284 

Commands details: 
total_CMD = 2408968 
n_nop = 2052597 
Read = 266146 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43573 
n_pre = 43557 
n_ref = 3255307777713450285 
n_req = 267398 
total_req = 271154 

Dual Bus Interface Util: 
issued_total_row = 87130 
issued_total_col = 271154 
Row_Bus_Util =  0.036169 
CoL_Bus_Util = 0.112560 
Either_Row_CoL_Bus_Util = 0.147935 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.005368 
queue_avg = 3.981848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=3.98185
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052877 n_act=43386 n_pre=43370 n_ref_event=3255307777713450285 n_req=267442 n_rd=266190 n_rd_L2_A=0 n_write=0 n_wr_bk=5008 bw_util=0.4503
n_activity=2105518 dram_eff=0.5152
bk0: 16660a 2155780i bk1: 16656a 2156525i bk2: 16652a 2152608i bk3: 16652a 2155361i bk4: 16685a 2156460i bk5: 16673a 2157928i bk6: 16662a 2157317i bk7: 16666a 2158016i bk8: 16609a 2155608i bk9: 16610a 2155976i bk10: 16606a 2155091i bk11: 16607a 2156539i bk12: 16620a 2154609i bk13: 16607a 2158041i bk14: 16612a 2158665i bk15: 16613a 2159373i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837789
Row_Buffer_Locality_read = 0.839975
Row_Buffer_Locality_write = 0.373003
Bank_Level_Parallism = 2.329649
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.285711
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450314 
total_CMD = 2408968 
util_bw = 1084792 
Wasted_Col = 565606 
Wasted_Row = 233928 
Idle = 524642 

BW Util Bottlenecks: 
RCDc_limit = 556619 
RCDWRc_limit = 4604 
WTRc_limit = 25701 
RTWc_limit = 31236 
CCDLc_limit = 196585 
rwq = 0 
CCDLc_limit_alone = 193341 
WTRc_limit_alone = 24592 
RTWc_limit_alone = 29101 

Commands details: 
total_CMD = 2408968 
n_nop = 2052877 
Read = 266190 
Write = 0 
L2_Alloc = 0 
L2_WB = 5008 
n_act = 43386 
n_pre = 43370 
n_ref = 3255307777713450285 
n_req = 267442 
total_req = 271198 

Dual Bus Interface Util: 
issued_total_row = 86756 
issued_total_col = 271198 
Row_Bus_Util =  0.036014 
CoL_Bus_Util = 0.112578 
Either_Row_CoL_Bus_Util = 0.147819 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005232 
queue_avg = 3.996535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=3.99654
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2053054 n_act=43299 n_pre=43283 n_ref_event=3255307777713450285 n_req=267435 n_rd=266184 n_rd_L2_A=0 n_write=0 n_wr_bk=5004 bw_util=0.4503
n_activity=2105350 dram_eff=0.5152
bk0: 16660a 2157374i bk1: 16657a 2158109i bk2: 16647a 2155222i bk3: 16646a 2157830i bk4: 16678a 2154652i bk5: 16685a 2155826i bk6: 16665a 2160009i bk7: 16674a 2158847i bk8: 16613a 2157082i bk9: 16611a 2161999i bk10: 16603a 2156335i bk11: 16602a 2157564i bk12: 16611a 2155700i bk13: 16621a 2160587i bk14: 16601a 2158320i bk15: 16610a 2157166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838110
Row_Buffer_Locality_read = 0.840310
Row_Buffer_Locality_write = 0.370104
Bank_Level_Parallism = 2.317907
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.274403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450297 
total_CMD = 2408968 
util_bw = 1084752 
Wasted_Col = 567827 
Wasted_Row = 232726 
Idle = 523663 

BW Util Bottlenecks: 
RCDc_limit = 561150 
RCDWRc_limit = 4772 
WTRc_limit = 27796 
RTWc_limit = 30999 
CCDLc_limit = 197649 
rwq = 0 
CCDLc_limit_alone = 194094 
WTRc_limit_alone = 26445 
RTWc_limit_alone = 28795 

Commands details: 
total_CMD = 2408968 
n_nop = 2053054 
Read = 266184 
Write = 0 
L2_Alloc = 0 
L2_WB = 5004 
n_act = 43299 
n_pre = 43283 
n_ref = 3255307777713450285 
n_req = 267435 
total_req = 271188 

Dual Bus Interface Util: 
issued_total_row = 86582 
issued_total_col = 271188 
Row_Bus_Util =  0.035942 
CoL_Bus_Util = 0.112574 
Either_Row_CoL_Bus_Util = 0.147745 
Issued_on_Two_Bus_Simul_Util = 0.000770 
issued_two_Eff = 0.005215 
queue_avg = 3.950787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.95079
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052661 n_act=43491 n_pre=43475 n_ref_event=3255307777713450285 n_req=267432 n_rd=266182 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2110123 dram_eff=0.5141
bk0: 16647a 2157026i bk1: 16644a 2156906i bk2: 16650a 2157370i bk3: 16641a 2157253i bk4: 16673a 2155896i bk5: 16681a 2156613i bk6: 16684a 2158063i bk7: 16682a 2157476i bk8: 16603a 2156318i bk9: 16609a 2156174i bk10: 16603a 2158769i bk11: 16607a 2157778i bk12: 16623a 2158698i bk13: 16619a 2161874i bk14: 16612a 2152686i bk15: 16604a 2155583i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837390
Row_Buffer_Locality_read = 0.839568
Row_Buffer_Locality_write = 0.373600
Bank_Level_Parallism = 2.317545
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.275913
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450287 
total_CMD = 2408968 
util_bw = 1084728 
Wasted_Col = 570760 
Wasted_Row = 234162 
Idle = 519318 

BW Util Bottlenecks: 
RCDc_limit = 563586 
RCDWRc_limit = 4802 
WTRc_limit = 24864 
RTWc_limit = 32187 
CCDLc_limit = 198028 
rwq = 0 
CCDLc_limit_alone = 194798 
WTRc_limit_alone = 23887 
RTWc_limit_alone = 29934 

Commands details: 
total_CMD = 2408968 
n_nop = 2052661 
Read = 266182 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43491 
n_pre = 43475 
n_ref = 3255307777713450285 
n_req = 267432 
total_req = 271182 

Dual Bus Interface Util: 
issued_total_row = 86966 
issued_total_col = 271182 
Row_Bus_Util =  0.036101 
CoL_Bus_Util = 0.112572 
Either_Row_CoL_Bus_Util = 0.147909 
Issued_on_Two_Bus_Simul_Util = 0.000764 
issued_two_Eff = 0.005167 
queue_avg = 3.970775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=3.97078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052788 n_act=43414 n_pre=43398 n_ref_event=3255307777713450285 n_req=267450 n_rd=266200 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105520 dram_eff=0.5152
bk0: 16653a 2157680i bk1: 16660a 2155458i bk2: 16647a 2155764i bk3: 16647a 2154437i bk4: 16684a 2154136i bk5: 16678a 2154606i bk6: 16682a 2157767i bk7: 16678a 2159457i bk8: 16618a 2158328i bk9: 16615a 2158459i bk10: 16609a 2154297i bk11: 16611a 2156540i bk12: 16610a 2158980i bk13: 16602a 2156727i bk14: 16606a 2155531i bk15: 16600a 2156418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837689
Row_Buffer_Locality_read = 0.839808
Row_Buffer_Locality_write = 0.386400
Bank_Level_Parallism = 2.328248
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.282030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450317 
total_CMD = 2408968 
util_bw = 1084800 
Wasted_Col = 565867 
Wasted_Row = 234207 
Idle = 524094 

BW Util Bottlenecks: 
RCDc_limit = 558421 
RCDWRc_limit = 4592 
WTRc_limit = 26339 
RTWc_limit = 31687 
CCDLc_limit = 196532 
rwq = 0 
CCDLc_limit_alone = 193116 
WTRc_limit_alone = 25184 
RTWc_limit_alone = 29426 

Commands details: 
total_CMD = 2408968 
n_nop = 2052788 
Read = 266200 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43414 
n_pre = 43398 
n_ref = 3255307777713450285 
n_req = 267450 
total_req = 271200 

Dual Bus Interface Util: 
issued_total_row = 86812 
issued_total_col = 271200 
Row_Bus_Util =  0.036037 
CoL_Bus_Util = 0.112579 
Either_Row_CoL_Bus_Util = 0.147856 
Issued_on_Two_Bus_Simul_Util = 0.000760 
issued_two_Eff = 0.005143 
queue_avg = 4.006261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=4.00626
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052570 n_act=43597 n_pre=43581 n_ref_event=3255307777713450285 n_req=267444 n_rd=266194 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105630 dram_eff=0.5152
bk0: 16658a 2154289i bk1: 16661a 2159648i bk2: 16640a 2153909i bk3: 16642a 2155825i bk4: 16675a 2152125i bk5: 16671a 2155898i bk6: 16676a 2156245i bk7: 16677a 2157192i bk8: 16617a 2157718i bk9: 16624a 2154772i bk10: 16607a 2153886i bk11: 16607a 2158052i bk12: 16606a 2160256i bk13: 16617a 2159589i bk14: 16603a 2155404i bk15: 16613a 2155169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837001
Row_Buffer_Locality_read = 0.839226
Row_Buffer_Locality_write = 0.363200
Bank_Level_Parallism = 2.328697
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.279826
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450307 
total_CMD = 2408968 
util_bw = 1084776 
Wasted_Col = 568287 
Wasted_Row = 233324 
Idle = 522581 

BW Util Bottlenecks: 
RCDc_limit = 562766 
RCDWRc_limit = 4802 
WTRc_limit = 27137 
RTWc_limit = 32324 
CCDLc_limit = 197977 
rwq = 0 
CCDLc_limit_alone = 194331 
WTRc_limit_alone = 25942 
RTWc_limit_alone = 29873 

Commands details: 
total_CMD = 2408968 
n_nop = 2052570 
Read = 266194 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43597 
n_pre = 43581 
n_ref = 3255307777713450285 
n_req = 267444 
total_req = 271194 

Dual Bus Interface Util: 
issued_total_row = 87178 
issued_total_col = 271194 
Row_Bus_Util =  0.036189 
CoL_Bus_Util = 0.112577 
Either_Row_CoL_Bus_Util = 0.147946 
Issued_on_Two_Bus_Simul_Util = 0.000819 
issued_two_Eff = 0.005539 
queue_avg = 3.988443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=3.98844
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052441 n_act=43629 n_pre=43613 n_ref_event=3255307777713450285 n_req=267410 n_rd=266160 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2102770 dram_eff=0.5158
bk0: 16658a 2154189i bk1: 16662a 2154017i bk2: 16633a 2153064i bk3: 16634a 2155386i bk4: 16672a 2151741i bk5: 16672a 2155028i bk6: 16669a 2156869i bk7: 16663a 2159247i bk8: 16614a 2156285i bk9: 16613a 2156314i bk10: 16611a 2156398i bk11: 16603a 2157873i bk12: 16609a 2157203i bk13: 16608a 2159785i bk14: 16620a 2157863i bk15: 16619a 2155707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836861
Row_Buffer_Locality_read = 0.839089
Row_Buffer_Locality_write = 0.362400
Bank_Level_Parallism = 2.331231
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.281472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450251 
total_CMD = 2408968 
util_bw = 1084640 
Wasted_Col = 568626 
Wasted_Row = 231757 
Idle = 523945 

BW Util Bottlenecks: 
RCDc_limit = 562613 
RCDWRc_limit = 4903 
WTRc_limit = 27832 
RTWc_limit = 31457 
CCDLc_limit = 197648 
rwq = 0 
CCDLc_limit_alone = 194124 
WTRc_limit_alone = 26583 
RTWc_limit_alone = 29182 

Commands details: 
total_CMD = 2408968 
n_nop = 2052441 
Read = 266160 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43629 
n_pre = 43613 
n_ref = 3255307777713450285 
n_req = 267410 
total_req = 271160 

Dual Bus Interface Util: 
issued_total_row = 87242 
issued_total_col = 271160 
Row_Bus_Util =  0.036216 
CoL_Bus_Util = 0.112563 
Either_Row_CoL_Bus_Util = 0.148000 
Issued_on_Two_Bus_Simul_Util = 0.000778 
issued_two_Eff = 0.005259 
queue_avg = 4.014891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=4.01489
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052775 n_act=43447 n_pre=43431 n_ref_event=3255307777713450285 n_req=267427 n_rd=266177 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2105274 dram_eff=0.5152
bk0: 16673a 2153412i bk1: 16658a 2156603i bk2: 16647a 2155624i bk3: 16653a 2155695i bk4: 16677a 2153659i bk5: 16669a 2154678i bk6: 16664a 2158658i bk7: 16663a 2158615i bk8: 16622a 2154635i bk9: 16616a 2156025i bk10: 16600a 2156859i bk11: 16600a 2159628i bk12: 16612a 2156294i bk13: 16604a 2154228i bk14: 16611a 2156736i bk15: 16608a 2157980i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.837552
Row_Buffer_Locality_read = 0.839738
Row_Buffer_Locality_write = 0.372000
Bank_Level_Parallism = 2.329538
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.281434
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450279 
total_CMD = 2408968 
util_bw = 1084708 
Wasted_Col = 567759 
Wasted_Row = 233523 
Idle = 522978 

BW Util Bottlenecks: 
RCDc_limit = 558145 
RCDWRc_limit = 4952 
WTRc_limit = 26615 
RTWc_limit = 33174 
CCDLc_limit = 198769 
rwq = 0 
CCDLc_limit_alone = 195163 
WTRc_limit_alone = 25523 
RTWc_limit_alone = 30660 

Commands details: 
total_CMD = 2408968 
n_nop = 2052775 
Read = 266177 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43447 
n_pre = 43431 
n_ref = 3255307777713450285 
n_req = 267427 
total_req = 271177 

Dual Bus Interface Util: 
issued_total_row = 86878 
issued_total_col = 271177 
Row_Bus_Util =  0.036064 
CoL_Bus_Util = 0.112570 
Either_Row_CoL_Bus_Util = 0.147861 
Issued_on_Two_Bus_Simul_Util = 0.000773 
issued_two_Eff = 0.005228 
queue_avg = 4.002937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.00294
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=2408968 n_nop=2052401 n_act=43623 n_pre=43607 n_ref_event=7310313499448795487 n_req=267429 n_rd=266179 n_rd_L2_A=0 n_write=0 n_wr_bk=5000 bw_util=0.4503
n_activity=2107378 dram_eff=0.5147
bk0: 16656a 2153194i bk1: 16664a 2155292i bk2: 16653a 2156182i bk3: 16657a 2155459i bk4: 16664a 2151613i bk5: 16671a 2152928i bk6: 16656a 2158296i bk7: 16658a 2156573i bk8: 16617a 2155949i bk9: 16621a 2156383i bk10: 16611a 2159475i bk11: 16624a 2159099i bk12: 16605a 2153938i bk13: 16610a 2156072i bk14: 16605a 2157717i bk15: 16607a 2159252i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836895
Row_Buffer_Locality_read = 0.838999
Row_Buffer_Locality_write = 0.388800
Bank_Level_Parallism = 2.325635
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.278256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.450282 
total_CMD = 2408968 
util_bw = 1084716 
Wasted_Col = 569387 
Wasted_Row = 234839 
Idle = 520026 

BW Util Bottlenecks: 
RCDc_limit = 561577 
RCDWRc_limit = 4720 
WTRc_limit = 26978 
RTWc_limit = 31699 
CCDLc_limit = 197779 
rwq = 0 
CCDLc_limit_alone = 194420 
WTRc_limit_alone = 25866 
RTWc_limit_alone = 29452 

Commands details: 
total_CMD = 2408968 
n_nop = 2052401 
Read = 266179 
Write = 0 
L2_Alloc = 0 
L2_WB = 5000 
n_act = 43623 
n_pre = 43607 
n_ref = 7310313499448795487 
n_req = 267429 
total_req = 271179 

Dual Bus Interface Util: 
issued_total_row = 87230 
issued_total_col = 271179 
Row_Bus_Util =  0.036211 
CoL_Bus_Util = 0.112571 
Either_Row_CoL_Bus_Util = 0.148016 
Issued_on_Two_Bus_Simul_Util = 0.000765 
issued_two_Eff = 0.005166 
queue_avg = 3.997387 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=3.99739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 182083, Miss = 135697, Miss_rate = 0.745, Pending_hits = 23991, Reservation_fails = 0
L2_cache_bank[1]: Access = 181577, Miss = 135677, Miss_rate = 0.747, Pending_hits = 23709, Reservation_fails = 0
L2_cache_bank[2]: Access = 181754, Miss = 135706, Miss_rate = 0.747, Pending_hits = 23897, Reservation_fails = 0
L2_cache_bank[3]: Access = 182071, Miss = 135674, Miss_rate = 0.745, Pending_hits = 24018, Reservation_fails = 0
L2_cache_bank[4]: Access = 181562, Miss = 135673, Miss_rate = 0.747, Pending_hits = 23512, Reservation_fails = 0
L2_cache_bank[5]: Access = 181755, Miss = 135702, Miss_rate = 0.747, Pending_hits = 23672, Reservation_fails = 0
L2_cache_bank[6]: Access = 182059, Miss = 135677, Miss_rate = 0.745, Pending_hits = 23634, Reservation_fails = 0
L2_cache_bank[7]: Access = 181491, Miss = 135677, Miss_rate = 0.748, Pending_hits = 23340, Reservation_fails = 0
L2_cache_bank[8]: Access = 181664, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23562, Reservation_fails = 0
L2_cache_bank[9]: Access = 182003, Miss = 135688, Miss_rate = 0.746, Pending_hits = 23802, Reservation_fails = 0
L2_cache_bank[10]: Access = 181512, Miss = 135682, Miss_rate = 0.748, Pending_hits = 23663, Reservation_fails = 0
L2_cache_bank[11]: Access = 181698, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23818, Reservation_fails = 0
L2_cache_bank[12]: Access = 182031, Miss = 135699, Miss_rate = 0.745, Pending_hits = 23790, Reservation_fails = 0
L2_cache_bank[13]: Access = 181503, Miss = 135691, Miss_rate = 0.748, Pending_hits = 23442, Reservation_fails = 0
L2_cache_bank[14]: Access = 181714, Miss = 135713, Miss_rate = 0.747, Pending_hits = 23598, Reservation_fails = 0
L2_cache_bank[15]: Access = 182050, Miss = 135695, Miss_rate = 0.745, Pending_hits = 23790, Reservation_fails = 0
L2_cache_bank[16]: Access = 181521, Miss = 135686, Miss_rate = 0.747, Pending_hits = 23541, Reservation_fails = 0
L2_cache_bank[17]: Access = 181642, Miss = 135716, Miss_rate = 0.747, Pending_hits = 23601, Reservation_fails = 0
L2_cache_bank[18]: Access = 181967, Miss = 135690, Miss_rate = 0.746, Pending_hits = 23730, Reservation_fails = 0
L2_cache_bank[19]: Access = 181461, Miss = 135678, Miss_rate = 0.748, Pending_hits = 23714, Reservation_fails = 0
L2_cache_bank[20]: Access = 181718, Miss = 135710, Miss_rate = 0.747, Pending_hits = 23766, Reservation_fails = 0
L2_cache_bank[21]: Access = 182059, Miss = 135675, Miss_rate = 0.745, Pending_hits = 23979, Reservation_fails = 0
L2_cache_bank[22]: Access = 181535, Miss = 135671, Miss_rate = 0.747, Pending_hits = 23802, Reservation_fails = 0
L2_cache_bank[23]: Access = 181717, Miss = 135716, Miss_rate = 0.747, Pending_hits = 23900, Reservation_fails = 0
L2_total_cache_accesses = 4362147
L2_total_cache_misses = 3256613
L2_total_cache_miss_rate = 0.7466
L2_total_cache_pending_hits = 569271
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 518634
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 569271
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 799310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2394803
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 569271
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17629
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 46875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4282018
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80129
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.142

icnt_total_pkts_mem_to_simt=4362147
icnt_total_pkts_simt_to_mem=4362147
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4362147
Req_Network_cycles = 939364
Req_Network_injected_packets_per_cycle =       4.6437 
Req_Network_conflicts_per_cycle =       0.7990
Req_Network_conflicts_per_cycle_util =       0.8117
Req_Bank_Level_Parallism =       4.7173
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2933
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1935

Reply_Network_injected_packets_num = 4362147
Reply_Network_cycles = 939364
Reply_Network_injected_packets_per_cycle =        4.6437
Reply_Network_conflicts_per_cycle =        2.4854
Reply_Network_conflicts_per_cycle_util =       2.5220
Reply_Bank_Level_Parallism =       4.7120
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2487
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1548
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 56 min, 10 sec (14170 sec)
gpgpu_simulation_rate = 83876 (inst/sec)
gpgpu_simulation_rate = 66 (cycle/sec)
gpgpu_silicon_slowdown = 20681818x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 1 is = 10000
Simulation cycle for kernel 1 is = 15000
Simulation cycle for kernel 1 is = 20000
Simulation cycle for kernel 1 is = 25000
Simulation cycle for kernel 1 is = 30000
Simulation cycle for kernel 1 is = 35000
Simulation cycle for kernel 1 is = 40000
Simulation cycle for kernel 1 is = 45000
Simulation cycle for kernel 1 is = 50000
Simulation cycle for kernel 1 is = 55000
Simulation cycle for kernel 1 is = 60000
Simulation cycle for kernel 1 is = 65000
Simulation cycle for kernel 1 is = 70000
Simulation cycle for kernel 1 is = 75000
Simulation cycle for kernel 1 is = 80000
Simulation cycle for kernel 1 is = 85000
Simulation cycle for kernel 1 is = 90000
Simulation cycle for kernel 1 is = 95000
Simulation cycle for kernel 1 is = 100000
Simulation cycle for kernel 1 is = 105000
Simulation cycle for kernel 1 is = 110000
Simulation cycle for kernel 1 is = 115000
Simulation cycle for kernel 1 is = 120000
Simulation cycle for kernel 1 is = 125000
Simulation cycle for kernel 1 is = 130000
Simulation cycle for kernel 1 is = 135000
Simulation cycle for kernel 1 is = 140000
Simulation cycle for kernel 1 is = 145000
Simulation cycle for kernel 1 is = 150000
Simulation cycle for kernel 1 is = 155000
Simulation cycle for kernel 1 is = 160000
Simulation cycle for kernel 1 is = 165000
Simulation cycle for kernel 1 is = 170000
Simulation cycle for kernel 1 is = 175000
Simulation cycle for kernel 1 is = 180000
Simulation cycle for kernel 1 is = 185000
Simulation cycle for kernel 1 is = 190000
Simulation cycle for kernel 1 is = 195000
Simulation cycle for kernel 1 is = 200000
Simulation cycle for kernel 1 is = 205000
Simulation cycle for kernel 1 is = 210000
Simulation cycle for kernel 1 is = 215000
Simulation cycle for kernel 1 is = 220000
Simulation cycle for kernel 1 is = 225000
Simulation cycle for kernel 1 is = 230000
Simulation cycle for kernel 1 is = 235000
Simulation cycle for kernel 1 is = 240000
Simulation cycle for kernel 1 is = 245000
Simulation cycle for kernel 1 is = 250000
Simulation cycle for kernel 1 is = 255000
Simulation cycle for kernel 1 is = 260000
Simulation cycle for kernel 1 is = 265000
Simulation cycle for kernel 1 is = 270000
Simulation cycle for kernel 1 is = 275000
Simulation cycle for kernel 1 is = 280000
Simulation cycle for kernel 1 is = 285000
Simulation cycle for kernel 1 is = 290000
Simulation cycle for kernel 1 is = 295000
Simulation cycle for kernel 1 is = 300000
Simulation cycle for kernel 1 is = 305000
Simulation cycle for kernel 1 is = 310000
Simulation cycle for kernel 1 is = 315000
Simulation cycle for kernel 1 is = 320000
Simulation cycle for kernel 1 is = 325000
Simulation cycle for kernel 1 is = 330000
Simulation cycle for kernel 1 is = 335000
Simulation cycle for kernel 1 is = 340000
Simulation cycle for kernel 1 is = 345000
Simulation cycle for kernel 1 is = 350000
Simulation cycle for kernel 1 is = 355000
Simulation cycle for kernel 1 is = 360000
Simulation cycle for kernel 1 is = 365000
Simulation cycle for kernel 1 is = 370000
Simulation cycle for kernel 1 is = 375000
Simulation cycle for kernel 1 is = 380000
Simulation cycle for kernel 1 is = 385000
Simulation cycle for kernel 1 is = 390000
Simulation cycle for kernel 1 is = 395000
Simulation cycle for kernel 1 is = 400000
Simulation cycle for kernel 1 is = 405000
Simulation cycle for kernel 1 is = 410000
Simulation cycle for kernel 1 is = 415000
Simulation cycle for kernel 1 is = 420000
Simulation cycle for kernel 1 is = 425000
Simulation cycle for kernel 1 is = 430000
Simulation cycle for kernel 1 is = 435000
Simulation cycle for kernel 1 is = 440000
Simulation cycle for kernel 1 is = 445000
Simulation cycle for kernel 1 is = 450000
Simulation cycle for kernel 1 is = 455000
Simulation cycle for kernel 1 is = 460000
Simulation cycle for kernel 1 is = 465000
Simulation cycle for kernel 1 is = 470000
Simulation cycle for kernel 1 is = 475000
Simulation cycle for kernel 1 is = 480000
Simulation cycle for kernel 1 is = 485000
Simulation cycle for kernel 1 is = 490000
Simulation cycle for kernel 1 is = 495000
Simulation cycle for kernel 1 is = 500000
Simulation cycle for kernel 1 is = 505000
Simulation cycle for kernel 1 is = 510000
Simulation cycle for kernel 1 is = 515000
Simulation cycle for kernel 1 is = 520000
Simulation cycle for kernel 1 is = 525000
Simulation cycle for kernel 1 is = 530000
Simulation cycle for kernel 1 is = 535000
Simulation cycle for kernel 1 is = 540000
Simulation cycle for kernel 1 is = 545000
Simulation cycle for kernel 1 is = 550000
Simulation cycle for kernel 1 is = 555000
Simulation cycle for kernel 1 is = 560000
Simulation cycle for kernel 1 is = 565000
Simulation cycle for kernel 1 is = 570000
Simulation cycle for kernel 1 is = 575000
Simulation cycle for kernel 1 is = 580000
Simulation cycle for kernel 1 is = 585000
Simulation cycle for kernel 1 is = 590000
Simulation cycle for kernel 1 is = 595000
Simulation cycle for kernel 1 is = 600000
Simulation cycle for kernel 1 is = 605000
Simulation cycle for kernel 1 is = 610000
Simulation cycle for kernel 1 is = 615000
Simulation cycle for kernel 1 is = 620000
Simulation cycle for kernel 1 is = 625000
Simulation cycle for kernel 1 is = 630000
Simulation cycle for kernel 1 is = 635000
Simulation cycle for kernel 1 is = 640000
Simulation cycle for kernel 1 is = 645000
Simulation cycle for kernel 1 is = 650000
Simulation cycle for kernel 1 is = 655000
Simulation cycle for kernel 1 is = 660000
Simulation cycle for kernel 1 is = 665000
Simulation cycle for kernel 1 is = 670000
Simulation cycle for kernel 1 is = 675000
Simulation cycle for kernel 1 is = 680000
Simulation cycle for kernel 1 is = 685000
Simulation cycle for kernel 1 is = 690000
Simulation cycle for kernel 1 is = 695000
Simulation cycle for kernel 1 is = 700000
Simulation cycle for kernel 1 is = 705000
Simulation cycle for kernel 1 is = 710000
Simulation cycle for kernel 1 is = 715000
Simulation cycle for kernel 1 is = 720000
Simulation cycle for kernel 1 is = 725000
Simulation cycle for kernel 1 is = 730000
Simulation cycle for kernel 1 is = 735000
Simulation cycle for kernel 1 is = 740000
Simulation cycle for kernel 1 is = 745000
Simulation cycle for kernel 1 is = 750000
Simulation cycle for kernel 1 is = 755000
Simulation cycle for kernel 1 is = 760000
Simulation cycle for kernel 1 is = 765000
Simulation cycle for kernel 1 is = 770000
Simulation cycle for kernel 1 is = 775000
Simulation cycle for kernel 1 is = 780000
Simulation cycle for kernel 1 is = 785000
Simulation cycle for kernel 1 is = 790000
Simulation cycle for kernel 1 is = 795000
Simulation cycle for kernel 1 is = 800000
Simulation cycle for kernel 1 is = 805000
Simulation cycle for kernel 1 is = 810000
Simulation cycle for kernel 1 is = 815000
Simulation cycle for kernel 1 is = 820000
Simulation cycle for kernel 1 is = 825000
Simulation cycle for kernel 1 is = 830000
Simulation cycle for kernel 1 is = 835000
Simulation cycle for kernel 1 is = 840000
Simulation cycle for kernel 1 is = 845000
Simulation cycle for kernel 1 is = 850000
Simulation cycle for kernel 1 is = 855000
Simulation cycle for kernel 1 is = 860000
Simulation cycle for kernel 1 is = 865000
Simulation cycle for kernel 1 is = 870000
Simulation cycle for kernel 1 is = 875000
Simulation cycle for kernel 1 is = 880000
Simulation cycle for kernel 1 is = 885000
Simulation cycle for kernel 1 is = 890000
Simulation cycle for kernel 1 is = 895000
Simulation cycle for kernel 1 is = 900000
Simulation cycle for kernel 1 is = 905000
Simulation cycle for kernel 1 is = 910000
Simulation cycle for kernel 1 is = 915000
Simulation cycle for kernel 1 is = 920000
Simulation cycle for kernel 1 is = 925000
Simulation cycle for kernel 1 is = 930000
Simulation cycle for kernel 1 is = 935000
Simulation cycle for kernel 1 is = 940000
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 941187
gpu_sim_insn = 1188529317
gpu_ipc =    1262.7982
gpu_tot_sim_cycle = 1880551
gpu_tot_sim_insn = 2377058634
gpu_tot_ipc =    1264.0223
gpu_tot_issued_cta = 6412
gpu_occupancy = 99.0029% 
gpu_tot_occupancy = 99.0763% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5984
partiton_level_parallism_total  =       4.6211
partiton_level_parallism_util =       4.6750
partiton_level_parallism_util_total  =       4.6962
L2_BW  =     200.8598 GB/Sec
L2_BW_total  =     201.8479 GB/Sec
gpu_total_sim_rate=84131

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 366271, Miss = 292953, Miss_rate = 0.800, Pending_hits = 72163, Reservation_fails = 20931
	L1D_cache_core[1]: Access = 364860, Miss = 293649, Miss_rate = 0.805, Pending_hits = 69827, Reservation_fails = 18850
	L1D_cache_core[2]: Access = 359556, Miss = 288251, Miss_rate = 0.802, Pending_hits = 70197, Reservation_fails = 21925
	L1D_cache_core[3]: Access = 358036, Miss = 284829, Miss_rate = 0.796, Pending_hits = 70692, Reservation_fails = 19972
	L1D_cache_core[4]: Access = 361398, Miss = 288293, Miss_rate = 0.798, Pending_hits = 71881, Reservation_fails = 19223
	L1D_cache_core[5]: Access = 364916, Miss = 292946, Miss_rate = 0.803, Pending_hits = 70846, Reservation_fails = 19032
	L1D_cache_core[6]: Access = 363267, Miss = 291627, Miss_rate = 0.803, Pending_hits = 70412, Reservation_fails = 21955
	L1D_cache_core[7]: Access = 364944, Miss = 292618, Miss_rate = 0.802, Pending_hits = 71028, Reservation_fails = 18787
	L1D_cache_core[8]: Access = 364949, Miss = 288612, Miss_rate = 0.791, Pending_hits = 74347, Reservation_fails = 19034
	L1D_cache_core[9]: Access = 364706, Miss = 293894, Miss_rate = 0.806, Pending_hits = 69445, Reservation_fails = 17517
	L1D_cache_core[10]: Access = 356362, Miss = 278385, Miss_rate = 0.781, Pending_hits = 75908, Reservation_fails = 18653
	L1D_cache_core[11]: Access = 361485, Miss = 289455, Miss_rate = 0.801, Pending_hits = 69924, Reservation_fails = 21550
	L1D_cache_core[12]: Access = 359755, Miss = 278969, Miss_rate = 0.775, Pending_hits = 78291, Reservation_fails = 21862
	L1D_cache_core[13]: Access = 357938, Miss = 285853, Miss_rate = 0.799, Pending_hits = 70636, Reservation_fails = 21041
	L1D_cache_core[14]: Access = 366671, Miss = 290383, Miss_rate = 0.792, Pending_hits = 74655, Reservation_fails = 19400
	L1D_cache_core[15]: Access = 366327, Miss = 290096, Miss_rate = 0.792, Pending_hits = 74344, Reservation_fails = 20328
	L1D_cache_core[16]: Access = 363136, Miss = 288970, Miss_rate = 0.796, Pending_hits = 71933, Reservation_fails = 19793
	L1D_cache_core[17]: Access = 359776, Miss = 285878, Miss_rate = 0.795, Pending_hits = 71799, Reservation_fails = 18942
	L1D_cache_core[18]: Access = 359529, Miss = 284251, Miss_rate = 0.791, Pending_hits = 72393, Reservation_fails = 19886
	L1D_cache_core[19]: Access = 361366, Miss = 288647, Miss_rate = 0.799, Pending_hits = 71569, Reservation_fails = 20974
	L1D_cache_core[20]: Access = 360118, Miss = 281429, Miss_rate = 0.781, Pending_hits = 76589, Reservation_fails = 21370
	L1D_cache_core[21]: Access = 359637, Miss = 286107, Miss_rate = 0.796, Pending_hits = 71699, Reservation_fails = 19920
	L1D_cache_core[22]: Access = 363142, Miss = 290071, Miss_rate = 0.799, Pending_hits = 71997, Reservation_fails = 19462
	L1D_cache_core[23]: Access = 365198, Miss = 293223, Miss_rate = 0.803, Pending_hits = 70692, Reservation_fails = 20642
	L1D_cache_core[24]: Access = 361389, Miss = 283901, Miss_rate = 0.786, Pending_hits = 74773, Reservation_fails = 20244
	L1D_cache_core[25]: Access = 359760, Miss = 285498, Miss_rate = 0.794, Pending_hits = 72650, Reservation_fails = 20243
	L1D_cache_core[26]: Access = 364922, Miss = 290043, Miss_rate = 0.795, Pending_hits = 73350, Reservation_fails = 18805
	L1D_cache_core[27]: Access = 364879, Miss = 288557, Miss_rate = 0.791, Pending_hits = 73939, Reservation_fails = 20678
	L1D_cache_core[28]: Access = 366557, Miss = 296470, Miss_rate = 0.809, Pending_hits = 69006, Reservation_fails = 21181
	L1D_cache_core[29]: Access = 366640, Miss = 293984, Miss_rate = 0.802, Pending_hits = 71048, Reservation_fails = 21200
	L1D_total_cache_accesses = 10877490
	L1D_total_cache_misses = 8657842
	L1D_total_cache_miss_rate = 0.7959
	L1D_total_cache_pending_hits = 2168033
	L1D_total_cache_reservation_fails = 603400
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2168033
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2362993
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 593785
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6166887
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2168033
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 32296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 36481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 9615
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 91481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10717232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 160258

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 593785
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 9615
ctas_completed 6412, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
78432, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 78840, 92340, 92340, 92340, 92340, 92340, 92340, 78840, 
gpgpu_n_tot_thrd_icount = 2704104448
gpgpu_n_tot_w_icount = 84503264
gpgpu_n_stall_shd_mem = 1838191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8529880
gpgpu_n_mem_write_global = 160258
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 67344570
gpgpu_n_store_insn = 1000000
gpgpu_n_shmem_insn = 394862720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11490304
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1016
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1837175
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7028597	W0_Idle:87676	W0_Scoreboard:131665975	W1:166660	W2:167424	W3:166634	W4:166634	W5:166634	W6:167950	W7:166634	W8:166634	W9:166634	W10:166634	W11:166634	W12:166634	W13:166634	W14:373070	W15:333294	W16:333294	W17:333294	W18:333294	W19:333294	W20:333294	W21:333294	W22:333294	W23:333294	W24:333294	W25:333294	W26:333294	W27:333294	W28:333294	W29:333294	W30:333294	W31:333294	W32:76295822
single_issue_nums: WS0:20323908	WS1:21927724	WS2:21927724	WS3:20323908	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68239040 {8:8529880,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6410320 {40:160258,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 341195200 {40:8529880,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1282064 {8:160258,}
maxmflatency = 655 
max_icnt2mem_latency = 252 
maxmrqlatency = 300 
max_icnt2sh_latency = 77 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:2354992 	286129 	335727 	632042 	1977391 	697817 	113269 	2651 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1180819 	7505908 	3411 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	8591757 	94835 	3546 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6690508 	1460343 	449808 	84283 	5155 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	1870 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8455      8473      8296      8327      8234      8012      8326      8329      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8507      8594      8338      8325      8013      8022      8294      8291      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8253      8324      8371      8412      8175      8268      8324      8804      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8238      8102      8383      8397      7939      8083      8800      8764      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8117      8106      8417      8397      7922      7924      8874      8475      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8205      8177      8392      8538      7961      7964      8475      8474      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8300      8297      8587      8636      7987      7986      8465      8323      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8318      8322      8612      8604      7979      7970      8532      8408      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8721      8723      8489      8532      8452      8385      8336      8327      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8701      8486      8266      8296      8189      8342      8429      8438      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8510      8517      8299      8406      8320      8317      8307      8404      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8378      8352      8424      8320      8320      8409      8409      8482      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.921562  5.976191  5.945415  5.918530  5.930464  5.974552  5.998741  6.040987  5.939480  5.947397  6.028561  5.992808  5.959713  5.950875  5.980403  5.891447 
dram[1]:  5.968549  5.990846  5.919283  5.947622  5.928521  5.942277  5.964382  5.996400  5.918857  5.949313  6.006668  5.981851  5.940631  5.943919  5.923255  5.915525 
dram[2]:  6.013336  6.038893  5.892775  5.896820  5.947237  5.966184  5.936386  5.963161  5.930133  5.957991  6.003785  5.954245  5.984721  6.000180  5.956304  5.954025 
dram[3]:  5.938656  5.997126  5.874097  6.032882  5.950384  5.965480  5.962632  5.931980  5.988502  5.923419  5.942205  5.950152  5.996758  5.973269  5.924844  5.969686 
dram[4]:  6.046748  6.061388  5.900460  5.975286  6.061206  6.022744  5.996401  5.996761  5.960150  5.937834  5.953360  5.995143  5.948919  6.003605  5.905303  5.937210 
dram[5]:  6.000899  5.968688  5.949518  5.952211  5.983504  6.003958  6.051380  6.014785  5.940820  6.060954  5.996942  6.011368  5.995143  6.116189  5.933131  5.959549 
dram[6]:  5.953061  5.971183  5.969046  5.925386  5.976707  6.041818  6.004678  5.980463  5.977224  5.970467  6.021161  6.029848  6.011911  6.011929  5.969311  5.957901 
dram[7]:  5.957508  5.920156  5.965117  5.945633  5.962473  5.946346  5.996764  6.005586  5.998022  6.002339  5.995685  6.022941  6.085923  6.050027  5.994956  6.010112 
dram[8]:  5.936477  5.970125  5.895155  5.965653  5.917850  5.965856  5.916903  5.985460  5.942623  5.851176  6.010997  6.036936  6.041931  5.970599  6.023534  5.990634 
dram[9]:  5.930893  5.917597  5.987051  6.032217  5.880663  5.969561  5.991370  6.042422  5.900354  5.884615  6.016252  5.948063  5.907076  5.958654  6.000721  5.971844 
dram[10]:  5.907417  5.942486  6.045685  6.068364  5.919212  5.989406  6.038719  6.029651  5.925946  5.912881  5.987246  6.047939  5.893097  5.913630  6.056779  6.025702 
dram[11]:  5.919135  5.971388  5.996944  5.966738  5.962301  5.994604  6.050291  6.004864  5.952151  5.922175  6.013352  6.023839  5.906256  5.954074  5.919544  6.004509 
average row locality = 6400024/1071707 = 5.971804
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     33204     33219     33163     33178     33187     33178     33199     33150     33208     33193     33190     33172     33135     33163     33119     33125 
dram[1]:     33235     33210     33200     33218     33182     33194     33163     33156     33175     33174     33171     33129     33171     33129     33121     33119 
dram[2]:     33203     33218     33193     33210     33204     33185     33155     33186     33197     33169     33149     33154     33142     33144     33116     33139 
dram[3]:     33234     33221     33193     33226     33180     33193     33189     33154     33172     33177     33152     33143     33144     33145     33124     33137 
dram[4]:     33207     33209     33207     33200     33213     33206     33162     33164     33193     33175     33155     33167     33158     33152     33156     33140 
dram[5]:     33206     33194     33187     33214     33210     33210     33171     33198     33168     33151     33177     33155     33177     33171     33129     33152 
dram[6]:     33190     33196     33195     33188     33196     33215     33214     33205     33169     33197     33131     33173     33161     33113     33117     33113 
dram[7]:     33203     33201     33179     33189     33206     33199     33200     33171     33189     33201     33188     33183     33139     33106     33134     33140 
dram[8]:     33198     33208     33177     33182     33193     33213     33164     33185     33190     33180     33183     33182     33134     33153     33130     33116 
dram[9]:     33220     33228     33122     33162     33201     33180     33164     33170     33177     33194     33158     33167     33159     33140     33148     33155 
dram[10]:     33206     33208     33182     33210     33177     33195     33216     33190     33209     33165     33171     33146     33145     33126     33138     33148 
dram[11]:     33213     33227     33201     33200     33211     33170     33165     33173     33178     33170     33166     33194     33178     33168     33112     33145 
total dram reads = 6369649
bank skew: 33235/33106 = 1.00
chip skew: 530871/530745 = 1.00
number of total write accesses:
dram[0]:       656       656       668       668       640       640       640       640       640       640       640       640       600       600       576       576 
dram[1]:       660       660       668       664       640       640       640       640       640       640       640       640       600       604       576       576 
dram[2]:       660       660       664       664       640       640       640       640       640       640       640       640       604       604       576       576 
dram[3]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[4]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[5]:       660       660       664       664       640       640       640       640       640       640       640       640       600       600       576       576 
dram[6]:       660       660       664       664       640       640       640       640       640       640       640       640       604       604       576       576 
dram[7]:       660       660       664       664       640       640       640       640       640       640       640       640       604       604       576       576 
dram[8]:       660       660       664       664       640       640       640       640       640       640       640       640       604       604       576       576 
dram[9]:       660       660       664       664       640       640       640       640       640       640       640       640       604       604       576       576 
dram[10]:       660       660       664       664       640       640       640       640       640       640       640       640       604       600       576       576 
dram[11]:       660       660       664       664       640       640       640       640       640       640       640       640       604       604       576       576 
total dram writes = 121500
bank skew: 668/576 = 1.16
chip skew: 10128/10120 = 1.00
average mf latency per bank:
dram[0]:        463       464       464       464       463       463       462       463       463       463       462       463       464       463       464       464
dram[1]:        463       464       464       465       463       463       462       463       464       464       463       463       463       464       463       463
dram[2]:        463       464       463       463       463       464       463       463       462       463       462       464       462       463       463       463
dram[3]:        463       462       463       463       463       461       462       462       463       463       463       463       463       463       463       464
dram[4]:        463       464       463       463       461       461       461       462       463       463       463       463       463       464       464       464
dram[5]:        464       464       464       464       462       464       462       461       461       462       462       462       463       463       463       463
dram[6]:        463       464       463       463       463       463       462       463       462       463       462       463       462       461       463       463
dram[7]:        463       463       463       464       462       463       463       462       463       463       463       463       462       463       463       463
dram[8]:        462       462       463       463       463       463       461       462       462       463       463       463       462       463       463       464
dram[9]:        462       462       462       462       463       462       463       463       463       463       462       462       463       463       463       464
dram[10]:        463       463       463       463       462       463       462       462       463       463       463       464       463       464       463       463
dram[11]:        462       462       463       462       462       463       461       462       461       463       462       461       463       464       463       464
maximum mf latency per bank:
dram[0]:        539       543       612       623       620       622       528       522       517       597       518       512       607       611       481       498
dram[1]:        536       544       629       630       616       627       499       507       500       505       541       533       575       604       583       548
dram[2]:        533       543       632       626       623       633       522       504       496       555       506       552       588       594       501       529
dram[3]:        544       538       615       623       614       622       506       507       503       619       518       523       651       562       564       567
dram[4]:        542       562       613       621       626       630       536       556       501       517       540       572       543       539       525       526
dram[5]:        599       655       625       629       633       622       542       531       493       510       525       538       503       521       508       493
dram[6]:        536       540       612       619       615       621       505       516       510       532       535       541       519       546       479       479
dram[7]:        534       542       604       634       616       626       532       521       514       521       508       537       543       580       486       493
dram[8]:        543       540       615       614       616       620       526       548       550       525       536       565       487       608       520       498
dram[9]:        549       548       610       620       613       634       505       522       565       561       542       529       524       520       514       497
dram[10]:        541       539       616       623       599       614       568       506       512       569       562       539       539       534       480       470
dram[11]:        536       575       618       617       603       621       528       542       513       516       520       519       509       562       499       502

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4106744 n_act=89455 n_pre=89439 n_ref_event=4572360550251980812 n_req=533313 n_rd=530783 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4486
n_activity=4234976 dram_eff=0.5109
bk0: 33204a 4308749i bk1: 33219a 4315521i bk2: 33163a 4307015i bk3: 33178a 4308221i bk4: 33187a 4309967i bk5: 33178a 4310154i bk6: 33199a 4313608i bk7: 33150a 4317768i bk8: 33208a 4310344i bk9: 33193a 4310266i bk10: 33190a 4311655i bk11: 33172a 4310954i bk12: 33135a 4311097i bk13: 33163a 4312534i bk14: 33119a 4314298i bk15: 33125a 4313165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832273
Row_Buffer_Locality_read = 0.834509
Row_Buffer_Locality_write = 0.363241
Bank_Level_Parallism = 2.331560
Bank_Level_Parallism_Col = 1.916502
Bank_Level_Parallism_Ready = 1.272254
write_to_read_ratio_blp_rw_average = 0.030769
GrpLevelPara = 1.734341 

BW Util details:
bwutil = 0.448639 
total_CMD = 4822611 
util_bw = 2163612 
Wasted_Col = 1161058 
Wasted_Row = 476516 
Idle = 1021425 

BW Util Bottlenecks: 
RCDc_limit = 1155306 
RCDWRc_limit = 10253 
WTRc_limit = 53190 
RTWc_limit = 63183 
CCDLc_limit = 403300 
rwq = 0 
CCDLc_limit_alone = 396335 
WTRc_limit_alone = 51066 
RTWc_limit_alone = 58342 

Commands details: 
total_CMD = 4822611 
n_nop = 4106744 
Read = 530783 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89455 
n_pre = 89439 
n_ref = 4572360550251980812 
n_req = 533313 
total_req = 540903 

Dual Bus Interface Util: 
issued_total_row = 178894 
issued_total_col = 540903 
Row_Bus_Util =  0.037095 
CoL_Bus_Util = 0.112160 
Either_Row_CoL_Bus_Util = 0.148440 
Issued_on_Two_Bus_Simul_Util = 0.000815 
issued_two_Eff = 0.005490 
queue_avg = 4.060380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.06038
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4106422 n_act=89597 n_pre=89581 n_ref_event=7737782745945290801 n_req=533279 n_rd=530747 n_rd_L2_A=0 n_write=0 n_wr_bk=10128 bw_util=0.4486
n_activity=4240283 dram_eff=0.5102
bk0: 33235a 4309983i bk1: 33210a 4313505i bk2: 33200a 4306864i bk3: 33218a 4309186i bk4: 33182a 4308925i bk5: 33194a 4310493i bk6: 33163a 4309877i bk7: 33156a 4315761i bk8: 33175a 4308416i bk9: 33174a 4312633i bk10: 33171a 4309534i bk11: 33129a 4314216i bk12: 33171a 4309703i bk13: 33129a 4309123i bk14: 33121a 4309096i bk15: 33119a 4311473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831996
Row_Buffer_Locality_read = 0.834196
Row_Buffer_Locality_write = 0.370853
Bank_Level_Parallism = 2.332313
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.275228
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448616 
total_CMD = 4822611 
util_bw = 2163500 
Wasted_Col = 1162928 
Wasted_Row = 481004 
Idle = 1015179 

BW Util Bottlenecks: 
RCDc_limit = 1157574 
RCDWRc_limit = 9584 
WTRc_limit = 53335 
RTWc_limit = 63836 
CCDLc_limit = 400822 
rwq = 0 
CCDLc_limit_alone = 393896 
WTRc_limit_alone = 51148 
RTWc_limit_alone = 59097 

Commands details: 
total_CMD = 4822611 
n_nop = 4106422 
Read = 530747 
Write = 0 
L2_Alloc = 0 
L2_WB = 10128 
n_act = 89597 
n_pre = 89581 
n_ref = 7737782745945290801 
n_req = 533279 
total_req = 540875 

Dual Bus Interface Util: 
issued_total_row = 179178 
issued_total_col = 540875 
Row_Bus_Util =  0.037154 
CoL_Bus_Util = 0.112154 
Either_Row_CoL_Bus_Util = 0.148506 
Issued_on_Two_Bus_Simul_Util = 0.000801 
issued_two_Eff = 0.005395 
queue_avg = 4.048438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.04844
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4106792 n_act=89453 n_pre=89437 n_ref_event=7737782745945290801 n_req=533296 n_rd=530764 n_rd_L2_A=0 n_write=0 n_wr_bk=10128 bw_util=0.4486
n_activity=4240653 dram_eff=0.5102
bk0: 33203a 4312450i bk1: 33218a 4314465i bk2: 33193a 4306264i bk3: 33210a 4308093i bk4: 33204a 4310055i bk5: 33185a 4312110i bk6: 33155a 4306839i bk7: 33186a 4310691i bk8: 33197a 4309980i bk9: 33169a 4311712i bk10: 33149a 4313658i bk11: 33154a 4310989i bk12: 33142a 4313341i bk13: 33144a 4315614i bk14: 33116a 4310573i bk15: 33139a 4312856i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832271
Row_Buffer_Locality_read = 0.834433
Row_Buffer_Locality_write = 0.379147
Bank_Level_Parallism = 2.327062
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.272857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448630 
total_CMD = 4822611 
util_bw = 2163568 
Wasted_Col = 1166138 
Wasted_Row = 481014 
Idle = 1011891 

BW Util Bottlenecks: 
RCDc_limit = 1158466 
RCDWRc_limit = 9881 
WTRc_limit = 52745 
RTWc_limit = 64294 
CCDLc_limit = 401813 
rwq = 0 
CCDLc_limit_alone = 394285 
WTRc_limit_alone = 50418 
RTWc_limit_alone = 59093 

Commands details: 
total_CMD = 4822611 
n_nop = 4106792 
Read = 530764 
Write = 0 
L2_Alloc = 0 
L2_WB = 10128 
n_act = 89453 
n_pre = 89437 
n_ref = 7737782745945290801 
n_req = 533296 
total_req = 540892 

Dual Bus Interface Util: 
issued_total_row = 178890 
issued_total_col = 540892 
Row_Bus_Util =  0.037094 
CoL_Bus_Util = 0.112158 
Either_Row_CoL_Bus_Util = 0.148430 
Issued_on_Two_Bus_Simul_Util = 0.000822 
issued_two_Eff = 0.005536 
queue_avg = 4.076970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=59 avg=4.07697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4106591 n_act=89525 n_pre=89509 n_ref_event=3255307777713450285 n_req=533314 n_rd=530784 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4486
n_activity=4236164 dram_eff=0.5107
bk0: 33234a 4304968i bk1: 33221a 4312706i bk2: 33193a 4303728i bk3: 33226a 4313845i bk4: 33180a 4306881i bk5: 33193a 4310605i bk6: 33189a 4307502i bk7: 33154a 4310111i bk8: 33172a 4311592i bk9: 33177a 4308642i bk10: 33152a 4308498i bk11: 33143a 4311110i bk12: 33144a 4313807i bk13: 33145a 4313420i bk14: 33124a 4310374i bk15: 33137a 4311886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832142
Row_Buffer_Locality_read = 0.834358
Row_Buffer_Locality_write = 0.367194
Bank_Level_Parallism = 2.337962
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.275916
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448640 
total_CMD = 4822611 
util_bw = 2163616 
Wasted_Col = 1161286 
Wasted_Row = 478106 
Idle = 1019603 

BW Util Bottlenecks: 
RCDc_limit = 1157433 
RCDWRc_limit = 9473 
WTRc_limit = 53814 
RTWc_limit = 63991 
CCDLc_limit = 398541 
rwq = 0 
CCDLc_limit_alone = 391394 
WTRc_limit_alone = 51372 
RTWc_limit_alone = 59286 

Commands details: 
total_CMD = 4822611 
n_nop = 4106591 
Read = 530784 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89525 
n_pre = 89509 
n_ref = 3255307777713450285 
n_req = 533314 
total_req = 540904 

Dual Bus Interface Util: 
issued_total_row = 179034 
issued_total_col = 540904 
Row_Bus_Util =  0.037124 
CoL_Bus_Util = 0.112160 
Either_Row_CoL_Bus_Util = 0.148471 
Issued_on_Two_Bus_Simul_Util = 0.000812 
issued_two_Eff = 0.005472 
queue_avg = 4.067362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.06736
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4107182 n_act=89185 n_pre=89169 n_ref_event=3255307777713450285 n_req=533394 n_rd=530864 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4487
n_activity=4232091 dram_eff=0.5113
bk0: 33207a 4310855i bk1: 33209a 4309775i bk2: 33207a 4302687i bk3: 33200a 4309585i bk4: 33213a 4314272i bk5: 33206a 4314479i bk6: 33162a 4313718i bk7: 33164a 4314299i bk8: 33193a 4309770i bk9: 33175a 4309590i bk10: 33155a 4309509i bk11: 33167a 4313983i bk12: 33158a 4307970i bk13: 33152a 4313346i bk14: 33156a 4307599i bk15: 33140a 4312198i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832805
Row_Buffer_Locality_read = 0.835012
Row_Buffer_Locality_write = 0.369565
Bank_Level_Parallism = 2.335723
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.279630
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448706 
total_CMD = 4822611 
util_bw = 2163936 
Wasted_Col = 1158096 
Wasted_Row = 478203 
Idle = 1022376 

BW Util Bottlenecks: 
RCDc_limit = 1147906 
RCDWRc_limit = 9600 
WTRc_limit = 51775 
RTWc_limit = 64584 
CCDLc_limit = 400159 
rwq = 0 
CCDLc_limit_alone = 392668 
WTRc_limit_alone = 49358 
RTWc_limit_alone = 59510 

Commands details: 
total_CMD = 4822611 
n_nop = 4107182 
Read = 530864 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 89185 
n_pre = 89169 
n_ref = 3255307777713450285 
n_req = 533394 
total_req = 540984 

Dual Bus Interface Util: 
issued_total_row = 178354 
issued_total_col = 540984 
Row_Bus_Util =  0.036983 
CoL_Bus_Util = 0.112177 
Either_Row_CoL_Bus_Util = 0.148349 
Issued_on_Two_Bus_Simul_Util = 0.000811 
issued_two_Eff = 0.005464 
queue_avg = 4.040723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.04072
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4107535 n_act=88966 n_pre=88950 n_ref_event=3255307777713450285 n_req=533400 n_rd=530870 n_rd_L2_A=0 n_write=0 n_wr_bk=10120 bw_util=0.4487
n_activity=4233988 dram_eff=0.5111
bk0: 33206a 4309483i bk1: 33194a 4310082i bk2: 33187a 4307781i bk3: 33214a 4310393i bk4: 33210a 4311025i bk5: 33210a 4311725i bk6: 33171a 4314149i bk7: 33198a 4316243i bk8: 33168a 4307705i bk9: 33151a 4317728i bk10: 33177a 4311861i bk11: 33155a 4314695i bk12: 33177a 4309844i bk13: 33171a 4320178i bk14: 33129a 4312034i bk15: 33152a 4314571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833217
Row_Buffer_Locality_read = 0.835419
Row_Buffer_Locality_write = 0.371146
Bank_Level_Parallism = 2.330723
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.272944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448711 
total_CMD = 4822611 
util_bw = 2163960 
Wasted_Col = 1159623 
Wasted_Row = 474470 
Idle = 1024558 

BW Util Bottlenecks: 
RCDc_limit = 1153466 
RCDWRc_limit = 9691 
WTRc_limit = 55147 
RTWc_limit = 64212 
CCDLc_limit = 400632 
rwq = 0 
CCDLc_limit_alone = 392890 
WTRc_limit_alone = 52401 
RTWc_limit_alone = 59216 

Commands details: 
total_CMD = 4822611 
n_nop = 4107535 
Read = 530870 
Write = 0 
L2_Alloc = 0 
L2_WB = 10120 
n_act = 88966 
n_pre = 88950 
n_ref = 3255307777713450285 
n_req = 533400 
total_req = 540990 

Dual Bus Interface Util: 
issued_total_row = 177916 
issued_total_col = 540990 
Row_Bus_Util =  0.036892 
CoL_Bus_Util = 0.112178 
Either_Row_CoL_Bus_Util = 0.148276 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.005356 
queue_avg = 4.043445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04344
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4107321 n_act=89102 n_pre=89086 n_ref_event=3255307777713450285 n_req=533305 n_rd=530773 n_rd_L2_A=0 n_write=0 n_wr_bk=10128 bw_util=0.4486
n_activity=4234439 dram_eff=0.511
bk0: 33190a 4305850i bk1: 33196a 4309613i bk2: 33195a 4310571i bk3: 33188a 4308136i bk4: 33196a 4311335i bk5: 33215a 4312651i bk6: 33214a 4314260i bk7: 33205a 4311178i bk8: 33169a 4307521i bk9: 33197a 4307075i bk10: 33131a 4311460i bk11: 33173a 4311843i bk12: 33161a 4312958i bk13: 33113a 4316635i bk14: 33117a 4311353i bk15: 33113a 4313061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832932
Row_Buffer_Locality_read = 0.835116
Row_Buffer_Locality_write = 0.375197
Bank_Level_Parallism = 2.336062
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.279651
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448637 
total_CMD = 4822611 
util_bw = 2163604 
Wasted_Col = 1159853 
Wasted_Row = 476358 
Idle = 1022796 

BW Util Bottlenecks: 
RCDc_limit = 1153583 
RCDWRc_limit = 9835 
WTRc_limit = 53167 
RTWc_limit = 64953 
CCDLc_limit = 399844 
rwq = 0 
CCDLc_limit_alone = 392304 
WTRc_limit_alone = 50620 
RTWc_limit_alone = 59960 

Commands details: 
total_CMD = 4822611 
n_nop = 4107321 
Read = 530773 
Write = 0 
L2_Alloc = 0 
L2_WB = 10128 
n_act = 89102 
n_pre = 89086 
n_ref = 3255307777713450285 
n_req = 533305 
total_req = 540901 

Dual Bus Interface Util: 
issued_total_row = 178188 
issued_total_col = 540901 
Row_Bus_Util =  0.036948 
CoL_Bus_Util = 0.112159 
Either_Row_CoL_Bus_Util = 0.148320 
Issued_on_Two_Bus_Simul_Util = 0.000788 
issued_two_Eff = 0.005311 
queue_avg = 4.047295 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.0473
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4107477 n_act=89032 n_pre=89016 n_ref_event=3255307777713450285 n_req=533360 n_rd=530828 n_rd_L2_A=0 n_write=0 n_wr_bk=10128 bw_util=0.4487
n_activity=4228245 dram_eff=0.5118
bk0: 33203a 4309471i bk1: 33201a 4308540i bk2: 33179a 4309432i bk3: 33189a 4308826i bk4: 33206a 4306885i bk5: 33199a 4307559i bk6: 33200a 4310163i bk7: 33171a 4316419i bk8: 33189a 4309381i bk9: 33201a 4309695i bk10: 33188a 4308301i bk11: 33183a 4309326i bk12: 33139a 4315712i bk13: 33106a 4314796i bk14: 33134a 4312488i bk15: 33140a 4318059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833081
Row_Buffer_Locality_read = 0.835297
Row_Buffer_Locality_write = 0.368483
Bank_Level_Parallism = 2.339078
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.280062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448683 
total_CMD = 4822611 
util_bw = 2163824 
Wasted_Col = 1154679 
Wasted_Row = 475893 
Idle = 1028215 

BW Util Bottlenecks: 
RCDc_limit = 1147549 
RCDWRc_limit = 9827 
WTRc_limit = 54018 
RTWc_limit = 65982 
CCDLc_limit = 398967 
rwq = 0 
CCDLc_limit_alone = 391183 
WTRc_limit_alone = 51574 
RTWc_limit_alone = 60642 

Commands details: 
total_CMD = 4822611 
n_nop = 4107477 
Read = 530828 
Write = 0 
L2_Alloc = 0 
L2_WB = 10128 
n_act = 89032 
n_pre = 89016 
n_ref = 3255307777713450285 
n_req = 533360 
total_req = 540956 

Dual Bus Interface Util: 
issued_total_row = 178048 
issued_total_col = 540956 
Row_Bus_Util =  0.036919 
CoL_Bus_Util = 0.112171 
Either_Row_CoL_Bus_Util = 0.148288 
Issued_on_Two_Bus_Simul_Util = 0.000802 
issued_two_Eff = 0.005412 
queue_avg = 4.078236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.07824
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4106919 n_act=89436 n_pre=89420 n_ref_event=3255307777713450285 n_req=533320 n_rd=530788 n_rd_L2_A=0 n_write=0 n_wr_bk=10128 bw_util=0.4486
n_activity=4232850 dram_eff=0.5112
bk0: 33198a 4308412i bk1: 33208a 4314066i bk2: 33177a 4306935i bk3: 33182a 4312822i bk4: 33193a 4302405i bk5: 33213a 4309454i bk6: 33164a 4308019i bk7: 33185a 4311464i bk8: 33190a 4309000i bk9: 33180a 4306087i bk10: 33183a 4308897i bk11: 33182a 4312888i bk12: 33134a 4314608i bk13: 33153a 4312811i bk14: 33130a 4314088i bk15: 33116a 4313984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832311
Row_Buffer_Locality_read = 0.834563
Row_Buffer_Locality_write = 0.360190
Bank_Level_Parallism = 2.337735
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.276301
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448650 
total_CMD = 4822611 
util_bw = 2163664 
Wasted_Col = 1159486 
Wasted_Row = 477386 
Idle = 1022075 

BW Util Bottlenecks: 
RCDc_limit = 1155858 
RCDWRc_limit = 10028 
WTRc_limit = 53583 
RTWc_limit = 65410 
CCDLc_limit = 400331 
rwq = 0 
CCDLc_limit_alone = 392418 
WTRc_limit_alone = 51211 
RTWc_limit_alone = 59869 

Commands details: 
total_CMD = 4822611 
n_nop = 4106919 
Read = 530788 
Write = 0 
L2_Alloc = 0 
L2_WB = 10128 
n_act = 89436 
n_pre = 89420 
n_ref = 3255307777713450285 
n_req = 533320 
total_req = 540916 

Dual Bus Interface Util: 
issued_total_row = 178856 
issued_total_col = 540916 
Row_Bus_Util =  0.037087 
CoL_Bus_Util = 0.112162 
Either_Row_CoL_Bus_Util = 0.148403 
Issued_on_Two_Bus_Simul_Util = 0.000846 
issued_two_Eff = 0.005701 
queue_avg = 4.062224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.06222
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4106649 n_act=89506 n_pre=89490 n_ref_event=3255307777713450285 n_req=533277 n_rd=530745 n_rd_L2_A=0 n_write=0 n_wr_bk=10128 bw_util=0.4486
n_activity=4232223 dram_eff=0.5112
bk0: 33220a 4304987i bk1: 33228a 4307759i bk2: 33122a 4309882i bk3: 33162a 4312113i bk4: 33201a 4302984i bk5: 33180a 4310447i bk6: 33164a 4309983i bk7: 33170a 4316575i bk8: 33177a 4305612i bk9: 33194a 4306379i bk10: 33158a 4313238i bk11: 33167a 4311956i bk12: 33159a 4309274i bk13: 33140a 4316080i bk14: 33148a 4314108i bk15: 33155a 4313186i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832166
Row_Buffer_Locality_read = 0.834406
Row_Buffer_Locality_write = 0.362559
Bank_Level_Parallism = 2.337055
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.277238
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448614 
total_CMD = 4822611 
util_bw = 2163492 
Wasted_Col = 1159762 
Wasted_Row = 478009 
Idle = 1021348 

BW Util Bottlenecks: 
RCDc_limit = 1153961 
RCDWRc_limit = 9875 
WTRc_limit = 54096 
RTWc_limit = 64442 
CCDLc_limit = 400471 
rwq = 0 
CCDLc_limit_alone = 392824 
WTRc_limit_alone = 51643 
RTWc_limit_alone = 59248 

Commands details: 
total_CMD = 4822611 
n_nop = 4106649 
Read = 530745 
Write = 0 
L2_Alloc = 0 
L2_WB = 10128 
n_act = 89506 
n_pre = 89490 
n_ref = 3255307777713450285 
n_req = 533277 
total_req = 540873 

Dual Bus Interface Util: 
issued_total_row = 178996 
issued_total_col = 540873 
Row_Bus_Util =  0.037116 
CoL_Bus_Util = 0.112154 
Either_Row_CoL_Bus_Util = 0.148459 
Issued_on_Two_Bus_Simul_Util = 0.000810 
issued_two_Eff = 0.005457 
queue_avg = 4.063700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=4.0637
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4107184 n_act=89182 n_pre=89166 n_ref_event=3255307777713450285 n_req=533363 n_rd=530832 n_rd_L2_A=0 n_write=0 n_wr_bk=10124 bw_util=0.4487
n_activity=4233402 dram_eff=0.5111
bk0: 33206a 4302837i bk1: 33208a 4310210i bk2: 33182a 4313283i bk3: 33210a 4313585i bk4: 33177a 4308395i bk5: 33195a 4310478i bk6: 33216a 4315546i bk7: 33190a 4317077i bk8: 33209a 4305097i bk9: 33165a 4308584i bk10: 33171a 4309955i bk11: 33146a 4314627i bk12: 33145a 4306924i bk13: 33126a 4309006i bk14: 33138a 4313784i bk15: 33148a 4316900i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832801
Row_Buffer_Locality_read = 0.835040
Row_Buffer_Locality_write = 0.363098
Bank_Level_Parallism = 2.335840
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.276976
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448683 
total_CMD = 4822611 
util_bw = 2163824 
Wasted_Col = 1158637 
Wasted_Row = 477524 
Idle = 1022626 

BW Util Bottlenecks: 
RCDc_limit = 1150137 
RCDWRc_limit = 9957 
WTRc_limit = 53167 
RTWc_limit = 64622 
CCDLc_limit = 400100 
rwq = 0 
CCDLc_limit_alone = 392702 
WTRc_limit_alone = 50773 
RTWc_limit_alone = 59618 

Commands details: 
total_CMD = 4822611 
n_nop = 4107184 
Read = 530832 
Write = 0 
L2_Alloc = 0 
L2_WB = 10124 
n_act = 89182 
n_pre = 89166 
n_ref = 3255307777713450285 
n_req = 533363 
total_req = 540956 

Dual Bus Interface Util: 
issued_total_row = 178348 
issued_total_col = 540956 
Row_Bus_Util =  0.036982 
CoL_Bus_Util = 0.112171 
Either_Row_CoL_Bus_Util = 0.148348 
Issued_on_Two_Bus_Simul_Util = 0.000804 
issued_two_Eff = 0.005419 
queue_avg = 4.052214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.05221
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=4822611 n_nop=4106874 n_act=89316 n_pre=89300 n_ref_event=7310313499448795487 n_req=533403 n_rd=530871 n_rd_L2_A=0 n_write=0 n_wr_bk=10128 bw_util=0.4487
n_activity=4237311 dram_eff=0.5107
bk0: 33213a 4303808i bk1: 33227a 4307733i bk2: 33201a 4309927i bk3: 33200a 4311081i bk4: 33211a 4307479i bk5: 33170a 4311377i bk6: 33165a 4317768i bk7: 33173a 4312848i bk8: 33178a 4310079i bk9: 33170a 4310300i bk10: 33166a 4313526i bk11: 33194a 4314688i bk12: 33178a 4307220i bk13: 33168a 4311916i bk14: 33112a 4313771i bk15: 33145a 4316216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832562
Row_Buffer_Locality_read = 0.834745
Row_Buffer_Locality_write = 0.374803
Bank_Level_Parallism = 2.330112
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.273779
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448719 
total_CMD = 4822611 
util_bw = 2163996 
Wasted_Col = 1162451 
Wasted_Row = 479722 
Idle = 1016442 

BW Util Bottlenecks: 
RCDc_limit = 1155274 
RCDWRc_limit = 9494 
WTRc_limit = 54385 
RTWc_limit = 64443 
CCDLc_limit = 400457 
rwq = 0 
CCDLc_limit_alone = 392945 
WTRc_limit_alone = 51964 
RTWc_limit_alone = 59352 

Commands details: 
total_CMD = 4822611 
n_nop = 4106874 
Read = 530871 
Write = 0 
L2_Alloc = 0 
L2_WB = 10128 
n_act = 89316 
n_pre = 89300 
n_ref = 7310313499448795487 
n_req = 533403 
total_req = 540999 

Dual Bus Interface Util: 
issued_total_row = 178616 
issued_total_col = 540999 
Row_Bus_Util =  0.037037 
CoL_Bus_Util = 0.112180 
Either_Row_CoL_Bus_Util = 0.148413 
Issued_on_Two_Bus_Simul_Util = 0.000804 
issued_two_Eff = 0.005418 
queue_avg = 4.066312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=4.06631

========= L2 cache stats =========
L2_cache_bank[0]: Access = 362168, Miss = 270617, Miss_rate = 0.747, Pending_hits = 46307, Reservation_fails = 0
L2_cache_bank[1]: Access = 361954, Miss = 270586, Miss_rate = 0.748, Pending_hits = 46392, Reservation_fails = 0
L2_cache_bank[2]: Access = 362277, Miss = 270630, Miss_rate = 0.747, Pending_hits = 46742, Reservation_fails = 0
L2_cache_bank[3]: Access = 362181, Miss = 270537, Miss_rate = 0.747, Pending_hits = 46632, Reservation_fails = 0
L2_cache_bank[4]: Access = 361944, Miss = 270567, Miss_rate = 0.748, Pending_hits = 46265, Reservation_fails = 0
L2_cache_bank[5]: Access = 362293, Miss = 270613, Miss_rate = 0.747, Pending_hits = 46453, Reservation_fails = 0
L2_cache_bank[6]: Access = 362180, Miss = 270596, Miss_rate = 0.747, Pending_hits = 46442, Reservation_fails = 0
L2_cache_bank[7]: Access = 361938, Miss = 270604, Miss_rate = 0.748, Pending_hits = 46124, Reservation_fails = 0
L2_cache_bank[8]: Access = 362215, Miss = 270659, Miss_rate = 0.747, Pending_hits = 46305, Reservation_fails = 0
L2_cache_bank[9]: Access = 362116, Miss = 270621, Miss_rate = 0.747, Pending_hits = 46282, Reservation_fails = 0
L2_cache_bank[10]: Access = 361891, Miss = 270633, Miss_rate = 0.748, Pending_hits = 46158, Reservation_fails = 0
L2_cache_bank[11]: Access = 362210, Miss = 270653, Miss_rate = 0.747, Pending_hits = 46356, Reservation_fails = 0
L2_cache_bank[12]: Access = 362116, Miss = 270581, Miss_rate = 0.747, Pending_hits = 46022, Reservation_fails = 0
L2_cache_bank[13]: Access = 361898, Miss = 270608, Miss_rate = 0.748, Pending_hits = 45869, Reservation_fails = 0
L2_cache_bank[14]: Access = 362225, Miss = 270646, Miss_rate = 0.747, Pending_hits = 46020, Reservation_fails = 0
L2_cache_bank[15]: Access = 362152, Miss = 270598, Miss_rate = 0.747, Pending_hits = 45900, Reservation_fails = 0
L2_cache_bank[16]: Access = 361877, Miss = 270577, Miss_rate = 0.748, Pending_hits = 45620, Reservation_fails = 0
L2_cache_bank[17]: Access = 362143, Miss = 270627, Miss_rate = 0.747, Pending_hits = 45708, Reservation_fails = 0
L2_cache_bank[18]: Access = 362029, Miss = 270557, Miss_rate = 0.747, Pending_hits = 45716, Reservation_fails = 0
L2_cache_bank[19]: Access = 361808, Miss = 270604, Miss_rate = 0.748, Pending_hits = 45970, Reservation_fails = 0
L2_cache_bank[20]: Access = 362203, Miss = 270652, Miss_rate = 0.747, Pending_hits = 46151, Reservation_fails = 0
L2_cache_bank[21]: Access = 362162, Miss = 270596, Miss_rate = 0.747, Pending_hits = 46127, Reservation_fails = 0
L2_cache_bank[22]: Access = 361927, Miss = 270632, Miss_rate = 0.748, Pending_hits = 46087, Reservation_fails = 0
L2_cache_bank[23]: Access = 362231, Miss = 270655, Miss_rate = 0.747, Pending_hits = 46398, Reservation_fails = 0
L2_total_cache_accesses = 8690138
L2_total_cache_misses = 6494649
L2_total_cache_miss_rate = 0.7474
L2_total_cache_pending_hits = 1108046
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1052185
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1108046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1596230
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4773419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1108046
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 35258
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8529880
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 160258
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=8690138
icnt_total_pkts_simt_to_mem=8690138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8690138
Req_Network_cycles = 1880551
Req_Network_injected_packets_per_cycle =       4.6211 
Req_Network_conflicts_per_cycle =       0.7904
Req_Network_conflicts_per_cycle_util =       0.8032
Req_Bank_Level_Parallism =       4.6962
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2911
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1925

Reply_Network_injected_packets_num = 8690138
Reply_Network_cycles = 1880551
Reply_Network_injected_packets_per_cycle =        4.6211
Reply_Network_conflicts_per_cycle =        2.4751
Reply_Network_conflicts_per_cycle_util =       2.5122
Reply_Bank_Level_Parallism =       4.6903
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2462
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1540
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 7 hrs, 50 min, 54 sec (28254 sec)
gpgpu_simulation_rate = 84131 (inst/sec)
gpgpu_simulation_rate = 66 (cycle/sec)
gpgpu_silicon_slowdown = 20681818x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 2 is = 10000
Simulation cycle for kernel 2 is = 15000
Simulation cycle for kernel 2 is = 20000
Simulation cycle for kernel 2 is = 25000
Simulation cycle for kernel 2 is = 30000
Simulation cycle for kernel 2 is = 35000
Simulation cycle for kernel 2 is = 40000
Simulation cycle for kernel 2 is = 45000
Simulation cycle for kernel 2 is = 50000
Simulation cycle for kernel 2 is = 55000
Simulation cycle for kernel 2 is = 60000
Simulation cycle for kernel 2 is = 65000
Simulation cycle for kernel 2 is = 70000
Simulation cycle for kernel 2 is = 75000
Simulation cycle for kernel 2 is = 80000
Simulation cycle for kernel 2 is = 85000
Simulation cycle for kernel 2 is = 90000
Simulation cycle for kernel 2 is = 95000
Simulation cycle for kernel 2 is = 100000
Simulation cycle for kernel 2 is = 105000
Simulation cycle for kernel 2 is = 110000
Simulation cycle for kernel 2 is = 115000
Simulation cycle for kernel 2 is = 120000
Simulation cycle for kernel 2 is = 125000
Simulation cycle for kernel 2 is = 130000
Simulation cycle for kernel 2 is = 135000
Simulation cycle for kernel 2 is = 140000
Simulation cycle for kernel 2 is = 145000
Simulation cycle for kernel 2 is = 150000
Simulation cycle for kernel 2 is = 155000
Simulation cycle for kernel 2 is = 160000
Simulation cycle for kernel 2 is = 165000
Simulation cycle for kernel 2 is = 170000
Simulation cycle for kernel 2 is = 175000
Simulation cycle for kernel 2 is = 180000
Simulation cycle for kernel 2 is = 185000
Simulation cycle for kernel 2 is = 190000
Simulation cycle for kernel 2 is = 195000
Simulation cycle for kernel 2 is = 200000
Simulation cycle for kernel 2 is = 205000
Simulation cycle for kernel 2 is = 210000
Simulation cycle for kernel 2 is = 215000
Simulation cycle for kernel 2 is = 220000
Simulation cycle for kernel 2 is = 225000
Simulation cycle for kernel 2 is = 230000
Simulation cycle for kernel 2 is = 235000
Simulation cycle for kernel 2 is = 240000
Simulation cycle for kernel 2 is = 245000
Simulation cycle for kernel 2 is = 250000
Simulation cycle for kernel 2 is = 255000
Simulation cycle for kernel 2 is = 260000
Simulation cycle for kernel 2 is = 265000
Simulation cycle for kernel 2 is = 270000
Simulation cycle for kernel 2 is = 275000
Simulation cycle for kernel 2 is = 280000
Simulation cycle for kernel 2 is = 285000
Simulation cycle for kernel 2 is = 290000
Simulation cycle for kernel 2 is = 295000
Simulation cycle for kernel 2 is = 300000
Simulation cycle for kernel 2 is = 305000
Simulation cycle for kernel 2 is = 310000
Simulation cycle for kernel 2 is = 315000
Simulation cycle for kernel 2 is = 320000
Simulation cycle for kernel 2 is = 325000
Simulation cycle for kernel 2 is = 330000
Simulation cycle for kernel 2 is = 335000
Simulation cycle for kernel 2 is = 340000
Simulation cycle for kernel 2 is = 345000
Simulation cycle for kernel 2 is = 350000
Simulation cycle for kernel 2 is = 355000
Simulation cycle for kernel 2 is = 360000
Simulation cycle for kernel 2 is = 365000
Simulation cycle for kernel 2 is = 370000
Simulation cycle for kernel 2 is = 375000
Simulation cycle for kernel 2 is = 380000
Simulation cycle for kernel 2 is = 385000
Simulation cycle for kernel 2 is = 390000
Simulation cycle for kernel 2 is = 395000
Simulation cycle for kernel 2 is = 400000
Simulation cycle for kernel 2 is = 405000
Simulation cycle for kernel 2 is = 410000
Simulation cycle for kernel 2 is = 415000
Simulation cycle for kernel 2 is = 420000
Simulation cycle for kernel 2 is = 425000
Simulation cycle for kernel 2 is = 430000
Simulation cycle for kernel 2 is = 435000
Simulation cycle for kernel 2 is = 440000
Simulation cycle for kernel 2 is = 445000
Simulation cycle for kernel 2 is = 450000
Simulation cycle for kernel 2 is = 455000
Simulation cycle for kernel 2 is = 460000
Simulation cycle for kernel 2 is = 465000
Simulation cycle for kernel 2 is = 470000
Simulation cycle for kernel 2 is = 475000
Simulation cycle for kernel 2 is = 480000
Simulation cycle for kernel 2 is = 485000
Simulation cycle for kernel 2 is = 490000
Simulation cycle for kernel 2 is = 495000
Simulation cycle for kernel 2 is = 500000
Simulation cycle for kernel 2 is = 505000
Simulation cycle for kernel 2 is = 510000
Simulation cycle for kernel 2 is = 515000
Simulation cycle for kernel 2 is = 520000
Simulation cycle for kernel 2 is = 525000
Simulation cycle for kernel 2 is = 530000
Simulation cycle for kernel 2 is = 535000
Simulation cycle for kernel 2 is = 540000
Simulation cycle for kernel 2 is = 545000
Simulation cycle for kernel 2 is = 550000
Simulation cycle for kernel 2 is = 555000
Simulation cycle for kernel 2 is = 560000
Simulation cycle for kernel 2 is = 565000
Simulation cycle for kernel 2 is = 570000
Simulation cycle for kernel 2 is = 575000
Simulation cycle for kernel 2 is = 580000
Simulation cycle for kernel 2 is = 585000
Simulation cycle for kernel 2 is = 590000
Simulation cycle for kernel 2 is = 595000
Simulation cycle for kernel 2 is = 600000
Simulation cycle for kernel 2 is = 605000
Simulation cycle for kernel 2 is = 610000
Simulation cycle for kernel 2 is = 615000
Simulation cycle for kernel 2 is = 620000
Simulation cycle for kernel 2 is = 625000
Simulation cycle for kernel 2 is = 630000
Simulation cycle for kernel 2 is = 635000
Simulation cycle for kernel 2 is = 640000
Simulation cycle for kernel 2 is = 645000
Simulation cycle for kernel 2 is = 650000
Simulation cycle for kernel 2 is = 655000
Simulation cycle for kernel 2 is = 660000
Simulation cycle for kernel 2 is = 665000
Simulation cycle for kernel 2 is = 670000
Simulation cycle for kernel 2 is = 675000
Simulation cycle for kernel 2 is = 680000
Simulation cycle for kernel 2 is = 685000
Simulation cycle for kernel 2 is = 690000
Simulation cycle for kernel 2 is = 695000
Simulation cycle for kernel 2 is = 700000
Simulation cycle for kernel 2 is = 705000
Simulation cycle for kernel 2 is = 710000
Simulation cycle for kernel 2 is = 715000
Simulation cycle for kernel 2 is = 720000
Simulation cycle for kernel 2 is = 725000
Simulation cycle for kernel 2 is = 730000
Simulation cycle for kernel 2 is = 735000
Simulation cycle for kernel 2 is = 740000
Simulation cycle for kernel 2 is = 745000
Simulation cycle for kernel 2 is = 750000
Simulation cycle for kernel 2 is = 755000
Simulation cycle for kernel 2 is = 760000
Simulation cycle for kernel 2 is = 765000
Simulation cycle for kernel 2 is = 770000
Simulation cycle for kernel 2 is = 775000
Simulation cycle for kernel 2 is = 780000
Simulation cycle for kernel 2 is = 785000
Simulation cycle for kernel 2 is = 790000
Simulation cycle for kernel 2 is = 795000
Simulation cycle for kernel 2 is = 800000
Simulation cycle for kernel 2 is = 805000
Simulation cycle for kernel 2 is = 810000
Simulation cycle for kernel 2 is = 815000
Simulation cycle for kernel 2 is = 820000
Simulation cycle for kernel 2 is = 825000
Simulation cycle for kernel 2 is = 830000
Simulation cycle for kernel 2 is = 835000
Simulation cycle for kernel 2 is = 840000
Simulation cycle for kernel 2 is = 845000
Simulation cycle for kernel 2 is = 850000
Simulation cycle for kernel 2 is = 855000
Simulation cycle for kernel 2 is = 860000
Simulation cycle for kernel 2 is = 865000
Simulation cycle for kernel 2 is = 870000
Simulation cycle for kernel 2 is = 875000
Simulation cycle for kernel 2 is = 880000
Simulation cycle for kernel 2 is = 885000
Simulation cycle for kernel 2 is = 890000
Simulation cycle for kernel 2 is = 895000
Simulation cycle for kernel 2 is = 900000
Simulation cycle for kernel 2 is = 905000
Simulation cycle for kernel 2 is = 910000
Simulation cycle for kernel 2 is = 915000
Simulation cycle for kernel 2 is = 920000
Simulation cycle for kernel 2 is = 925000
Simulation cycle for kernel 2 is = 930000
Simulation cycle for kernel 2 is = 935000
Simulation cycle for kernel 2 is = 940000
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 942105
gpu_sim_insn = 1188529317
gpu_ipc =    1261.5677
gpu_tot_sim_cycle = 2822656
gpu_tot_sim_insn = 3565587951
gpu_tot_ipc =    1263.2031
gpu_tot_issued_cta = 9618
gpu_occupancy = 98.9229% 
gpu_tot_occupancy = 99.0251% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6363
partiton_level_parallism_total  =       4.6261
partiton_level_parallism_util =       4.7070
partiton_level_parallism_util_total  =       4.6998
L2_BW  =     202.5138 GB/Sec
L2_BW_total  =     202.0701 GB/Sec
gpu_total_sim_rate=84376

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544981, Miss = 435823, Miss_rate = 0.800, Pending_hits = 107397, Reservation_fails = 30050
	L1D_cache_core[1]: Access = 546902, Miss = 439567, Miss_rate = 0.804, Pending_hits = 105321, Reservation_fails = 27364
	L1D_cache_core[2]: Access = 543372, Miss = 437075, Miss_rate = 0.804, Pending_hits = 104649, Reservation_fails = 32643
	L1D_cache_core[3]: Access = 540150, Miss = 430455, Miss_rate = 0.797, Pending_hits = 106212, Reservation_fails = 28717
	L1D_cache_core[4]: Access = 543512, Miss = 434647, Miss_rate = 0.800, Pending_hits = 107091, Reservation_fails = 29858
	L1D_cache_core[5]: Access = 547030, Miss = 437844, Miss_rate = 0.800, Pending_hits = 107085, Reservation_fails = 29546
	L1D_cache_core[6]: Access = 547083, Miss = 438995, Miss_rate = 0.802, Pending_hits = 105767, Reservation_fails = 33120
	L1D_cache_core[7]: Access = 543654, Miss = 433304, Miss_rate = 0.797, Pending_hits = 108045, Reservation_fails = 28352
	L1D_cache_core[8]: Access = 548765, Miss = 435980, Miss_rate = 0.794, Pending_hits = 110185, Reservation_fails = 28728
	L1D_cache_core[9]: Access = 548522, Miss = 439078, Miss_rate = 0.800, Pending_hits = 107072, Reservation_fails = 26342
	L1D_cache_core[10]: Access = 540178, Miss = 426845, Miss_rate = 0.790, Pending_hits = 110723, Reservation_fails = 27548
	L1D_cache_core[11]: Access = 540195, Miss = 430141, Miss_rate = 0.796, Pending_hits = 106835, Reservation_fails = 33935
	L1D_cache_core[12]: Access = 538465, Miss = 421111, Miss_rate = 0.782, Pending_hits = 114115, Reservation_fails = 34631
	L1D_cache_core[13]: Access = 538350, Miss = 430101, Miss_rate = 0.799, Pending_hits = 105672, Reservation_fails = 31014
	L1D_cache_core[14]: Access = 548785, Miss = 436009, Miss_rate = 0.794, Pending_hits = 110526, Reservation_fails = 28589
	L1D_cache_core[15]: Access = 546739, Miss = 433980, Miss_rate = 0.794, Pending_hits = 110243, Reservation_fails = 30687
	L1D_cache_core[16]: Access = 546952, Miss = 433426, Miss_rate = 0.792, Pending_hits = 110742, Reservation_fails = 31599
	L1D_cache_core[17]: Access = 541890, Miss = 431140, Miss_rate = 0.796, Pending_hits = 108022, Reservation_fails = 27109
	L1D_cache_core[18]: Access = 538239, Miss = 426757, Miss_rate = 0.793, Pending_hits = 107952, Reservation_fails = 31255
	L1D_cache_core[19]: Access = 538374, Miss = 429047, Miss_rate = 0.797, Pending_hits = 107101, Reservation_fails = 30699
	L1D_cache_core[20]: Access = 543934, Miss = 425885, Miss_rate = 0.783, Pending_hits = 114869, Reservation_fails = 29553
	L1D_cache_core[21]: Access = 543239, Miss = 433293, Miss_rate = 0.798, Pending_hits = 107533, Reservation_fails = 30965
	L1D_cache_core[22]: Access = 546958, Miss = 437439, Miss_rate = 0.800, Pending_hits = 107854, Reservation_fails = 29459
	L1D_cache_core[23]: Access = 542206, Miss = 433259, Miss_rate = 0.799, Pending_hits = 106970, Reservation_fails = 29808
	L1D_cache_core[24]: Access = 543503, Miss = 428799, Miss_rate = 0.789, Pending_hits = 111398, Reservation_fails = 29831
	L1D_cache_core[25]: Access = 543576, Miss = 433594, Miss_rate = 0.798, Pending_hits = 107773, Reservation_fails = 29875
	L1D_cache_core[26]: Access = 548738, Miss = 436683, Miss_rate = 0.796, Pending_hits = 109664, Reservation_fails = 29633
	L1D_cache_core[27]: Access = 548695, Miss = 436289, Miss_rate = 0.795, Pending_hits = 109483, Reservation_fails = 32805
	L1D_cache_core[28]: Access = 549067, Miss = 443136, Miss_rate = 0.807, Pending_hits = 104207, Reservation_fails = 30367
	L1D_cache_core[29]: Access = 550456, Miss = 439896, Miss_rate = 0.799, Pending_hits = 108236, Reservation_fails = 31498
	L1D_total_cache_accesses = 16332510
	L1D_total_cache_misses = 13009598
	L1D_total_cache_miss_rate = 0.7965
	L1D_total_cache_pending_hits = 3248742
	L1D_total_cache_reservation_fails = 905580
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25745
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3248742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3550751
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 890779
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9266885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3248742
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 48425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 54747
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 14801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137215
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16092123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240387

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 890779
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 14801
ctas_completed 9618, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
117852, 138510, 138510, 138510, 138510, 138510, 138510, 118260, 116800, 136800, 136800, 136800, 136800, 136800, 136800, 116800, 116800, 136800, 136800, 136800, 136800, 136800, 136800, 116800, 116800, 136800, 136800, 136800, 136800, 136800, 136800, 116800, 
gpgpu_n_tot_thrd_icount = 4056156672
gpgpu_n_tot_w_icount = 126754896
gpgpu_n_stall_shd_mem = 2761363
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12817636
gpgpu_n_mem_write_global = 240387
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 101016855
gpgpu_n_store_insn = 1500000
gpgpu_n_shmem_insn = 592294080
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17235456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1147
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2760216
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:10516847	W0_Idle:134418	W0_Scoreboard:197770223	W1:249990	W2:251136	W3:249951	W4:249951	W5:249951	W6:251925	W7:249951	W8:249951	W9:249951	W10:249951	W11:249951	W12:249951	W13:249951	W14:559605	W15:499941	W16:499941	W17:499941	W18:499941	W19:499941	W20:499941	W21:499941	W22:499941	W23:499941	W24:499941	W25:499941	W26:499941	W27:499941	W28:499941	W29:499941	W30:499941	W31:499941	W32:114443733
single_issue_nums: WS0:30485862	WS1:32891586	WS2:32891586	WS3:30485862	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 102541088 {8:12817636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9615480 {40:240387,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 512705440 {40:12817636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1923096 {8:240387,}
maxmflatency = 655 
max_icnt2mem_latency = 252 
maxmrqlatency = 300 
max_icnt2sh_latency = 77 
averagemflatency = 346 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 3 
mrq_lat_table:3491340 	425246 	502824 	953439 	2981108 	1078012 	173974 	4027 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1783934 	11269106 	4983 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12911907 	140918 	5198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	10065953 	2185490 	674365 	124802 	7356 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	2807 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8603      8589      8430      8508      8586      8581      8326      8329      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8608      8594      8344      8331      8581      8587      8294      8504      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8463      8473      8371      8412      8774      8513      8630      8804      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8471      8481      8383      8397      8462      8696      8800      8764      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8371      8372      8417      8397      8701      8681      8874      8475      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8414      8608      8392      8538      8678      8570      8475      8474      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8532      8555      8587      8636      8380      8717      8465      8323      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8607      8643      8612      8604      8659      8599      8532      8408      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8977      8971      8489      8532      8592      8462      8336      8327      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8701      8495      8266      8296      8737      8747      8682      8765      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8529      8605      8299      8406      8601      8604      8558      8463      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8608      8622      8424      8363      8582      8567      8426      8482      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.933073  5.970970  5.946856  5.938397  5.915002  5.928902  5.945817  5.997121  5.928699  5.905701  5.955844  5.913357  5.899056  5.930332  5.985043  5.945692 
dram[1]:  5.994865  5.992477  5.959514  5.965801  5.882906  5.929756  5.933547  5.963617  5.888287  5.934037  5.919408  5.934212  5.891949  5.909391  5.960801  5.941211 
dram[2]:  5.981877  6.018589  5.938301  5.931406  5.927557  5.982785  5.905504  5.989464  5.891348  5.901133  5.945647  5.967649  5.901746  5.907427  5.947099  5.926220 
dram[3]:  5.945991  5.974167  5.888013  6.019346  5.936418  5.928225  5.957252  5.945078  5.944860  5.945455  5.925557  5.932938  5.918964  5.916637  5.907877  5.972311 
dram[4]:  5.992714  6.023289  5.892433  5.975409  5.991264  5.968407  5.988747  5.966011  5.966023  5.942162  5.970743  6.004442  5.889516  5.930561  5.936544  5.946637 
dram[5]:  5.997011  5.965624  5.977544  5.986369  5.939146  5.967934  5.985287  5.961176  5.914647  5.989699  5.985760  5.979194  5.965213  6.028902  5.927615  5.969943 
dram[6]:  5.966920  5.944412  5.991141  5.956553  5.945243  5.997724  5.951735  5.951022  5.941679  5.944299  5.940107  5.965303  5.975647  5.976697  5.939675  5.951803 
dram[7]:  5.993428  5.931071  5.973135  5.946286  5.942413  5.925400  5.966257  5.988623  5.959743  5.989709  5.902784  5.942854  5.999161  5.982173  5.955952  5.949709 
dram[8]:  5.961968  5.927221  5.935224  5.995087  5.911046  5.956330  5.892659  5.947931  5.931145  5.870234  5.949578  5.976822  5.986716  5.948645  5.944636  5.942497 
dram[9]:  5.907817  5.897415  5.973942  5.956066  5.876717  5.964592  5.943197  5.993769  5.883702  5.890079  5.956403  5.891191  5.897137  5.982181  5.929392  5.924734 
dram[10]:  5.908363  5.973092  5.993412  5.998203  5.897902  5.966261  6.009122  6.004560  5.928233  5.919172  5.926211  6.000120  5.887150  5.883204  5.989110  5.988035 
dram[11]:  5.923958  5.993551  5.965205  5.932211  5.926838  5.965295  5.954053  5.962570  5.932527  5.908930  5.950167  5.995327  5.906335  5.930806  5.899163  5.998801 
average row locality = 9609976/1615537 = 5.948472
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     49929     49940     49772     49784     49795     49794     49800     49758     49816     49799     49801     49787     49787     49815     49789     49805 
dram[1]:     49954     49934     49801     49819     49800     49819     49762     49753     49781     49778     49779     49732     49820     49785     49801     49798 
dram[2]:     49923     49936     49802     49821     49836     49806     49756     49784     49807     49778     49751     49751     49796     49791     49800     49814 
dram[3]:     49955     49936     49808     49847     49804     49812     49789     49770     49786     49791     49748     49745     49794     49799     49794     49814 
dram[4]:     49924     49927     49822     49810     49823     49823     49784     49785     49803     49793     49759     49771     49817     49810     49823     49807 
dram[5]:     49919     49907     49798     49818     49827     49825     49797     49816     49792     49768     49783     49764     49834     49827     49807     49824 
dram[6]:     49900     49907     49798     49795     49813     49823     49826     49820     49783     49811     49746     49791     49821     49775     49790     49785 
dram[7]:     49913     49919     49779     49792     49807     49800     49799     49765     49798     49816     49792     49781     49795     49761     49802     49814 
dram[8]:     49918     49922     49782     49783     49797     49817     49771     49794     49807     49792     49790     49786     49788     49803     49807     49790 
dram[9]:     49935     49941     49732     49779     49812     49791     49772     49778     49795     49808     49764     49788     49812     49786     49822     49836 
dram[10]:     49916     49923     49793     49815     49786     49805     49822     49802     49818     49777     49795     49771     49792     49782     49816     49819 
dram[11]:     49925     49939     49814     49810     49824     49779     49780     49780     49789     49785     49789     49803     49831     49819     49790     49819 
total dram reads = 9563941
bank skew: 49955/49732 = 1.00
chip skew: 797106/796916 = 1.00
number of total write accesses:
dram[0]:       988       984       988       988       960       960       960       960       960       960       960       960       948       948       912       912 
dram[1]:       988       988       988       984       960       960       960       960       960       960       960       960       952       952       912       908 
dram[2]:       988       988       984       984       960       960       960       960       960       960       960       960       956       956       908       908 
dram[3]:       988       988       984       984       960       960       960       960       960       960       960       960       956       952       912       912 
dram[4]:       988       988       984       984       960       960       960       960       960       960       960       960       952       952       912       912 
dram[5]:       984       984       984       984       960       960       960       960       960       960       960       960       952       948       912       912 
dram[6]:       984       984       984       984       960       960       960       960       960       960       960       960       948       952       912       912 
dram[7]:       984       984       984       984       960       960       960       960       960       960       960       960       952       952       912       916 
dram[8]:       984       984       984       984       960       960       960       960       960       960       960       960       948       948       916       912 
dram[9]:       984       984       984       984       960       960       960       960       960       960       960       960       948       948       912       912 
dram[10]:       984       980       984       984       960       960       960       960       960       960       960       960       948       948       916       916 
dram[11]:       980       980       984       984       960       960       960       960       960       960       960       960       948       948       916       916 
total dram writes = 184140
bank skew: 988/908 = 1.09
chip skew: 15356/15336 = 1.00
average mf latency per bank:
dram[0]:        464       464       465       465       463       464       462       463       463       464       462       463       463       462       464       464
dram[1]:        463       464       465       465       463       463       463       464       463       464       463       463       462       463       463       463
dram[2]:        463       463       464       464       464       464       463       463       463       464       463       463       462       463       463       463
dram[3]:        463       463       464       463       463       462       463       463       463       464       464       464       463       464       464       464
dram[4]:        464       464       463       464       462       462       461       462       463       463       463       463       463       464       463       464
dram[5]:        464       464       464       465       462       463       462       462       462       462       462       462       463       463       463       463
dram[6]:        464       465       464       464       463       464       462       464       462       463       462       463       462       462       463       463
dram[7]:        464       464       464       465       463       464       463       463       463       464       463       463       462       462       463       463
dram[8]:        463       463       464       464       464       464       463       463       463       464       463       463       462       463       463       463
dram[9]:        462       463       463       463       463       462       463       463       464       464       463       463       463       463       463       464
dram[10]:        463       463       463       463       462       462       462       462       463       463       463       464       463       464       463       464
dram[11]:        463       463       463       463       462       463       462       462       462       462       463       462       463       463       464       464
maximum mf latency per bank:
dram[0]:        540       543       624       632       620       622       528       534       517       597       518       524       607       611       488       500
dram[1]:        538       564       629       630       616       627       565       531       542       505       541       533       575       604       583       548
dram[2]:        553       543       632       634       623       633       522       504       496       555       506       552       588       594       501       529
dram[3]:        544       555       617       644       614       622       506       522       534       619       522       533       651       591       564       567
dram[4]:        549       562       627       630       626       630       536       556       504       523       540       572       598       586       525       526
dram[5]:        599       655       625       629       633       622       542       531       493       516       525       560       503       597       508       493
dram[6]:        543       550       636       619       615       621       526       516       510       532       535       541       542       555       481       484
dram[7]:        534       542       605       634       616       626       532       521       514       557       519       537       543       580       535       532
dram[8]:        549       540       629       616       616       620       526       548       550       525       536       565       516       608       520       501
dram[9]:        549       548       610       620       613       634       511       522       565       561       542       530       524       520       514       506
dram[10]:        541       539       616       630       599       614       568       506       512       569       562       539       539       534       480       486
dram[11]:        536       575       618       617       603       621       528       542       513       516       520       519       509       562       499       518

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6162527 n_act=134823 n_pre=134807 n_ref_event=4572360550251980812 n_req=800808 n_rd=796971 n_rd_L2_A=0 n_write=0 n_wr_bk=15348 bw_util=0.4489
n_activity=6373771 dram_eff=0.5098
bk0: 49929a 6464862i bk1: 49940a 6474175i bk2: 49772a 6467341i bk3: 49784a 6469546i bk4: 49795a 6469785i bk5: 49794a 6468998i bk6: 49800a 6469327i bk7: 49758a 6476852i bk8: 49816a 6469492i bk9: 49799a 6467480i bk10: 49801a 6467833i bk11: 49787a 6466035i bk12: 49787a 6464256i bk13: 49815a 6471568i bk14: 49789a 6473165i bk15: 49805a 6474910i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831646
Row_Buffer_Locality_read = 0.833899
Row_Buffer_Locality_write = 0.363826
Bank_Level_Parallism = 2.325056
Bank_Level_Parallism_Col = 1.901530
Bank_Level_Parallism_Ready = 1.269575
write_to_read_ratio_blp_rw_average = 0.031053
GrpLevelPara = 1.732469 

BW Util details:
bwutil = 0.448881 
total_CMD = 7238608 
util_bw = 3249276 
Wasted_Col = 1760922 
Wasted_Row = 721033 
Idle = 1507377 

BW Util Bottlenecks: 
RCDc_limit = 1750452 
RCDWRc_limit = 15463 
WTRc_limit = 81177 
RTWc_limit = 96765 
CCDLc_limit = 606797 
rwq = 0 
CCDLc_limit_alone = 595868 
WTRc_limit_alone = 77778 
RTWc_limit_alone = 89235 

Commands details: 
total_CMD = 7238608 
n_nop = 6162527 
Read = 796971 
Write = 0 
L2_Alloc = 0 
L2_WB = 15348 
n_act = 134823 
n_pre = 134807 
n_ref = 4572360550251980812 
n_req = 800808 
total_req = 812319 

Dual Bus Interface Util: 
issued_total_row = 269630 
issued_total_col = 812319 
Row_Bus_Util =  0.037249 
CoL_Bus_Util = 0.112220 
Either_Row_CoL_Bus_Util = 0.148659 
Issued_on_Two_Bus_Simul_Util = 0.000811 
issued_two_Eff = 0.005453 
queue_avg = 4.121985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.12199
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6162318 n_act=134869 n_pre=134853 n_ref_event=7737782745945290801 n_req=800754 n_rd=796916 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4489
n_activity=6379599 dram_eff=0.5093
bk0: 49954a 6470103i bk1: 49934a 6473390i bk2: 49801a 6470137i bk3: 49819a 6472670i bk4: 49800a 6464911i bk5: 49819a 6471221i bk6: 49762a 6465445i bk7: 49753a 6471982i bk8: 49781a 6465097i bk9: 49778a 6471161i bk10: 49779a 6463677i bk11: 49732a 6470639i bk12: 49820a 6463524i bk13: 49785a 6466017i bk14: 49801a 6468136i bk15: 49798a 6470774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831577
Row_Buffer_Locality_read = 0.833798
Row_Buffer_Locality_write = 0.370505
Bank_Level_Parallism = 2.325514
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.271567
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448853 
total_CMD = 7238608 
util_bw = 3249072 
Wasted_Col = 1762270 
Wasted_Row = 726657 
Idle = 1500609 

BW Util Bottlenecks: 
RCDc_limit = 1752463 
RCDWRc_limit = 14681 
WTRc_limit = 80522 
RTWc_limit = 97863 
CCDLc_limit = 604369 
rwq = 0 
CCDLc_limit_alone = 593647 
WTRc_limit_alone = 77084 
RTWc_limit_alone = 90579 

Commands details: 
total_CMD = 7238608 
n_nop = 6162318 
Read = 796916 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 134869 
n_pre = 134853 
n_ref = 7737782745945290801 
n_req = 800754 
total_req = 812268 

Dual Bus Interface Util: 
issued_total_row = 269722 
issued_total_col = 812268 
Row_Bus_Util =  0.037262 
CoL_Bus_Util = 0.112213 
Either_Row_CoL_Bus_Util = 0.148687 
Issued_on_Two_Bus_Simul_Util = 0.000787 
issued_two_Eff = 0.005296 
queue_avg = 4.114880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.11488
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6162518 n_act=134788 n_pre=134772 n_ref_event=7737782745945290801 n_req=800790 n_rd=796952 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4489
n_activity=6377015 dram_eff=0.5095
bk0: 49923a 6468880i bk1: 49936a 6475256i bk2: 49802a 6466508i bk3: 49821a 6469500i bk4: 49836a 6469148i bk5: 49806a 6474285i bk6: 49756a 6463083i bk7: 49784a 6473179i bk8: 49807a 6465246i bk9: 49778a 6467232i bk10: 49751a 6466122i bk11: 49751a 6471124i bk12: 49796a 6466859i bk13: 49791a 6468887i bk14: 49800a 6467230i bk15: 49814a 6468834i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831686
Row_Buffer_Locality_read = 0.833866
Row_Buffer_Locality_write = 0.379104
Bank_Level_Parallism = 2.324593
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.269722
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448873 
total_CMD = 7238608 
util_bw = 3249216 
Wasted_Col = 1763283 
Wasted_Row = 726657 
Idle = 1499452 

BW Util Bottlenecks: 
RCDc_limit = 1752807 
RCDWRc_limit = 14800 
WTRc_limit = 80935 
RTWc_limit = 99907 
CCDLc_limit = 604830 
rwq = 0 
CCDLc_limit_alone = 592936 
WTRc_limit_alone = 77440 
RTWc_limit_alone = 91508 

Commands details: 
total_CMD = 7238608 
n_nop = 6162518 
Read = 796952 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 134788 
n_pre = 134772 
n_ref = 7737782745945290801 
n_req = 800790 
total_req = 812304 

Dual Bus Interface Util: 
issued_total_row = 269560 
issued_total_col = 812304 
Row_Bus_Util =  0.037239 
CoL_Bus_Util = 0.112218 
Either_Row_CoL_Bus_Util = 0.148660 
Issued_on_Two_Bus_Simul_Util = 0.000798 
issued_two_Eff = 0.005366 
queue_avg = 4.121068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.12107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6162476 n_act=134800 n_pre=134784 n_ref_event=3255307777713450285 n_req=800831 n_rd=796992 n_rd_L2_A=0 n_write=0 n_wr_bk=15356 bw_util=0.4489
n_activity=6376528 dram_eff=0.5096
bk0: 49955a 6461778i bk1: 49936a 6470177i bk2: 49808a 6461064i bk3: 49847a 6475455i bk4: 49804a 6464666i bk5: 49812a 6468105i bk6: 49789a 6467014i bk7: 49770a 6471325i bk8: 49786a 6468078i bk9: 49791a 6470943i bk10: 49748a 6467634i bk11: 49745a 6471255i bk12: 49794a 6466533i bk13: 49799a 6467464i bk14: 49794a 6463804i bk15: 49814a 6470814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831680
Row_Buffer_Locality_read = 0.833909
Row_Buffer_Locality_write = 0.368846
Bank_Level_Parallism = 2.329414
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.271472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448897 
total_CMD = 7238608 
util_bw = 3249392 
Wasted_Col = 1761943 
Wasted_Row = 723196 
Idle = 1504077 

BW Util Bottlenecks: 
RCDc_limit = 1753498 
RCDWRc_limit = 14241 
WTRc_limit = 81009 
RTWc_limit = 99637 
CCDLc_limit = 602089 
rwq = 0 
CCDLc_limit_alone = 590865 
WTRc_limit_alone = 77418 
RTWc_limit_alone = 92004 

Commands details: 
total_CMD = 7238608 
n_nop = 6162476 
Read = 796992 
Write = 0 
L2_Alloc = 0 
L2_WB = 15356 
n_act = 134800 
n_pre = 134784 
n_ref = 3255307777713450285 
n_req = 800831 
total_req = 812348 

Dual Bus Interface Util: 
issued_total_row = 269584 
issued_total_col = 812348 
Row_Bus_Util =  0.037243 
CoL_Bus_Util = 0.112224 
Either_Row_CoL_Bus_Util = 0.148666 
Issued_on_Two_Bus_Simul_Util = 0.000801 
issued_two_Eff = 0.005390 
queue_avg = 4.121667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.12167
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6163163 n_act=134356 n_pre=134340 n_ref_event=3255307777713450285 n_req=800919 n_rd=797081 n_rd_L2_A=0 n_write=0 n_wr_bk=15352 bw_util=0.4489
n_activity=6371960 dram_eff=0.51
bk0: 49924a 6466494i bk1: 49927a 6468171i bk2: 49822a 6459770i bk3: 49810a 6470202i bk4: 49823a 6469311i bk5: 49823a 6471938i bk6: 49784a 6473703i bk7: 49785a 6474875i bk8: 49803a 6471500i bk9: 49793a 6470020i bk10: 49759a 6470179i bk11: 49771a 6477390i bk12: 49817a 6461393i bk13: 49810a 6467054i bk14: 49823a 6467672i bk15: 49807a 6470611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832253
Row_Buffer_Locality_read = 0.834482
Row_Buffer_Locality_write = 0.369203
Bank_Level_Parallism = 2.325831
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.273522
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448944 
total_CMD = 7238608 
util_bw = 3249732 
Wasted_Col = 1760174 
Wasted_Row = 722817 
Idle = 1505885 

BW Util Bottlenecks: 
RCDc_limit = 1743108 
RCDWRc_limit = 14726 
WTRc_limit = 80042 
RTWc_limit = 99015 
CCDLc_limit = 605612 
rwq = 0 
CCDLc_limit_alone = 594053 
WTRc_limit_alone = 76327 
RTWc_limit_alone = 91171 

Commands details: 
total_CMD = 7238608 
n_nop = 6163163 
Read = 797081 
Write = 0 
L2_Alloc = 0 
L2_WB = 15352 
n_act = 134356 
n_pre = 134340 
n_ref = 3255307777713450285 
n_req = 800919 
total_req = 812433 

Dual Bus Interface Util: 
issued_total_row = 268696 
issued_total_col = 812433 
Row_Bus_Util =  0.037120 
CoL_Bus_Util = 0.112236 
Either_Row_CoL_Bus_Util = 0.148571 
Issued_on_Two_Bus_Simul_Util = 0.000785 
issued_two_Eff = 0.005285 
queue_avg = 4.102472 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10247
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6163571 n_act=134138 n_pre=134122 n_ref_event=3255307777713450285 n_req=800941 n_rd=797106 n_rd_L2_A=0 n_write=0 n_wr_bk=15340 bw_util=0.449
n_activity=6367511 dram_eff=0.5104
bk0: 49919a 6467862i bk1: 49907a 6469068i bk2: 49798a 6465676i bk3: 49818a 6471572i bk4: 49827a 6467589i bk5: 49825a 6472062i bk6: 49797a 6470783i bk7: 49816a 6475638i bk8: 49792a 6463931i bk9: 49768a 6474326i bk10: 49783a 6472268i bk11: 49764a 6472667i bk12: 49834a 6465841i bk13: 49827a 6478185i bk14: 49807a 6468930i bk15: 49824a 6475720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832529
Row_Buffer_Locality_read = 0.834716
Row_Buffer_Locality_write = 0.378096
Bank_Level_Parallism = 2.326477
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.268657
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448952 
total_CMD = 7238608 
util_bw = 3249784 
Wasted_Col = 1756425 
Wasted_Row = 716951 
Idle = 1515448 

BW Util Bottlenecks: 
RCDc_limit = 1747031 
RCDWRc_limit = 14134 
WTRc_limit = 83144 
RTWc_limit = 99739 
CCDLc_limit = 604025 
rwq = 0 
CCDLc_limit_alone = 592110 
WTRc_limit_alone = 79186 
RTWc_limit_alone = 91782 

Commands details: 
total_CMD = 7238608 
n_nop = 6163571 
Read = 797106 
Write = 0 
L2_Alloc = 0 
L2_WB = 15340 
n_act = 134138 
n_pre = 134122 
n_ref = 3255307777713450285 
n_req = 800941 
total_req = 812446 

Dual Bus Interface Util: 
issued_total_row = 268260 
issued_total_col = 812446 
Row_Bus_Util =  0.037060 
CoL_Bus_Util = 0.112238 
Either_Row_CoL_Bus_Util = 0.148514 
Issued_on_Two_Bus_Simul_Util = 0.000783 
issued_two_Eff = 0.005273 
queue_avg = 4.103028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.10303
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6163140 n_act=134399 n_pre=134383 n_ref_event=3255307777713450285 n_req=800819 n_rd=796984 n_rd_L2_A=0 n_write=0 n_wr_bk=15340 bw_util=0.4489
n_activity=6369891 dram_eff=0.5101
bk0: 49900a 6464894i bk1: 49907a 6466433i bk2: 49798a 6471227i bk3: 49795a 6468769i bk4: 49813a 6471128i bk5: 49823a 6472982i bk6: 49826a 6470417i bk7: 49820a 6469247i bk8: 49783a 6465127i bk9: 49811a 6466628i bk10: 49746a 6465325i bk11: 49791a 6466820i bk12: 49821a 6471338i bk13: 49775a 6475021i bk14: 49790a 6468798i bk15: 49785a 6473116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832178
Row_Buffer_Locality_read = 0.834356
Row_Buffer_Locality_write = 0.379661
Bank_Level_Parallism = 2.329917
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.274090
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448884 
total_CMD = 7238608 
util_bw = 3249296 
Wasted_Col = 1756767 
Wasted_Row = 719419 
Idle = 1513126 

BW Util Bottlenecks: 
RCDc_limit = 1747378 
RCDWRc_limit = 14601 
WTRc_limit = 81431 
RTWc_limit = 98560 
CCDLc_limit = 602620 
rwq = 0 
CCDLc_limit_alone = 590852 
WTRc_limit_alone = 77521 
RTWc_limit_alone = 90702 

Commands details: 
total_CMD = 7238608 
n_nop = 6163140 
Read = 796984 
Write = 0 
L2_Alloc = 0 
L2_WB = 15340 
n_act = 134399 
n_pre = 134383 
n_ref = 3255307777713450285 
n_req = 800819 
total_req = 812324 

Dual Bus Interface Util: 
issued_total_row = 268782 
issued_total_col = 812324 
Row_Bus_Util =  0.037132 
CoL_Bus_Util = 0.112221 
Either_Row_CoL_Bus_Util = 0.148574 
Issued_on_Two_Bus_Simul_Util = 0.000779 
issued_two_Eff = 0.005242 
queue_avg = 4.110279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.11028
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6163332 n_act=134380 n_pre=134364 n_ref_event=3255307777713450285 n_req=800770 n_rd=796933 n_rd_L2_A=0 n_write=0 n_wr_bk=15348 bw_util=0.4489
n_activity=6363898 dram_eff=0.5106
bk0: 49913a 6471754i bk1: 49919a 6468047i bk2: 49779a 6469964i bk3: 49792a 6471141i bk4: 49807a 6466279i bk5: 49800a 6467590i bk6: 49799a 6468302i bk7: 49765a 6478261i bk8: 49798a 6466901i bk9: 49816a 6471157i bk10: 49792a 6460976i bk11: 49781a 6466830i bk12: 49795a 6469020i bk13: 49761a 6470802i bk14: 49802a 6467631i bk15: 49814a 6473712i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832192
Row_Buffer_Locality_read = 0.834386
Row_Buffer_Locality_write = 0.376336
Bank_Level_Parallism = 2.331862
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.273189
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448860 
total_CMD = 7238608 
util_bw = 3249124 
Wasted_Col = 1750627 
Wasted_Row = 719766 
Idle = 1519091 

BW Util Bottlenecks: 
RCDc_limit = 1740130 
RCDWRc_limit = 14671 
WTRc_limit = 80135 
RTWc_limit = 100899 
CCDLc_limit = 601080 
rwq = 0 
CCDLc_limit_alone = 589315 
WTRc_limit_alone = 76549 
RTWc_limit_alone = 92720 

Commands details: 
total_CMD = 7238608 
n_nop = 6163332 
Read = 796933 
Write = 0 
L2_Alloc = 0 
L2_WB = 15348 
n_act = 134380 
n_pre = 134364 
n_ref = 3255307777713450285 
n_req = 800770 
total_req = 812281 

Dual Bus Interface Util: 
issued_total_row = 268744 
issued_total_col = 812281 
Row_Bus_Util =  0.037126 
CoL_Bus_Util = 0.112215 
Either_Row_CoL_Bus_Util = 0.148547 
Issued_on_Two_Bus_Simul_Util = 0.000794 
issued_two_Eff = 0.005347 
queue_avg = 4.129246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=4.12925
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6162790 n_act=134766 n_pre=134750 n_ref_event=3255307777713450285 n_req=800782 n_rd=796947 n_rd_L2_A=0 n_write=0 n_wr_bk=15340 bw_util=0.4489
n_activity=6368664 dram_eff=0.5102
bk0: 49918a 6466995i bk1: 49922a 6468899i bk2: 49782a 6466309i bk3: 49783a 6474189i bk4: 49797a 6459848i bk5: 49817a 6468513i bk6: 49771a 6465350i bk7: 49794a 6469939i bk8: 49807a 6466369i bk9: 49792a 6465189i bk10: 49790a 6464577i bk11: 49786a 6471221i bk12: 49788a 6469332i bk13: 49803a 6469938i bk14: 49807a 6466937i bk15: 49790a 6469122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831712
Row_Buffer_Locality_read = 0.833911
Row_Buffer_Locality_write = 0.374707
Bank_Level_Parallism = 2.333242
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.273909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448864 
total_CMD = 7238608 
util_bw = 3249148 
Wasted_Col = 1756062 
Wasted_Row = 722097 
Idle = 1511301 

BW Util Bottlenecks: 
RCDc_limit = 1750310 
RCDWRc_limit = 14793 
WTRc_limit = 79998 
RTWc_limit = 99503 
CCDLc_limit = 602715 
rwq = 0 
CCDLc_limit_alone = 590703 
WTRc_limit_alone = 76286 
RTWc_limit_alone = 91203 

Commands details: 
total_CMD = 7238608 
n_nop = 6162790 
Read = 796947 
Write = 0 
L2_Alloc = 0 
L2_WB = 15340 
n_act = 134766 
n_pre = 134750 
n_ref = 3255307777713450285 
n_req = 800782 
total_req = 812287 

Dual Bus Interface Util: 
issued_total_row = 269516 
issued_total_col = 812287 
Row_Bus_Util =  0.037233 
CoL_Bus_Util = 0.112216 
Either_Row_CoL_Bus_Util = 0.148622 
Issued_on_Two_Bus_Simul_Util = 0.000827 
issued_two_Eff = 0.005563 
queue_avg = 4.134243 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.13424
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6161961 n_act=135066 n_pre=135050 n_ref_event=3255307777713450285 n_req=800785 n_rd=796951 n_rd_L2_A=0 n_write=0 n_wr_bk=15336 bw_util=0.4489
n_activity=6368846 dram_eff=0.5102
bk0: 49935a 6461285i bk1: 49941a 6465984i bk2: 49732a 6469831i bk3: 49779a 6469385i bk4: 49812a 6459819i bk5: 49791a 6471526i bk6: 49772a 6467070i bk7: 49778a 6474608i bk8: 49795a 6463546i bk9: 49808a 6464382i bk10: 49764a 6470698i bk11: 49788a 6468984i bk12: 49812a 6467357i bk13: 49786a 6477512i bk14: 49822a 6468040i bk15: 49836a 6468072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831338
Row_Buffer_Locality_read = 0.833536
Row_Buffer_Locality_write = 0.374544
Bank_Level_Parallism = 2.329891
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.271552
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448864 
total_CMD = 7238608 
util_bw = 3249148 
Wasted_Col = 1762166 
Wasted_Row = 719891 
Idle = 1507403 

BW Util Bottlenecks: 
RCDc_limit = 1752478 
RCDWRc_limit = 14620 
WTRc_limit = 80909 
RTWc_limit = 98520 
CCDLc_limit = 606601 
rwq = 0 
CCDLc_limit_alone = 594887 
WTRc_limit_alone = 77106 
RTWc_limit_alone = 90609 

Commands details: 
total_CMD = 7238608 
n_nop = 6161961 
Read = 796951 
Write = 0 
L2_Alloc = 0 
L2_WB = 15336 
n_act = 135066 
n_pre = 135050 
n_ref = 3255307777713450285 
n_req = 800785 
total_req = 812287 

Dual Bus Interface Util: 
issued_total_row = 270116 
issued_total_col = 812287 
Row_Bus_Util =  0.037316 
CoL_Bus_Util = 0.112216 
Either_Row_CoL_Bus_Util = 0.148737 
Issued_on_Two_Bus_Simul_Util = 0.000795 
issued_two_Eff = 0.005346 
queue_avg = 4.116354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=4.11635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6162970 n_act=134509 n_pre=134493 n_ref_event=3255307777713450285 n_req=800867 n_rd=797032 n_rd_L2_A=0 n_write=0 n_wr_bk=15340 bw_util=0.4489
n_activity=6367064 dram_eff=0.5104
bk0: 49916a 6459882i bk1: 49923a 6471433i bk2: 49793a 6473079i bk3: 49815a 6475141i bk4: 49786a 6465689i bk5: 49805a 6470600i bk6: 49822a 6475129i bk7: 49802a 6476666i bk8: 49818a 6464708i bk9: 49777a 6468326i bk10: 49795a 6464420i bk11: 49771a 6471649i bk12: 49792a 6462927i bk13: 49782a 6462822i bk14: 49816a 6467635i bk15: 49819a 6475740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.832051
Row_Buffer_Locality_read = 0.834266
Row_Buffer_Locality_write = 0.371578
Bank_Level_Parallism = 2.329052
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.272990
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448911 
total_CMD = 7238608 
util_bw = 3249488 
Wasted_Col = 1757214 
Wasted_Row = 720828 
Idle = 1511078 

BW Util Bottlenecks: 
RCDc_limit = 1743774 
RCDWRc_limit = 14888 
WTRc_limit = 82019 
RTWc_limit = 98822 
CCDLc_limit = 604538 
rwq = 0 
CCDLc_limit_alone = 593128 
WTRc_limit_alone = 78381 
RTWc_limit_alone = 91050 

Commands details: 
total_CMD = 7238608 
n_nop = 6162970 
Read = 797032 
Write = 0 
L2_Alloc = 0 
L2_WB = 15340 
n_act = 134509 
n_pre = 134493 
n_ref = 3255307777713450285 
n_req = 800867 
total_req = 812372 

Dual Bus Interface Util: 
issued_total_row = 269002 
issued_total_col = 812372 
Row_Bus_Util =  0.037162 
CoL_Bus_Util = 0.112228 
Either_Row_CoL_Bus_Util = 0.148597 
Issued_on_Two_Bus_Simul_Util = 0.000792 
issued_two_Eff = 0.005333 
queue_avg = 4.109738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.10974
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=7238608 n_nop=6162637 n_act=134691 n_pre=134675 n_ref_event=7310313499448795487 n_req=800910 n_rd=797076 n_rd_L2_A=0 n_write=0 n_wr_bk=15336 bw_util=0.4489
n_activity=6368872 dram_eff=0.5102
bk0: 49925a 6462590i bk1: 49939a 6468750i bk2: 49814a 6469303i bk3: 49810a 6471141i bk4: 49824a 6464419i bk5: 49779a 6470453i bk6: 49780a 6472092i bk7: 49780a 6469868i bk8: 49789a 6468616i bk9: 49785a 6469461i bk10: 49789a 6466398i bk11: 49803a 6474241i bk12: 49831a 6466040i bk13: 49819a 6470315i bk14: 49790a 6467993i bk15: 49819a 6475841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831833
Row_Buffer_Locality_read = 0.834046
Row_Buffer_Locality_write = 0.371674
Bank_Level_Parallism = 2.326608
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.270088
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448933 
total_CMD = 7238608 
util_bw = 3249648 
Wasted_Col = 1756951 
Wasted_Row = 724678 
Idle = 1507331 

BW Util Bottlenecks: 
RCDc_limit = 1749168 
RCDWRc_limit = 14565 
WTRc_limit = 82541 
RTWc_limit = 97602 
CCDLc_limit = 602305 
rwq = 0 
CCDLc_limit_alone = 590905 
WTRc_limit_alone = 78763 
RTWc_limit_alone = 89980 

Commands details: 
total_CMD = 7238608 
n_nop = 6162637 
Read = 797076 
Write = 0 
L2_Alloc = 0 
L2_WB = 15336 
n_act = 134691 
n_pre = 134675 
n_ref = 7310313499448795487 
n_req = 800910 
total_req = 812412 

Dual Bus Interface Util: 
issued_total_row = 269366 
issued_total_col = 812412 
Row_Bus_Util =  0.037212 
CoL_Bus_Util = 0.112233 
Either_Row_CoL_Bus_Util = 0.148643 
Issued_on_Two_Bus_Simul_Util = 0.000802 
issued_two_Eff = 0.005397 
queue_avg = 4.132455 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=4.13245

========= L2 cache stats =========
L2_cache_bank[0]: Access = 544166, Miss = 406305, Miss_rate = 0.747, Pending_hits = 69170, Reservation_fails = 0
L2_cache_bank[1]: Access = 544139, Miss = 406294, Miss_rate = 0.747, Pending_hits = 69332, Reservation_fails = 0
L2_cache_bank[2]: Access = 544071, Miss = 406318, Miss_rate = 0.747, Pending_hits = 69418, Reservation_fails = 0
L2_cache_bank[3]: Access = 544265, Miss = 406230, Miss_rate = 0.746, Pending_hits = 69464, Reservation_fails = 0
L2_cache_bank[4]: Access = 544135, Miss = 406283, Miss_rate = 0.747, Pending_hits = 69306, Reservation_fails = 0
L2_cache_bank[5]: Access = 544027, Miss = 406293, Miss_rate = 0.747, Pending_hits = 69401, Reservation_fails = 0
L2_cache_bank[6]: Access = 544193, Miss = 406290, Miss_rate = 0.747, Pending_hits = 69483, Reservation_fails = 0
L2_cache_bank[7]: Access = 544108, Miss = 406326, Miss_rate = 0.747, Pending_hits = 69338, Reservation_fails = 0
L2_cache_bank[8]: Access = 543991, Miss = 406367, Miss_rate = 0.747, Pending_hits = 69421, Reservation_fails = 0
L2_cache_bank[9]: Access = 544229, Miss = 406338, Miss_rate = 0.747, Pending_hits = 69414, Reservation_fails = 0
L2_cache_bank[10]: Access = 544116, Miss = 406369, Miss_rate = 0.747, Pending_hits = 69329, Reservation_fails = 0
L2_cache_bank[11]: Access = 544003, Miss = 406361, Miss_rate = 0.747, Pending_hits = 69496, Reservation_fails = 0
L2_cache_bank[12]: Access = 544167, Miss = 406289, Miss_rate = 0.747, Pending_hits = 69312, Reservation_fails = 0
L2_cache_bank[13]: Access = 544089, Miss = 406319, Miss_rate = 0.747, Pending_hits = 69518, Reservation_fails = 0
L2_cache_bank[14]: Access = 543976, Miss = 406297, Miss_rate = 0.747, Pending_hits = 69377, Reservation_fails = 0
L2_cache_bank[15]: Access = 544209, Miss = 406260, Miss_rate = 0.747, Pending_hits = 69304, Reservation_fails = 0
L2_cache_bank[16]: Access = 544100, Miss = 406272, Miss_rate = 0.747, Pending_hits = 69235, Reservation_fails = 0
L2_cache_bank[17]: Access = 543977, Miss = 406299, Miss_rate = 0.747, Pending_hits = 69247, Reservation_fails = 0
L2_cache_bank[18]: Access = 544139, Miss = 406256, Miss_rate = 0.747, Pending_hits = 69194, Reservation_fails = 0
L2_cache_bank[19]: Access = 544007, Miss = 406319, Miss_rate = 0.747, Pending_hits = 69221, Reservation_fails = 0
L2_cache_bank[20]: Access = 543902, Miss = 406350, Miss_rate = 0.747, Pending_hits = 69056, Reservation_fails = 0
L2_cache_bank[21]: Access = 544109, Miss = 406306, Miss_rate = 0.747, Pending_hits = 69067, Reservation_fails = 0
L2_cache_bank[22]: Access = 544001, Miss = 406354, Miss_rate = 0.747, Pending_hits = 68980, Reservation_fails = 0
L2_cache_bank[23]: Access = 543904, Miss = 406346, Miss_rate = 0.747, Pending_hits = 69166, Reservation_fails = 0
L2_total_cache_accesses = 13058023
L2_total_cache_misses = 9751441
L2_total_cache_miss_rate = 0.7468
L2_total_cache_pending_hits = 1663249
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1590446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1663249
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2395648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7168293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 1663249
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 52887
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 140625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12817636
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240387
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=13058023
icnt_total_pkts_simt_to_mem=13058023
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 13058023
Req_Network_cycles = 2822656
Req_Network_injected_packets_per_cycle =       4.6261 
Req_Network_conflicts_per_cycle =       0.7875
Req_Network_conflicts_per_cycle_util =       0.8000
Req_Bank_Level_Parallism =       4.6998
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2895
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 13058023
Reply_Network_cycles = 2822656
Reply_Network_injected_packets_per_cycle =        4.6261
Reply_Network_conflicts_per_cycle =        2.4671
Reply_Network_conflicts_per_cycle_util =       2.5038
Reply_Bank_Level_Parallism =       4.6949
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2452
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1542
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 11 hrs, 44 min, 18 sec (42258 sec)
gpgpu_simulation_rate = 84376 (inst/sec)
gpgpu_simulation_rate = 66 (cycle/sec)
gpgpu_silicon_slowdown = 20681818x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 3 is = 10000
Simulation cycle for kernel 3 is = 15000
Simulation cycle for kernel 3 is = 20000
Simulation cycle for kernel 3 is = 25000
Simulation cycle for kernel 3 is = 30000
Simulation cycle for kernel 3 is = 35000
Simulation cycle for kernel 3 is = 40000
Simulation cycle for kernel 3 is = 45000
Simulation cycle for kernel 3 is = 50000
Simulation cycle for kernel 3 is = 55000
Simulation cycle for kernel 3 is = 60000
Simulation cycle for kernel 3 is = 65000
Simulation cycle for kernel 3 is = 70000
Simulation cycle for kernel 3 is = 75000
Simulation cycle for kernel 3 is = 80000
Simulation cycle for kernel 3 is = 85000
Simulation cycle for kernel 3 is = 90000
Simulation cycle for kernel 3 is = 95000
Simulation cycle for kernel 3 is = 100000
Simulation cycle for kernel 3 is = 105000
Simulation cycle for kernel 3 is = 110000
Simulation cycle for kernel 3 is = 115000
Simulation cycle for kernel 3 is = 120000
Simulation cycle for kernel 3 is = 125000
Simulation cycle for kernel 3 is = 130000
Simulation cycle for kernel 3 is = 135000
Simulation cycle for kernel 3 is = 140000
Simulation cycle for kernel 3 is = 145000
Simulation cycle for kernel 3 is = 150000
Simulation cycle for kernel 3 is = 155000
Simulation cycle for kernel 3 is = 160000
Simulation cycle for kernel 3 is = 165000
Simulation cycle for kernel 3 is = 170000
Simulation cycle for kernel 3 is = 175000
Simulation cycle for kernel 3 is = 180000
Simulation cycle for kernel 3 is = 185000
Simulation cycle for kernel 3 is = 190000
Simulation cycle for kernel 3 is = 195000
Simulation cycle for kernel 3 is = 200000
Simulation cycle for kernel 3 is = 205000
Simulation cycle for kernel 3 is = 210000
Simulation cycle for kernel 3 is = 215000
Simulation cycle for kernel 3 is = 220000
Simulation cycle for kernel 3 is = 225000
Simulation cycle for kernel 3 is = 230000
Simulation cycle for kernel 3 is = 235000
Simulation cycle for kernel 3 is = 240000
Simulation cycle for kernel 3 is = 245000
Simulation cycle for kernel 3 is = 250000
Simulation cycle for kernel 3 is = 255000
Simulation cycle for kernel 3 is = 260000
Simulation cycle for kernel 3 is = 265000
Simulation cycle for kernel 3 is = 270000
Simulation cycle for kernel 3 is = 275000
Simulation cycle for kernel 3 is = 280000
Simulation cycle for kernel 3 is = 285000
Simulation cycle for kernel 3 is = 290000
Simulation cycle for kernel 3 is = 295000
Simulation cycle for kernel 3 is = 300000
Simulation cycle for kernel 3 is = 305000
Simulation cycle for kernel 3 is = 310000
Simulation cycle for kernel 3 is = 315000
Simulation cycle for kernel 3 is = 320000
Simulation cycle for kernel 3 is = 325000
Simulation cycle for kernel 3 is = 330000
Simulation cycle for kernel 3 is = 335000
Simulation cycle for kernel 3 is = 340000
Simulation cycle for kernel 3 is = 345000
Simulation cycle for kernel 3 is = 350000
Simulation cycle for kernel 3 is = 355000
Simulation cycle for kernel 3 is = 360000
Simulation cycle for kernel 3 is = 365000
Simulation cycle for kernel 3 is = 370000
Simulation cycle for kernel 3 is = 375000
Simulation cycle for kernel 3 is = 380000
Simulation cycle for kernel 3 is = 385000
Simulation cycle for kernel 3 is = 390000
Simulation cycle for kernel 3 is = 395000
Simulation cycle for kernel 3 is = 400000
Simulation cycle for kernel 3 is = 405000
Simulation cycle for kernel 3 is = 410000
Simulation cycle for kernel 3 is = 415000
Simulation cycle for kernel 3 is = 420000
Simulation cycle for kernel 3 is = 425000
Simulation cycle for kernel 3 is = 430000
Simulation cycle for kernel 3 is = 435000
Simulation cycle for kernel 3 is = 440000
Simulation cycle for kernel 3 is = 445000
Simulation cycle for kernel 3 is = 450000
Simulation cycle for kernel 3 is = 455000
Simulation cycle for kernel 3 is = 460000
Simulation cycle for kernel 3 is = 465000
Simulation cycle for kernel 3 is = 470000
Simulation cycle for kernel 3 is = 475000
Simulation cycle for kernel 3 is = 480000
Simulation cycle for kernel 3 is = 485000
Simulation cycle for kernel 3 is = 490000
Simulation cycle for kernel 3 is = 495000
Simulation cycle for kernel 3 is = 500000
Simulation cycle for kernel 3 is = 505000
Simulation cycle for kernel 3 is = 510000
Simulation cycle for kernel 3 is = 515000
Simulation cycle for kernel 3 is = 520000
Simulation cycle for kernel 3 is = 525000
Simulation cycle for kernel 3 is = 530000
Simulation cycle for kernel 3 is = 535000
Simulation cycle for kernel 3 is = 540000
Simulation cycle for kernel 3 is = 545000
Simulation cycle for kernel 3 is = 550000
Simulation cycle for kernel 3 is = 555000
Simulation cycle for kernel 3 is = 560000
Simulation cycle for kernel 3 is = 565000
Simulation cycle for kernel 3 is = 570000
Simulation cycle for kernel 3 is = 575000
Simulation cycle for kernel 3 is = 580000
Simulation cycle for kernel 3 is = 585000
Simulation cycle for kernel 3 is = 590000
Simulation cycle for kernel 3 is = 595000
Simulation cycle for kernel 3 is = 600000
Simulation cycle for kernel 3 is = 605000
Simulation cycle for kernel 3 is = 610000
Simulation cycle for kernel 3 is = 615000
Simulation cycle for kernel 3 is = 620000
Simulation cycle for kernel 3 is = 625000
Simulation cycle for kernel 3 is = 630000
Simulation cycle for kernel 3 is = 635000
Simulation cycle for kernel 3 is = 640000
Simulation cycle for kernel 3 is = 645000
Simulation cycle for kernel 3 is = 650000
Simulation cycle for kernel 3 is = 655000
Simulation cycle for kernel 3 is = 660000
Simulation cycle for kernel 3 is = 665000
Simulation cycle for kernel 3 is = 670000
Simulation cycle for kernel 3 is = 675000
Simulation cycle for kernel 3 is = 680000
Simulation cycle for kernel 3 is = 685000
Simulation cycle for kernel 3 is = 690000
Simulation cycle for kernel 3 is = 695000
Simulation cycle for kernel 3 is = 700000
Simulation cycle for kernel 3 is = 705000
Simulation cycle for kernel 3 is = 710000
Simulation cycle for kernel 3 is = 715000
Simulation cycle for kernel 3 is = 720000
Simulation cycle for kernel 3 is = 725000
Simulation cycle for kernel 3 is = 730000
Simulation cycle for kernel 3 is = 735000
Simulation cycle for kernel 3 is = 740000
Simulation cycle for kernel 3 is = 745000
Simulation cycle for kernel 3 is = 750000
Simulation cycle for kernel 3 is = 755000
Simulation cycle for kernel 3 is = 760000
Simulation cycle for kernel 3 is = 765000
Simulation cycle for kernel 3 is = 770000
Simulation cycle for kernel 3 is = 775000
Simulation cycle for kernel 3 is = 780000
Simulation cycle for kernel 3 is = 785000
Simulation cycle for kernel 3 is = 790000
Simulation cycle for kernel 3 is = 795000
Simulation cycle for kernel 3 is = 800000
Simulation cycle for kernel 3 is = 805000
Simulation cycle for kernel 3 is = 810000
Simulation cycle for kernel 3 is = 815000
Simulation cycle for kernel 3 is = 820000
Simulation cycle for kernel 3 is = 825000
Simulation cycle for kernel 3 is = 830000
Simulation cycle for kernel 3 is = 835000
Simulation cycle for kernel 3 is = 840000
Simulation cycle for kernel 3 is = 845000
Simulation cycle for kernel 3 is = 850000
Simulation cycle for kernel 3 is = 855000
Simulation cycle for kernel 3 is = 860000
Simulation cycle for kernel 3 is = 865000
Simulation cycle for kernel 3 is = 870000
Simulation cycle for kernel 3 is = 875000
Simulation cycle for kernel 3 is = 880000
Simulation cycle for kernel 3 is = 885000
Simulation cycle for kernel 3 is = 890000
Simulation cycle for kernel 3 is = 895000
Simulation cycle for kernel 3 is = 900000
Simulation cycle for kernel 3 is = 905000
Simulation cycle for kernel 3 is = 910000
Simulation cycle for kernel 3 is = 915000
Simulation cycle for kernel 3 is = 920000
Simulation cycle for kernel 3 is = 925000
Simulation cycle for kernel 3 is = 930000
Simulation cycle for kernel 3 is = 935000
Simulation cycle for kernel 3 is = 940000
Simulation cycle for kernel 3 is = 945000
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 947965
gpu_sim_insn = 1188529317
gpu_ipc =    1253.7692
gpu_tot_sim_cycle = 3770621
gpu_tot_sim_insn = 4754117268
gpu_tot_ipc =    1260.8313
gpu_tot_issued_cta = 12824
gpu_occupancy = 98.9127% 
gpu_tot_occupancy = 98.9968% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6280
partiton_level_parallism_total  =       4.6266
partiton_level_parallism_util =       4.7008
partiton_level_parallism_util_total  =       4.7001
L2_BW  =     202.1497 GB/Sec
L2_BW_total  =     202.0901 GB/Sec
gpu_total_sim_rate=84561

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 728797, Miss = 583919, Miss_rate = 0.801, Pending_hits = 142391, Reservation_fails = 40525
	L1D_cache_core[1]: Access = 729016, Miss = 585921, Miss_rate = 0.804, Pending_hits = 140543, Reservation_fails = 36935
	L1D_cache_core[2]: Access = 723784, Miss = 581687, Miss_rate = 0.804, Pending_hits = 139891, Reservation_fails = 42066
	L1D_cache_core[3]: Access = 723966, Miss = 579279, Miss_rate = 0.800, Pending_hits = 140664, Reservation_fails = 37490
	L1D_cache_core[4]: Access = 725626, Miss = 582093, Miss_rate = 0.802, Pending_hits = 141224, Reservation_fails = 40039
	L1D_cache_core[5]: Access = 730846, Miss = 585940, Miss_rate = 0.802, Pending_hits = 142264, Reservation_fails = 41096
	L1D_cache_core[6]: Access = 730899, Miss = 583087, Miss_rate = 0.798, Pending_hits = 143941, Reservation_fails = 41333
	L1D_cache_core[7]: Access = 720662, Miss = 573340, Miss_rate = 0.796, Pending_hits = 144471, Reservation_fails = 38089
	L1D_cache_core[8]: Access = 730879, Miss = 581970, Miss_rate = 0.796, Pending_hits = 145771, Reservation_fails = 38983
	L1D_cache_core[9]: Access = 725530, Miss = 571470, Miss_rate = 0.788, Pending_hits = 150517, Reservation_fails = 36458
	L1D_cache_core[10]: Access = 722292, Miss = 573927, Miss_rate = 0.795, Pending_hits = 145219, Reservation_fails = 37728
	L1D_cache_core[11]: Access = 724011, Miss = 578237, Miss_rate = 0.799, Pending_hits = 142013, Reservation_fails = 46929
	L1D_cache_core[12]: Access = 718877, Miss = 566815, Miss_rate = 0.788, Pending_hits = 148292, Reservation_fails = 44332
	L1D_cache_core[13]: Access = 717060, Miss = 574063, Miss_rate = 0.801, Pending_hits = 139893, Reservation_fails = 41926
	L1D_cache_core[14]: Access = 729197, Miss = 580621, Miss_rate = 0.796, Pending_hits = 145722, Reservation_fails = 40631
	L1D_cache_core[15]: Access = 730555, Miss = 581348, Miss_rate = 0.796, Pending_hits = 146058, Reservation_fails = 40792
	L1D_cache_core[16]: Access = 729066, Miss = 579780, Miss_rate = 0.795, Pending_hits = 145652, Reservation_fails = 41468
	L1D_cache_core[17]: Access = 724004, Miss = 574218, Miss_rate = 0.793, Pending_hits = 146338, Reservation_fails = 38195
	L1D_cache_core[18]: Access = 718651, Miss = 572097, Miss_rate = 0.796, Pending_hits = 142468, Reservation_fails = 40581
	L1D_cache_core[19]: Access = 720488, Miss = 576129, Miss_rate = 0.800, Pending_hits = 141547, Reservation_fails = 40168
	L1D_cache_core[20]: Access = 727750, Miss = 574345, Miss_rate = 0.789, Pending_hits = 149684, Reservation_fails = 39412
	L1D_cache_core[21]: Access = 727055, Miss = 582117, Miss_rate = 0.801, Pending_hits = 141985, Reservation_fails = 40050
	L1D_cache_core[22]: Access = 725668, Miss = 581037, Miss_rate = 0.801, Pending_hits = 142439, Reservation_fails = 39801
	L1D_cache_core[23]: Access = 724320, Miss = 580705, Miss_rate = 0.802, Pending_hits = 141103, Reservation_fails = 39881
	L1D_cache_core[24]: Access = 727319, Miss = 577259, Miss_rate = 0.794, Pending_hits = 145924, Reservation_fails = 38424
	L1D_cache_core[25]: Access = 725690, Miss = 578128, Miss_rate = 0.797, Pending_hits = 144814, Reservation_fails = 40700
	L1D_cache_core[26]: Access = 731248, Miss = 584077, Miss_rate = 0.799, Pending_hits = 144243, Reservation_fails = 39447
	L1D_cache_core[27]: Access = 732439, Miss = 583221, Miss_rate = 0.796, Pending_hits = 145380, Reservation_fails = 43103
	L1D_cache_core[28]: Access = 729479, Miss = 587384, Miss_rate = 0.805, Pending_hits = 139837, Reservation_fails = 41696
	L1D_cache_core[29]: Access = 732356, Miss = 586432, Miss_rate = 0.801, Pending_hits = 143063, Reservation_fails = 40000
	L1D_total_cache_accesses = 21787530
	L1D_total_cache_misses = 17380646
	L1D_total_cache_miss_rate = 0.7977
	L1D_total_cache_pending_hits = 4313351
	L1D_total_cache_reservation_fails = 1208278
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29003
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4313351
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4745295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1189068
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12379365
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4313351
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 64530
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 19210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 182925
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21467014
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320516

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1189068
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 19210
ctas_completed 12824, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
157272, 184680, 184680, 184680, 184680, 184680, 184680, 157680, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 156220, 182970, 182970, 182970, 182970, 182970, 182970, 156220, 
gpgpu_n_tot_thrd_icount = 5408208896
gpgpu_n_tot_w_icount = 169006528
gpgpu_n_stall_shd_mem = 3684671
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17124660
gpgpu_n_mem_write_global = 320516
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 134689140
gpgpu_n_store_insn = 2000000
gpgpu_n_shmem_insn = 789725440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 22980608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1418
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3683253
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13894904	W0_Idle:176938	W0_Scoreboard:264809746	W1:333320	W2:334848	W3:333268	W4:333268	W5:333268	W6:335900	W7:333268	W8:333268	W9:333268	W10:333268	W11:333268	W12:333268	W13:333268	W14:746140	W15:666588	W16:666588	W17:666588	W18:666588	W19:666588	W20:666588	W21:666588	W22:666588	W23:666588	W24:666588	W25:666588	W26:666588	W27:666588	W28:666588	W29:666588	W30:666588	W31:666588	W32:152591644
single_issue_nums: WS0:40647816	WS1:43855448	WS2:43855448	WS3:40647816	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 136997280 {8:17124660,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12820640 {40:320516,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 684986400 {40:17124660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2564128 {8:320516,}
maxmflatency = 736 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 77 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:4363428 	543911 	666239 	1289680 	4005878 	1652261 	293087 	5663 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2343186 	15095463 	6527 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	17253242 	184881 	7053 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13532368 	2862751 	877879 	162254 	9856 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	3749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8603      8617      8780      8738      8717      8798      8814      8829      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8633      8594      8734      8825      8591      8722      8831      8820      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8471      8522      8840      8713      8774      8571      8732      8804      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8671      8696      8721      8722      8580      8696      8800      8805      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8732      8768      8726      8815      8771      8776      8874      8782      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8738      8818      8501      8713      8731      8793      8645      8623      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8777      8778      8644      8704      8790      8784      8512      8510      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8787      8730      8697      8667      8885      8899      8532      8605      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8977      8971      8654      8586      8779      8462      8588      8588      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8820      8799      8563      8667      8737      8747      8682      8797      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8810      8935      8664      8676      8602      8604      8789      8866      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8726      8669      8674      8870      8600      8761      8872      8815      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.856280  5.881691  5.897678  5.892848  5.850224  5.871385  5.906396  5.933731  5.887282  5.881809  5.899744  5.895379  5.856930  5.878809  5.888153  5.877554 
dram[1]:  5.892791  5.921702  5.876297  5.893953  5.850736  5.851726  5.876498  5.913128  5.835651  5.886281  5.871754  5.884025  5.850469  5.879859  5.889389  5.887399 
dram[2]:  5.893508  5.944834  5.870192  5.869435  5.874549  5.934263  5.862314  5.915448  5.840654  5.857933  5.871621  5.898540  5.861448  5.855450  5.894248  5.870391 
dram[3]:  5.903855  5.933576  5.855379  5.968056  5.898984  5.904030  5.867956  5.891322  5.870062  5.882130  5.855725  5.880931  5.867153  5.866309  5.861160  5.889409 
dram[4]:  5.940680  5.945526  5.858207  5.952186  5.941757  5.944573  5.939130  5.898886  5.904884  5.912289  5.892904  5.920476  5.835402  5.866245  5.876112  5.876431 
dram[5]:  5.930762  5.911791  5.924386  5.936412  5.904480  5.932706  5.925604  5.914245  5.854185  5.910420  5.923726  5.923706  5.889555  5.952742  5.867810  5.905310 
dram[6]:  5.899100  5.887598  5.948638  5.930683  5.915449  5.959065  5.900248  5.901193  5.868930  5.903149  5.876697  5.930140  5.923439  5.929257  5.871996  5.883557 
dram[7]:  5.910842  5.886591  5.912551  5.889457  5.925758  5.898464  5.899408  5.942549  5.904088  5.924197  5.865067  5.897021  5.923841  5.923104  5.888781  5.907401 
dram[8]:  5.908248  5.883749  5.882177  5.938483  5.878289  5.930949  5.864048  5.894472  5.852057  5.851956  5.886801  5.909727  5.926192  5.881643  5.903557  5.902398 
dram[9]:  5.870954  5.866573  5.917738  5.908030  5.860300  5.957720  5.909421  5.954764  5.828195  5.844631  5.909357  5.875308  5.833086  5.902238  5.867944  5.877872 
dram[10]:  5.855230  5.877888  5.946867  5.951647  5.894263  5.933558  5.968630  5.971025  5.885636  5.904239  5.897649  5.943776  5.835666  5.832838  5.902344  5.926472 
dram[11]:  5.851408  5.925536  5.929820  5.911366  5.892495  5.905023  5.920074  5.925331  5.891469  5.861348  5.916031  5.953605  5.830655  5.851433  5.851842  5.910283 
average row locality = 12820191/2174501 = 5.895693
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     66568     66577     66469     66485     66472     66467     66440     66387     66430     66415     66412     66398     66409     66429     66397     66418 
dram[1]:     66607     66592     66503     66529     66472     66495     66390     66386     66399     66401     66389     66346     66429     66388     66411     66412 
dram[2]:     66568     66580     66506     66515     66503     66482     66399     66424     66427     66396     66364     66363     66396     66398     66413     66413 
dram[3]:     66591     66566     66513     66552     66486     66490     66428     66411     66405     66401     66365     66358     66414     66422     66396     66423 
dram[4]:     66557     66564     66516     66517     66501     66497     66418     66420     66417     66412     66370     66386     66438     66432     66431     66417 
dram[5]:     66558     66545     66501     66512     66501     66506     66426     66440     66406     66385     66393     66375     66444     66440     66413     66426 
dram[6]:     66543     66548     66495     66489     66495     66499     66459     66452     66398     66421     66357     66400     66449     66396     66396     66392 
dram[7]:     66552     66566     66468     66478     66487     66486     66420     66397     66408     66422     66401     66393     66418     66386     66410     66426 
dram[8]:     66564     66569     66466     66470     66475     66504     66407     66429     66411     66404     66401     66389     66403     66419     66418     66399 
dram[9]:     66582     66579     66426     66476     66505     66472     66421     66421     66407     66414     66373     66400     66428     66393     66438     66451 
dram[10]:     66555     66567     66487     66505     66462     66480     66463     66448     66429     66392     66406     66387     66405     66396     66422     66434 
dram[11]:     66564     66582     66503     66496     66495     66454     66417     66417     66395     66388     66401     66408     66441     66439     66407     66429 
total dram reads = 12758349
bank skew: 66607/66346 = 1.00
chip skew: 1063293/1063118 = 1.00
number of total write accesses:
dram[0]:      1360      1356      1336      1336      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[1]:      1364      1364      1336      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[2]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[3]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1276      1216      1216 
dram[4]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1276      1280      1216      1216 
dram[5]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[6]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[7]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[8]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[9]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[10]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
dram[11]:      1364      1364      1328      1328      1280      1280      1280      1280      1280      1280      1280      1280      1280      1280      1216      1216 
total dram writes = 247368
bank skew: 1364/1216 = 1.12
chip skew: 20616/20608 = 1.00
average mf latency per bank:
dram[0]:        466       466       467       467       465       466       465       465       465       465       465       465       466       465       467       466
dram[1]:        466       466       467       467       465       466       465       466       465       466       465       466       465       465       465       466
dram[2]:        465       465       466       466       466       466       466       466       465       466       465       465       465       465       465       466
dram[3]:        465       465       466       465       466       465       465       465       465       466       466       466       465       466       466       466
dram[4]:        465       466       465       466       464       464       464       465       465       465       465       466       465       466       465       467
dram[5]:        466       466       466       467       465       465       464       465       464       465       465       465       466       465       465       466
dram[6]:        466       467       466       466       465       465       465       466       465       465       465       465       464       464       465       466
dram[7]:        466       466       466       467       465       466       466       466       466       466       465       465       464       465       465       465
dram[8]:        465       465       466       466       466       465       465       466       465       466       465       466       464       465       465       465
dram[9]:        465       465       465       465       465       464       466       466       466       466       465       465       465       465       465       466
dram[10]:        465       465       465       466       464       465       465       465       465       466       465       466       466       466       466       466
dram[11]:        465       465       465       465       464       465       464       464       464       465       465       464       465       466       465       466
maximum mf latency per bank:
dram[0]:        701       704       624       632       620       622       528       534       517       597       530       536       607       611       521       524
dram[1]:        690       694       629       630       616       630       565       531       542       505       541       533       575       604       583       548
dram[2]:        553       543       632       634       635       634       523       539       496       555       506       552       588       594       501       529
dram[3]:        692       717       617       644       625       622       506       522       534       619       522       533       651       591       564       567
dram[4]:        591       562       627       630       626       642       536       556       505       523       540       572       598       586       525       526
dram[5]:        736       655       625       633       652       633       542       531       493       516       525       560       503       597       508       545
dram[6]:        543       555       636       619       620       624       526       516       510       532       535       541       542       555       491       507
dram[7]:        611       555       606       634       624       626       532       521       514       557       640       537       543       580       535       532
dram[8]:        551       560       629       616       616       620       526       548       550       525       536       565       516       608       520       512
dram[9]:        549       548       610       620       613       634       511       522       565       561       545       530       524       520       514       506
dram[10]:        541       539       616       630       599       614       568       506       512       569       562       539       539       534       484       516
dram[11]:        536       575       618       622       617       621       528       542       513       516       543       541       509       562       499       518

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8229970 n_act=181548 n_pre=181532 n_ref_event=4572360550251980812 n_req=1068326 n_rd=1063173 n_rd_L2_A=0 n_write=0 n_wr_bk=20612 bw_util=0.4483
n_activity=8582713 dram_eff=0.5051
bk0: 66568a 8632838i bk1: 66577a 8643320i bk2: 66469a 8640322i bk3: 66485a 8643398i bk4: 66472a 8640553i bk5: 66467a 8641483i bk6: 66440a 8644245i bk7: 66387a 8651805i bk8: 66430a 8643820i bk9: 66415a 8645640i bk10: 66412a 8639915i bk11: 66398a 8643219i bk12: 66409a 8636759i bk13: 66429a 8648280i bk14: 66397a 8641876i bk15: 66418a 8648906i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830067
Row_Buffer_Locality_read = 0.832157
Row_Buffer_Locality_write = 0.398797
Bank_Level_Parallism = 2.285132
Bank_Level_Parallism_Col = 1.856875
Bank_Level_Parallism_Ready = 1.246053
write_to_read_ratio_blp_rw_average = 0.030283
GrpLevelPara = 1.714784 

BW Util details:
bwutil = 0.448325 
total_CMD = 9669633 
util_bw = 4335140 
Wasted_Col = 2445335 
Wasted_Row = 989247 
Idle = 1899911 

BW Util Bottlenecks: 
RCDc_limit = 2426905 
RCDWRc_limit = 19616 
WTRc_limit = 110015 
RTWc_limit = 129372 
CCDLc_limit = 824019 
rwq = 0 
CCDLc_limit_alone = 809736 
WTRc_limit_alone = 105455 
RTWc_limit_alone = 119649 

Commands details: 
total_CMD = 9669633 
n_nop = 8229970 
Read = 1063173 
Write = 0 
L2_Alloc = 0 
L2_WB = 20612 
n_act = 181548 
n_pre = 181532 
n_ref = 4572360550251980812 
n_req = 1068326 
total_req = 1083785 

Dual Bus Interface Util: 
issued_total_row = 363080 
issued_total_col = 1083785 
Row_Bus_Util =  0.037548 
CoL_Bus_Util = 0.112081 
Either_Row_CoL_Bus_Util = 0.148885 
Issued_on_Two_Bus_Simul_Util = 0.000745 
issued_two_Eff = 0.005003 
queue_avg = 4.466878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.46688
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8229437 n_act=181726 n_pre=181710 n_ref_event=7737782745945290801 n_req=1068303 n_rd=1063149 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8592971 dram_eff=0.5045
bk0: 66607a 8637838i bk1: 66592a 8647826i bk2: 66503a 8640203i bk3: 66529a 8647035i bk4: 66472a 8636906i bk5: 66495a 8643005i bk6: 66390a 8638023i bk7: 66386a 8648802i bk8: 66399a 8638645i bk9: 66401a 8648375i bk10: 66389a 8637454i bk11: 66346a 8645847i bk12: 66429a 8638026i bk13: 66388a 8643045i bk14: 66411a 8639612i bk15: 66412a 8644840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829897
Row_Buffer_Locality_read = 0.831990
Row_Buffer_Locality_write = 0.398137
Bank_Level_Parallism = 2.283613
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.246581
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448317 
total_CMD = 9669633 
util_bw = 4335060 
Wasted_Col = 2449645 
Wasted_Row = 995734 
Idle = 1889194 

BW Util Bottlenecks: 
RCDc_limit = 2431577 
RCDWRc_limit = 19085 
WTRc_limit = 109971 
RTWc_limit = 127915 
CCDLc_limit = 823497 
rwq = 0 
CCDLc_limit_alone = 809310 
WTRc_limit_alone = 105256 
RTWc_limit_alone = 118443 

Commands details: 
total_CMD = 9669633 
n_nop = 8229437 
Read = 1063149 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 181726 
n_pre = 181710 
n_ref = 7737782745945290801 
n_req = 1068303 
total_req = 1083765 

Dual Bus Interface Util: 
issued_total_row = 363436 
issued_total_col = 1083765 
Row_Bus_Util =  0.037585 
CoL_Bus_Util = 0.112079 
Either_Row_CoL_Bus_Util = 0.148940 
Issued_on_Two_Bus_Simul_Util = 0.000724 
issued_two_Eff = 0.004864 
queue_avg = 4.452809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.45281
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8229675 n_act=181624 n_pre=181608 n_ref_event=7737782745945290801 n_req=1068299 n_rd=1063147 n_rd_L2_A=0 n_write=0 n_wr_bk=20608 bw_util=0.4483
n_activity=8591430 dram_eff=0.5046
bk0: 66568a 8637857i bk1: 66580a 8649563i bk2: 66506a 8636845i bk3: 66515a 8641918i bk4: 66503a 8639658i bk5: 66482a 8650368i bk6: 66399a 8635921i bk7: 66424a 8646034i bk8: 66427a 8635889i bk9: 66396a 8641942i bk10: 66364a 8635645i bk11: 66363a 8646742i bk12: 66396a 8642499i bk13: 66398a 8645477i bk14: 66413a 8640579i bk15: 66413a 8644730i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829991
Row_Buffer_Locality_read = 0.832051
Row_Buffer_Locality_write = 0.405085
Bank_Level_Parallism = 2.283720
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.245311
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448313 
total_CMD = 9669633 
util_bw = 4335020 
Wasted_Col = 2448961 
Wasted_Row = 998118 
Idle = 1887534 

BW Util Bottlenecks: 
RCDc_limit = 2430387 
RCDWRc_limit = 19169 
WTRc_limit = 110100 
RTWc_limit = 132525 
CCDLc_limit = 824493 
rwq = 0 
CCDLc_limit_alone = 809232 
WTRc_limit_alone = 105448 
RTWc_limit_alone = 121916 

Commands details: 
total_CMD = 9669633 
n_nop = 8229675 
Read = 1063147 
Write = 0 
L2_Alloc = 0 
L2_WB = 20608 
n_act = 181624 
n_pre = 181608 
n_ref = 7737782745945290801 
n_req = 1068299 
total_req = 1083755 

Dual Bus Interface Util: 
issued_total_row = 363232 
issued_total_col = 1083755 
Row_Bus_Util =  0.037564 
CoL_Bus_Util = 0.112078 
Either_Row_CoL_Bus_Util = 0.148915 
Issued_on_Two_Bus_Simul_Util = 0.000727 
issued_two_Eff = 0.004881 
queue_avg = 4.461319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46132
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8229933 n_act=181480 n_pre=181464 n_ref_event=3255307777713450285 n_req=1068373 n_rd=1063221 n_rd_L2_A=0 n_write=0 n_wr_bk=20608 bw_util=0.4483
n_activity=8588515 dram_eff=0.5048
bk0: 66591a 8633216i bk1: 66566a 8643888i bk2: 66513a 8634073i bk3: 66552a 8651755i bk4: 66486a 8638599i bk5: 66490a 8645904i bk6: 66428a 8636977i bk7: 66411a 8645636i bk8: 66405a 8638964i bk9: 66401a 8645206i bk10: 66365a 8640962i bk11: 66358a 8648430i bk12: 66414a 8639832i bk13: 66422a 8642725i bk14: 66396a 8637442i bk15: 66423a 8644189i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830138
Row_Buffer_Locality_read = 0.832231
Row_Buffer_Locality_write = 0.398292
Bank_Level_Parallism = 2.286367
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.246312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448343 
total_CMD = 9669633 
util_bw = 4335316 
Wasted_Col = 2446411 
Wasted_Row = 993459 
Idle = 1894447 

BW Util Bottlenecks: 
RCDc_limit = 2430293 
RCDWRc_limit = 18457 
WTRc_limit = 109122 
RTWc_limit = 132172 
CCDLc_limit = 820147 
rwq = 0 
CCDLc_limit_alone = 805574 
WTRc_limit_alone = 104327 
RTWc_limit_alone = 122394 

Commands details: 
total_CMD = 9669633 
n_nop = 8229933 
Read = 1063221 
Write = 0 
L2_Alloc = 0 
L2_WB = 20608 
n_act = 181480 
n_pre = 181464 
n_ref = 3255307777713450285 
n_req = 1068373 
total_req = 1083829 

Dual Bus Interface Util: 
issued_total_row = 362944 
issued_total_col = 1083829 
Row_Bus_Util =  0.037534 
CoL_Bus_Util = 0.112086 
Either_Row_CoL_Bus_Util = 0.148889 
Issued_on_Two_Bus_Simul_Util = 0.000731 
issued_two_Eff = 0.004913 
queue_avg = 4.443855 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8230950 n_act=180900 n_pre=180884 n_ref_event=3255307777713450285 n_req=1068446 n_rd=1063293 n_rd_L2_A=0 n_write=0 n_wr_bk=20612 bw_util=0.4484
n_activity=8586033 dram_eff=0.505
bk0: 66557a 8641654i bk1: 66564a 8642322i bk2: 66516a 8631413i bk3: 66517a 8648448i bk4: 66501a 8641938i bk5: 66497a 8650248i bk6: 66418a 8648962i bk7: 66420a 8649470i bk8: 66417a 8643366i bk9: 66412a 8648175i bk10: 66370a 8641334i bk11: 66386a 8650806i bk12: 66438a 8635046i bk13: 66432a 8641646i bk14: 66431a 8638315i bk15: 66417a 8642350i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830692
Row_Buffer_Locality_read = 0.832783
Row_Buffer_Locality_write = 0.399379
Bank_Level_Parallism = 2.282876
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248657
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448375 
total_CMD = 9669633 
util_bw = 4335620 
Wasted_Col = 2443703 
Wasted_Row = 995256 
Idle = 1895054 

BW Util Bottlenecks: 
RCDc_limit = 2418236 
RCDWRc_limit = 19109 
WTRc_limit = 109891 
RTWc_limit = 130748 
CCDLc_limit = 822359 
rwq = 0 
CCDLc_limit_alone = 807448 
WTRc_limit_alone = 104914 
RTWc_limit_alone = 120814 

Commands details: 
total_CMD = 9669633 
n_nop = 8230950 
Read = 1063293 
Write = 0 
L2_Alloc = 0 
L2_WB = 20612 
n_act = 180900 
n_pre = 180884 
n_ref = 3255307777713450285 
n_req = 1068446 
total_req = 1083905 

Dual Bus Interface Util: 
issued_total_row = 361784 
issued_total_col = 1083905 
Row_Bus_Util =  0.037414 
CoL_Bus_Util = 0.112094 
Either_Row_CoL_Bus_Util = 0.148784 
Issued_on_Two_Bus_Simul_Util = 0.000725 
issued_two_Eff = 0.004870 
queue_avg = 4.432734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43273
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8231273 n_act=180698 n_pre=180682 n_ref_event=3255307777713450285 n_req=1068425 n_rd=1063271 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4484
n_activity=8577205 dram_eff=0.5055
bk0: 66558a 8640869i bk1: 66545a 8642465i bk2: 66501a 8636727i bk3: 66512a 8647203i bk4: 66501a 8641077i bk5: 66506a 8648258i bk6: 66426a 8644525i bk7: 66440a 8650813i bk8: 66406a 8636283i bk9: 66385a 8647310i bk10: 66393a 8646121i bk11: 66375a 8649954i bk12: 66444a 8637571i bk13: 66440a 8653756i bk14: 66413a 8639977i bk15: 66426a 8650250i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830878
Row_Buffer_Locality_read = 0.832921
Row_Buffer_Locality_write = 0.409391
Bank_Level_Parallism = 2.285578
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.245365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448367 
total_CMD = 9669633 
util_bw = 4335548 
Wasted_Col = 2436282 
Wasted_Row = 987709 
Idle = 1910094 

BW Util Bottlenecks: 
RCDc_limit = 2421653 
RCDWRc_limit = 18383 
WTRc_limit = 113137 
RTWc_limit = 131562 
CCDLc_limit = 818414 
rwq = 0 
CCDLc_limit_alone = 803299 
WTRc_limit_alone = 107967 
RTWc_limit_alone = 121617 

Commands details: 
total_CMD = 9669633 
n_nop = 8231273 
Read = 1063271 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 180698 
n_pre = 180682 
n_ref = 3255307777713450285 
n_req = 1068425 
total_req = 1083887 

Dual Bus Interface Util: 
issued_total_row = 361380 
issued_total_col = 1083887 
Row_Bus_Util =  0.037373 
CoL_Bus_Util = 0.112092 
Either_Row_CoL_Bus_Util = 0.148750 
Issued_on_Two_Bus_Simul_Util = 0.000714 
issued_two_Eff = 0.004802 
queue_avg = 4.442982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44298
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8231077 n_act=180835 n_pre=180819 n_ref_event=3255307777713450285 n_req=1068343 n_rd=1063189 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8572558 dram_eff=0.5057
bk0: 66543a 8633632i bk1: 66548a 8639171i bk2: 66495a 8643858i bk3: 66489a 8644882i bk4: 66495a 8647081i bk5: 66499a 8650273i bk6: 66459a 8645534i bk7: 66452a 8645122i bk8: 66398a 8636410i bk9: 66421a 8642403i bk10: 66357a 8637389i bk11: 66400a 8644126i bk12: 66449a 8646920i bk13: 66396a 8652476i bk14: 66396a 8640468i bk15: 66392a 8647318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830737
Row_Buffer_Locality_read = 0.832774
Row_Buffer_Locality_write = 0.410555
Bank_Level_Parallism = 2.289230
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.249213
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448333 
total_CMD = 9669633 
util_bw = 4335220 
Wasted_Col = 2431742 
Wasted_Row = 987652 
Idle = 1915019 

BW Util Bottlenecks: 
RCDc_limit = 2417651 
RCDWRc_limit = 18865 
WTRc_limit = 110410 
RTWc_limit = 131739 
CCDLc_limit = 817661 
rwq = 0 
CCDLc_limit_alone = 802314 
WTRc_limit_alone = 105326 
RTWc_limit_alone = 121476 

Commands details: 
total_CMD = 9669633 
n_nop = 8231077 
Read = 1063189 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 180835 
n_pre = 180819 
n_ref = 3255307777713450285 
n_req = 1068343 
total_req = 1083805 

Dual Bus Interface Util: 
issued_total_row = 361654 
issued_total_col = 1083805 
Row_Bus_Util =  0.037401 
CoL_Bus_Util = 0.112083 
Either_Row_CoL_Bus_Util = 0.148770 
Issued_on_Two_Bus_Simul_Util = 0.000714 
issued_two_Eff = 0.004799 
queue_avg = 4.442246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44225
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8231235 n_act=180879 n_pre=180863 n_ref_event=3255307777713450285 n_req=1068272 n_rd=1063118 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8567421 dram_eff=0.506
bk0: 66552a 8641564i bk1: 66566a 8642585i bk2: 66468a 8641454i bk3: 66478a 8644019i bk4: 66487a 8643005i bk5: 66486a 8644514i bk6: 66420a 8639496i bk7: 66397a 8655480i bk8: 66408a 8638405i bk9: 66422a 8646909i bk10: 66401a 8633727i bk11: 66393a 8639956i bk12: 66418a 8640513i bk13: 66386a 8646696i bk14: 66410a 8639611i bk15: 66426a 8650709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830684
Row_Buffer_Locality_read = 0.832719
Row_Buffer_Locality_write = 0.410943
Bank_Level_Parallism = 2.290939
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448304 
total_CMD = 9669633 
util_bw = 4334936 
Wasted_Col = 2429051 
Wasted_Row = 987066 
Idle = 1918580 

BW Util Bottlenecks: 
RCDc_limit = 2412029 
RCDWRc_limit = 18824 
WTRc_limit = 109588 
RTWc_limit = 133872 
CCDLc_limit = 816348 
rwq = 0 
CCDLc_limit_alone = 801330 
WTRc_limit_alone = 104822 
RTWc_limit_alone = 123620 

Commands details: 
total_CMD = 9669633 
n_nop = 8231235 
Read = 1063118 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 180879 
n_pre = 180863 
n_ref = 3255307777713450285 
n_req = 1068272 
total_req = 1083734 

Dual Bus Interface Util: 
issued_total_row = 361742 
issued_total_col = 1083734 
Row_Bus_Util =  0.037410 
CoL_Bus_Util = 0.112076 
Either_Row_CoL_Bus_Util = 0.148754 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.004921 
queue_avg = 4.468940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46894
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8230667 n_act=181274 n_pre=181258 n_ref_event=3255307777713450285 n_req=1068282 n_rd=1063128 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8574309 dram_eff=0.5056
bk0: 66564a 8638332i bk1: 66569a 8643246i bk2: 66466a 8638651i bk3: 66470a 8648999i bk4: 66475a 8634042i bk5: 66504a 8647372i bk6: 66407a 8640142i bk7: 66429a 8644376i bk8: 66411a 8637952i bk9: 66404a 8643472i bk10: 66401a 8636253i bk11: 66389a 8647220i bk12: 66403a 8644029i bk13: 66419a 8644321i bk14: 66418a 8640539i bk15: 66399a 8645521i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830316
Row_Buffer_Locality_read = 0.832349
Row_Buffer_Locality_write = 0.410943
Bank_Level_Parallism = 2.290101
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248254
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448308 
total_CMD = 9669633 
util_bw = 4334976 
Wasted_Col = 2435146 
Wasted_Row = 989966 
Idle = 1909545 

BW Util Bottlenecks: 
RCDc_limit = 2421563 
RCDWRc_limit = 18981 
WTRc_limit = 109371 
RTWc_limit = 131291 
CCDLc_limit = 819337 
rwq = 0 
CCDLc_limit_alone = 804061 
WTRc_limit_alone = 104500 
RTWc_limit_alone = 120886 

Commands details: 
total_CMD = 9669633 
n_nop = 8230667 
Read = 1063128 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 181274 
n_pre = 181258 
n_ref = 3255307777713450285 
n_req = 1068282 
total_req = 1083744 

Dual Bus Interface Util: 
issued_total_row = 362532 
issued_total_col = 1083744 
Row_Bus_Util =  0.037492 
CoL_Bus_Util = 0.112077 
Either_Row_CoL_Bus_Util = 0.148813 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.005080 
queue_avg = 4.473513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.47351
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8229928 n_act=181501 n_pre=181485 n_ref_event=3255307777713450285 n_req=1068340 n_rd=1063186 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4483
n_activity=8570303 dram_eff=0.5058
bk0: 66582a 8631958i bk1: 66579a 8636252i bk2: 66426a 8639614i bk3: 66476a 8642736i bk4: 66505a 8633722i bk5: 66472a 8649739i bk6: 66421a 8642472i bk7: 66421a 8651189i bk8: 66407a 8634379i bk9: 66414a 8638215i bk10: 66373a 8644780i bk11: 66400a 8646953i bk12: 66428a 8638012i bk13: 66393a 8649090i bk14: 66438a 8639376i bk15: 66451a 8642729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830113
Row_Buffer_Locality_read = 0.832141
Row_Buffer_Locality_write = 0.411719
Bank_Level_Parallism = 2.291439
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248994
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448332 
total_CMD = 9669633 
util_bw = 4335208 
Wasted_Col = 2436690 
Wasted_Row = 988019 
Idle = 1909716 

BW Util Bottlenecks: 
RCDc_limit = 2422310 
RCDWRc_limit = 18655 
WTRc_limit = 110871 
RTWc_limit = 131103 
CCDLc_limit = 821393 
rwq = 0 
CCDLc_limit_alone = 806294 
WTRc_limit_alone = 105834 
RTWc_limit_alone = 121041 

Commands details: 
total_CMD = 9669633 
n_nop = 8229928 
Read = 1063186 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 181501 
n_pre = 181485 
n_ref = 3255307777713450285 
n_req = 1068340 
total_req = 1083802 

Dual Bus Interface Util: 
issued_total_row = 362986 
issued_total_col = 1083802 
Row_Bus_Util =  0.037539 
CoL_Bus_Util = 0.112083 
Either_Row_CoL_Bus_Util = 0.148889 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.004920 
queue_avg = 4.462258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.46226
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8231132 n_act=180852 n_pre=180836 n_ref_event=3255307777713450285 n_req=1068392 n_rd=1063238 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4484
n_activity=8566463 dram_eff=0.5061
bk0: 66555a 8628851i bk1: 66567a 8638506i bk2: 66487a 8646833i bk3: 66505a 8649799i bk4: 66462a 8639851i bk5: 66480a 8646042i bk6: 66463a 8652181i bk7: 66448a 8655898i bk8: 66429a 8639572i bk9: 66392a 8648366i bk10: 66406a 8640181i bk11: 66387a 8649147i bk12: 66405a 8635978i bk13: 66396a 8638343i bk14: 66422a 8638530i bk15: 66434a 8651779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830729
Row_Buffer_Locality_read = 0.832787
Row_Buffer_Locality_write = 0.406092
Bank_Level_Parallism = 2.288721
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.249008
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448354 
total_CMD = 9669633 
util_bw = 4335416 
Wasted_Col = 2431117 
Wasted_Row = 987868 
Idle = 1915232 

BW Util Bottlenecks: 
RCDc_limit = 2411377 
RCDWRc_limit = 19191 
WTRc_limit = 111584 
RTWc_limit = 129657 
CCDLc_limit = 820377 
rwq = 0 
CCDLc_limit_alone = 805737 
WTRc_limit_alone = 106701 
RTWc_limit_alone = 119900 

Commands details: 
total_CMD = 9669633 
n_nop = 8231132 
Read = 1063238 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 180852 
n_pre = 180836 
n_ref = 3255307777713450285 
n_req = 1068392 
total_req = 1083854 

Dual Bus Interface Util: 
issued_total_row = 361688 
issued_total_col = 1083854 
Row_Bus_Util =  0.037405 
CoL_Bus_Util = 0.112088 
Either_Row_CoL_Bus_Util = 0.148765 
Issued_on_Two_Bus_Simul_Util = 0.000728 
issued_two_Eff = 0.004895 
queue_avg = 4.459929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.45993
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=9669633 n_nop=8230472 n_act=181232 n_pre=181216 n_ref_event=7310313499448795487 n_req=1068390 n_rd=1063236 n_rd_L2_A=0 n_write=0 n_wr_bk=20616 bw_util=0.4484
n_activity=8572640 dram_eff=0.5057
bk0: 66564a 8631364i bk1: 66582a 8643224i bk2: 66503a 8644054i bk3: 66496a 8647779i bk4: 66495a 8637031i bk5: 66454a 8642553i bk6: 66417a 8646271i bk7: 66417a 8649433i bk8: 66395a 8644197i bk9: 66388a 8642825i bk10: 66401a 8642269i bk11: 66408a 8651593i bk12: 66441a 8635680i bk13: 66439a 8642467i bk14: 66407a 8640731i bk15: 66429a 8649235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830373
Row_Buffer_Locality_read = 0.832407
Row_Buffer_Locality_write = 0.410749
Bank_Level_Parallism = 2.286489
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.246353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448353 
total_CMD = 9669633 
util_bw = 4335408 
Wasted_Col = 2436162 
Wasted_Row = 992114 
Idle = 1905949 

BW Util Bottlenecks: 
RCDc_limit = 2421441 
RCDWRc_limit = 18648 
WTRc_limit = 113040 
RTWc_limit = 128998 
CCDLc_limit = 818903 
rwq = 0 
CCDLc_limit_alone = 804091 
WTRc_limit_alone = 107918 
RTWc_limit_alone = 119308 

Commands details: 
total_CMD = 9669633 
n_nop = 8230472 
Read = 1063236 
Write = 0 
L2_Alloc = 0 
L2_WB = 20616 
n_act = 181232 
n_pre = 181216 
n_ref = 7310313499448795487 
n_req = 1068390 
total_req = 1083852 

Dual Bus Interface Util: 
issued_total_row = 362448 
issued_total_col = 1083852 
Row_Bus_Util =  0.037483 
CoL_Bus_Util = 0.112088 
Either_Row_CoL_Bus_Util = 0.148833 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.004961 
queue_avg = 4.477769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=4.47777

========= L2 cache stats =========
L2_cache_bank[0]: Access = 727162, Miss = 542021, Miss_rate = 0.745, Pending_hits = 95243, Reservation_fails = 0
L2_cache_bank[1]: Access = 726789, Miss = 541992, Miss_rate = 0.746, Pending_hits = 95356, Reservation_fails = 0
L2_cache_bank[2]: Access = 726811, Miss = 542024, Miss_rate = 0.746, Pending_hits = 95561, Reservation_fails = 0
L2_cache_bank[3]: Access = 727229, Miss = 541965, Miss_rate = 0.745, Pending_hits = 95787, Reservation_fails = 0
L2_cache_bank[4]: Access = 726772, Miss = 541992, Miss_rate = 0.746, Pending_hits = 95288, Reservation_fails = 0
L2_cache_bank[5]: Access = 726771, Miss = 541987, Miss_rate = 0.746, Pending_hits = 95647, Reservation_fails = 0
L2_cache_bank[6]: Access = 727177, Miss = 542014, Miss_rate = 0.745, Pending_hits = 95827, Reservation_fails = 0
L2_cache_bank[7]: Access = 726743, Miss = 542039, Miss_rate = 0.746, Pending_hits = 95434, Reservation_fails = 0
L2_cache_bank[8]: Access = 726730, Miss = 542064, Miss_rate = 0.746, Pending_hits = 95620, Reservation_fails = 0
L2_cache_bank[9]: Access = 727192, Miss = 542061, Miss_rate = 0.745, Pending_hits = 95659, Reservation_fails = 0
L2_cache_bank[10]: Access = 726776, Miss = 542058, Miss_rate = 0.746, Pending_hits = 95230, Reservation_fails = 0
L2_cache_bank[11]: Access = 726742, Miss = 542045, Miss_rate = 0.746, Pending_hits = 95620, Reservation_fails = 0
L2_cache_bank[12]: Access = 727141, Miss = 542008, Miss_rate = 0.745, Pending_hits = 95389, Reservation_fails = 0
L2_cache_bank[13]: Access = 726752, Miss = 542013, Miss_rate = 0.746, Pending_hits = 95438, Reservation_fails = 0
L2_cache_bank[14]: Access = 726761, Miss = 541980, Miss_rate = 0.746, Pending_hits = 95227, Reservation_fails = 0
L2_cache_bank[15]: Access = 727235, Miss = 541970, Miss_rate = 0.745, Pending_hits = 95309, Reservation_fails = 0
L2_cache_bank[16]: Access = 726799, Miss = 541961, Miss_rate = 0.746, Pending_hits = 94914, Reservation_fails = 0
L2_cache_bank[17]: Access = 726739, Miss = 541999, Miss_rate = 0.746, Pending_hits = 95050, Reservation_fails = 0
L2_cache_bank[18]: Access = 727149, Miss = 541996, Miss_rate = 0.745, Pending_hits = 95205, Reservation_fails = 0
L2_cache_bank[19]: Access = 726670, Miss = 542022, Miss_rate = 0.746, Pending_hits = 95064, Reservation_fails = 0
L2_cache_bank[20]: Access = 726652, Miss = 542045, Miss_rate = 0.746, Pending_hits = 95051, Reservation_fails = 0
L2_cache_bank[21]: Access = 727086, Miss = 542025, Miss_rate = 0.745, Pending_hits = 95274, Reservation_fails = 0
L2_cache_bank[22]: Access = 726652, Miss = 542039, Miss_rate = 0.746, Pending_hits = 94742, Reservation_fails = 0
L2_cache_bank[23]: Access = 726646, Miss = 542029, Miss_rate = 0.746, Pending_hits = 95069, Reservation_fails = 0
L2_total_cache_accesses = 17445176
L2_total_cache_misses = 13008349
L2_total_cache_miss_rate = 0.7457
L2_total_cache_pending_hits = 2288004
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2078307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2288004
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3195113
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9563236
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2288004
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 70516
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 187500
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17124660
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 320516
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=17445176
icnt_total_pkts_simt_to_mem=17445176
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 17445176
Req_Network_cycles = 3770621
Req_Network_injected_packets_per_cycle =       4.6266 
Req_Network_conflicts_per_cycle =       0.7811
Req_Network_conflicts_per_cycle_util =       0.7935
Req_Bank_Level_Parallism =       4.7001
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2868
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 17445176
Reply_Network_cycles = 3770621
Reply_Network_injected_packets_per_cycle =        4.6266
Reply_Network_conflicts_per_cycle =        2.4141
Reply_Network_conflicts_per_cycle_util =       2.4494
Reply_Bank_Level_Parallism =       4.6943
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2401
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1542
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 15 hrs, 37 min, 1 sec (56221 sec)
gpgpu_simulation_rate = 84561 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 4 is = 10000
Simulation cycle for kernel 4 is = 15000
Simulation cycle for kernel 4 is = 20000
Simulation cycle for kernel 4 is = 25000
Simulation cycle for kernel 4 is = 30000
Simulation cycle for kernel 4 is = 35000
Simulation cycle for kernel 4 is = 40000
Simulation cycle for kernel 4 is = 45000
Simulation cycle for kernel 4 is = 50000
Simulation cycle for kernel 4 is = 55000
Simulation cycle for kernel 4 is = 60000
Simulation cycle for kernel 4 is = 65000
Simulation cycle for kernel 4 is = 70000
Simulation cycle for kernel 4 is = 75000
Simulation cycle for kernel 4 is = 80000
Simulation cycle for kernel 4 is = 85000
Simulation cycle for kernel 4 is = 90000
Simulation cycle for kernel 4 is = 95000
Simulation cycle for kernel 4 is = 100000
Simulation cycle for kernel 4 is = 105000
Simulation cycle for kernel 4 is = 110000
Simulation cycle for kernel 4 is = 115000
Simulation cycle for kernel 4 is = 120000
Simulation cycle for kernel 4 is = 125000
Simulation cycle for kernel 4 is = 130000
Simulation cycle for kernel 4 is = 135000
Simulation cycle for kernel 4 is = 140000
Simulation cycle for kernel 4 is = 145000
Simulation cycle for kernel 4 is = 150000
Simulation cycle for kernel 4 is = 155000
Simulation cycle for kernel 4 is = 160000
Simulation cycle for kernel 4 is = 165000
Simulation cycle for kernel 4 is = 170000
Simulation cycle for kernel 4 is = 175000
Simulation cycle for kernel 4 is = 180000
Simulation cycle for kernel 4 is = 185000
Simulation cycle for kernel 4 is = 190000
Simulation cycle for kernel 4 is = 195000
Simulation cycle for kernel 4 is = 200000
Simulation cycle for kernel 4 is = 205000
Simulation cycle for kernel 4 is = 210000
Simulation cycle for kernel 4 is = 215000
Simulation cycle for kernel 4 is = 220000
Simulation cycle for kernel 4 is = 225000
Simulation cycle for kernel 4 is = 230000
Simulation cycle for kernel 4 is = 235000
Simulation cycle for kernel 4 is = 240000
Simulation cycle for kernel 4 is = 245000
Simulation cycle for kernel 4 is = 250000
Simulation cycle for kernel 4 is = 255000
Simulation cycle for kernel 4 is = 260000
Simulation cycle for kernel 4 is = 265000
Simulation cycle for kernel 4 is = 270000
Simulation cycle for kernel 4 is = 275000
Simulation cycle for kernel 4 is = 280000
Simulation cycle for kernel 4 is = 285000
Simulation cycle for kernel 4 is = 290000
Simulation cycle for kernel 4 is = 295000
Simulation cycle for kernel 4 is = 300000
Simulation cycle for kernel 4 is = 305000
Simulation cycle for kernel 4 is = 310000
Simulation cycle for kernel 4 is = 315000
Simulation cycle for kernel 4 is = 320000
Simulation cycle for kernel 4 is = 325000
Simulation cycle for kernel 4 is = 330000
Simulation cycle for kernel 4 is = 335000
Simulation cycle for kernel 4 is = 340000
Simulation cycle for kernel 4 is = 345000
Simulation cycle for kernel 4 is = 350000
Simulation cycle for kernel 4 is = 355000
Simulation cycle for kernel 4 is = 360000
Simulation cycle for kernel 4 is = 365000
Simulation cycle for kernel 4 is = 370000
Simulation cycle for kernel 4 is = 375000
Simulation cycle for kernel 4 is = 380000
Simulation cycle for kernel 4 is = 385000
Simulation cycle for kernel 4 is = 390000
Simulation cycle for kernel 4 is = 395000
Simulation cycle for kernel 4 is = 400000
Simulation cycle for kernel 4 is = 405000
Simulation cycle for kernel 4 is = 410000
Simulation cycle for kernel 4 is = 415000
Simulation cycle for kernel 4 is = 420000
Simulation cycle for kernel 4 is = 425000
Simulation cycle for kernel 4 is = 430000
Simulation cycle for kernel 4 is = 435000
Simulation cycle for kernel 4 is = 440000
Simulation cycle for kernel 4 is = 445000
Simulation cycle for kernel 4 is = 450000
Simulation cycle for kernel 4 is = 455000
Simulation cycle for kernel 4 is = 460000
Simulation cycle for kernel 4 is = 465000
Simulation cycle for kernel 4 is = 470000
Simulation cycle for kernel 4 is = 475000
Simulation cycle for kernel 4 is = 480000
Simulation cycle for kernel 4 is = 485000
Simulation cycle for kernel 4 is = 490000
Simulation cycle for kernel 4 is = 495000
Simulation cycle for kernel 4 is = 500000
Simulation cycle for kernel 4 is = 505000
Simulation cycle for kernel 4 is = 510000
Simulation cycle for kernel 4 is = 515000
Simulation cycle for kernel 4 is = 520000
Simulation cycle for kernel 4 is = 525000
Simulation cycle for kernel 4 is = 530000
Simulation cycle for kernel 4 is = 535000
Simulation cycle for kernel 4 is = 540000
Simulation cycle for kernel 4 is = 545000
Simulation cycle for kernel 4 is = 550000
Simulation cycle for kernel 4 is = 555000
Simulation cycle for kernel 4 is = 560000
Simulation cycle for kernel 4 is = 565000
Simulation cycle for kernel 4 is = 570000
Simulation cycle for kernel 4 is = 575000
Simulation cycle for kernel 4 is = 580000
Simulation cycle for kernel 4 is = 585000
Simulation cycle for kernel 4 is = 590000
Simulation cycle for kernel 4 is = 595000
Simulation cycle for kernel 4 is = 600000
Simulation cycle for kernel 4 is = 605000
Simulation cycle for kernel 4 is = 610000
Simulation cycle for kernel 4 is = 615000
Simulation cycle for kernel 4 is = 620000
Simulation cycle for kernel 4 is = 625000
Simulation cycle for kernel 4 is = 630000
Simulation cycle for kernel 4 is = 635000
Simulation cycle for kernel 4 is = 640000
Simulation cycle for kernel 4 is = 645000
Simulation cycle for kernel 4 is = 650000
Simulation cycle for kernel 4 is = 655000
Simulation cycle for kernel 4 is = 660000
Simulation cycle for kernel 4 is = 665000
Simulation cycle for kernel 4 is = 670000
Simulation cycle for kernel 4 is = 675000
Simulation cycle for kernel 4 is = 680000
Simulation cycle for kernel 4 is = 685000
Simulation cycle for kernel 4 is = 690000
Simulation cycle for kernel 4 is = 695000
Simulation cycle for kernel 4 is = 700000
Simulation cycle for kernel 4 is = 705000
Simulation cycle for kernel 4 is = 710000
Simulation cycle for kernel 4 is = 715000
Simulation cycle for kernel 4 is = 720000
Simulation cycle for kernel 4 is = 725000
Simulation cycle for kernel 4 is = 730000
Simulation cycle for kernel 4 is = 735000
Simulation cycle for kernel 4 is = 740000
Simulation cycle for kernel 4 is = 745000
Simulation cycle for kernel 4 is = 750000
Simulation cycle for kernel 4 is = 755000
Simulation cycle for kernel 4 is = 760000
Simulation cycle for kernel 4 is = 765000
Simulation cycle for kernel 4 is = 770000
Simulation cycle for kernel 4 is = 775000
Simulation cycle for kernel 4 is = 780000
Simulation cycle for kernel 4 is = 785000
Simulation cycle for kernel 4 is = 790000
Simulation cycle for kernel 4 is = 795000
Simulation cycle for kernel 4 is = 800000
Simulation cycle for kernel 4 is = 805000
Simulation cycle for kernel 4 is = 810000
Simulation cycle for kernel 4 is = 815000
Simulation cycle for kernel 4 is = 820000
Simulation cycle for kernel 4 is = 825000
Simulation cycle for kernel 4 is = 830000
Simulation cycle for kernel 4 is = 835000
Simulation cycle for kernel 4 is = 840000
Simulation cycle for kernel 4 is = 845000
Simulation cycle for kernel 4 is = 850000
Simulation cycle for kernel 4 is = 855000
Simulation cycle for kernel 4 is = 860000
Simulation cycle for kernel 4 is = 865000
Simulation cycle for kernel 4 is = 870000
Simulation cycle for kernel 4 is = 875000
Simulation cycle for kernel 4 is = 880000
Simulation cycle for kernel 4 is = 885000
Simulation cycle for kernel 4 is = 890000
Simulation cycle for kernel 4 is = 895000
Simulation cycle for kernel 4 is = 900000
Simulation cycle for kernel 4 is = 905000
Simulation cycle for kernel 4 is = 910000
Simulation cycle for kernel 4 is = 915000
Simulation cycle for kernel 4 is = 920000
Simulation cycle for kernel 4 is = 925000
Simulation cycle for kernel 4 is = 930000
Simulation cycle for kernel 4 is = 935000
Simulation cycle for kernel 4 is = 940000
Destroy streams for kernel 5: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 942010
gpu_sim_insn = 1188529317
gpu_ipc =    1261.6949
gpu_tot_sim_cycle = 4712631
gpu_tot_sim_insn = 5942646585
gpu_tot_ipc =    1261.0040
gpu_tot_issued_cta = 16030
gpu_occupancy = 98.9447% 
gpu_tot_occupancy = 98.9864% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6395
partiton_level_parallism_total  =       4.6292
partiton_level_parallism_util =       4.7082
partiton_level_parallism_util_total  =       4.7017
L2_BW  =     202.6516 GB/Sec
L2_BW_total  =     202.2024 GB/Sec
gpu_total_sim_rate=84767

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 910911, Miss = 730273, Miss_rate = 0.802, Pending_hits = 177500, Reservation_fails = 51360
	L1D_cache_core[1]: Access = 912832, Miss = 734381, Miss_rate = 0.805, Pending_hits = 175353, Reservation_fails = 47230
	L1D_cache_core[2]: Access = 907600, Miss = 728691, Miss_rate = 0.803, Pending_hits = 176145, Reservation_fails = 52154
	L1D_cache_core[3]: Access = 900974, Miss = 715311, Miss_rate = 0.794, Pending_hits = 180505, Reservation_fails = 46163
	L1D_cache_core[4]: Access = 909442, Miss = 729461, Miss_rate = 0.802, Pending_hits = 177130, Reservation_fails = 51786
	L1D_cache_core[5]: Access = 911258, Miss = 731644, Miss_rate = 0.803, Pending_hits = 176442, Reservation_fails = 52566
	L1D_cache_core[6]: Access = 914715, Miss = 728999, Miss_rate = 0.797, Pending_hits = 181159, Reservation_fails = 52142
	L1D_cache_core[7]: Access = 904478, Miss = 720344, Miss_rate = 0.796, Pending_hits = 180293, Reservation_fails = 47274
	L1D_cache_core[8]: Access = 909517, Miss = 724040, Miss_rate = 0.796, Pending_hits = 181811, Reservation_fails = 50498
	L1D_cache_core[9]: Access = 902538, Miss = 709322, Miss_rate = 0.786, Pending_hits = 186694, Reservation_fails = 45705
	L1D_cache_core[10]: Access = 904406, Miss = 721009, Miss_rate = 0.797, Pending_hits = 179716, Reservation_fails = 47768
	L1D_cache_core[11]: Access = 904423, Miss = 722121, Miss_rate = 0.798, Pending_hits = 177951, Reservation_fails = 58265
	L1D_cache_core[12]: Access = 900991, Miss = 713533, Miss_rate = 0.792, Pending_hits = 182941, Reservation_fails = 54186
	L1D_cache_core[13]: Access = 900876, Miss = 721067, Miss_rate = 0.800, Pending_hits = 176163, Reservation_fails = 52906
	L1D_cache_core[14]: Access = 913013, Miss = 728717, Miss_rate = 0.798, Pending_hits = 180881, Reservation_fails = 50302
	L1D_cache_core[15]: Access = 914371, Miss = 726532, Miss_rate = 0.795, Pending_hits = 183943, Reservation_fails = 51091
	L1D_cache_core[16]: Access = 907776, Miss = 722650, Miss_rate = 0.796, Pending_hits = 180732, Reservation_fails = 52561
	L1D_cache_core[17]: Access = 907820, Miss = 720494, Miss_rate = 0.794, Pending_hits = 182776, Reservation_fails = 48550
	L1D_cache_core[18]: Access = 897361, Miss = 714967, Miss_rate = 0.797, Pending_hits = 177490, Reservation_fails = 50643
	L1D_cache_core[19]: Access = 904304, Miss = 723861, Miss_rate = 0.800, Pending_hits = 177029, Reservation_fails = 50109
	L1D_cache_core[20]: Access = 908162, Miss = 719321, Miss_rate = 0.792, Pending_hits = 184493, Reservation_fails = 50140
	L1D_cache_core[21]: Access = 907467, Miss = 727821, Miss_rate = 0.802, Pending_hits = 176155, Reservation_fails = 49433
	L1D_cache_core[22]: Access = 907782, Miss = 724843, Miss_rate = 0.798, Pending_hits = 179592, Reservation_fails = 48930
	L1D_cache_core[23]: Access = 906434, Miss = 725239, Miss_rate = 0.800, Pending_hits = 178141, Reservation_fails = 50796
	L1D_cache_core[24]: Access = 907731, Miss = 720415, Miss_rate = 0.794, Pending_hits = 182272, Reservation_fails = 47823
	L1D_cache_core[25]: Access = 909506, Miss = 726588, Miss_rate = 0.799, Pending_hits = 179567, Reservation_fails = 49348
	L1D_cache_core[26]: Access = 913362, Miss = 729703, Miss_rate = 0.799, Pending_hits = 180013, Reservation_fails = 47913
	L1D_cache_core[27]: Access = 914735, Miss = 727157, Miss_rate = 0.795, Pending_hits = 182781, Reservation_fails = 52377
	L1D_cache_core[28]: Access = 911593, Miss = 732646, Miss_rate = 0.804, Pending_hits = 175117, Reservation_fails = 51305
	L1D_cache_core[29]: Access = 916172, Miss = 733800, Miss_rate = 0.801, Pending_hits = 178927, Reservation_fails = 51388
	L1D_total_cache_accesses = 27242550
	L1D_total_cache_misses = 21734950
	L1D_total_cache_miss_rate = 0.7978
	L1D_total_cache_pending_hits = 5389712
	L1D_total_cache_reservation_fails = 1512712
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37244
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5389712
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5933937
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1488335
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 15481012
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5389712
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 80644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 91331
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 24377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 228670
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26841905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400645

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1488335
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 24377
ctas_completed 16030, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
196692, 230850, 230850, 230850, 230850, 230850, 230850, 197100, 195640, 229140, 229140, 229140, 229140, 229140, 229140, 195640, 195640, 229140, 229140, 229140, 229140, 229140, 229140, 195640, 194180, 227430, 227430, 227430, 227430, 227430, 227430, 194180, 
gpgpu_n_tot_thrd_icount = 6760261120
gpgpu_n_tot_w_icount = 211258160
gpgpu_n_stall_shd_mem = 4607897
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 21414949
gpgpu_n_mem_write_global = 400645
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 168361425
gpgpu_n_store_insn = 2500000
gpgpu_n_shmem_insn = 987156800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28725760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1608
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4606289
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17402459	W0_Idle:228448	W0_Scoreboard:330988861	W1:416650	W2:418560	W3:416585	W4:416585	W5:416585	W6:419875	W7:416585	W8:416585	W9:416585	W10:416585	W11:416585	W12:416585	W13:416585	W14:932675	W15:833235	W16:833235	W17:833235	W18:833235	W19:833235	W20:833235	W21:833235	W22:833235	W23:833235	W24:833235	W25:833235	W26:833235	W27:833235	W28:833235	W29:833235	W30:833235	W31:833235	W32:190739555
single_issue_nums: WS0:50809770	WS1:54819310	WS2:54819310	WS3:50809770	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 171319592 {8:21414949,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16025800 {40:400645,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 856597960 {40:21414949,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3205160 {8:400645,}
maxmflatency = 736 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 77 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:5487309 	682423 	830963 	1608029 	4993926 	2055519 	364725 	7080 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2940739 	18866840 	8015 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	21576619 	230264 	8711 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16916385 	3580955 	1102499 	203456 	12231 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	4687 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8603      8617      8780      8738      8717      8798      8814      8829      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8896      8877      8734      8825      8591      8722      8831      8820      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8720      8605      8840      8713      8774      8571      8732      8804      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8671      8696      8721      8722      8580      8696      8800      8805      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8732      8768      8726      8815      8771      8776      8874      8782      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8738      8818      8601      8713      8731      8793      8645      8623      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8777      8778      8753      8704      8790      8784      8512      8510      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8787      8730      8697      8667      8885      8899      8532      8605      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8977      8971      8654      8586      8779      8462      8588      8588      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8820      8799      8563      8667      8737      8747      8682      8797      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8810      8935      8664      8676      8602      8604      8789      8866      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8726      8669      8674      8870      8600      8761      8872      8815      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.917804  5.912997  5.922962  5.949701  5.874754  5.895346  5.900686  5.923044  5.909908  5.906891  5.900827  5.894068  5.871410  5.883593  5.909864  5.900531 
dram[1]:  5.910381  5.931792  5.917050  5.925122  5.884981  5.888678  5.884821  5.921925  5.877834  5.920284  5.886365  5.900403  5.856622  5.883324  5.882838  5.886521 
dram[2]:  5.903028  5.947956  5.902551  5.895758  5.901583  5.942499  5.898141  5.935153  5.885325  5.911827  5.898614  5.928582  5.853263  5.866981  5.874278  5.878365 
dram[3]:  5.903196  5.945199  5.866433  5.964882  5.910236  5.908705  5.881155  5.907206  5.911067  5.920774  5.896389  5.922405  5.876638  5.877149  5.879388  5.898812 
dram[4]:  5.954927  5.959455  5.879434  5.954947  5.931316  5.932434  5.934869  5.901244  5.934892  5.945730  5.920043  5.938176  5.856892  5.891964  5.880525  5.890396 
dram[5]:  5.944697  5.929382  5.943211  5.963799  5.878916  5.928171  5.910082  5.919172  5.885912  5.926578  5.944021  5.944144  5.919852  5.960934  5.884436  5.925284 
dram[6]:  5.935131  5.924134  5.970828  5.946166  5.923884  5.969335  5.897048  5.909277  5.897760  5.916525  5.898607  5.964696  5.951725  5.932783  5.872694  5.898090 
dram[7]:  5.916119  5.909926  5.929972  5.883261  5.934329  5.922957  5.912936  5.960926  5.934111  5.948208  5.891438  5.926015  5.923044  5.913275  5.896854  5.918493 
dram[8]:  5.910684  5.890156  5.902850  5.931936  5.892434  5.934418  5.880425  5.895001  5.887870  5.902715  5.915379  5.933736  5.925405  5.894376  5.895618  5.903936 
dram[9]:  5.876642  5.895687  5.921172  5.909200  5.864897  5.955418  5.903472  5.938180  5.881367  5.898417  5.944009  5.922657  5.858447  5.916720  5.884274  5.908724 
dram[10]:  5.879975  5.909695  5.947087  5.952113  5.914205  5.938683  5.952883  5.975025  5.927745  5.930586  5.928069  5.942755  5.882934  5.887901  5.918890  5.955525 
dram[11]:  5.886965  5.959826  5.926980  5.916897  5.909342  5.914063  5.919989  5.937749  5.913154  5.903324  5.919858  5.963850  5.867065  5.890952  5.901989  5.970018 
average row locality = 16030018/2711033 = 5.912882
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     83240     83245     83082     83096     83092     83084     83077     83032     83107     83088     83079     83060     83021     83047     83014     83018 
dram[1]:     83270     83241     83117     83150     83102     83125     83035     83034     83077     83076     83051     83014     83051     83002     83015     83026 
dram[2]:     83219     83237     83115     83125     83131     83104     83041     83072     83101     83075     83030     83027     83009     83005     83016     83027 
dram[3]:     83245     83222     83126     83156     83088     83090     83083     83057     83082     83077     83028     83023     83013     83032     83018     83034 
dram[4]:     83210     83214     83123     83124     83107     83099     83068     83079     83098     83084     83043     83067     83049     83042     83041     83021 
dram[5]:     83209     83207     83102     83111     83110     83122     83074     83084     83074     83064     83060     83032     83064     83065     83019     83041 
dram[6]:     83205     83210     83096     83090     83109     83111     83114     83104     83071     83094     83024     83064     83067     83009     83018     83012 
dram[7]:     83227     83234     83082     83095     83096     83090     83067     83047     83087     83095     83064     83062     83032     82989     83024     83046 
dram[8]:     83227     83231     83072     83080     83084     83121     83055     83085     83090     83088     83066     83058     83006     83029     83036     83011 
dram[9]:     83233     83227     83041     83085     83122     83089     83081     83073     83086     83098     83042     83068     83036     83008     83051     83055 
dram[10]:     83204     83213     83097     83114     83079     83086     83113     83095     83116     83073     83085     83066     83020     83008     83021     83037 
dram[11]:     83221     83249     83111     83105     83099     83077     83060     83061     83076     83073     83070     83076     83059     83063     83012     83043 
total dram reads = 15952734
bank skew: 83270/82989 = 1.00
chip skew: 1329469/1329334 = 1.00
number of total write accesses:
dram[0]:      1680      1672      1656      1656      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1544      1544 
dram[1]:      1684      1684      1656      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1544      1544 
dram[2]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[3]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[4]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1544      1548 
dram[5]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[6]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1544      1548 
dram[7]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1548 
dram[8]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1548      1552 
dram[9]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[10]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1552      1552 
dram[11]:      1684      1684      1648      1648      1600      1600      1600      1600      1600      1600      1600      1600      1600      1600      1556      1552 
total dram writes = 309136
bank skew: 1684/1544 = 1.09
chip skew: 25772/25752 = 1.00
average mf latency per bank:
dram[0]:        466       466       467       467       465       466       465       465       465       465       465       465       466       465       466       466
dram[1]:        465       466       467       467       465       466       465       466       465       466       465       465       465       465       465       465
dram[2]:        465       465       466       466       465       465       466       466       465       466       465       465       465       465       465       465
dram[3]:        465       465       466       466       465       465       465       465       465       466       466       466       465       465       465       465
dram[4]:        465       466       465       466       464       464       464       465       465       465       465       465       465       466       465       466
dram[5]:        466       466       466       466       465       465       464       465       464       465       464       465       465       465       465       466
dram[6]:        466       467       466       466       465       465       464       466       465       465       464       465       464       464       465       465
dram[7]:        466       466       466       467       465       466       465       465       465       466       465       465       464       465       465       465
dram[8]:        465       465       466       466       466       466       465       466       465       466       465       466       464       465       465       465
dram[9]:        465       465       465       465       465       464       466       466       466       466       465       465       465       465       465       466
dram[10]:        465       465       465       466       464       465       465       465       465       465       465       466       466       466       465       465
dram[11]:        465       466       465       466       464       464       464       465       464       465       465       464       465       465       465       465
maximum mf latency per bank:
dram[0]:        701       704       624       632       620       622       528       534       517       597       530       536       607       611       533       524
dram[1]:        690       694       637       630       616       630       565       531       542       535       541       533       575       604       583       548
dram[2]:        553       546       632       634       635       634       523       539       503       555       506       552       588       594       501       529
dram[3]:        692       717       619       644       625       622       506       524       534       619       522       533       651       591       564       567
dram[4]:        591       562       627       631       626       642       536       556       505       541       540       572       598       586       525       526
dram[5]:        736       655       625       633       652       633       542       531       550       516       525       560       503       597       510       545
dram[6]:        548       555       636       619       620       624       526       524       510       532       535       541       542       555       498       545
dram[7]:        611       555       620       634       624       626       532       523       514       557       640       537       543       580       535       532
dram[8]:        551       560       629       628       616       620       526       548       550       525       536       565       516       608       520       512
dram[9]:        549       548       622       623       613       634       511       522       565       561       545       530       524       520       514       511
dram[10]:        541       549       616       630       599       614       568       542       512       569       562       539       539       546       484       516
dram[11]:        556       575       618       633       617       621       528       542       518       516       543       541       509       562       499       518

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10286770 n_act=226238 n_pre=226222 n_ref_event=4572360550251980812 n_req=1335820 n_rd=1329382 n_rd_L2_A=0 n_write=0 n_wr_bk=25752 bw_util=0.4485
n_activity=10725509 dram_eff=0.5054
bk0: 83240a 10796709i bk1: 83245a 10804263i bk2: 83082a 10799554i bk3: 83096a 10807975i bk4: 83092a 10799024i bk5: 83084a 10799361i bk6: 83077a 10801170i bk7: 83032a 10809455i bk8: 83107a 10804889i bk9: 83088a 10807864i bk10: 83079a 10797413i bk11: 83060a 10801277i bk12: 83021a 10794041i bk13: 83047a 10807159i bk14: 83014a 10803999i bk15: 83018a 10811924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830640
Row_Buffer_Locality_read = 0.832709
Row_Buffer_Locality_write = 0.403386
Bank_Level_Parallism = 2.286214
Bank_Level_Parallism_Col = 1.857466
Bank_Level_Parallism_Ready = 1.248154
write_to_read_ratio_blp_rw_average = 0.030619
GrpLevelPara = 1.715679 

BW Util details:
bwutil = 0.448520 
total_CMD = 12085386 
util_bw = 5420536 
Wasted_Col = 3048656 
Wasted_Row = 1234611 
Idle = 2381583 

BW Util Bottlenecks: 
RCDc_limit = 3021676 
RCDWRc_limit = 24368 
WTRc_limit = 139034 
RTWc_limit = 164113 
CCDLc_limit = 1028286 
rwq = 0 
CCDLc_limit_alone = 1010174 
WTRc_limit_alone = 133252 
RTWc_limit_alone = 151783 

Commands details: 
total_CMD = 12085386 
n_nop = 10286770 
Read = 1329382 
Write = 0 
L2_Alloc = 0 
L2_WB = 25752 
n_act = 226238 
n_pre = 226222 
n_ref = 4572360550251980812 
n_req = 1335820 
total_req = 1355134 

Dual Bus Interface Util: 
issued_total_row = 452460 
issued_total_col = 1355134 
Row_Bus_Util =  0.037439 
CoL_Bus_Util = 0.112130 
Either_Row_CoL_Bus_Util = 0.148826 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.004992 
queue_avg = 4.449973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.44997
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10286031 n_act=226516 n_pre=226500 n_ref_event=7737782745945290801 n_req=1335826 n_rd=1329386 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10733516 dram_eff=0.505
bk0: 83270a 10795724i bk1: 83241a 10806430i bk2: 83117a 10803665i bk3: 83150a 10810403i bk4: 83102a 10797933i bk5: 83125a 10804380i bk6: 83035a 10795901i bk7: 83034a 10807912i bk8: 83077a 10799994i bk9: 83076a 10808706i bk10: 83051a 10794260i bk11: 83014a 10805729i bk12: 83051a 10796975i bk13: 83002a 10802214i bk14: 83015a 10796702i bk15: 83026a 10803895i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830433
Row_Buffer_Locality_read = 0.832494
Row_Buffer_Locality_write = 0.404969
Bank_Level_Parallism = 2.285775
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.248393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448524 
total_CMD = 12085386 
util_bw = 5420584 
Wasted_Col = 3052686 
Wasted_Row = 1239874 
Idle = 2372242 

BW Util Bottlenecks: 
RCDc_limit = 3028696 
RCDWRc_limit = 23470 
WTRc_limit = 137441 
RTWc_limit = 162631 
CCDLc_limit = 1028214 
rwq = 0 
CCDLc_limit_alone = 1009894 
WTRc_limit_alone = 131462 
RTWc_limit_alone = 150290 

Commands details: 
total_CMD = 12085386 
n_nop = 10286031 
Read = 1329386 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 226516 
n_pre = 226500 
n_ref = 7737782745945290801 
n_req = 1335826 
total_req = 1355146 

Dual Bus Interface Util: 
issued_total_row = 453016 
issued_total_col = 1355146 
Row_Bus_Util =  0.037485 
CoL_Bus_Util = 0.112131 
Either_Row_CoL_Bus_Util = 0.148887 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.004895 
queue_avg = 4.439591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=4.43959
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10286411 n_act=226353 n_pre=226337 n_ref_event=7737782745945290801 n_req=1335774 n_rd=1329334 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10736342 dram_eff=0.5049
bk0: 83219a 10795412i bk1: 83237a 10808972i bk2: 83115a 10800796i bk3: 83125a 10805374i bk4: 83131a 10799460i bk5: 83104a 10809285i bk6: 83041a 10798757i bk7: 83072a 10810623i bk8: 83101a 10796605i bk9: 83075a 10804216i bk10: 83030a 10795725i bk11: 83027a 10808253i bk12: 83009a 10800925i bk13: 83005a 10806929i bk14: 83016a 10797336i bk15: 83027a 10803588i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830548
Row_Buffer_Locality_read = 0.832591
Row_Buffer_Locality_write = 0.409006
Bank_Level_Parallism = 2.283070
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.246394
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448507 
total_CMD = 12085386 
util_bw = 5420376 
Wasted_Col = 3054048 
Wasted_Row = 1245492 
Idle = 2365470 

BW Util Bottlenecks: 
RCDc_limit = 3029084 
RCDWRc_limit = 23725 
WTRc_limit = 137900 
RTWc_limit = 166539 
CCDLc_limit = 1029905 
rwq = 0 
CCDLc_limit_alone = 1010857 
WTRc_limit_alone = 132001 
RTWc_limit_alone = 153390 

Commands details: 
total_CMD = 12085386 
n_nop = 10286411 
Read = 1329334 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 226353 
n_pre = 226337 
n_ref = 7737782745945290801 
n_req = 1335774 
total_req = 1355094 

Dual Bus Interface Util: 
issued_total_row = 452690 
issued_total_col = 1355094 
Row_Bus_Util =  0.037458 
CoL_Bus_Util = 0.112127 
Either_Row_CoL_Bus_Util = 0.148855 
Issued_on_Two_Bus_Simul_Util = 0.000729 
issued_two_Eff = 0.004897 
queue_avg = 4.447419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44742
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10286569 n_act=226250 n_pre=226234 n_ref_event=3255307777713450285 n_req=1335814 n_rd=1329374 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10734503 dram_eff=0.505
bk0: 83245a 10790019i bk1: 83222a 10806221i bk2: 83126a 10792411i bk3: 83156a 10812337i bk4: 83088a 10797736i bk5: 83090a 10804607i bk6: 83083a 10794964i bk7: 83057a 10806267i bk8: 83082a 10798795i bk9: 83077a 10805590i bk10: 83028a 10800776i bk11: 83023a 10810670i bk12: 83013a 10796855i bk13: 83032a 10801883i bk14: 83018a 10794916i bk15: 83034a 10802347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830631
Row_Buffer_Locality_read = 0.832696
Row_Buffer_Locality_write = 0.404193
Bank_Level_Parallism = 2.287153
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.249393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448520 
total_CMD = 12085386 
util_bw = 5420536 
Wasted_Col = 3052438 
Wasted_Row = 1241346 
Idle = 2371066 

BW Util Bottlenecks: 
RCDc_limit = 3030479 
RCDWRc_limit = 22956 
WTRc_limit = 137393 
RTWc_limit = 165023 
CCDLc_limit = 1024074 
rwq = 0 
CCDLc_limit_alone = 1005597 
WTRc_limit_alone = 131314 
RTWc_limit_alone = 152625 

Commands details: 
total_CMD = 12085386 
n_nop = 10286569 
Read = 1329374 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 226250 
n_pre = 226234 
n_ref = 3255307777713450285 
n_req = 1335814 
total_req = 1355134 

Dual Bus Interface Util: 
issued_total_row = 452484 
issued_total_col = 1355134 
Row_Bus_Util =  0.037441 
CoL_Bus_Util = 0.112130 
Either_Row_CoL_Bus_Util = 0.148842 
Issued_on_Two_Bus_Simul_Util = 0.000728 
issued_two_Eff = 0.004893 
queue_avg = 4.434401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4344
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10287499 n_act=225700 n_pre=225684 n_ref_event=3255307777713450285 n_req=1335908 n_rd=1329469 n_rd_L2_A=0 n_write=0 n_wr_bk=25756 bw_util=0.4486
n_activity=10723754 dram_eff=0.5055
bk0: 83210a 10802185i bk1: 83214a 10804075i bk2: 83123a 10791913i bk3: 83124a 10810617i bk4: 83107a 10802457i bk5: 83099a 10811674i bk6: 83068a 10806471i bk7: 83079a 10809530i bk8: 83098a 10804101i bk9: 83084a 10809418i bk10: 83043a 10801349i bk11: 83067a 10810428i bk12: 83049a 10792258i bk13: 83042a 10800335i bk14: 83041a 10795943i bk15: 83021a 10801877i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831054
Row_Buffer_Locality_read = 0.833115
Row_Buffer_Locality_write = 0.405498
Bank_Level_Parallism = 2.285100
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.249735
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448550 
total_CMD = 12085386 
util_bw = 5420900 
Wasted_Col = 3046769 
Wasted_Row = 1238227 
Idle = 2379490 

BW Util Bottlenecks: 
RCDc_limit = 3016579 
RCDWRc_limit = 23639 
WTRc_limit = 137462 
RTWc_limit = 163893 
CCDLc_limit = 1026872 
rwq = 0 
CCDLc_limit_alone = 1008035 
WTRc_limit_alone = 131090 
RTWc_limit_alone = 151428 

Commands details: 
total_CMD = 12085386 
n_nop = 10287499 
Read = 1329469 
Write = 0 
L2_Alloc = 0 
L2_WB = 25756 
n_act = 225700 
n_pre = 225684 
n_ref = 3255307777713450285 
n_req = 1335908 
total_req = 1355225 

Dual Bus Interface Util: 
issued_total_row = 451384 
issued_total_col = 1355225 
Row_Bus_Util =  0.037350 
CoL_Bus_Util = 0.112138 
Either_Row_CoL_Bus_Util = 0.148765 
Issued_on_Two_Bus_Simul_Util = 0.000722 
issued_two_Eff = 0.004851 
queue_avg = 4.424308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42431
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10287862 n_act=225452 n_pre=225436 n_ref_event=3255307777713450285 n_req=1335878 n_rd=1329438 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10719095 dram_eff=0.5057
bk0: 83209a 10802185i bk1: 83207a 10803651i bk2: 83102a 10798406i bk3: 83111a 10810908i bk4: 83110a 10796271i bk5: 83122a 10806838i bk6: 83074a 10802846i bk7: 83084a 10812908i bk8: 83074a 10795946i bk9: 83064a 10808166i bk10: 83060a 10808030i bk11: 83032a 10811722i bk12: 83064a 10798433i bk13: 83065a 10812299i bk14: 83019a 10797758i bk15: 83041a 10810709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831236
Row_Buffer_Locality_read = 0.833274
Row_Buffer_Locality_write = 0.410559
Bank_Level_Parallism = 2.285427
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.246740
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448541 
total_CMD = 12085386 
util_bw = 5420792 
Wasted_Col = 3039881 
Wasted_Row = 1234925 
Idle = 2389788 

BW Util Bottlenecks: 
RCDc_limit = 3016666 
RCDWRc_limit = 22905 
WTRc_limit = 140024 
RTWc_limit = 165752 
CCDLc_limit = 1023148 
rwq = 0 
CCDLc_limit_alone = 1004268 
WTRc_limit_alone = 133536 
RTWc_limit_alone = 153360 

Commands details: 
total_CMD = 12085386 
n_nop = 10287862 
Read = 1329438 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 225452 
n_pre = 225436 
n_ref = 3255307777713450285 
n_req = 1335878 
total_req = 1355198 

Dual Bus Interface Util: 
issued_total_row = 450888 
issued_total_col = 1355198 
Row_Bus_Util =  0.037309 
CoL_Bus_Util = 0.112135 
Either_Row_CoL_Bus_Util = 0.148735 
Issued_on_Two_Bus_Simul_Util = 0.000708 
issued_two_Eff = 0.004763 
queue_avg = 4.428335 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42833
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10287972 n_act=225446 n_pre=225430 n_ref_event=3255307777713450285 n_req=1335837 n_rd=1329398 n_rd_L2_A=0 n_write=0 n_wr_bk=25756 bw_util=0.4485
n_activity=10708170 dram_eff=0.5062
bk0: 83205a 10797121i bk1: 83210a 10803091i bk2: 83096a 10806442i bk3: 83090a 10805957i bk4: 83109a 10806797i bk5: 83111a 10812979i bk6: 83114a 10803534i bk7: 83104a 10803443i bk8: 83071a 10795534i bk9: 83094a 10800440i bk10: 83024a 10796885i bk11: 83064a 10808705i bk12: 83067a 10808088i bk13: 83009a 10811655i bk14: 83018a 10797559i bk15: 83012a 10807396i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831235
Row_Buffer_Locality_read = 0.833272
Row_Buffer_Locality_write = 0.410778
Bank_Level_Parallism = 2.289529
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.250931
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448527 
total_CMD = 12085386 
util_bw = 5420616 
Wasted_Col = 3031596 
Wasted_Row = 1232136 
Idle = 2401038 

BW Util Bottlenecks: 
RCDc_limit = 3013782 
RCDWRc_limit = 23051 
WTRc_limit = 138777 
RTWc_limit = 164033 
CCDLc_limit = 1020677 
rwq = 0 
CCDLc_limit_alone = 1001529 
WTRc_limit_alone = 132463 
RTWc_limit_alone = 151199 

Commands details: 
total_CMD = 12085386 
n_nop = 10287972 
Read = 1329398 
Write = 0 
L2_Alloc = 0 
L2_WB = 25756 
n_act = 225446 
n_pre = 225430 
n_ref = 3255307777713450285 
n_req = 1335837 
total_req = 1355154 

Dual Bus Interface Util: 
issued_total_row = 450876 
issued_total_col = 1355154 
Row_Bus_Util =  0.037308 
CoL_Bus_Util = 0.112132 
Either_Row_CoL_Bus_Util = 0.148726 
Issued_on_Two_Bus_Simul_Util = 0.000713 
issued_two_Eff = 0.004794 
queue_avg = 4.430871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43087
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10287854 n_act=225640 n_pre=225624 n_ref_event=3255307777713450285 n_req=1335777 n_rd=1329337 n_rd_L2_A=0 n_write=0 n_wr_bk=25760 bw_util=0.4485
n_activity=10704016 dram_eff=0.5064
bk0: 83227a 10798121i bk1: 83234a 10802420i bk2: 83082a 10801231i bk3: 83095a 10799888i bk4: 83096a 10802384i bk5: 83090a 10807042i bk6: 83067a 10798314i bk7: 83047a 10817456i bk8: 83087a 10798043i bk9: 83095a 10808021i bk10: 83064a 10794414i bk11: 83062a 10801183i bk12: 83032a 10801860i bk13: 82989a 10808895i bk14: 83024a 10798418i bk15: 83046a 10810843i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831083
Row_Buffer_Locality_read = 0.833126
Row_Buffer_Locality_write = 0.409317
Bank_Level_Parallism = 2.292282
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.250154
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448508 
total_CMD = 12085386 
util_bw = 5420388 
Wasted_Col = 3029815 
Wasted_Row = 1229302 
Idle = 2405881 

BW Util Bottlenecks: 
RCDc_limit = 3006275 
RCDWRc_limit = 23295 
WTRc_limit = 137585 
RTWc_limit = 166524 
CCDLc_limit = 1021243 
rwq = 0 
CCDLc_limit_alone = 1002393 
WTRc_limit_alone = 131467 
RTWc_limit_alone = 153792 

Commands details: 
total_CMD = 12085386 
n_nop = 10287854 
Read = 1329337 
Write = 0 
L2_Alloc = 0 
L2_WB = 25760 
n_act = 225640 
n_pre = 225624 
n_ref = 3255307777713450285 
n_req = 1335777 
total_req = 1355097 

Dual Bus Interface Util: 
issued_total_row = 451264 
issued_total_col = 1355097 
Row_Bus_Util =  0.037340 
CoL_Bus_Util = 0.112127 
Either_Row_CoL_Bus_Util = 0.148736 
Issued_on_Two_Bus_Simul_Util = 0.000731 
issued_two_Eff = 0.004912 
queue_avg = 4.446357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44636
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10287018 n_act=226177 n_pre=226161 n_ref_event=3255307777713450285 n_req=1335780 n_rd=1329339 n_rd_L2_A=0 n_write=0 n_wr_bk=25764 bw_util=0.4485
n_activity=10711581 dram_eff=0.506
bk0: 83227a 10795520i bk1: 83231a 10800666i bk2: 83072a 10796955i bk3: 83080a 10806823i bk4: 83084a 10794014i bk5: 83121a 10808783i bk6: 83055a 10799161i bk7: 83085a 10801740i bk8: 83090a 10797433i bk9: 83088a 10806039i bk10: 83066a 10797715i bk11: 83058a 10810921i bk12: 83006a 10804348i bk13: 83029a 10805516i bk14: 83036a 10797788i bk15: 83011a 10804954i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830681
Row_Buffer_Locality_read = 0.832724
Row_Buffer_Locality_write = 0.408943
Bank_Level_Parallism = 2.291473
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.249622
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448510 
total_CMD = 12085386 
util_bw = 5420412 
Wasted_Col = 3035519 
Wasted_Row = 1235256 
Idle = 2394199 

BW Util Bottlenecks: 
RCDc_limit = 3016953 
RCDWRc_limit = 23676 
WTRc_limit = 139137 
RTWc_limit = 164416 
CCDLc_limit = 1023092 
rwq = 0 
CCDLc_limit_alone = 1003928 
WTRc_limit_alone = 132823 
RTWc_limit_alone = 151566 

Commands details: 
total_CMD = 12085386 
n_nop = 10287018 
Read = 1329339 
Write = 0 
L2_Alloc = 0 
L2_WB = 25764 
n_act = 226177 
n_pre = 226161 
n_ref = 3255307777713450285 
n_req = 1335780 
total_req = 1355103 

Dual Bus Interface Util: 
issued_total_row = 452338 
issued_total_col = 1355103 
Row_Bus_Util =  0.037429 
CoL_Bus_Util = 0.112127 
Either_Row_CoL_Bus_Util = 0.148805 
Issued_on_Two_Bus_Simul_Util = 0.000751 
issued_two_Eff = 0.005045 
queue_avg = 4.459444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.45944
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10286625 n_act=226232 n_pre=226216 n_ref_event=3255307777713450285 n_req=1335837 n_rd=1329395 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4485
n_activity=10706311 dram_eff=0.5063
bk0: 83233a 10791534i bk1: 83227a 10798927i bk2: 83041a 10796072i bk3: 83085a 10801657i bk4: 83122a 10790626i bk5: 83089a 10810861i bk6: 83081a 10799113i bk7: 83073a 10809302i bk8: 83086a 10796345i bk9: 83098a 10802432i bk10: 83042a 10807758i bk11: 83068a 10812801i bk12: 83036a 10798982i bk13: 83008a 10812601i bk14: 83051a 10796622i bk15: 83055a 10805369i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830647
Row_Buffer_Locality_read = 0.832680
Row_Buffer_Locality_write = 0.411052
Bank_Level_Parallism = 2.291883
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.250136
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448529 
total_CMD = 12085386 
util_bw = 5420652 
Wasted_Col = 3037276 
Wasted_Row = 1229631 
Idle = 2397827 

BW Util Bottlenecks: 
RCDc_limit = 3016305 
RCDWRc_limit = 23367 
WTRc_limit = 139436 
RTWc_limit = 164108 
CCDLc_limit = 1027307 
rwq = 0 
CCDLc_limit_alone = 1008464 
WTRc_limit_alone = 133014 
RTWc_limit_alone = 151687 

Commands details: 
total_CMD = 12085386 
n_nop = 10286625 
Read = 1329395 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 226232 
n_pre = 226216 
n_ref = 3255307777713450285 
n_req = 1335837 
total_req = 1355163 

Dual Bus Interface Util: 
issued_total_row = 452448 
issued_total_col = 1355163 
Row_Bus_Util =  0.037438 
CoL_Bus_Util = 0.112132 
Either_Row_CoL_Bus_Util = 0.148838 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.004920 
queue_avg = 4.447275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44728
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10288192 n_act=225367 n_pre=225351 n_ref_event=3255307777713450285 n_req=1335869 n_rd=1329427 n_rd_L2_A=0 n_write=0 n_wr_bk=25768 bw_util=0.4485
n_activity=10701303 dram_eff=0.5066
bk0: 83204a 10788063i bk1: 83213a 10801790i bk2: 83097a 10806411i bk3: 83114a 10810407i bk4: 83079a 10801064i bk5: 83086a 10807501i bk6: 83113a 10810184i bk7: 83095a 10817078i bk8: 83116a 10801405i bk9: 83073a 10809463i bk10: 83085a 10802157i bk11: 83066a 10808768i bk12: 83020a 10799887i bk13: 83008a 10803592i bk14: 83021a 10798872i bk15: 83037a 10815479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831299
Row_Buffer_Locality_read = 0.833345
Row_Buffer_Locality_write = 0.409034
Bank_Level_Parallism = 2.288446
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.249761
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448540 
total_CMD = 12085386 
util_bw = 5420780 
Wasted_Col = 3031035 
Wasted_Row = 1229272 
Idle = 2404299 

BW Util Bottlenecks: 
RCDc_limit = 3003724 
RCDWRc_limit = 23687 
WTRc_limit = 138480 
RTWc_limit = 162574 
CCDLc_limit = 1026001 
rwq = 0 
CCDLc_limit_alone = 1007613 
WTRc_limit_alone = 132440 
RTWc_limit_alone = 150226 

Commands details: 
total_CMD = 12085386 
n_nop = 10288192 
Read = 1329427 
Write = 0 
L2_Alloc = 0 
L2_WB = 25768 
n_act = 225367 
n_pre = 225351 
n_ref = 3255307777713450285 
n_req = 1335869 
total_req = 1355195 

Dual Bus Interface Util: 
issued_total_row = 450718 
issued_total_col = 1355195 
Row_Bus_Util =  0.037294 
CoL_Bus_Util = 0.112135 
Either_Row_CoL_Bus_Util = 0.148708 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.004851 
queue_avg = 4.442416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44242
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=12085386 n_nop=10287703 n_act=225710 n_pre=225694 n_ref_event=7310313499448795487 n_req=1335898 n_rd=1329455 n_rd_L2_A=0 n_write=0 n_wr_bk=25772 bw_util=0.4486
n_activity=10711428 dram_eff=0.5061
bk0: 83221a 10793267i bk1: 83249a 10807953i bk2: 83111a 10803213i bk3: 83105a 10806611i bk4: 83099a 10796530i bk5: 83077a 10803108i bk6: 83060a 10804412i bk7: 83061a 10810962i bk8: 83076a 10803807i bk9: 83073a 10805305i bk10: 83070a 10801501i bk11: 83076a 10813427i bk12: 83059a 10799428i bk13: 83063a 10807964i bk14: 83012a 10804055i bk15: 83043a 10816022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831046
Row_Buffer_Locality_read = 0.833074
Row_Buffer_Locality_write = 0.412386
Bank_Level_Parallism = 2.285827
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.247854
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448551 
total_CMD = 12085386 
util_bw = 5420908 
Wasted_Col = 3037149 
Wasted_Row = 1234349 
Idle = 2392980 

BW Util Bottlenecks: 
RCDc_limit = 3012085 
RCDWRc_limit = 23232 
WTRc_limit = 140859 
RTWc_limit = 162287 
CCDLc_limit = 1024809 
rwq = 0 
CCDLc_limit_alone = 1006265 
WTRc_limit_alone = 134563 
RTWc_limit_alone = 150039 

Commands details: 
total_CMD = 12085386 
n_nop = 10287703 
Read = 1329455 
Write = 0 
L2_Alloc = 0 
L2_WB = 25772 
n_act = 225710 
n_pre = 225694 
n_ref = 7310313499448795487 
n_req = 1335898 
total_req = 1355227 

Dual Bus Interface Util: 
issued_total_row = 451404 
issued_total_col = 1355227 
Row_Bus_Util =  0.037351 
CoL_Bus_Util = 0.112138 
Either_Row_CoL_Bus_Util = 0.148749 
Issued_on_Two_Bus_Simul_Util = 0.000740 
issued_two_Eff = 0.004978 
queue_avg = 4.448382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=4.44838

========= L2 cache stats =========
L2_cache_bank[0]: Access = 909120, Miss = 677740, Miss_rate = 0.745, Pending_hits = 118537, Reservation_fails = 0
L2_cache_bank[1]: Access = 908820, Miss = 677690, Miss_rate = 0.746, Pending_hits = 118898, Reservation_fails = 0
L2_cache_bank[2]: Access = 909052, Miss = 677750, Miss_rate = 0.746, Pending_hits = 119165, Reservation_fails = 0
L2_cache_bank[3]: Access = 909152, Miss = 677688, Miss_rate = 0.745, Pending_hits = 119208, Reservation_fails = 0
L2_cache_bank[4]: Access = 908798, Miss = 677682, Miss_rate = 0.746, Pending_hits = 118665, Reservation_fails = 0
L2_cache_bank[5]: Access = 909025, Miss = 677692, Miss_rate = 0.746, Pending_hits = 119063, Reservation_fails = 0
L2_cache_bank[6]: Access = 909109, Miss = 677703, Miss_rate = 0.745, Pending_hits = 119060, Reservation_fails = 0
L2_cache_bank[7]: Access = 908769, Miss = 677711, Miss_rate = 0.746, Pending_hits = 118875, Reservation_fails = 0
L2_cache_bank[8]: Access = 908999, Miss = 677759, Miss_rate = 0.746, Pending_hits = 119212, Reservation_fails = 0
L2_cache_bank[9]: Access = 909159, Miss = 677750, Miss_rate = 0.745, Pending_hits = 119245, Reservation_fails = 0
L2_cache_bank[10]: Access = 908838, Miss = 677732, Miss_rate = 0.746, Pending_hits = 118732, Reservation_fails = 0
L2_cache_bank[11]: Access = 909033, Miss = 677746, Miss_rate = 0.746, Pending_hits = 119114, Reservation_fails = 0
L2_cache_bank[12]: Access = 909099, Miss = 677724, Miss_rate = 0.745, Pending_hits = 118575, Reservation_fails = 0
L2_cache_bank[13]: Access = 908810, Miss = 677714, Miss_rate = 0.746, Pending_hits = 118898, Reservation_fails = 0
L2_cache_bank[14]: Access = 909015, Miss = 677699, Miss_rate = 0.746, Pending_hits = 118858, Reservation_fails = 0
L2_cache_bank[15]: Access = 909176, Miss = 677678, Miss_rate = 0.745, Pending_hits = 118963, Reservation_fails = 0
L2_cache_bank[16]: Access = 908850, Miss = 677656, Miss_rate = 0.746, Pending_hits = 118613, Reservation_fails = 0
L2_cache_bank[17]: Access = 909057, Miss = 677723, Miss_rate = 0.746, Pending_hits = 118916, Reservation_fails = 0
L2_cache_bank[18]: Access = 909164, Miss = 677712, Miss_rate = 0.745, Pending_hits = 118844, Reservation_fails = 0
L2_cache_bank[19]: Access = 908779, Miss = 677723, Miss_rate = 0.746, Pending_hits = 118852, Reservation_fails = 0
L2_cache_bank[20]: Access = 908992, Miss = 677755, Miss_rate = 0.746, Pending_hits = 118808, Reservation_fails = 0
L2_cache_bank[21]: Access = 909079, Miss = 677712, Miss_rate = 0.745, Pending_hits = 118768, Reservation_fails = 0
L2_cache_bank[22]: Access = 908739, Miss = 677728, Miss_rate = 0.746, Pending_hits = 118107, Reservation_fails = 0
L2_cache_bank[23]: Access = 908960, Miss = 677767, Miss_rate = 0.746, Pending_hits = 118523, Reservation_fails = 0
L2_total_cache_accesses = 21815594
L2_total_cache_misses = 16265234
L2_total_cache_miss_rate = 0.7456
L2_total_cache_pending_hits = 2852499
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2609716
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2852499
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3994550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11958184
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2852499
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 88145
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 78125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 234375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21414949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 400645
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=21815594
icnt_total_pkts_simt_to_mem=21815594
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 21815594
Req_Network_cycles = 4712631
Req_Network_injected_packets_per_cycle =       4.6292 
Req_Network_conflicts_per_cycle =       0.7799
Req_Network_conflicts_per_cycle_util =       0.7921
Req_Bank_Level_Parallism =       4.7017
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2857
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1929

Reply_Network_injected_packets_num = 21815594
Reply_Network_cycles = 4712631
Reply_Network_injected_packets_per_cycle =        4.6292
Reply_Network_conflicts_per_cycle =        2.4189
Reply_Network_conflicts_per_cycle_util =       2.4538
Reply_Bank_Level_Parallism =       4.6960
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2406
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1543
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 19 hrs, 28 min, 25 sec (70105 sec)
gpgpu_simulation_rate = 84767 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 5 is = 10000
Simulation cycle for kernel 5 is = 15000
Simulation cycle for kernel 5 is = 20000
Simulation cycle for kernel 5 is = 25000
Simulation cycle for kernel 5 is = 30000
Simulation cycle for kernel 5 is = 35000
Simulation cycle for kernel 5 is = 40000
Simulation cycle for kernel 5 is = 45000
Simulation cycle for kernel 5 is = 50000
Simulation cycle for kernel 5 is = 55000
Simulation cycle for kernel 5 is = 60000
Simulation cycle for kernel 5 is = 65000
Simulation cycle for kernel 5 is = 70000
Simulation cycle for kernel 5 is = 75000
Simulation cycle for kernel 5 is = 80000
Simulation cycle for kernel 5 is = 85000
Simulation cycle for kernel 5 is = 90000
Simulation cycle for kernel 5 is = 95000
Simulation cycle for kernel 5 is = 100000
Simulation cycle for kernel 5 is = 105000
Simulation cycle for kernel 5 is = 110000
Simulation cycle for kernel 5 is = 115000
Simulation cycle for kernel 5 is = 120000
Simulation cycle for kernel 5 is = 125000
Simulation cycle for kernel 5 is = 130000
Simulation cycle for kernel 5 is = 135000
Simulation cycle for kernel 5 is = 140000
Simulation cycle for kernel 5 is = 145000
Simulation cycle for kernel 5 is = 150000
Simulation cycle for kernel 5 is = 155000
Simulation cycle for kernel 5 is = 160000
Simulation cycle for kernel 5 is = 165000
Simulation cycle for kernel 5 is = 170000
Simulation cycle for kernel 5 is = 175000
Simulation cycle for kernel 5 is = 180000
Simulation cycle for kernel 5 is = 185000
Simulation cycle for kernel 5 is = 190000
Simulation cycle for kernel 5 is = 195000
Simulation cycle for kernel 5 is = 200000
Simulation cycle for kernel 5 is = 205000
Simulation cycle for kernel 5 is = 210000
Simulation cycle for kernel 5 is = 215000
Simulation cycle for kernel 5 is = 220000
Simulation cycle for kernel 5 is = 225000
Simulation cycle for kernel 5 is = 230000
Simulation cycle for kernel 5 is = 235000
Simulation cycle for kernel 5 is = 240000
Simulation cycle for kernel 5 is = 245000
Simulation cycle for kernel 5 is = 250000
Simulation cycle for kernel 5 is = 255000
Simulation cycle for kernel 5 is = 260000
Simulation cycle for kernel 5 is = 265000
Simulation cycle for kernel 5 is = 270000
Simulation cycle for kernel 5 is = 275000
Simulation cycle for kernel 5 is = 280000
Simulation cycle for kernel 5 is = 285000
Simulation cycle for kernel 5 is = 290000
Simulation cycle for kernel 5 is = 295000
Simulation cycle for kernel 5 is = 300000
Simulation cycle for kernel 5 is = 305000
Simulation cycle for kernel 5 is = 310000
Simulation cycle for kernel 5 is = 315000
Simulation cycle for kernel 5 is = 320000
Simulation cycle for kernel 5 is = 325000
Simulation cycle for kernel 5 is = 330000
Simulation cycle for kernel 5 is = 335000
Simulation cycle for kernel 5 is = 340000
Simulation cycle for kernel 5 is = 345000
Simulation cycle for kernel 5 is = 350000
Simulation cycle for kernel 5 is = 355000
Simulation cycle for kernel 5 is = 360000
Simulation cycle for kernel 5 is = 365000
Simulation cycle for kernel 5 is = 370000
Simulation cycle for kernel 5 is = 375000
Simulation cycle for kernel 5 is = 380000
Simulation cycle for kernel 5 is = 385000
Simulation cycle for kernel 5 is = 390000
Simulation cycle for kernel 5 is = 395000
Simulation cycle for kernel 5 is = 400000
Simulation cycle for kernel 5 is = 405000
Simulation cycle for kernel 5 is = 410000
Simulation cycle for kernel 5 is = 415000
Simulation cycle for kernel 5 is = 420000
Simulation cycle for kernel 5 is = 425000
Simulation cycle for kernel 5 is = 430000
Simulation cycle for kernel 5 is = 435000
Simulation cycle for kernel 5 is = 440000
Simulation cycle for kernel 5 is = 445000
Simulation cycle for kernel 5 is = 450000
Simulation cycle for kernel 5 is = 455000
Simulation cycle for kernel 5 is = 460000
Simulation cycle for kernel 5 is = 465000
Simulation cycle for kernel 5 is = 470000
Simulation cycle for kernel 5 is = 475000
Simulation cycle for kernel 5 is = 480000
Simulation cycle for kernel 5 is = 485000
Simulation cycle for kernel 5 is = 490000
Simulation cycle for kernel 5 is = 495000
Simulation cycle for kernel 5 is = 500000
Simulation cycle for kernel 5 is = 505000
Simulation cycle for kernel 5 is = 510000
Simulation cycle for kernel 5 is = 515000
Simulation cycle for kernel 5 is = 520000
Simulation cycle for kernel 5 is = 525000
Simulation cycle for kernel 5 is = 530000
Simulation cycle for kernel 5 is = 535000
Simulation cycle for kernel 5 is = 540000
Simulation cycle for kernel 5 is = 545000
Simulation cycle for kernel 5 is = 550000
Simulation cycle for kernel 5 is = 555000
Simulation cycle for kernel 5 is = 560000
Simulation cycle for kernel 5 is = 565000
Simulation cycle for kernel 5 is = 570000
Simulation cycle for kernel 5 is = 575000
Simulation cycle for kernel 5 is = 580000
Simulation cycle for kernel 5 is = 585000
Simulation cycle for kernel 5 is = 590000
Simulation cycle for kernel 5 is = 595000
Simulation cycle for kernel 5 is = 600000
Simulation cycle for kernel 5 is = 605000
Simulation cycle for kernel 5 is = 610000
Simulation cycle for kernel 5 is = 615000
Simulation cycle for kernel 5 is = 620000
Simulation cycle for kernel 5 is = 625000
Simulation cycle for kernel 5 is = 630000
Simulation cycle for kernel 5 is = 635000
Simulation cycle for kernel 5 is = 640000
Simulation cycle for kernel 5 is = 645000
Simulation cycle for kernel 5 is = 650000
Simulation cycle for kernel 5 is = 655000
Simulation cycle for kernel 5 is = 660000
Simulation cycle for kernel 5 is = 665000
Simulation cycle for kernel 5 is = 670000
Simulation cycle for kernel 5 is = 675000
Simulation cycle for kernel 5 is = 680000
Simulation cycle for kernel 5 is = 685000
Simulation cycle for kernel 5 is = 690000
Simulation cycle for kernel 5 is = 695000
Simulation cycle for kernel 5 is = 700000
Simulation cycle for kernel 5 is = 705000
Simulation cycle for kernel 5 is = 710000
Simulation cycle for kernel 5 is = 715000
Simulation cycle for kernel 5 is = 720000
Simulation cycle for kernel 5 is = 725000
Simulation cycle for kernel 5 is = 730000
Simulation cycle for kernel 5 is = 735000
Simulation cycle for kernel 5 is = 740000
Simulation cycle for kernel 5 is = 745000
Simulation cycle for kernel 5 is = 750000
Simulation cycle for kernel 5 is = 755000
Simulation cycle for kernel 5 is = 760000
Simulation cycle for kernel 5 is = 765000
Simulation cycle for kernel 5 is = 770000
Simulation cycle for kernel 5 is = 775000
Simulation cycle for kernel 5 is = 780000
Simulation cycle for kernel 5 is = 785000
Simulation cycle for kernel 5 is = 790000
Simulation cycle for kernel 5 is = 795000
Simulation cycle for kernel 5 is = 800000
Simulation cycle for kernel 5 is = 805000
Simulation cycle for kernel 5 is = 810000
Simulation cycle for kernel 5 is = 815000
Simulation cycle for kernel 5 is = 820000
Simulation cycle for kernel 5 is = 825000
Simulation cycle for kernel 5 is = 830000
Simulation cycle for kernel 5 is = 835000
Simulation cycle for kernel 5 is = 840000
Simulation cycle for kernel 5 is = 845000
Simulation cycle for kernel 5 is = 850000
Simulation cycle for kernel 5 is = 855000
Simulation cycle for kernel 5 is = 860000
Simulation cycle for kernel 5 is = 865000
Simulation cycle for kernel 5 is = 870000
Simulation cycle for kernel 5 is = 875000
Simulation cycle for kernel 5 is = 880000
Simulation cycle for kernel 5 is = 885000
Simulation cycle for kernel 5 is = 890000
Simulation cycle for kernel 5 is = 895000
Simulation cycle for kernel 5 is = 900000
Simulation cycle for kernel 5 is = 905000
Simulation cycle for kernel 5 is = 910000
Simulation cycle for kernel 5 is = 915000
Simulation cycle for kernel 5 is = 920000
Simulation cycle for kernel 5 is = 925000
Simulation cycle for kernel 5 is = 930000
Simulation cycle for kernel 5 is = 935000
Simulation cycle for kernel 5 is = 940000
Destroy streams for kernel 6: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 944434
gpu_sim_insn = 1188529317
gpu_ipc =    1258.4567
gpu_tot_sim_cycle = 5657065
gpu_tot_sim_insn = 7131175902
gpu_tot_ipc =    1260.5787
gpu_tot_issued_cta = 19236
gpu_occupancy = 98.9533% 
gpu_tot_occupancy = 98.9809% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6210
partiton_level_parallism_total  =       4.6278
partiton_level_parallism_util =       4.6967
partiton_level_parallism_util_total  =       4.7009
L2_BW  =     201.8459 GB/Sec
L2_BW_total  =     202.1429 GB/Sec
gpu_total_sim_rate=85031

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1091323, Miss = 875977, Miss_rate = 0.803, Pending_hits = 211661, Reservation_fails = 60398
	L1D_cache_core[1]: Access = 1096648, Miss = 877745, Miss_rate = 0.800, Pending_hits = 214711, Reservation_fails = 57337
	L1D_cache_core[2]: Access = 1091416, Miss = 874603, Miss_rate = 0.801, Pending_hits = 213115, Reservation_fails = 60958
	L1D_cache_core[3]: Access = 1084790, Miss = 863771, Miss_rate = 0.796, Pending_hits = 215099, Reservation_fails = 55527
	L1D_cache_core[4]: Access = 1090250, Miss = 873657, Miss_rate = 0.801, Pending_hits = 212759, Reservation_fails = 60029
	L1D_cache_core[5]: Access = 1095074, Miss = 879376, Miss_rate = 0.803, Pending_hits = 211699, Reservation_fails = 64736
	L1D_cache_core[6]: Access = 1098531, Miss = 875639, Miss_rate = 0.797, Pending_hits = 217366, Reservation_fails = 62068
	L1D_cache_core[7]: Access = 1084890, Miss = 863864, Miss_rate = 0.796, Pending_hits = 216652, Reservation_fails = 56541
	L1D_cache_core[8]: Access = 1089929, Miss = 868652, Miss_rate = 0.797, Pending_hits = 217055, Reservation_fails = 60144
	L1D_cache_core[9]: Access = 1086354, Miss = 855234, Miss_rate = 0.787, Pending_hits = 223611, Reservation_fails = 55866
	L1D_cache_core[10]: Access = 1086520, Miss = 866999, Miss_rate = 0.798, Pending_hits = 215297, Reservation_fails = 57960
	L1D_cache_core[11]: Access = 1084835, Miss = 868189, Miss_rate = 0.800, Pending_hits = 211765, Reservation_fails = 68531
	L1D_cache_core[12]: Access = 1084807, Miss = 861265, Miss_rate = 0.794, Pending_hits = 218415, Reservation_fails = 64060
	L1D_cache_core[13]: Access = 1084692, Miss = 869163, Miss_rate = 0.801, Pending_hits = 211342, Reservation_fails = 63539
	L1D_cache_core[14]: Access = 1095127, Miss = 875435, Miss_rate = 0.799, Pending_hits = 215530, Reservation_fails = 59010
	L1D_cache_core[15]: Access = 1096485, Miss = 872522, Miss_rate = 0.796, Pending_hits = 219365, Reservation_fails = 61070
	L1D_cache_core[16]: Access = 1091592, Miss = 870382, Miss_rate = 0.797, Pending_hits = 215844, Reservation_fails = 64375
	L1D_cache_core[17]: Access = 1086530, Miss = 862636, Miss_rate = 0.794, Pending_hits = 218795, Reservation_fails = 59582
	L1D_cache_core[18]: Access = 1081177, Miss = 861243, Miss_rate = 0.797, Pending_hits = 214420, Reservation_fails = 60772
	L1D_cache_core[19]: Access = 1083014, Miss = 867459, Miss_rate = 0.801, Pending_hits = 211527, Reservation_fails = 59878
	L1D_cache_core[20]: Access = 1090276, Miss = 866039, Miss_rate = 0.794, Pending_hits = 219354, Reservation_fails = 60814
	L1D_cache_core[21]: Access = 1089509, Miss = 872283, Miss_rate = 0.801, Pending_hits = 213198, Reservation_fails = 61200
	L1D_cache_core[22]: Access = 1091598, Miss = 872939, Miss_rate = 0.800, Pending_hits = 214771, Reservation_fails = 58945
	L1D_cache_core[23]: Access = 1088548, Miss = 870501, Miss_rate = 0.800, Pending_hits = 214229, Reservation_fails = 58662
	L1D_cache_core[24]: Access = 1084739, Miss = 853535, Miss_rate = 0.787, Pending_hits = 223113, Reservation_fails = 57832
	L1D_cache_core[25]: Access = 1091620, Miss = 870394, Miss_rate = 0.797, Pending_hits = 216438, Reservation_fails = 58567
	L1D_cache_core[26]: Access = 1092072, Miss = 871845, Miss_rate = 0.798, Pending_hits = 216051, Reservation_fails = 59329
	L1D_cache_core[27]: Access = 1091743, Miss = 861369, Miss_rate = 0.789, Pending_hits = 223393, Reservation_fails = 61543
	L1D_cache_core[28]: Access = 1093493, Miss = 879546, Miss_rate = 0.804, Pending_hits = 209581, Reservation_fails = 61018
	L1D_cache_core[29]: Access = 1099988, Miss = 880804, Miss_rate = 0.801, Pending_hits = 215112, Reservation_fails = 60559
	L1D_total_cache_accesses = 32697570
	L1D_total_cache_misses = 26083066
	L1D_total_cache_miss_rate = 0.7977
	L1D_total_cache_pending_hits = 6471268
	L1D_total_cache_reservation_fails = 1810850
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6471268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7120464
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1782210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 18578600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6471268
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 96772
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 28640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 274414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32216796
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480774

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1782210
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 28640
ctas_completed 19236, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
236112, 277020, 277020, 277020, 277020, 277020, 277020, 236520, 233600, 273600, 273600, 273600, 273600, 273600, 273600, 233600, 235060, 275310, 275310, 275310, 275310, 275310, 275310, 235060, 232140, 271890, 271890, 271890, 271890, 271890, 271890, 232140, 
gpgpu_n_tot_thrd_icount = 8112313344
gpgpu_n_tot_w_icount = 253509792
gpgpu_n_stall_shd_mem = 5531085
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 25699064
gpgpu_n_mem_write_global = 480774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 202033710
gpgpu_n_store_insn = 3000000
gpgpu_n_shmem_insn = 1184588160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34470912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1756
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5529329
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20897295	W0_Idle:277204	W0_Scoreboard:397234629	W1:499980	W2:502272	W3:499902	W4:499902	W5:499902	W6:503850	W7:499902	W8:499902	W9:499902	W10:499902	W11:499902	W12:499902	W13:499902	W14:1119210	W15:999882	W16:999882	W17:999882	W18:999882	W19:999882	W20:999882	W21:999882	W22:999882	W23:999882	W24:999882	W25:999882	W26:999882	W27:999882	W28:999882	W29:999882	W30:999882	W31:999882	W32:228887466
single_issue_nums: WS0:60971724	WS1:65783172	WS2:65783172	WS3:60971724	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 205592512 {8:25699064,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19230960 {40:480774,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1027962560 {40:25699064,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3846192 {8:480774,}
maxmflatency = 736 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 82 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:6590683 	817592 	995402 	1927051 	5999115 	2464282 	436762 	8983 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3526571 	22643486 	9781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25891065 	278547 	10226 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20316276 	4287792 	1316869 	243925 	14881 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	5626 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8623      8626      8780      8738      8878      8798      8814      8829      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8896      8877      8734      8825      8769      8760      8831      8820      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8720      8605      8840      8713      8774      8571      8732      8804      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8671      8696      8721      8722      8580      8696      8800      8805      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8732      8768      8726      8815      8771      8776      8874      8782      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8738      8818      8601      8713      8731      8793      8645      8623      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8777      8778      8753      8704      8790      8784      8512      8510      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8787      8730      8697      8667      8885      8899      8532      8605      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8977      8971      8654      8675      8779      8462      8796      8821      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8820      8799      8696      8667      8737      8847      8793      8797      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8810      8935      8664      8676      8854      8841      8789      8866      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8726      8724      8674      8870      8776      8765      8872      8815      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.919187  5.916107  5.931002  5.936745  5.874165  5.890280  5.891830  5.918539  5.903847  5.898852  5.888138  5.886388  5.864001  5.885567  5.905955  5.900383 
dram[1]:  5.909460  5.932361  5.919348  5.940988  5.873901  5.884968  5.878523  5.922681  5.879570  5.906539  5.891170  5.903633  5.854739  5.889673  5.870070  5.875821 
dram[2]:  5.902234  5.937555  5.892998  5.890423  5.901319  5.932848  5.884331  5.928204  5.884934  5.905961  5.910100  5.924206  5.858848  5.879197  5.855999  5.873754 
dram[3]:  5.907235  5.951686  5.866245  5.952876  5.891601  5.898434  5.882892  5.908254  5.904456  5.943574  5.892073  5.901621  5.879380  5.874069  5.894179  5.896968 
dram[4]:  5.966421  5.969202  5.875535  5.952972  5.912315  5.900530  5.931071  5.895874  5.937244  5.943868  5.925681  5.939809  5.857894  5.897875  5.877780  5.888935 
dram[5]:  5.942347  5.934322  5.941253  5.953493  5.873630  5.937966  5.885651  5.908056  5.886806  5.916120  5.922645  5.929291  5.916298  5.938263  5.888360  5.927004 
dram[6]:  5.934902  5.934090  5.974247  5.920886  5.931226  5.992227  5.892613  5.904060  5.887668  5.900236  5.884154  5.934230  5.925797  5.913046  5.869800  5.899511 
dram[7]:  5.927791  5.919113  5.915358  5.878306  5.945470  5.932086  5.907107  5.947378  5.933191  5.949697  5.867327  5.896562  5.901573  5.905879  5.900100  5.910212 
dram[8]:  5.924057  5.912319  5.906744  5.921113  5.899123  5.937374  5.868116  5.884934  5.919986  5.916490  5.903513  5.916529  5.887491  5.875198  5.893164  5.907809 
dram[9]:  5.896928  5.910172  5.916297  5.910689  5.866467  5.953881  5.896921  5.927037  5.900919  5.902262  5.930645  5.913331  5.847079  5.909949  5.880862  5.918552 
dram[10]:  5.892914  5.922709  5.940783  5.962348  5.919163  5.937993  5.925551  5.958249  5.928411  5.927853  5.914104  5.938864  5.884907  5.896091  5.930791  5.958606 
dram[11]:  5.897791  5.952821  5.939970  5.930308  5.908587  5.916480  5.913375  5.932240  5.909155  5.911479  5.898698  5.928094  5.867768  5.899906  5.915362  5.966472 
average row locality = 19239922/3255470 = 5.910029
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:     99903     99906     99727     99735     99698     99696     99687     99638     99726     99712     99689     99671     99687     99715     99691     99685 
dram[1]:     99932     99906     99755     99774     99717     99741     99643     99637     99702     99689     99664     99622     99725     99675     99687     99697 
dram[2]:     99880     99893     99736     99757     99748     99708     99636     99677     99711     99691     99643     99645     99683     99683     99687     99697 
dram[3]:     99906     99882     99762     99802     99689     99699     99688     99659     99695     99693     99644     99641     99693     99719     99674     99686 
dram[4]:     99874     99879     99768     99756     99716     99711     99678     99685     99711     99692     99664     99683     99736     99724     99701     99685 
dram[5]:     99873     99868     99725     99735     99730     99741     99682     99697     99684     99674     99666     99642     99753     99751     99687     99722 
dram[6]:     99860     99870     99720     99713     99734     99740     99718     99706     99681     99706     99633     99672     99748     99692     99700     99682 
dram[7]:     99882     99883     99720     99733     99719     99707     99675     99656     99696     99701     99687     99679     99716     99672     99692     99710 
dram[8]:     99878     99886     99704     99705     99693     99731     99677     99711     99698     99698     99679     99675     99685     99704     99698     99687 
dram[9]:     99890     99885     99659     99700     99731     99700     99691     99681     99694     99705     99653     99680     99705     99677     99731     99734 
dram[10]:     99857     99867     99723     99741     99690     99688     99727     99702     99722     99677     99699     99673     99694     99678     99704     99715 
dram[11]:     99887     99919     99739     99742     99706     99686     99663     99674     99692     99690     99674     99687     99725     99731     99680     99716 
total dram reads = 19146728
bank skew: 99932/99622 = 1.00
chip skew: 1595663/1595475 = 1.00
number of total write accesses:
dram[0]:      2064      2056      2004      2004      1920      1920      1920      1920      1920      1920      1920      1920      1904      1900      1896      1896 
dram[1]:      2068      2068      2004      1992      1920      1920      1920      1920      1920      1920      1920      1920      1892      1892      1896      1896 
dram[2]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1900      1896      1896 
dram[3]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1896      1900      1896      1896 
dram[4]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1900      1896      1896 
dram[5]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1900      1896      1896 
dram[6]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1900      1896      1896 
dram[7]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1900      1896      1896      1896 
dram[8]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1892      1896      1896      1896 
dram[9]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1892      1892      1892      1892 
dram[10]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1892      1892      1892      1892 
dram[11]:      2068      2068      1992      1992      1920      1920      1920      1920      1920      1920      1920      1920      1892      1892      1892      1892 
total dram writes = 372776
bank skew: 2068/1892 = 1.09
chip skew: 31084/31048 = 1.00
average mf latency per bank:
dram[0]:        466       466       466       467       465       466       465       465       465       465       464       465       465       465       466       466
dram[1]:        465       465       466       467       465       466       465       466       465       465       465       465       465       465       465       465
dram[2]:        465       465       465       466       466       465       466       466       465       466       465       465       465       465       465       465
dram[3]:        465       465       466       466       465       465       465       465       466       466       465       466       465       465       465       465
dram[4]:        465       465       465       466       464       464       464       465       465       465       465       465       465       466       465       466
dram[5]:        465       466       466       466       465       465       465       464       464       465       464       465       466       465       465       466
dram[6]:        466       467       466       466       465       465       464       466       464       465       464       465       464       465       465       465
dram[7]:        466       465       466       467       465       466       465       465       465       465       464       465       464       465       465       465
dram[8]:        465       465       466       466       466       465       465       466       465       466       465       465       464       465       465       465
dram[9]:        464       465       465       465       465       464       466       466       465       466       465       465       465       466       465       466
dram[10]:        465       465       465       466       464       465       464       465       465       465       465       466       466       466       465       465
dram[11]:        465       465       465       465       464       464       464       465       464       465       465       464       466       465       465       465
maximum mf latency per bank:
dram[0]:        701       704       624       632       620       622       528       534       517       597       530       536       607       611       533       524
dram[1]:        690       694       637       630       619       630       565       539       542       535       541       533       575       604       583       569
dram[2]:        553       546       632       634       635       647       526       539       503       555       506       552       588       594       501       529
dram[3]:        692       717       619       644       625       630       506       524       534       619       522       533       651       591       564       567
dram[4]:        591       562       627       631       626       643       587       556       505       541       569       572       598       586       525       526
dram[5]:        736       655       625       633       652       634       608       531       574       584       525       560       540       597       510       545
dram[6]:        548       555       636       619       620       627       526       524       510       532       535       541       542       555       514       545
dram[7]:        611       555       620       634       630       626       532       523       514       564       640       560       543       580       535       532
dram[8]:        551       560       629       628       616       620       526       548       556       565       538       565       516       608       550       513
dram[9]:        549       548       622       623       613       634       561       530       571       578       545       530       560       522       514       511
dram[10]:        541       549       616       630       639       617       568       542       535       569       562       539       539       546       526       516
dram[11]:        556       575       618       633       618       621       528       542       558       540       543       541       509       562       499       518

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12348179 n_act=271727 n_pre=271711 n_ref_event=4572360550251980812 n_req=1603337 n_rd=1595566 n_rd_L2_A=0 n_write=0 n_wr_bk=31084 bw_util=0.4485
n_activity=12870448 dram_eff=0.5055
bk0: 99903a 12959474i bk1: 99906a 12967463i bk2: 99727a 12962307i bk3: 99735a 12970322i bk4: 99698a 12960220i bk5: 99696a 12961454i bk6: 99687a 12964495i bk7: 99638a 12973794i bk8: 99726a 12965786i bk9: 99712a 12971573i bk10: 99689a 12958863i bk11: 99671a 12964992i bk12: 99687a 12954698i bk13: 99715a 12970562i bk14: 99691a 12963166i bk15: 99685a 12973144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830527
Row_Buffer_Locality_read = 0.832617
Row_Buffer_Locality_write = 0.401364
Bank_Level_Parallism = 2.290677
Bank_Level_Parallism_Col = 1.860462
Bank_Level_Parallism_Ready = 1.250897
write_to_read_ratio_blp_rw_average = 0.030867
GrpLevelPara = 1.717153 

BW Util details:
bwutil = 0.448503 
total_CMD = 14507356 
util_bw = 6506600 
Wasted_Col = 3655657 
Wasted_Row = 1482098 
Idle = 2863001 

BW Util Bottlenecks: 
RCDc_limit = 3624400 
RCDWRc_limit = 29416 
WTRc_limit = 166663 
RTWc_limit = 197862 
CCDLc_limit = 1232607 
rwq = 0 
CCDLc_limit_alone = 1210268 
WTRc_limit_alone = 159527 
RTWc_limit_alone = 182659 

Commands details: 
total_CMD = 14507356 
n_nop = 12348179 
Read = 1595566 
Write = 0 
L2_Alloc = 0 
L2_WB = 31084 
n_act = 271727 
n_pre = 271711 
n_ref = 4572360550251980812 
n_req = 1603337 
total_req = 1626650 

Dual Bus Interface Util: 
issued_total_row = 543438 
issued_total_col = 1626650 
Row_Bus_Util =  0.037459 
CoL_Bus_Util = 0.112126 
Either_Row_CoL_Bus_Util = 0.148833 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.005053 
queue_avg = 4.446323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.44632
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12347459 n_act=271951 n_pre=271935 n_ref_event=7737782745945290801 n_req=1603333 n_rd=1595566 n_rd_L2_A=0 n_write=0 n_wr_bk=31068 bw_util=0.4485
n_activity=12877941 dram_eff=0.5052
bk0: 99932a 12959352i bk1: 99906a 12972060i bk2: 99755a 12966992i bk3: 99774a 12977125i bk4: 99717a 12959066i bk5: 99741a 12966986i bk6: 99643a 12959291i bk7: 99637a 12975499i bk8: 99702a 12964952i bk9: 99689a 12973272i bk10: 99664a 12955981i bk11: 99622a 12970398i bk12: 99725a 12960334i bk13: 99675a 12967605i bk14: 99687a 12955268i bk15: 99697a 12963733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830386
Row_Buffer_Locality_read = 0.832473
Row_Buffer_Locality_write = 0.401828
Bank_Level_Parallism = 2.288872
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.250030
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448499 
total_CMD = 14507356 
util_bw = 6506536 
Wasted_Col = 3658422 
Wasted_Row = 1487032 
Idle = 2855366 

BW Util Bottlenecks: 
RCDc_limit = 3627474 
RCDWRc_limit = 28618 
WTRc_limit = 165897 
RTWc_limit = 195653 
CCDLc_limit = 1234378 
rwq = 0 
CCDLc_limit_alone = 1211937 
WTRc_limit_alone = 158576 
RTWc_limit_alone = 180533 

Commands details: 
total_CMD = 14507356 
n_nop = 12347459 
Read = 1595566 
Write = 0 
L2_Alloc = 0 
L2_WB = 31068 
n_act = 271951 
n_pre = 271935 
n_ref = 7737782745945290801 
n_req = 1603333 
total_req = 1626634 

Dual Bus Interface Util: 
issued_total_row = 543886 
issued_total_col = 1626634 
Row_Bus_Util =  0.037490 
CoL_Bus_Util = 0.112125 
Either_Row_CoL_Bus_Util = 0.148883 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.004918 
queue_avg = 4.440213 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12347810 n_act=271851 n_pre=271835 n_ref_event=7737782745945290801 n_req=1603242 n_rd=1595475 n_rd_L2_A=0 n_write=0 n_wr_bk=31068 bw_util=0.4485
n_activity=12876904 dram_eff=0.5053
bk0: 99880a 12957252i bk1: 99893a 12971278i bk2: 99736a 12962653i bk3: 99757a 12967084i bk4: 99748a 12962412i bk5: 99708a 12972244i bk6: 99636a 12959838i bk7: 99677a 12974285i bk8: 99711a 12960444i bk9: 99691a 12967681i bk10: 99643a 12961149i bk11: 99645a 12972765i bk12: 99683a 12965994i bk13: 99683a 12973367i bk14: 99687a 12954518i bk15: 99697a 12963415i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830439
Row_Buffer_Locality_read = 0.832508
Row_Buffer_Locality_write = 0.405433
Bank_Level_Parallism = 2.288549
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.249165
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448474 
total_CMD = 14507356 
util_bw = 6506172 
Wasted_Col = 3657247 
Wasted_Row = 1491604 
Idle = 2852333 

BW Util Bottlenecks: 
RCDc_limit = 3628956 
RCDWRc_limit = 28625 
WTRc_limit = 166131 
RTWc_limit = 198766 
CCDLc_limit = 1233183 
rwq = 0 
CCDLc_limit_alone = 1209905 
WTRc_limit_alone = 158832 
RTWc_limit_alone = 182787 

Commands details: 
total_CMD = 14507356 
n_nop = 12347810 
Read = 1595475 
Write = 0 
L2_Alloc = 0 
L2_WB = 31068 
n_act = 271851 
n_pre = 271835 
n_ref = 7737782745945290801 
n_req = 1603242 
total_req = 1626543 

Dual Bus Interface Util: 
issued_total_row = 543686 
issued_total_col = 1626543 
Row_Bus_Util =  0.037477 
CoL_Bus_Util = 0.112118 
Either_Row_CoL_Bus_Util = 0.148859 
Issued_on_Two_Bus_Simul_Util = 0.000736 
issued_two_Eff = 0.004947 
queue_avg = 4.445967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44597
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12348212 n_act=271623 n_pre=271607 n_ref_event=3255307777713450285 n_req=1603299 n_rd=1595532 n_rd_L2_A=0 n_write=0 n_wr_bk=31068 bw_util=0.4485
n_activity=12881509 dram_eff=0.5051
bk0: 99906a 12952700i bk1: 99882a 12972297i bk2: 99762a 12953424i bk3: 99802a 12976408i bk4: 99689a 12960433i bk5: 99699a 12969593i bk6: 99688a 12959405i bk7: 99659a 12971581i bk8: 99695a 12962055i bk9: 99693a 12975357i bk10: 99644a 12965242i bk11: 99641a 12972995i bk12: 99693a 12962041i bk13: 99719a 12965671i bk14: 99674a 12958347i bk15: 99686a 12965453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830587
Row_Buffer_Locality_read = 0.832679
Row_Buffer_Locality_write = 0.400927
Bank_Level_Parallism = 2.288969
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.250656
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448490 
total_CMD = 14507356 
util_bw = 6506400 
Wasted_Col = 3659097 
Wasted_Row = 1489599 
Idle = 2852260 

BW Util Bottlenecks: 
RCDc_limit = 3632684 
RCDWRc_limit = 28178 
WTRc_limit = 167341 
RTWc_limit = 195776 
CCDLc_limit = 1229212 
rwq = 0 
CCDLc_limit_alone = 1206820 
WTRc_limit_alone = 159772 
RTWc_limit_alone = 180953 

Commands details: 
total_CMD = 14507356 
n_nop = 12348212 
Read = 1595532 
Write = 0 
L2_Alloc = 0 
L2_WB = 31068 
n_act = 271623 
n_pre = 271607 
n_ref = 3255307777713450285 
n_req = 1603299 
total_req = 1626600 

Dual Bus Interface Util: 
issued_total_row = 543230 
issued_total_col = 1626600 
Row_Bus_Util =  0.037445 
CoL_Bus_Util = 0.112122 
Either_Row_CoL_Bus_Util = 0.148831 
Issued_on_Two_Bus_Simul_Util = 0.000737 
issued_two_Eff = 0.004949 
queue_avg = 4.432442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43244
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12349157 n_act=270996 n_pre=270980 n_ref_event=3255307777713450285 n_req=1603431 n_rd=1595663 n_rd_L2_A=0 n_write=0 n_wr_bk=31072 bw_util=0.4485
n_activity=12869531 dram_eff=0.5056
bk0: 99874a 12969906i bk1: 99879a 12971970i bk2: 99768a 12954020i bk3: 99756a 12975771i bk4: 99716a 12966029i bk5: 99711a 12974460i bk6: 99678a 12968877i bk7: 99685a 12971932i bk8: 99711a 12968660i bk9: 99692a 12974957i bk10: 99664a 12966637i bk11: 99683a 12975716i bk12: 99736a 12955220i bk13: 99724a 12965779i bk14: 99701a 12957952i bk15: 99685a 12965436i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830992
Row_Buffer_Locality_read = 0.833085
Row_Buffer_Locality_write = 0.401133
Bank_Level_Parallism = 2.287760
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.250360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448527 
total_CMD = 14507356 
util_bw = 6506940 
Wasted_Col = 3650875 
Wasted_Row = 1485125 
Idle = 2864416 

BW Util Bottlenecks: 
RCDc_limit = 3618004 
RCDWRc_limit = 28791 
WTRc_limit = 165340 
RTWc_limit = 196962 
CCDLc_limit = 1231657 
rwq = 0 
CCDLc_limit_alone = 1208810 
WTRc_limit_alone = 157509 
RTWc_limit_alone = 181946 

Commands details: 
total_CMD = 14507356 
n_nop = 12349157 
Read = 1595663 
Write = 0 
L2_Alloc = 0 
L2_WB = 31072 
n_act = 270996 
n_pre = 270980 
n_ref = 3255307777713450285 
n_req = 1603431 
total_req = 1626735 

Dual Bus Interface Util: 
issued_total_row = 541976 
issued_total_col = 1626735 
Row_Bus_Util =  0.037359 
CoL_Bus_Util = 0.112132 
Either_Row_CoL_Bus_Util = 0.148766 
Issued_on_Two_Bus_Simul_Util = 0.000725 
issued_two_Eff = 0.004871 
queue_avg = 4.427522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42752
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12349241 n_act=270905 n_pre=270889 n_ref_event=3255307777713450285 n_req=1603398 n_rd=1595630 n_rd_L2_A=0 n_write=0 n_wr_bk=31072 bw_util=0.4485
n_activity=12866748 dram_eff=0.5057
bk0: 99873a 12966093i bk1: 99868a 12969038i bk2: 99725a 12961925i bk3: 99735a 12975126i bk4: 99730a 12959114i bk5: 99741a 12974561i bk6: 99682a 12962411i bk7: 99697a 12977089i bk8: 99684a 12959853i bk9: 99674a 12973111i bk10: 99666a 12968507i bk11: 99642a 12974944i bk12: 99753a 12961346i bk13: 99751a 12974935i bk14: 99687a 12960302i bk15: 99722a 12975608i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831046
Row_Buffer_Locality_read = 0.833120
Row_Buffer_Locality_write = 0.404866
Bank_Level_Parallism = 2.287878
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248624
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448518 
total_CMD = 14507356 
util_bw = 6506808 
Wasted_Col = 3647487 
Wasted_Row = 1483307 
Idle = 2869754 

BW Util Bottlenecks: 
RCDc_limit = 3619788 
RCDWRc_limit = 28155 
WTRc_limit = 168351 
RTWc_limit = 197628 
CCDLc_limit = 1227928 
rwq = 0 
CCDLc_limit_alone = 1205064 
WTRc_limit_alone = 160478 
RTWc_limit_alone = 182637 

Commands details: 
total_CMD = 14507356 
n_nop = 12349241 
Read = 1595630 
Write = 0 
L2_Alloc = 0 
L2_WB = 31072 
n_act = 270905 
n_pre = 270889 
n_ref = 3255307777713450285 
n_req = 1603398 
total_req = 1626702 

Dual Bus Interface Util: 
issued_total_row = 541794 
issued_total_col = 1626702 
Row_Bus_Util =  0.037346 
CoL_Bus_Util = 0.112129 
Either_Row_CoL_Bus_Util = 0.148760 
Issued_on_Two_Bus_Simul_Util = 0.000716 
issued_two_Eff = 0.004810 
queue_avg = 4.435002 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.435
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12349413 n_act=270907 n_pre=270891 n_ref_event=3255307777713450285 n_req=1603343 n_rd=1595575 n_rd_L2_A=0 n_write=0 n_wr_bk=31072 bw_util=0.4485
n_activity=12850352 dram_eff=0.5063
bk0: 99860a 12959048i bk1: 99870a 12968042i bk2: 99720a 12972845i bk3: 99713a 12967624i bk4: 99734a 12970401i bk5: 99740a 12982538i bk6: 99718a 12967679i bk7: 99706a 12966440i bk8: 99681a 12958220i bk9: 99706a 12963640i bk10: 99633a 12955658i bk11: 99672a 12968352i bk12: 99748a 12970723i bk13: 99692a 12975381i bk14: 99700a 12957270i bk15: 99682a 12968841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831039
Row_Buffer_Locality_read = 0.833104
Row_Buffer_Locality_write = 0.406797
Bank_Level_Parallism = 2.292532
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.253157
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448503 
total_CMD = 14507356 
util_bw = 6506588 
Wasted_Col = 3636834 
Wasted_Row = 1480506 
Idle = 2883428 

BW Util Bottlenecks: 
RCDc_limit = 3615570 
RCDWRc_limit = 28106 
WTRc_limit = 165811 
RTWc_limit = 195413 
CCDLc_limit = 1224592 
rwq = 0 
CCDLc_limit_alone = 1201253 
WTRc_limit_alone = 158229 
RTWc_limit_alone = 179656 

Commands details: 
total_CMD = 14507356 
n_nop = 12349413 
Read = 1595575 
Write = 0 
L2_Alloc = 0 
L2_WB = 31072 
n_act = 270907 
n_pre = 270891 
n_ref = 3255307777713450285 
n_req = 1603343 
total_req = 1626647 

Dual Bus Interface Util: 
issued_total_row = 541798 
issued_total_col = 1626647 
Row_Bus_Util =  0.037346 
CoL_Bus_Util = 0.112126 
Either_Row_CoL_Bus_Util = 0.148748 
Issued_on_Two_Bus_Simul_Util = 0.000724 
issued_two_Eff = 0.004867 
queue_avg = 4.443590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44359
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12349388 n_act=271072 n_pre=271056 n_ref_event=3255307777713450285 n_req=1603295 n_rd=1595528 n_rd_L2_A=0 n_write=0 n_wr_bk=31068 bw_util=0.4485
n_activity=12839456 dram_eff=0.5067
bk0: 99882a 12963570i bk1: 99883a 12967598i bk2: 99720a 12963845i bk3: 99733a 12963273i bk4: 99719a 12968087i bk5: 99707a 12973704i bk6: 99675a 12959951i bk7: 99656a 12981420i bk8: 99696a 12962491i bk9: 99701a 12971276i bk10: 99687a 12952546i bk11: 99679a 12961894i bk12: 99716a 12963244i bk13: 99672a 12972306i bk14: 99692a 12960274i bk15: 99710a 12973002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830931
Row_Buffer_Locality_read = 0.833006
Row_Buffer_Locality_write = 0.404532
Bank_Level_Parallism = 2.295934
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.252164
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448489 
total_CMD = 14507356 
util_bw = 6506384 
Wasted_Col = 3634017 
Wasted_Row = 1472565 
Idle = 2894390 

BW Util Bottlenecks: 
RCDc_limit = 3604470 
RCDWRc_limit = 28563 
WTRc_limit = 165149 
RTWc_limit = 199274 
CCDLc_limit = 1226826 
rwq = 0 
CCDLc_limit_alone = 1203757 
WTRc_limit_alone = 157615 
RTWc_limit_alone = 183739 

Commands details: 
total_CMD = 14507356 
n_nop = 12349388 
Read = 1595528 
Write = 0 
L2_Alloc = 0 
L2_WB = 31068 
n_act = 271072 
n_pre = 271056 
n_ref = 3255307777713450285 
n_req = 1603295 
total_req = 1626596 

Dual Bus Interface Util: 
issued_total_row = 542128 
issued_total_col = 1626596 
Row_Bus_Util =  0.037369 
CoL_Bus_Util = 0.112122 
Either_Row_CoL_Bus_Util = 0.148750 
Issued_on_Two_Bus_Simul_Util = 0.000741 
issued_two_Eff = 0.004984 
queue_avg = 4.445869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44587
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12348652 n_act=271535 n_pre=271519 n_ref_event=3255307777713450285 n_req=1603274 n_rd=1595509 n_rd_L2_A=0 n_write=0 n_wr_bk=31060 bw_util=0.4485
n_activity=12846852 dram_eff=0.5064
bk0: 99878a 12959677i bk1: 99886a 12968218i bk2: 99704a 12961756i bk3: 99705a 12970928i bk4: 99693a 12959933i bk5: 99731a 12976797i bk6: 99677a 12961088i bk7: 99711a 12965419i bk8: 99698a 12964199i bk9: 99698a 12972647i bk10: 99679a 12960910i bk11: 99675a 12973262i bk12: 99685a 12962208i bk13: 99704a 12967300i bk14: 99698a 12957531i bk15: 99687a 12966635i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830640
Row_Buffer_Locality_read = 0.832706
Row_Buffer_Locality_write = 0.406053
Bank_Level_Parallism = 2.295478
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.251727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448481 
total_CMD = 14507356 
util_bw = 6506276 
Wasted_Col = 3635820 
Wasted_Row = 1478361 
Idle = 2886899 

BW Util Bottlenecks: 
RCDc_limit = 3613000 
RCDWRc_limit = 28728 
WTRc_limit = 165919 
RTWc_limit = 196919 
CCDLc_limit = 1227769 
rwq = 0 
CCDLc_limit_alone = 1204622 
WTRc_limit_alone = 158275 
RTWc_limit_alone = 181416 

Commands details: 
total_CMD = 14507356 
n_nop = 12348652 
Read = 1595509 
Write = 0 
L2_Alloc = 0 
L2_WB = 31060 
n_act = 271535 
n_pre = 271519 
n_ref = 3255307777713450285 
n_req = 1603274 
total_req = 1626569 

Dual Bus Interface Util: 
issued_total_row = 543054 
issued_total_col = 1626569 
Row_Bus_Util =  0.037433 
CoL_Bus_Util = 0.112120 
Either_Row_CoL_Bus_Util = 0.148801 
Issued_on_Two_Bus_Simul_Util = 0.000753 
issued_two_Eff = 0.005058 
queue_avg = 4.448995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=4.44899
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12348503 n_act=271515 n_pre=271499 n_ref_event=3255307777713450285 n_req=1603278 n_rd=1595516 n_rd_L2_A=0 n_write=0 n_wr_bk=31048 bw_util=0.4485
n_activity=12847906 dram_eff=0.5064
bk0: 99890a 12956789i bk1: 99885a 12964215i bk2: 99659a 12958452i bk3: 99700a 12966726i bk4: 99731a 12955544i bk5: 99700a 12976353i bk6: 99691a 12962468i bk7: 99681a 12974543i bk8: 99694a 12962857i bk9: 99705a 12968033i bk10: 99653a 12971027i bk11: 99680a 12977238i bk12: 99705a 12959778i bk13: 99677a 12976288i bk14: 99731a 12956191i bk15: 99734a 12968758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830653
Row_Buffer_Locality_read = 0.832712
Row_Buffer_Locality_write = 0.407240
Bank_Level_Parallism = 2.293669
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.251479
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448480 
total_CMD = 14507356 
util_bw = 6506256 
Wasted_Col = 3642324 
Wasted_Row = 1476270 
Idle = 2882506 

BW Util Bottlenecks: 
RCDc_limit = 3616057 
RCDWRc_limit = 28202 
WTRc_limit = 165937 
RTWc_limit = 197733 
CCDLc_limit = 1232693 
rwq = 0 
CCDLc_limit_alone = 1209818 
WTRc_limit_alone = 158300 
RTWc_limit_alone = 182495 

Commands details: 
total_CMD = 14507356 
n_nop = 12348503 
Read = 1595516 
Write = 0 
L2_Alloc = 0 
L2_WB = 31048 
n_act = 271515 
n_pre = 271499 
n_ref = 3255307777713450285 
n_req = 1603278 
total_req = 1626564 

Dual Bus Interface Util: 
issued_total_row = 543014 
issued_total_col = 1626564 
Row_Bus_Util =  0.037430 
CoL_Bus_Util = 0.112120 
Either_Row_CoL_Bus_Util = 0.148811 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.004968 
queue_avg = 4.438185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43819
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12350359 n_act=270498 n_pre=270482 n_ref_event=3255307777713450285 n_req=1603319 n_rd=1595557 n_rd_L2_A=0 n_write=0 n_wr_bk=31048 bw_util=0.4485
n_activity=12836732 dram_eff=0.5069
bk0: 99857a 12952350i bk1: 99867a 12966671i bk2: 99723a 12970442i bk3: 99741a 12976956i bk4: 99690a 12966730i bk5: 99688a 12972083i bk6: 99727a 12970242i bk7: 99702a 12980257i bk8: 99722a 12965084i bk9: 99677a 12973644i bk10: 99699a 12964269i bk11: 99673a 12974514i bk12: 99694a 12964169i bk13: 99678a 12967928i bk14: 99704a 12960935i bk15: 99715a 12978734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831291
Row_Buffer_Locality_read = 0.833355
Row_Buffer_Locality_write = 0.406983
Bank_Level_Parallism = 2.292221
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.251773
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448491 
total_CMD = 14507356 
util_bw = 6506420 
Wasted_Col = 3631697 
Wasted_Row = 1474259 
Idle = 2894980 

BW Util Bottlenecks: 
RCDc_limit = 3596285 
RCDWRc_limit = 28354 
WTRc_limit = 165467 
RTWc_limit = 196952 
CCDLc_limit = 1231370 
rwq = 0 
CCDLc_limit_alone = 1208622 
WTRc_limit_alone = 158182 
RTWc_limit_alone = 181489 

Commands details: 
total_CMD = 14507356 
n_nop = 12350359 
Read = 1595557 
Write = 0 
L2_Alloc = 0 
L2_WB = 31048 
n_act = 270498 
n_pre = 270482 
n_ref = 3255307777713450285 
n_req = 1603319 
total_req = 1626605 

Dual Bus Interface Util: 
issued_total_row = 540980 
issued_total_col = 1626605 
Row_Bus_Util =  0.037290 
CoL_Bus_Util = 0.112123 
Either_Row_CoL_Bus_Util = 0.148683 
Issued_on_Two_Bus_Simul_Util = 0.000730 
issued_two_Eff = 0.004909 
queue_avg = 4.435445 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43545
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=14507356 n_nop=12349682 n_act=270938 n_pre=270922 n_ref_event=7310313499448795487 n_req=1603373 n_rd=1595611 n_rd_L2_A=0 n_write=0 n_wr_bk=31048 bw_util=0.4485
n_activity=12844990 dram_eff=0.5066
bk0: 99887a 12957231i bk1: 99919a 12971570i bk2: 99739a 12969191i bk3: 99742a 12974150i bk4: 99706a 12959203i bk5: 99686a 12969452i bk6: 99663a 12967119i bk7: 99674a 12976072i bk8: 99692a 12966715i bk9: 99690a 12970915i bk10: 99674a 12963766i bk11: 99687a 12973526i bk12: 99725a 12962409i bk13: 99731a 12972954i bk14: 99680a 12968406i bk15: 99716a 12979750i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.831023
Row_Buffer_Locality_read = 0.833074
Row_Buffer_Locality_write = 0.409302
Bank_Level_Parallism = 2.290367
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.250166
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448506 
total_CMD = 14507356 
util_bw = 6506636 
Wasted_Col = 3636604 
Wasted_Row = 1477361 
Idle = 2886755 

BW Util Bottlenecks: 
RCDc_limit = 3606457 
RCDWRc_limit = 28325 
WTRc_limit = 166789 
RTWc_limit = 195106 
CCDLc_limit = 1229085 
rwq = 0 
CCDLc_limit_alone = 1206271 
WTRc_limit_alone = 159043 
RTWc_limit_alone = 180038 

Commands details: 
total_CMD = 14507356 
n_nop = 12349682 
Read = 1595611 
Write = 0 
L2_Alloc = 0 
L2_WB = 31048 
n_act = 270938 
n_pre = 270922 
n_ref = 7310313499448795487 
n_req = 1603373 
total_req = 1626659 

Dual Bus Interface Util: 
issued_total_row = 541860 
issued_total_col = 1626659 
Row_Bus_Util =  0.037351 
CoL_Bus_Util = 0.112126 
Either_Row_CoL_Bus_Util = 0.148730 
Issued_on_Two_Bus_Simul_Util = 0.000748 
issued_two_Eff = 0.005026 
queue_avg = 4.443378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=4.44338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1090849, Miss = 813444, Miss_rate = 0.746, Pending_hits = 142232, Reservation_fails = 0
L2_cache_bank[1]: Access = 1090898, Miss = 813382, Miss_rate = 0.746, Pending_hits = 142829, Reservation_fails = 0
L2_cache_bank[2]: Access = 1090612, Miss = 813461, Miss_rate = 0.746, Pending_hits = 142979, Reservation_fails = 0
L2_cache_bank[3]: Access = 1090932, Miss = 813365, Miss_rate = 0.746, Pending_hits = 143176, Reservation_fails = 0
L2_cache_bank[4]: Access = 1090929, Miss = 813348, Miss_rate = 0.746, Pending_hits = 142670, Reservation_fails = 0
L2_cache_bank[5]: Access = 1090658, Miss = 813375, Miss_rate = 0.746, Pending_hits = 142629, Reservation_fails = 0
L2_cache_bank[6]: Access = 1090974, Miss = 813375, Miss_rate = 0.746, Pending_hits = 142665, Reservation_fails = 0
L2_cache_bank[7]: Access = 1090973, Miss = 813405, Miss_rate = 0.746, Pending_hits = 142525, Reservation_fails = 0
L2_cache_bank[8]: Access = 1090690, Miss = 813472, Miss_rate = 0.746, Pending_hits = 142628, Reservation_fails = 0
L2_cache_bank[9]: Access = 1091003, Miss = 813439, Miss_rate = 0.746, Pending_hits = 142751, Reservation_fails = 0
L2_cache_bank[10]: Access = 1090990, Miss = 813424, Miss_rate = 0.746, Pending_hits = 142436, Reservation_fails = 0
L2_cache_bank[11]: Access = 1090635, Miss = 813454, Miss_rate = 0.746, Pending_hits = 142697, Reservation_fails = 0
L2_cache_bank[12]: Access = 1090855, Miss = 813418, Miss_rate = 0.746, Pending_hits = 142183, Reservation_fails = 0
L2_cache_bank[13]: Access = 1090923, Miss = 813405, Miss_rate = 0.746, Pending_hits = 142792, Reservation_fails = 0
L2_cache_bank[14]: Access = 1090605, Miss = 813411, Miss_rate = 0.746, Pending_hits = 142526, Reservation_fails = 0
L2_cache_bank[15]: Access = 1090978, Miss = 813365, Miss_rate = 0.746, Pending_hits = 142661, Reservation_fails = 0
L2_cache_bank[16]: Access = 1090957, Miss = 813336, Miss_rate = 0.746, Pending_hits = 142397, Reservation_fails = 0
L2_cache_bank[17]: Access = 1090640, Miss = 813421, Miss_rate = 0.746, Pending_hits = 142711, Reservation_fails = 0
L2_cache_bank[18]: Access = 1090951, Miss = 813378, Miss_rate = 0.746, Pending_hits = 142605, Reservation_fails = 0
L2_cache_bank[19]: Access = 1090899, Miss = 813386, Miss_rate = 0.746, Pending_hits = 142774, Reservation_fails = 0
L2_cache_bank[20]: Access = 1090604, Miss = 813440, Miss_rate = 0.746, Pending_hits = 142397, Reservation_fails = 0
L2_cache_bank[21]: Access = 1090880, Miss = 813365, Miss_rate = 0.746, Pending_hits = 142611, Reservation_fails = 0
L2_cache_bank[22]: Access = 1090859, Miss = 813390, Miss_rate = 0.746, Pending_hits = 142141, Reservation_fails = 0
L2_cache_bank[23]: Access = 1090544, Miss = 813469, Miss_rate = 0.746, Pending_hits = 142384, Reservation_fails = 0
L2_total_cache_accesses = 26179838
L2_total_cache_misses = 19521728
L2_total_cache_miss_rate = 0.7457
L2_total_cache_pending_hits = 3422399
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3129937
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3422399
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4793833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 14352895
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3422399
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105774
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 93750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 281250
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 25699064
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 480774
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=26179838
icnt_total_pkts_simt_to_mem=26179838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 26179838
Req_Network_cycles = 5657065
Req_Network_injected_packets_per_cycle =       4.6278 
Req_Network_conflicts_per_cycle =       0.7805
Req_Network_conflicts_per_cycle_util =       0.7928
Req_Bank_Level_Parallism =       4.7009
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2859
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 26179838
Reply_Network_cycles = 5657065
Reply_Network_injected_packets_per_cycle =        4.6278
Reply_Network_conflicts_per_cycle =        2.4128
Reply_Network_conflicts_per_cycle_util =       2.4481
Reply_Bank_Level_Parallism =       4.6955
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2400
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1543
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 23 hrs, 17 min, 45 sec (83865 sec)
gpgpu_simulation_rate = 85031 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 6 is = 10000
Simulation cycle for kernel 6 is = 15000
Simulation cycle for kernel 6 is = 20000
Simulation cycle for kernel 6 is = 25000
Simulation cycle for kernel 6 is = 30000
Simulation cycle for kernel 6 is = 35000
Simulation cycle for kernel 6 is = 40000
Simulation cycle for kernel 6 is = 45000
Simulation cycle for kernel 6 is = 50000
Simulation cycle for kernel 6 is = 55000
Simulation cycle for kernel 6 is = 60000
Simulation cycle for kernel 6 is = 65000
Simulation cycle for kernel 6 is = 70000
Simulation cycle for kernel 6 is = 75000
Simulation cycle for kernel 6 is = 80000
Simulation cycle for kernel 6 is = 85000
Simulation cycle for kernel 6 is = 90000
Simulation cycle for kernel 6 is = 95000
Simulation cycle for kernel 6 is = 100000
Simulation cycle for kernel 6 is = 105000
Simulation cycle for kernel 6 is = 110000
Simulation cycle for kernel 6 is = 115000
Simulation cycle for kernel 6 is = 120000
Simulation cycle for kernel 6 is = 125000
Simulation cycle for kernel 6 is = 130000
Simulation cycle for kernel 6 is = 135000
Simulation cycle for kernel 6 is = 140000
Simulation cycle for kernel 6 is = 145000
Simulation cycle for kernel 6 is = 150000
Simulation cycle for kernel 6 is = 155000
Simulation cycle for kernel 6 is = 160000
Simulation cycle for kernel 6 is = 165000
Simulation cycle for kernel 6 is = 170000
Simulation cycle for kernel 6 is = 175000
Simulation cycle for kernel 6 is = 180000
Simulation cycle for kernel 6 is = 185000
Simulation cycle for kernel 6 is = 190000
Simulation cycle for kernel 6 is = 195000
Simulation cycle for kernel 6 is = 200000
Simulation cycle for kernel 6 is = 205000
Simulation cycle for kernel 6 is = 210000
Simulation cycle for kernel 6 is = 215000
Simulation cycle for kernel 6 is = 220000
Simulation cycle for kernel 6 is = 225000
Simulation cycle for kernel 6 is = 230000
Simulation cycle for kernel 6 is = 235000
Simulation cycle for kernel 6 is = 240000
Simulation cycle for kernel 6 is = 245000
Simulation cycle for kernel 6 is = 250000
Simulation cycle for kernel 6 is = 255000
Simulation cycle for kernel 6 is = 260000
Simulation cycle for kernel 6 is = 265000
Simulation cycle for kernel 6 is = 270000
Simulation cycle for kernel 6 is = 275000
Simulation cycle for kernel 6 is = 280000
Simulation cycle for kernel 6 is = 285000
Simulation cycle for kernel 6 is = 290000
Simulation cycle for kernel 6 is = 295000
Simulation cycle for kernel 6 is = 300000
Simulation cycle for kernel 6 is = 305000
Simulation cycle for kernel 6 is = 310000
Simulation cycle for kernel 6 is = 315000
Simulation cycle for kernel 6 is = 320000
Simulation cycle for kernel 6 is = 325000
Simulation cycle for kernel 6 is = 330000
Simulation cycle for kernel 6 is = 335000
Simulation cycle for kernel 6 is = 340000
Simulation cycle for kernel 6 is = 345000
Simulation cycle for kernel 6 is = 350000
Simulation cycle for kernel 6 is = 355000
Simulation cycle for kernel 6 is = 360000
Simulation cycle for kernel 6 is = 365000
Simulation cycle for kernel 6 is = 370000
Simulation cycle for kernel 6 is = 375000
Simulation cycle for kernel 6 is = 380000
Simulation cycle for kernel 6 is = 385000
Simulation cycle for kernel 6 is = 390000
Simulation cycle for kernel 6 is = 395000
Simulation cycle for kernel 6 is = 400000
Simulation cycle for kernel 6 is = 405000
Simulation cycle for kernel 6 is = 410000
Simulation cycle for kernel 6 is = 415000
Simulation cycle for kernel 6 is = 420000
Simulation cycle for kernel 6 is = 425000
Simulation cycle for kernel 6 is = 430000
Simulation cycle for kernel 6 is = 435000
Simulation cycle for kernel 6 is = 440000
Simulation cycle for kernel 6 is = 445000
Simulation cycle for kernel 6 is = 450000
Simulation cycle for kernel 6 is = 455000
Simulation cycle for kernel 6 is = 460000
Simulation cycle for kernel 6 is = 465000
Simulation cycle for kernel 6 is = 470000
Simulation cycle for kernel 6 is = 475000
Simulation cycle for kernel 6 is = 480000
Simulation cycle for kernel 6 is = 485000
Simulation cycle for kernel 6 is = 490000
Simulation cycle for kernel 6 is = 495000
Simulation cycle for kernel 6 is = 500000
Simulation cycle for kernel 6 is = 505000
Simulation cycle for kernel 6 is = 510000
Simulation cycle for kernel 6 is = 515000
Simulation cycle for kernel 6 is = 520000
Simulation cycle for kernel 6 is = 525000
Simulation cycle for kernel 6 is = 530000
Simulation cycle for kernel 6 is = 535000
Simulation cycle for kernel 6 is = 540000
Simulation cycle for kernel 6 is = 545000
Simulation cycle for kernel 6 is = 550000
Simulation cycle for kernel 6 is = 555000
Simulation cycle for kernel 6 is = 560000
Simulation cycle for kernel 6 is = 565000
Simulation cycle for kernel 6 is = 570000
Simulation cycle for kernel 6 is = 575000
Simulation cycle for kernel 6 is = 580000
Simulation cycle for kernel 6 is = 585000
Simulation cycle for kernel 6 is = 590000
Simulation cycle for kernel 6 is = 595000
Simulation cycle for kernel 6 is = 600000
Simulation cycle for kernel 6 is = 605000
Simulation cycle for kernel 6 is = 610000
Simulation cycle for kernel 6 is = 615000
Simulation cycle for kernel 6 is = 620000
Simulation cycle for kernel 6 is = 625000
Simulation cycle for kernel 6 is = 630000
Simulation cycle for kernel 6 is = 635000
Simulation cycle for kernel 6 is = 640000
Simulation cycle for kernel 6 is = 645000
Simulation cycle for kernel 6 is = 650000
Simulation cycle for kernel 6 is = 655000
Simulation cycle for kernel 6 is = 660000
Simulation cycle for kernel 6 is = 665000
Simulation cycle for kernel 6 is = 670000
Simulation cycle for kernel 6 is = 675000
Simulation cycle for kernel 6 is = 680000
Simulation cycle for kernel 6 is = 685000
Simulation cycle for kernel 6 is = 690000
Simulation cycle for kernel 6 is = 695000
Simulation cycle for kernel 6 is = 700000
Simulation cycle for kernel 6 is = 705000
Simulation cycle for kernel 6 is = 710000
Simulation cycle for kernel 6 is = 715000
Simulation cycle for kernel 6 is = 720000
Simulation cycle for kernel 6 is = 725000
Simulation cycle for kernel 6 is = 730000
Simulation cycle for kernel 6 is = 735000
Simulation cycle for kernel 6 is = 740000
Simulation cycle for kernel 6 is = 745000
Simulation cycle for kernel 6 is = 750000
Simulation cycle for kernel 6 is = 755000
Simulation cycle for kernel 6 is = 760000
Simulation cycle for kernel 6 is = 765000
Simulation cycle for kernel 6 is = 770000
Simulation cycle for kernel 6 is = 775000
Simulation cycle for kernel 6 is = 780000
Simulation cycle for kernel 6 is = 785000
Simulation cycle for kernel 6 is = 790000
Simulation cycle for kernel 6 is = 795000
Simulation cycle for kernel 6 is = 800000
Simulation cycle for kernel 6 is = 805000
Simulation cycle for kernel 6 is = 810000
Simulation cycle for kernel 6 is = 815000
Simulation cycle for kernel 6 is = 820000
Simulation cycle for kernel 6 is = 825000
Simulation cycle for kernel 6 is = 830000
Simulation cycle for kernel 6 is = 835000
Simulation cycle for kernel 6 is = 840000
Simulation cycle for kernel 6 is = 845000
Simulation cycle for kernel 6 is = 850000
Simulation cycle for kernel 6 is = 855000
Simulation cycle for kernel 6 is = 860000
Simulation cycle for kernel 6 is = 865000
Simulation cycle for kernel 6 is = 870000
Simulation cycle for kernel 6 is = 875000
Simulation cycle for kernel 6 is = 880000
Simulation cycle for kernel 6 is = 885000
Simulation cycle for kernel 6 is = 890000
Simulation cycle for kernel 6 is = 895000
Simulation cycle for kernel 6 is = 900000
Simulation cycle for kernel 6 is = 905000
Simulation cycle for kernel 6 is = 910000
Simulation cycle for kernel 6 is = 915000
Simulation cycle for kernel 6 is = 920000
Simulation cycle for kernel 6 is = 925000
Simulation cycle for kernel 6 is = 930000
Simulation cycle for kernel 6 is = 935000
Simulation cycle for kernel 6 is = 940000
Destroy streams for kernel 7: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 943494
gpu_sim_insn = 1188529317
gpu_ipc =    1259.7104
gpu_tot_sim_cycle = 6600559
gpu_tot_sim_insn = 8319705219
gpu_tot_ipc =    1260.4546
gpu_tot_issued_cta = 22442
gpu_occupancy = 99.1155% 
gpu_tot_occupancy = 99.0001% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6264
partiton_level_parallism_total  =       4.6276
partiton_level_parallism_util =       4.7010
partiton_level_parallism_util_total  =       4.7009
L2_BW  =     202.0803 GB/Sec
L2_BW_total  =     202.1339 GB/Sec
gpu_total_sim_rate=85388

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1275067, Miss = 1023273, Miss_rate = 0.803, Pending_hits = 247429, Reservation_fails = 69020
	L1D_cache_core[1]: Access = 1280464, Miss = 1023293, Miss_rate = 0.799, Pending_hits = 252335, Reservation_fails = 67406
	L1D_cache_core[2]: Access = 1275232, Miss = 1021971, Miss_rate = 0.801, Pending_hits = 248915, Reservation_fails = 70710
	L1D_cache_core[3]: Access = 1268606, Miss = 1011139, Miss_rate = 0.797, Pending_hits = 250716, Reservation_fails = 65445
	L1D_cache_core[4]: Access = 1274066, Miss = 1021753, Miss_rate = 0.802, Pending_hits = 247938, Reservation_fails = 69023
	L1D_cache_core[5]: Access = 1273570, Miss = 1022792, Miss_rate = 0.803, Pending_hits = 246053, Reservation_fails = 75438
	L1D_cache_core[6]: Access = 1280645, Miss = 1021629, Miss_rate = 0.798, Pending_hits = 252765, Reservation_fails = 71251
	L1D_cache_core[7]: Access = 1268706, Miss = 1012688, Miss_rate = 0.798, Pending_hits = 251104, Reservation_fails = 66541
	L1D_cache_core[8]: Access = 1270341, Miss = 1012172, Miss_rate = 0.797, Pending_hits = 253102, Reservation_fails = 69444
	L1D_cache_core[9]: Access = 1270170, Miss = 997506, Miss_rate = 0.785, Pending_hits = 263459, Reservation_fails = 64602
	L1D_cache_core[10]: Access = 1268634, Miss = 1014445, Miss_rate = 0.800, Pending_hits = 249430, Reservation_fails = 67255
	L1D_cache_core[11]: Access = 1265247, Miss = 1012437, Miss_rate = 0.800, Pending_hits = 247217, Reservation_fails = 78594
	L1D_cache_core[12]: Access = 1268623, Miss = 1005721, Miss_rate = 0.793, Pending_hits = 256527, Reservation_fails = 72819
	L1D_cache_core[13]: Access = 1261700, Miss = 1009563, Miss_rate = 0.800, Pending_hits = 247005, Reservation_fails = 73811
	L1D_cache_core[14]: Access = 1272135, Miss = 1012923, Miss_rate = 0.796, Pending_hits = 254208, Reservation_fails = 70747
	L1D_cache_core[15]: Access = 1276897, Miss = 1016406, Miss_rate = 0.796, Pending_hits = 255354, Reservation_fails = 72456
	L1D_cache_core[16]: Access = 1275408, Miss = 1017022, Miss_rate = 0.797, Pending_hits = 252216, Reservation_fails = 74443
	L1D_cache_core[17]: Access = 1263538, Miss = 1003400, Miss_rate = 0.794, Pending_hits = 254333, Reservation_fails = 68548
	L1D_cache_core[18]: Access = 1264993, Miss = 1009703, Miss_rate = 0.798, Pending_hits = 249236, Reservation_fails = 71500
	L1D_cache_core[19]: Access = 1263822, Miss = 1009107, Miss_rate = 0.798, Pending_hits = 248995, Reservation_fails = 69004
	L1D_cache_core[20]: Access = 1274092, Miss = 1011951, Miss_rate = 0.794, Pending_hits = 256631, Reservation_fails = 70675
	L1D_cache_core[21]: Access = 1273325, Miss = 1020743, Miss_rate = 0.802, Pending_hits = 248013, Reservation_fails = 70473
	L1D_cache_core[22]: Access = 1268606, Miss = 1014067, Miss_rate = 0.799, Pending_hits = 249825, Reservation_fails = 70519
	L1D_cache_core[23]: Access = 1270662, Miss = 1014671, Miss_rate = 0.799, Pending_hits = 251041, Reservation_fails = 68149
	L1D_cache_core[24]: Access = 1263449, Miss = 996405, Miss_rate = 0.789, Pending_hits = 258244, Reservation_fails = 67849
	L1D_cache_core[25]: Access = 1275436, Miss = 1016306, Miss_rate = 0.797, Pending_hits = 253560, Reservation_fails = 68053
	L1D_cache_core[26]: Access = 1275888, Miss = 1018849, Miss_rate = 0.799, Pending_hits = 251719, Reservation_fails = 68794
	L1D_cache_core[27]: Access = 1273857, Miss = 1006995, Miss_rate = 0.791, Pending_hits = 259248, Reservation_fails = 71745
	L1D_cache_core[28]: Access = 1275607, Miss = 1026264, Miss_rate = 0.805, Pending_hits = 244356, Reservation_fails = 71787
	L1D_cache_core[29]: Access = 1283804, Miss = 1026716, Miss_rate = 0.800, Pending_hits = 251451, Reservation_fails = 71115
	L1D_total_cache_accesses = 38152590
	L1D_total_cache_misses = 30431910
	L1D_total_cache_miss_rate = 0.7976
	L1D_total_cache_pending_hits = 7552425
	L1D_total_cache_reservation_fails = 2107216
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 55364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7552425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8307074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2074425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21676824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 7552425
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 127852
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 320160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37591687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 560903

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2074425
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 32791
ctas_completed 22442, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
275532, 323190, 323190, 323190, 323190, 323190, 323190, 275940, 273020, 319770, 319770, 319770, 319770, 319770, 319770, 273020, 274480, 321480, 321480, 321480, 321480, 321480, 321480, 274480, 271560, 318060, 318060, 318060, 318060, 318060, 318060, 271560, 
gpgpu_n_tot_thrd_icount = 9464365568
gpgpu_n_tot_w_icount = 295761424
gpgpu_n_stall_shd_mem = 6454340
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 29983898
gpgpu_n_mem_write_global = 560903
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 235705995
gpgpu_n_store_insn = 3500000
gpgpu_n_shmem_insn = 1382019520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40216064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1974
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6452366
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24400752	W0_Idle:316763	W0_Scoreboard:463290917	W1:583310	W2:585984	W3:583219	W4:583219	W5:583219	W6:587825	W7:583219	W8:583219	W9:583219	W10:583219	W11:583219	W12:583219	W13:583219	W14:1305745	W15:1166529	W16:1166529	W17:1166529	W18:1166529	W19:1166529	W20:1166529	W21:1166529	W22:1166529	W23:1166529	W24:1166529	W25:1166529	W26:1166529	W27:1166529	W28:1166529	W29:1166529	W30:1166529	W31:1166529	W32:267035377
single_issue_nums: WS0:71133678	WS1:76747034	WS2:76747034	WS3:71133678	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 239871184 {8:29983898,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22436120 {40:560903,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1199355920 {40:29983898,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4487224 {8:560903,}
maxmflatency = 736 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 82 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:7690837 	951829 	1159223 	2246272 	7016788 	2867803 	506092 	10682 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4131200 	26402179 	11422 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	30210993 	322101 	11707 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23706416 	5004255 	1535051 	282276 	16704 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	6565 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8623      8626      8780      8738      8878      8800      8814      8829      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8896      8877      8734      8825      8781      8760      8831      8820      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8720      8605      8840      8713      8774      8571      8732      8814      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8671      8696      8721      8722      8580      8696      8800      8805      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8732      8768      8726      8815      8771      8776      8874      8782      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8738      8818      8759      8739      8731      8793      8645      8623      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8777      8778      8753      8704      8790      8784      8512      8510      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8787      8730      8697      8667      8885      8899      8532      8605      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8977      8971      8654      8675      8779      8462      8796      8821      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8820      8799      8696      8667      8737      8847      8793      8797      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8810      8935      8664      8676      8854      8841      8789      8866      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8726      8724      8674      8870      8776      8765      8872      8815      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.863711  5.867034  5.915402  5.909389  5.872013  5.884315  5.881562  5.911736  5.859678  5.859377  5.857000  5.863151  5.826635  5.854596  5.881405  5.883920 
dram[1]:  5.856465  5.884320  5.891009  5.916228  5.864594  5.858645  5.873837  5.899288  5.857465  5.882569  5.861572  5.884612  5.828970  5.866251  5.847790  5.857430 
dram[2]:  5.864665  5.899814  5.871863  5.860262  5.876859  5.898754  5.860913  5.892099  5.841053  5.875962  5.895382  5.892212  5.844061  5.857881  5.826750  5.848541 
dram[3]:  5.887276  5.923715  5.850885  5.925736  5.867460  5.872928  5.855203  5.880612  5.876553  5.916413  5.870439  5.879158  5.842816  5.832360  5.859608  5.873084 
dram[4]:  5.924407  5.927462  5.871112  5.945026  5.888917  5.899657  5.891802  5.873096  5.906160  5.920466  5.895746  5.913162  5.829610  5.867195  5.843392  5.871897 
dram[5]:  5.896297  5.899854  5.928991  5.945817  5.869079  5.940023  5.862051  5.890625  5.866623  5.887394  5.894214  5.897516  5.888156  5.915604  5.868753  5.911436 
dram[6]:  5.886014  5.904011  5.954185  5.910653  5.922127  5.968317  5.880553  5.890726  5.873744  5.878640  5.858604  5.903249  5.891610  5.876748  5.860231  5.886790 
dram[7]:  5.895105  5.884793  5.901609  5.884703  5.937608  5.915823  5.877465  5.919335  5.903121  5.921619  5.841681  5.873285  5.866643  5.866596  5.873285  5.899884 
dram[8]:  5.888493  5.888889  5.904483  5.905281  5.883321  5.916435  5.849219  5.869024  5.890334  5.892065  5.882998  5.873530  5.852299  5.860926  5.870924  5.879478 
dram[9]:  5.873102  5.875802  5.904500  5.896894  5.842542  5.930115  5.872443  5.900768  5.878521  5.868598  5.884104  5.876685  5.823268  5.887047  5.859377  5.893662 
dram[10]:  5.869977  5.887543  5.917847  5.948543  5.892395  5.907832  5.912001  5.937561  5.880817  5.879094  5.879956  5.906729  5.871037  5.874761  5.889281  5.916920 
dram[11]:  5.869234  5.918905  5.931001  5.915613  5.890741  5.902469  5.900162  5.918549  5.872268  5.871953  5.865124  5.898097  5.851437  5.873687  5.875742  5.914474 
average row locality = 22449579/3814851 = 5.884786
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    116598    116597    116402    116419    116387    116379    116289    116250    116323    116317    116293    116275    116302    116330    116296    116293 
dram[1]:    116622    116597    116438    116445    116380    116402    116253    116240    116314    116309    116267    116226    116343    116287    116289    116300 
dram[2]:    116575    116587    116413    116428    116413    116371    116248    116298    116337    116307    116257    116259    116295    116296    116294    116304 
dram[3]:    116597    116576    116428    116479    116355    116370    116304    116276    116307    116301    116250    116253    116311    116341    116279    116301 
dram[4]:    116566    116579    116445    116432    116388    116383    116298    116297    116317    116310    116276    116290    116350    116341    116318    116295 
dram[5]:    116582    116576    116401    116400    116399    116405    116300    116310    116309    116293    116281    116258    116370    116360    116297    116331 
dram[6]:    116566    116570    116386    116382    116402    116419    116316    116312    116304    116325    116243    116283    116363    116309    116309    116297 
dram[7]:    116576    116577    116386    116404    116399    116384    116284    116264    116310    116315    116297    116289    116331    116289    116305    116315 
dram[8]:    116580    116582    116378    116382    116371    116402    116284    116304    116316    116315    116294    116288    116291    116305    116305    116293 
dram[9]:    116585    116586    116337    116381    116396    116370    116284    116287    116305    116319    116263    116292    116317    116296    116333    116345 
dram[10]:    116552    116567    116406    116412    116351    116356    116338    116309    116333    116287    116310    116281    116307    116293    116317    116327 
dram[11]:    116590    116617    116411    116421    116383    116362    116275    116284    116304    116286    116285    116299    116344    116348    116301    116326 
total dram reads = 22341108
bank skew: 116622/116226 = 1.00
chip skew: 1861885/1861682 = 1.00
number of total write accesses:
dram[0]:      2400      2388      2324      2324      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[1]:      2404      2404      2324      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[2]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[3]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[4]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2228      2176      2176 
dram[5]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2228      2224      2176      2176 
dram[6]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[7]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[8]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[9]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[10]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
dram[11]:      2404      2404      2312      2312      2240      2240      2240      2240      2240      2240      2240      2240      2224      2224      2176      2176 
total dram writes = 433884
bank skew: 2404/2176 = 1.10
chip skew: 36172/36152 = 1.00
average mf latency per bank:
dram[0]:        466       466       466       467       465       466       465       465       465       465       464       465       465       465       466       466
dram[1]:        465       465       466       466       465       465       465       466       464       465       465       465       465       465       465       465
dram[2]:        465       465       465       466       465       465       466       466       465       465       465       465       464       465       465       465
dram[3]:        465       465       466       466       465       464       465       465       465       465       465       465       465       465       465       465
dram[4]:        465       466       465       466       464       465       464       465       465       465       465       465       465       466       465       466
dram[5]:        465       465       466       466       465       465       464       464       464       465       464       465       465       465       465       465
dram[6]:        465       466       466       466       465       465       465       466       464       465       464       465       464       464       465       465
dram[7]:        465       465       466       467       464       465       465       465       465       465       464       465       464       465       465       465
dram[8]:        464       465       466       466       466       465       465       466       465       465       465       465       464       465       465       465
dram[9]:        465       465       465       465       465       464       466       466       465       466       465       465       465       465       465       466
dram[10]:        465       465       465       466       464       465       464       465       465       465       465       466       465       466       465       465
dram[11]:        465       465       465       465       464       464       464       465       464       465       464       464       465       465       465       465
maximum mf latency per bank:
dram[0]:        701       704       624       632       620       622       528       534       517       597       549       562       607       611       533       524
dram[1]:        690       694       637       636       619       630       565       539       542       552       541       557       575       604       583       569
dram[2]:        553       546       632       634       635       647       526       539       504       580       506       552       588       594       501       529
dram[3]:        692       717       626       648       625       630       506       524       534       619       544       533       651       591       564       567
dram[4]:        591       562       628       631       626       643       587       556       505       541       586       572       598       586       525       526
dram[5]:        736       655       625       633       652       634       608       531       574       584       525       560       540       597       510       545
dram[6]:        548       555       636       628       620       627       526       524       510       532       535       541       542       555       514       545
dram[7]:        611       615       620       634       630       626       535       543       514       564       640       560       543       580       535       534
dram[8]:        551       560       629       628       616       620       526       548       556       565       538       565       516       608       550       513
dram[9]:        549       548       622       623       613       634       561       530       571       578       545       530       560       522       514       511
dram[10]:        547       549       616       630       639       617       568       542       551       569       562       539       539       546       526       516
dram[11]:        557       575       618       633       618       621       528       542       558       540       543       541       533       562       499       524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14404845 n_act=318472 n_pre=318456 n_ref_event=4572360550251980812 n_req=1870791 n_rd=1861750 n_rd_L2_A=0 n_write=0 n_wr_bk=36164 bw_util=0.4485
n_activity=15019509 dram_eff=0.5055
bk0: 116598a 15111924i bk1: 116597a 15122083i bk2: 116402a 15120546i bk3: 116419a 15126759i bk4: 116387a 15120207i bk5: 116379a 15122698i bk6: 116289a 15122824i bk7: 116250a 15134060i bk8: 116323a 15119806i bk9: 116317a 15127675i bk10: 116293a 15115043i bk11: 116275a 15122423i bk12: 116302a 15109327i bk13: 116330a 15128575i bk14: 116296a 15121294i bk15: 116293a 15135572i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829768
Row_Buffer_Locality_read = 0.831860
Row_Buffer_Locality_write = 0.399071
Bank_Level_Parallism = 2.295231
Bank_Level_Parallism_Col = 1.861474
Bank_Level_Parallism_Ready = 1.251483
write_to_read_ratio_blp_rw_average = 0.030792
GrpLevelPara = 1.718234 

BW Util details:
bwutil = 0.448496 
total_CMD = 16926915 
util_bw = 7591656 
Wasted_Col = 4269417 
Wasted_Row = 1731723 
Idle = 3334119 

BW Util Bottlenecks: 
RCDc_limit = 4241885 
RCDWRc_limit = 33951 
WTRc_limit = 193023 
RTWc_limit = 229993 
CCDLc_limit = 1437877 
rwq = 0 
CCDLc_limit_alone = 1411367 
WTRc_limit_alone = 184570 
RTWc_limit_alone = 211936 

Commands details: 
total_CMD = 16926915 
n_nop = 14404845 
Read = 1861750 
Write = 0 
L2_Alloc = 0 
L2_WB = 36164 
n_act = 318472 
n_pre = 318456 
n_ref = 4572360550251980812 
n_req = 1870791 
total_req = 1897914 

Dual Bus Interface Util: 
issued_total_row = 636928 
issued_total_col = 1897914 
Row_Bus_Util =  0.037628 
CoL_Bus_Util = 0.112124 
Either_Row_CoL_Bus_Util = 0.148998 
Issued_on_Two_Bus_Simul_Util = 0.000755 
issued_two_Eff = 0.005064 
queue_avg = 4.438118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=60 avg=4.43812
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14404293 n_act=318668 n_pre=318652 n_ref_event=7737782745945290801 n_req=1870755 n_rd=1861712 n_rd_L2_A=0 n_write=0 n_wr_bk=36172 bw_util=0.4485
n_activity=15025035 dram_eff=0.5053
bk0: 116622a 15111811i bk1: 116597a 15126074i bk2: 116438a 15122281i bk3: 116445a 15135854i bk4: 116380a 15118288i bk5: 116402a 15126499i bk6: 116253a 15117361i bk7: 116240a 15133496i bk8: 116314a 15122382i bk9: 116309a 15131692i bk10: 116267a 15112552i bk11: 116226a 15131997i bk12: 116343a 15112803i bk13: 116287a 15125297i bk14: 116289a 15113841i bk15: 116300a 15124916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829660
Row_Buffer_Locality_read = 0.831746
Row_Buffer_Locality_write = 0.400310
Bank_Level_Parallism = 2.294261
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.251237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448489 
total_CMD = 16926915 
util_bw = 7591536 
Wasted_Col = 4270690 
Wasted_Row = 1735356 
Idle = 3329333 

BW Util Bottlenecks: 
RCDc_limit = 4242162 
RCDWRc_limit = 33614 
WTRc_limit = 193798 
RTWc_limit = 227589 
CCDLc_limit = 1440164 
rwq = 0 
CCDLc_limit_alone = 1413568 
WTRc_limit_alone = 185016 
RTWc_limit_alone = 209775 

Commands details: 
total_CMD = 16926915 
n_nop = 14404293 
Read = 1861712 
Write = 0 
L2_Alloc = 0 
L2_WB = 36172 
n_act = 318668 
n_pre = 318652 
n_ref = 7737782745945290801 
n_req = 1870755 
total_req = 1897884 

Dual Bus Interface Util: 
issued_total_row = 637320 
issued_total_col = 1897884 
Row_Bus_Util =  0.037651 
CoL_Bus_Util = 0.112122 
Either_Row_CoL_Bus_Util = 0.149030 
Issued_on_Two_Bus_Simul_Util = 0.000743 
issued_two_Eff = 0.004988 
queue_avg = 4.430724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43072
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14404266 n_act=318744 n_pre=318728 n_ref_event=7737782745945290801 n_req=1870722 n_rd=1861682 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4485
n_activity=15029159 dram_eff=0.5051
bk0: 116575a 15110291i bk1: 116587a 15125219i bk2: 116413a 15117827i bk3: 116428a 15122515i bk4: 116413a 15117956i bk5: 116371a 15127552i bk6: 116248a 15116787i bk7: 116298a 15131039i bk8: 116337a 15114206i bk9: 116307a 15126044i bk10: 116257a 15119482i bk11: 116259a 15130319i bk12: 116295a 15122558i bk13: 116296a 15129219i bk14: 116294a 15112252i bk15: 116304a 15121614i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829617
Row_Buffer_Locality_read = 0.831690
Row_Buffer_Locality_write = 0.402655
Bank_Level_Parallism = 2.294279
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.250877
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448479 
total_CMD = 16926915 
util_bw = 7591368 
Wasted_Col = 4273193 
Wasted_Row = 1742950 
Idle = 3319404 

BW Util Bottlenecks: 
RCDc_limit = 4247392 
RCDWRc_limit = 33542 
WTRc_limit = 194905 
RTWc_limit = 231215 
CCDLc_limit = 1438516 
rwq = 0 
CCDLc_limit_alone = 1410948 
WTRc_limit_alone = 186157 
RTWc_limit_alone = 212395 

Commands details: 
total_CMD = 16926915 
n_nop = 14404266 
Read = 1861682 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 318744 
n_pre = 318728 
n_ref = 7737782745945290801 
n_req = 1870722 
total_req = 1897842 

Dual Bus Interface Util: 
issued_total_row = 637472 
issued_total_col = 1897842 
Row_Bus_Util =  0.037660 
CoL_Bus_Util = 0.112120 
Either_Row_CoL_Bus_Util = 0.149032 
Issued_on_Two_Bus_Simul_Util = 0.000748 
issued_two_Eff = 0.005021 
queue_avg = 4.443487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.44349
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14404912 n_act=318390 n_pre=318374 n_ref_event=3255307777713450285 n_req=1870768 n_rd=1861728 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4485
n_activity=15033042 dram_eff=0.505
bk0: 116597a 15108257i bk1: 116576a 15127651i bk2: 116428a 15111706i bk3: 116479a 15135011i bk4: 116355a 15116744i bk5: 116370a 15127655i bk6: 116304a 15116645i bk7: 116276a 15131903i bk8: 116307a 15118565i bk9: 116301a 15135003i bk10: 116250a 15122582i bk11: 116253a 15132592i bk12: 116311a 15115667i bk13: 116341a 15118143i bk14: 116279a 15114021i bk15: 116301a 15124535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829810
Row_Buffer_Locality_read = 0.831904
Row_Buffer_Locality_write = 0.398562
Bank_Level_Parallism = 2.294427
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.252016
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448490 
total_CMD = 16926915 
util_bw = 7591552 
Wasted_Col = 4272201 
Wasted_Row = 1739009 
Idle = 3324153 

BW Util Bottlenecks: 
RCDc_limit = 4248358 
RCDWRc_limit = 32971 
WTRc_limit = 194567 
RTWc_limit = 227652 
CCDLc_limit = 1434228 
rwq = 0 
CCDLc_limit_alone = 1407791 
WTRc_limit_alone = 185720 
RTWc_limit_alone = 210062 

Commands details: 
total_CMD = 16926915 
n_nop = 14404912 
Read = 1861728 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 318390 
n_pre = 318374 
n_ref = 3255307777713450285 
n_req = 1870768 
total_req = 1897888 

Dual Bus Interface Util: 
issued_total_row = 636764 
issued_total_col = 1897888 
Row_Bus_Util =  0.037618 
CoL_Bus_Util = 0.112122 
Either_Row_CoL_Bus_Util = 0.148994 
Issued_on_Two_Bus_Simul_Util = 0.000747 
issued_two_Eff = 0.005015 
queue_avg = 4.432757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43276
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14406122 n_act=317558 n_pre=317542 n_ref_event=3255307777713450285 n_req=1870925 n_rd=1861885 n_rd_L2_A=0 n_write=0 n_wr_bk=36160 bw_util=0.4485
n_activity=15020877 dram_eff=0.5054
bk0: 116566a 15123235i bk1: 116579a 15127733i bk2: 116445a 15114138i bk3: 116432a 15138265i bk4: 116388a 15124269i bk5: 116383a 15138547i bk6: 116298a 15123629i bk7: 116297a 15129831i bk8: 116317a 15124439i bk9: 116310a 15132685i bk10: 116276a 15124416i bk11: 116290a 15134721i bk12: 116350a 15112166i bk13: 116341a 15124383i bk14: 116318a 15115361i bk15: 116295a 15127348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830269
Row_Buffer_Locality_read = 0.832354
Row_Buffer_Locality_write = 0.400774
Bank_Level_Parallism = 2.291771
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.250767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448527 
total_CMD = 16926915 
util_bw = 7592180 
Wasted_Col = 4265215 
Wasted_Row = 1734443 
Idle = 3335077 

BW Util Bottlenecks: 
RCDc_limit = 4233828 
RCDWRc_limit = 33548 
WTRc_limit = 194291 
RTWc_limit = 228706 
CCDLc_limit = 1439322 
rwq = 0 
CCDLc_limit_alone = 1412034 
WTRc_limit_alone = 184969 
RTWc_limit_alone = 210740 

Commands details: 
total_CMD = 16926915 
n_nop = 14406122 
Read = 1861885 
Write = 0 
L2_Alloc = 0 
L2_WB = 36160 
n_act = 317558 
n_pre = 317542 
n_ref = 3255307777713450285 
n_req = 1870925 
total_req = 1898045 

Dual Bus Interface Util: 
issued_total_row = 635100 
issued_total_col = 1898045 
Row_Bus_Util =  0.037520 
CoL_Bus_Util = 0.112132 
Either_Row_CoL_Bus_Util = 0.148922 
Issued_on_Two_Bus_Simul_Util = 0.000730 
issued_two_Eff = 0.004900 
queue_avg = 4.426821 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42682
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14406635 n_act=317239 n_pre=317223 n_ref_event=3255307777713450285 n_req=1870911 n_rd=1861872 n_rd_L2_A=0 n_write=0 n_wr_bk=36156 bw_util=0.4485
n_activity=15015535 dram_eff=0.5056
bk0: 116582a 15118748i bk1: 116576a 15125732i bk2: 116401a 15119950i bk3: 116400a 15136809i bk4: 116399a 15117315i bk5: 116405a 15138537i bk6: 116300a 15117603i bk7: 116310a 15136270i bk8: 116309a 15115430i bk9: 116293a 15128860i bk10: 116281a 15123726i bk11: 116258a 15131083i bk12: 116370a 15117859i bk13: 116360a 15134973i bk14: 116297a 15121438i bk15: 116331a 15139402i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830438
Row_Buffer_Locality_read = 0.832512
Row_Buffer_Locality_write = 0.403253
Bank_Level_Parallism = 2.292468
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.250094
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448523 
total_CMD = 16926915 
util_bw = 7592112 
Wasted_Col = 4259041 
Wasted_Row = 1732574 
Idle = 3343188 

BW Util Bottlenecks: 
RCDc_limit = 4231508 
RCDWRc_limit = 32980 
WTRc_limit = 196557 
RTWc_limit = 231615 
CCDLc_limit = 1433665 
rwq = 0 
CCDLc_limit_alone = 1406362 
WTRc_limit_alone = 187354 
RTWc_limit_alone = 213515 

Commands details: 
total_CMD = 16926915 
n_nop = 14406635 
Read = 1861872 
Write = 0 
L2_Alloc = 0 
L2_WB = 36156 
n_act = 317239 
n_pre = 317223 
n_ref = 3255307777713450285 
n_req = 1870911 
total_req = 1898028 

Dual Bus Interface Util: 
issued_total_row = 634462 
issued_total_col = 1898028 
Row_Bus_Util =  0.037482 
CoL_Bus_Util = 0.112131 
Either_Row_CoL_Bus_Util = 0.148892 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.004845 
queue_avg = 4.433451 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43345
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14406731 n_act=317281 n_pre=317265 n_ref_event=3255307777713450285 n_req=1870824 n_rd=1861786 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4485
n_activity=14996356 dram_eff=0.5062
bk0: 116566a 15111777i bk1: 116570a 15126250i bk2: 116386a 15132515i bk3: 116382a 15129598i bk4: 116402a 15132054i bk5: 116419a 15145905i bk6: 116316a 15126224i bk7: 116312a 15125805i bk8: 116304a 15115828i bk9: 116325a 15123111i bk10: 116243a 15112278i bk11: 116283a 15126831i bk12: 116363a 15127234i bk13: 116309a 15132702i bk14: 116309a 15117838i bk15: 116297a 15129842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830408
Row_Buffer_Locality_read = 0.832476
Row_Buffer_Locality_write = 0.404404
Bank_Level_Parallism = 2.296293
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.253159
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448502 
total_CMD = 16926915 
util_bw = 7591752 
Wasted_Col = 4248100 
Wasted_Row = 1726490 
Idle = 3360573 

BW Util Bottlenecks: 
RCDc_limit = 4227678 
RCDWRc_limit = 32865 
WTRc_limit = 191318 
RTWc_limit = 228562 
CCDLc_limit = 1429772 
rwq = 0 
CCDLc_limit_alone = 1402219 
WTRc_limit_alone = 182527 
RTWc_limit_alone = 209800 

Commands details: 
total_CMD = 16926915 
n_nop = 14406731 
Read = 1861786 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 317281 
n_pre = 317265 
n_ref = 3255307777713450285 
n_req = 1870824 
total_req = 1897938 

Dual Bus Interface Util: 
issued_total_row = 634546 
issued_total_col = 1897938 
Row_Bus_Util =  0.037487 
CoL_Bus_Util = 0.112125 
Either_Row_CoL_Bus_Util = 0.148886 
Issued_on_Two_Bus_Simul_Util = 0.000727 
issued_two_Eff = 0.004881 
queue_avg = 4.431289 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43129
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14406669 n_act=317550 n_pre=317534 n_ref_event=3255307777713450285 n_req=1870763 n_rd=1861725 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4485
n_activity=14987835 dram_eff=0.5065
bk0: 116576a 15118968i bk1: 116577a 15123428i bk2: 116386a 15124180i bk3: 116404a 15126895i bk4: 116399a 15129917i bk5: 116384a 15136250i bk6: 116284a 15114519i bk7: 116264a 15138563i bk8: 116310a 15119878i bk9: 116315a 15130210i bk10: 116297a 15110748i bk11: 116289a 15120096i bk12: 116331a 15118465i bk13: 116289a 15128278i bk14: 116305a 15118421i bk15: 116315a 15134633i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830259
Row_Buffer_Locality_read = 0.832335
Row_Buffer_Locality_write = 0.402523
Bank_Level_Parallism = 2.299561
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.252461
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448487 
total_CMD = 16926915 
util_bw = 7591508 
Wasted_Col = 4244556 
Wasted_Row = 1721070 
Idle = 3369781 

BW Util Bottlenecks: 
RCDc_limit = 4218281 
RCDWRc_limit = 33482 
WTRc_limit = 193068 
RTWc_limit = 231205 
CCDLc_limit = 1431969 
rwq = 0 
CCDLc_limit_alone = 1404438 
WTRc_limit_alone = 184046 
RTWc_limit_alone = 212696 

Commands details: 
total_CMD = 16926915 
n_nop = 14406669 
Read = 1861725 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 317550 
n_pre = 317534 
n_ref = 3255307777713450285 
n_req = 1870763 
total_req = 1897877 

Dual Bus Interface Util: 
issued_total_row = 635084 
issued_total_col = 1897877 
Row_Bus_Util =  0.037519 
CoL_Bus_Util = 0.112122 
Either_Row_CoL_Bus_Util = 0.148890 
Issued_on_Two_Bus_Simul_Util = 0.000751 
issued_two_Eff = 0.005045 
queue_avg = 4.442396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4424
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14405792 n_act=318064 n_pre=318048 n_ref_event=3255307777713450285 n_req=1870728 n_rd=1861690 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4485
n_activity=14994586 dram_eff=0.5063
bk0: 116580a 15113963i bk1: 116582a 15126468i bk2: 116378a 15122928i bk3: 116382a 15131389i bk4: 116371a 15118498i bk5: 116402a 15138584i bk6: 116284a 15117800i bk7: 116304a 15123686i bk8: 116316a 15121691i bk9: 116315a 15132609i bk10: 116294a 15118511i bk11: 116288a 15129234i bk12: 116291a 15114308i bk13: 116305a 15126426i bk14: 116305a 15116165i bk15: 116293a 15124399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829981
Row_Buffer_Locality_read = 0.832054
Row_Buffer_Locality_write = 0.402965
Bank_Level_Parallism = 2.299164
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.252073
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448479 
total_CMD = 16926915 
util_bw = 7591368 
Wasted_Col = 4247357 
Wasted_Row = 1727631 
Idle = 3360559 

BW Util Bottlenecks: 
RCDc_limit = 4226062 
RCDWRc_limit = 33602 
WTRc_limit = 192071 
RTWc_limit = 229517 
CCDLc_limit = 1433239 
rwq = 0 
CCDLc_limit_alone = 1405761 
WTRc_limit_alone = 183120 
RTWc_limit_alone = 210990 

Commands details: 
total_CMD = 16926915 
n_nop = 14405792 
Read = 1861690 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 318064 
n_pre = 318048 
n_ref = 3255307777713450285 
n_req = 1870728 
total_req = 1897842 

Dual Bus Interface Util: 
issued_total_row = 636112 
issued_total_col = 1897842 
Row_Bus_Util =  0.037580 
CoL_Bus_Util = 0.112120 
Either_Row_CoL_Bus_Util = 0.148942 
Issued_on_Two_Bus_Simul_Util = 0.000758 
issued_two_Eff = 0.005089 
queue_avg = 4.445547 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.44555
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14405301 n_act=318204 n_pre=318188 n_ref_event=3255307777713450285 n_req=1870734 n_rd=1861696 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4485
n_activity=14998308 dram_eff=0.5061
bk0: 116585a 15111668i bk1: 116586a 15115593i bk2: 116337a 15117523i bk3: 116381a 15124038i bk4: 116396a 15113561i bk5: 116370a 15137627i bk6: 116284a 15118709i bk7: 116287a 15131714i bk8: 116305a 15120550i bk9: 116319a 15125288i bk10: 116263a 15125136i bk11: 116292a 15132972i bk12: 116317a 15115836i bk13: 116296a 15133910i bk14: 116333a 15114376i bk15: 116345a 15128182i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829906
Row_Buffer_Locality_read = 0.831984
Row_Buffer_Locality_write = 0.401969
Bank_Level_Parallism = 2.298360
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.252787
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448481 
total_CMD = 16926915 
util_bw = 7591392 
Wasted_Col = 4254295 
Wasted_Row = 1727320 
Idle = 3353908 

BW Util Bottlenecks: 
RCDc_limit = 4231931 
RCDWRc_limit = 33072 
WTRc_limit = 192872 
RTWc_limit = 230790 
CCDLc_limit = 1436446 
rwq = 0 
CCDLc_limit_alone = 1409388 
WTRc_limit_alone = 183981 
RTWc_limit_alone = 212623 

Commands details: 
total_CMD = 16926915 
n_nop = 14405301 
Read = 1861696 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 318204 
n_pre = 318188 
n_ref = 3255307777713450285 
n_req = 1870734 
total_req = 1897848 

Dual Bus Interface Util: 
issued_total_row = 636392 
issued_total_col = 1897848 
Row_Bus_Util =  0.037596 
CoL_Bus_Util = 0.112120 
Either_Row_CoL_Bus_Util = 0.148971 
Issued_on_Two_Bus_Simul_Util = 0.000746 
issued_two_Eff = 0.005007 
queue_avg = 4.435426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43543
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14407155 n_act=317184 n_pre=317168 n_ref_event=3255307777713450285 n_req=1870784 n_rd=1861746 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4485
n_activity=14986903 dram_eff=0.5065
bk0: 116552a 15108585i bk1: 116567a 15122805i bk2: 116406a 15127495i bk3: 116412a 15135746i bk4: 116351a 15121858i bk5: 116356a 15130399i bk6: 116338a 15129816i bk7: 116309a 15141123i bk8: 116333a 15119992i bk9: 116287a 15129725i bk10: 116310a 15119069i bk11: 116281a 15133972i bk12: 116307a 15122564i bk13: 116293a 15125918i bk14: 116317a 15117185i bk15: 116327a 15135431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830456
Row_Buffer_Locality_read = 0.832533
Row_Buffer_Locality_write = 0.402633
Bank_Level_Parallism = 2.296409
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.252736
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448492 
total_CMD = 16926915 
util_bw = 7591592 
Wasted_Col = 4245837 
Wasted_Row = 1725134 
Idle = 3364352 

BW Util Bottlenecks: 
RCDc_limit = 4212871 
RCDWRc_limit = 33339 
WTRc_limit = 192185 
RTWc_limit = 228174 
CCDLc_limit = 1435868 
rwq = 0 
CCDLc_limit_alone = 1409206 
WTRc_limit_alone = 183538 
RTWc_limit_alone = 210159 

Commands details: 
total_CMD = 16926915 
n_nop = 14407155 
Read = 1861746 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 317184 
n_pre = 317168 
n_ref = 3255307777713450285 
n_req = 1870784 
total_req = 1897898 

Dual Bus Interface Util: 
issued_total_row = 634352 
issued_total_col = 1897898 
Row_Bus_Util =  0.037476 
CoL_Bus_Util = 0.112123 
Either_Row_CoL_Bus_Util = 0.148861 
Issued_on_Two_Bus_Simul_Util = 0.000738 
issued_two_Eff = 0.004957 
queue_avg = 4.437552 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.43755
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=16926915 n_nop=14406550 n_act=317545 n_pre=317529 n_ref_event=7310313499448795487 n_req=1870874 n_rd=1861836 n_rd_L2_A=0 n_write=0 n_wr_bk=36152 bw_util=0.4485
n_activity=14993328 dram_eff=0.5064
bk0: 116590a 15112981i bk1: 116617a 15128679i bk2: 116411a 15129641i bk3: 116421a 15133892i bk4: 116383a 15114516i bk5: 116362a 15126782i bk6: 116275a 15127473i bk7: 116284a 15135741i bk8: 116304a 15122184i bk9: 116286a 15127625i bk10: 116285a 15119757i bk11: 116299a 15133140i bk12: 116344a 15119923i bk13: 116348a 15131849i bk14: 116301a 15124897i bk15: 116326a 15138225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830271
Row_Buffer_Locality_read = 0.832337
Row_Buffer_Locality_write = 0.404736
Bank_Level_Parallism = 2.295046
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.251066
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448514 
total_CMD = 16926915 
util_bw = 7591952 
Wasted_Col = 4247811 
Wasted_Row = 1726716 
Idle = 3360436 

BW Util Bottlenecks: 
RCDc_limit = 4221289 
RCDWRc_limit = 33389 
WTRc_limit = 192307 
RTWc_limit = 227882 
CCDLc_limit = 1433837 
rwq = 0 
CCDLc_limit_alone = 1406993 
WTRc_limit_alone = 183433 
RTWc_limit_alone = 209912 

Commands details: 
total_CMD = 16926915 
n_nop = 14406550 
Read = 1861836 
Write = 0 
L2_Alloc = 0 
L2_WB = 36152 
n_act = 317545 
n_pre = 317529 
n_ref = 7310313499448795487 
n_req = 1870874 
total_req = 1897988 

Dual Bus Interface Util: 
issued_total_row = 635074 
issued_total_col = 1897988 
Row_Bus_Util =  0.037519 
CoL_Bus_Util = 0.112128 
Either_Row_CoL_Bus_Util = 0.148897 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.005038 
queue_avg = 4.440203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4402

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1273007, Miss = 949130, Miss_rate = 0.746, Pending_hits = 165265, Reservation_fails = 0
L2_cache_bank[1]: Access = 1272491, Miss = 949088, Miss_rate = 0.746, Pending_hits = 165709, Reservation_fails = 0
L2_cache_bank[2]: Access = 1272387, Miss = 949150, Miss_rate = 0.746, Pending_hits = 165821, Reservation_fails = 0
L2_cache_bank[3]: Access = 1273028, Miss = 949034, Miss_rate = 0.745, Pending_hits = 166188, Reservation_fails = 0
L2_cache_bank[4]: Access = 1272520, Miss = 949060, Miss_rate = 0.746, Pending_hits = 165463, Reservation_fails = 0
L2_cache_bank[5]: Access = 1272476, Miss = 949078, Miss_rate = 0.746, Pending_hits = 165514, Reservation_fails = 0
L2_cache_bank[6]: Access = 1273142, Miss = 949059, Miss_rate = 0.745, Pending_hits = 165530, Reservation_fails = 0
L2_cache_bank[7]: Access = 1272616, Miss = 949125, Miss_rate = 0.746, Pending_hits = 165322, Reservation_fails = 0
L2_cache_bank[8]: Access = 1272496, Miss = 949186, Miss_rate = 0.746, Pending_hits = 165642, Reservation_fails = 0
L2_cache_bank[9]: Access = 1273120, Miss = 949155, Miss_rate = 0.746, Pending_hits = 165877, Reservation_fails = 0
L2_cache_bank[10]: Access = 1272600, Miss = 949167, Miss_rate = 0.746, Pending_hits = 165539, Reservation_fails = 0
L2_cache_bank[11]: Access = 1272439, Miss = 949161, Miss_rate = 0.746, Pending_hits = 165910, Reservation_fails = 0
L2_cache_bank[12]: Access = 1273008, Miss = 949117, Miss_rate = 0.746, Pending_hits = 165610, Reservation_fails = 0
L2_cache_bank[13]: Access = 1272571, Miss = 949125, Miss_rate = 0.746, Pending_hits = 165909, Reservation_fails = 0
L2_cache_bank[14]: Access = 1272458, Miss = 949116, Miss_rate = 0.746, Pending_hits = 165627, Reservation_fails = 0
L2_cache_bank[15]: Access = 1273185, Miss = 949065, Miss_rate = 0.745, Pending_hits = 165855, Reservation_fails = 0
L2_cache_bank[16]: Access = 1272648, Miss = 949047, Miss_rate = 0.746, Pending_hits = 165355, Reservation_fails = 0
L2_cache_bank[17]: Access = 1272507, Miss = 949099, Miss_rate = 0.746, Pending_hits = 165843, Reservation_fails = 0
L2_cache_bank[18]: Access = 1273145, Miss = 949048, Miss_rate = 0.745, Pending_hits = 165664, Reservation_fails = 0
L2_cache_bank[19]: Access = 1272548, Miss = 949104, Miss_rate = 0.746, Pending_hits = 165746, Reservation_fails = 0
L2_cache_bank[20]: Access = 1272444, Miss = 949142, Miss_rate = 0.746, Pending_hits = 165423, Reservation_fails = 0
L2_cache_bank[21]: Access = 1273052, Miss = 949060, Miss_rate = 0.745, Pending_hits = 165728, Reservation_fails = 0
L2_cache_bank[22]: Access = 1272524, Miss = 949121, Miss_rate = 0.746, Pending_hits = 165118, Reservation_fails = 0
L2_cache_bank[23]: Access = 1272389, Miss = 949171, Miss_rate = 0.746, Pending_hits = 165403, Reservation_fails = 0
L2_total_cache_accesses = 30544801
L2_total_cache_misses = 22778608
L2_total_cache_miss_rate = 0.7457
L2_total_cache_pending_hits = 3975061
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3667729
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3975061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5593282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16747826
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3975061
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 123403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 109375
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 328125
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 29983898
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 560903
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=30544801
icnt_total_pkts_simt_to_mem=30544801
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30544801
Req_Network_cycles = 6600559
Req_Network_injected_packets_per_cycle =       4.6276 
Req_Network_conflicts_per_cycle =       0.7794
Req_Network_conflicts_per_cycle_util =       0.7918
Req_Bank_Level_Parallism =       4.7009
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2851
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 30544801
Reply_Network_cycles = 6600559
Reply_Network_injected_packets_per_cycle =        4.6276
Reply_Network_conflicts_per_cycle =        2.4115
Reply_Network_conflicts_per_cycle_util =       2.4468
Reply_Bank_Level_Parallism =       4.6955
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2395
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1543
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 3 hrs, 3 min, 53 sec (97433 sec)
gpgpu_simulation_rate = 85388 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 7 is = 10000
Simulation cycle for kernel 7 is = 15000
Simulation cycle for kernel 7 is = 20000
Simulation cycle for kernel 7 is = 25000
Simulation cycle for kernel 7 is = 30000
Simulation cycle for kernel 7 is = 35000
Simulation cycle for kernel 7 is = 40000
Simulation cycle for kernel 7 is = 45000
Simulation cycle for kernel 7 is = 50000
Simulation cycle for kernel 7 is = 55000
Simulation cycle for kernel 7 is = 60000
Simulation cycle for kernel 7 is = 65000
Simulation cycle for kernel 7 is = 70000
Simulation cycle for kernel 7 is = 75000
Simulation cycle for kernel 7 is = 80000
Simulation cycle for kernel 7 is = 85000
Simulation cycle for kernel 7 is = 90000
Simulation cycle for kernel 7 is = 95000
Simulation cycle for kernel 7 is = 100000
Simulation cycle for kernel 7 is = 105000
Simulation cycle for kernel 7 is = 110000
Simulation cycle for kernel 7 is = 115000
Simulation cycle for kernel 7 is = 120000
Simulation cycle for kernel 7 is = 125000
Simulation cycle for kernel 7 is = 130000
Simulation cycle for kernel 7 is = 135000
Simulation cycle for kernel 7 is = 140000
Simulation cycle for kernel 7 is = 145000
Simulation cycle for kernel 7 is = 150000
Simulation cycle for kernel 7 is = 155000
Simulation cycle for kernel 7 is = 160000
Simulation cycle for kernel 7 is = 165000
Simulation cycle for kernel 7 is = 170000
Simulation cycle for kernel 7 is = 175000
Simulation cycle for kernel 7 is = 180000
Simulation cycle for kernel 7 is = 185000
Simulation cycle for kernel 7 is = 190000
Simulation cycle for kernel 7 is = 195000
Simulation cycle for kernel 7 is = 200000
Simulation cycle for kernel 7 is = 205000
Simulation cycle for kernel 7 is = 210000
Simulation cycle for kernel 7 is = 215000
Simulation cycle for kernel 7 is = 220000
Simulation cycle for kernel 7 is = 225000
Simulation cycle for kernel 7 is = 230000
Simulation cycle for kernel 7 is = 235000
Simulation cycle for kernel 7 is = 240000
Simulation cycle for kernel 7 is = 245000
Simulation cycle for kernel 7 is = 250000
Simulation cycle for kernel 7 is = 255000
Simulation cycle for kernel 7 is = 260000
Simulation cycle for kernel 7 is = 265000
Simulation cycle for kernel 7 is = 270000
Simulation cycle for kernel 7 is = 275000
Simulation cycle for kernel 7 is = 280000
Simulation cycle for kernel 7 is = 285000
Simulation cycle for kernel 7 is = 290000
Simulation cycle for kernel 7 is = 295000
Simulation cycle for kernel 7 is = 300000
Simulation cycle for kernel 7 is = 305000
Simulation cycle for kernel 7 is = 310000
Simulation cycle for kernel 7 is = 315000
Simulation cycle for kernel 7 is = 320000
Simulation cycle for kernel 7 is = 325000
Simulation cycle for kernel 7 is = 330000
Simulation cycle for kernel 7 is = 335000
Simulation cycle for kernel 7 is = 340000
Simulation cycle for kernel 7 is = 345000
Simulation cycle for kernel 7 is = 350000
Simulation cycle for kernel 7 is = 355000
Simulation cycle for kernel 7 is = 360000
Simulation cycle for kernel 7 is = 365000
Simulation cycle for kernel 7 is = 370000
Simulation cycle for kernel 7 is = 375000
Simulation cycle for kernel 7 is = 380000
Simulation cycle for kernel 7 is = 385000
Simulation cycle for kernel 7 is = 390000
Simulation cycle for kernel 7 is = 395000
Simulation cycle for kernel 7 is = 400000
Simulation cycle for kernel 7 is = 405000
Simulation cycle for kernel 7 is = 410000
Simulation cycle for kernel 7 is = 415000
Simulation cycle for kernel 7 is = 420000
Simulation cycle for kernel 7 is = 425000
Simulation cycle for kernel 7 is = 430000
Simulation cycle for kernel 7 is = 435000
Simulation cycle for kernel 7 is = 440000
Simulation cycle for kernel 7 is = 445000
Simulation cycle for kernel 7 is = 450000
Simulation cycle for kernel 7 is = 455000
Simulation cycle for kernel 7 is = 460000
Simulation cycle for kernel 7 is = 465000
Simulation cycle for kernel 7 is = 470000
Simulation cycle for kernel 7 is = 475000
Simulation cycle for kernel 7 is = 480000
Simulation cycle for kernel 7 is = 485000
Simulation cycle for kernel 7 is = 490000
Simulation cycle for kernel 7 is = 495000
Simulation cycle for kernel 7 is = 500000
Simulation cycle for kernel 7 is = 505000
Simulation cycle for kernel 7 is = 510000
Simulation cycle for kernel 7 is = 515000
Simulation cycle for kernel 7 is = 520000
Simulation cycle for kernel 7 is = 525000
Simulation cycle for kernel 7 is = 530000
Simulation cycle for kernel 7 is = 535000
Simulation cycle for kernel 7 is = 540000
Simulation cycle for kernel 7 is = 545000
Simulation cycle for kernel 7 is = 550000
Simulation cycle for kernel 7 is = 555000
Simulation cycle for kernel 7 is = 560000
Simulation cycle for kernel 7 is = 565000
Simulation cycle for kernel 7 is = 570000
Simulation cycle for kernel 7 is = 575000
Simulation cycle for kernel 7 is = 580000
Simulation cycle for kernel 7 is = 585000
Simulation cycle for kernel 7 is = 590000
Simulation cycle for kernel 7 is = 595000
Simulation cycle for kernel 7 is = 600000
Simulation cycle for kernel 7 is = 605000
Simulation cycle for kernel 7 is = 610000
Simulation cycle for kernel 7 is = 615000
Simulation cycle for kernel 7 is = 620000
Simulation cycle for kernel 7 is = 625000
Simulation cycle for kernel 7 is = 630000
Simulation cycle for kernel 7 is = 635000
Simulation cycle for kernel 7 is = 640000
Simulation cycle for kernel 7 is = 645000
Simulation cycle for kernel 7 is = 650000
Simulation cycle for kernel 7 is = 655000
Simulation cycle for kernel 7 is = 660000
Simulation cycle for kernel 7 is = 665000
Simulation cycle for kernel 7 is = 670000
Simulation cycle for kernel 7 is = 675000
Simulation cycle for kernel 7 is = 680000
Simulation cycle for kernel 7 is = 685000
Simulation cycle for kernel 7 is = 690000
Simulation cycle for kernel 7 is = 695000
Simulation cycle for kernel 7 is = 700000
Simulation cycle for kernel 7 is = 705000
Simulation cycle for kernel 7 is = 710000
Simulation cycle for kernel 7 is = 715000
Simulation cycle for kernel 7 is = 720000
Simulation cycle for kernel 7 is = 725000
Simulation cycle for kernel 7 is = 730000
Simulation cycle for kernel 7 is = 735000
Simulation cycle for kernel 7 is = 740000
Simulation cycle for kernel 7 is = 745000
Simulation cycle for kernel 7 is = 750000
Simulation cycle for kernel 7 is = 755000
Simulation cycle for kernel 7 is = 760000
Simulation cycle for kernel 7 is = 765000
Simulation cycle for kernel 7 is = 770000
Simulation cycle for kernel 7 is = 775000
Simulation cycle for kernel 7 is = 780000
Simulation cycle for kernel 7 is = 785000
Simulation cycle for kernel 7 is = 790000
Simulation cycle for kernel 7 is = 795000
Simulation cycle for kernel 7 is = 800000
Simulation cycle for kernel 7 is = 805000
Simulation cycle for kernel 7 is = 810000
Simulation cycle for kernel 7 is = 815000
Simulation cycle for kernel 7 is = 820000
Simulation cycle for kernel 7 is = 825000
Simulation cycle for kernel 7 is = 830000
Simulation cycle for kernel 7 is = 835000
Simulation cycle for kernel 7 is = 840000
Simulation cycle for kernel 7 is = 845000
Simulation cycle for kernel 7 is = 850000
Simulation cycle for kernel 7 is = 855000
Simulation cycle for kernel 7 is = 860000
Simulation cycle for kernel 7 is = 865000
Simulation cycle for kernel 7 is = 870000
Simulation cycle for kernel 7 is = 875000
Simulation cycle for kernel 7 is = 880000
Simulation cycle for kernel 7 is = 885000
Simulation cycle for kernel 7 is = 890000
Simulation cycle for kernel 7 is = 895000
Simulation cycle for kernel 7 is = 900000
Simulation cycle for kernel 7 is = 905000
Simulation cycle for kernel 7 is = 910000
Simulation cycle for kernel 7 is = 915000
Simulation cycle for kernel 7 is = 920000
Simulation cycle for kernel 7 is = 925000
Simulation cycle for kernel 7 is = 930000
Simulation cycle for kernel 7 is = 935000
Simulation cycle for kernel 7 is = 940000
Destroy streams for kernel 8: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 941219
gpu_sim_insn = 1188529317
gpu_ipc =    1262.7552
gpu_tot_sim_cycle = 7541778
gpu_tot_sim_insn = 9508234536
gpu_tot_ipc =    1260.7417
gpu_tot_issued_cta = 25648
gpu_occupancy = 98.9512% 
gpu_tot_occupancy = 98.9940% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6434
partiton_level_parallism_total  =       4.6296
partiton_level_parallism_util =       4.7136
partiton_level_parallism_util_total  =       4.7025
L2_BW  =     202.8219 GB/Sec
L2_BW_total  =     202.2198 GB/Sec
gpu_total_sim_rate=85682

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1457181, Miss = 1168171, Miss_rate = 0.802, Pending_hits = 284109, Reservation_fails = 79487
	L1D_cache_core[1]: Access = 1462578, Miss = 1170011, Miss_rate = 0.800, Pending_hits = 287032, Reservation_fails = 76311
	L1D_cache_core[2]: Access = 1455644, Miss = 1166583, Miss_rate = 0.801, Pending_hits = 283966, Reservation_fails = 80107
	L1D_cache_core[3]: Access = 1452422, Miss = 1156323, Miss_rate = 0.796, Pending_hits = 288800, Reservation_fails = 77286
	L1D_cache_core[4]: Access = 1452776, Miss = 1158799, Miss_rate = 0.798, Pending_hits = 285531, Reservation_fails = 77086
	L1D_cache_core[5]: Access = 1457386, Miss = 1169432, Miss_rate = 0.802, Pending_hits = 282583, Reservation_fails = 84221
	L1D_cache_core[6]: Access = 1461057, Miss = 1165513, Miss_rate = 0.798, Pending_hits = 288511, Reservation_fails = 81892
	L1D_cache_core[7]: Access = 1447416, Miss = 1156286, Miss_rate = 0.799, Pending_hits = 285622, Reservation_fails = 77558
	L1D_cache_core[8]: Access = 1452851, Miss = 1158474, Miss_rate = 0.797, Pending_hits = 288500, Reservation_fails = 81349
	L1D_cache_core[9]: Access = 1453986, Miss = 1145238, Miss_rate = 0.788, Pending_hits = 299003, Reservation_fails = 72844
	L1D_cache_core[10]: Access = 1452450, Miss = 1162905, Miss_rate = 0.801, Pending_hits = 284230, Reservation_fails = 77239
	L1D_cache_core[11]: Access = 1445659, Miss = 1157049, Miss_rate = 0.800, Pending_hits = 282485, Reservation_fails = 89636
	L1D_cache_core[12]: Access = 1452439, Miss = 1151269, Miss_rate = 0.793, Pending_hits = 293995, Reservation_fails = 82705
	L1D_cache_core[13]: Access = 1445516, Miss = 1157659, Miss_rate = 0.801, Pending_hits = 282184, Reservation_fails = 83837
	L1D_cache_core[14]: Access = 1455951, Miss = 1161747, Miss_rate = 0.798, Pending_hits = 288660, Reservation_fails = 78796
	L1D_cache_core[15]: Access = 1460713, Miss = 1164502, Miss_rate = 0.797, Pending_hits = 290513, Reservation_fails = 81745
	L1D_cache_core[16]: Access = 1455820, Miss = 1162726, Miss_rate = 0.799, Pending_hits = 286394, Reservation_fails = 84882
	L1D_cache_core[17]: Access = 1447354, Miss = 1151496, Miss_rate = 0.796, Pending_hits = 289295, Reservation_fails = 77786
	L1D_cache_core[18]: Access = 1442001, Miss = 1147191, Miss_rate = 0.796, Pending_hits = 285393, Reservation_fails = 81334
	L1D_cache_core[19]: Access = 1440830, Miss = 1148415, Miss_rate = 0.797, Pending_hits = 286171, Reservation_fails = 79056
	L1D_cache_core[20]: Access = 1457694, Miss = 1159865, Miss_rate = 0.796, Pending_hits = 291778, Reservation_fails = 82929
	L1D_cache_core[21]: Access = 1453737, Miss = 1166083, Miss_rate = 0.802, Pending_hits = 282554, Reservation_fails = 80830
	L1D_cache_core[22]: Access = 1450720, Miss = 1161149, Miss_rate = 0.800, Pending_hits = 283874, Reservation_fails = 80433
	L1D_cache_core[23]: Access = 1451074, Miss = 1159647, Miss_rate = 0.799, Pending_hits = 285945, Reservation_fails = 78006
	L1D_cache_core[24]: Access = 1442159, Miss = 1138183, Miss_rate = 0.789, Pending_hits = 293839, Reservation_fails = 76932
	L1D_cache_core[25]: Access = 1457550, Miss = 1163388, Miss_rate = 0.798, Pending_hits = 287930, Reservation_fails = 76843
	L1D_cache_core[26]: Access = 1459704, Miss = 1165853, Miss_rate = 0.799, Pending_hits = 287818, Reservation_fails = 77690
	L1D_cache_core[27]: Access = 1457673, Miss = 1148903, Miss_rate = 0.788, Pending_hits = 299441, Reservation_fails = 82581
	L1D_cache_core[28]: Access = 1457649, Miss = 1171818, Miss_rate = 0.804, Pending_hits = 280109, Reservation_fails = 82389
	L1D_cache_core[29]: Access = 1467620, Miss = 1171536, Miss_rate = 0.798, Pending_hits = 289469, Reservation_fails = 80423
	L1D_total_cache_accesses = 43607610
	L1D_total_cache_misses = 34786214
	L1D_total_cache_miss_rate = 0.7977
	L1D_total_cache_pending_hits = 8625734
	L1D_total_cache_reservation_fails = 2404213
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 66657
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8625734
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9495579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2366607
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 24778608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 8625734
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 129005
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 146135
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 37606
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 365892
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42966578
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 641032

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2366607
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 37606
ctas_completed 25648, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
314952, 369360, 369360, 369360, 369360, 369360, 369360, 315360, 312440, 365940, 365940, 365940, 365940, 365940, 365940, 312440, 313900, 367650, 367650, 367650, 367650, 367650, 367650, 313900, 309520, 362520, 362520, 362520, 362520, 362520, 362520, 309520, 
gpgpu_n_tot_thrd_icount = 10816417792
gpgpu_n_tot_w_icount = 338013056
gpgpu_n_stall_shd_mem = 7377622
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34274187
gpgpu_n_mem_write_global = 641032
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 269378280
gpgpu_n_store_insn = 4000000
gpgpu_n_shmem_insn = 1579450880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 45961216
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2216
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7375406
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27902413	W0_Idle:359217	W0_Scoreboard:529392394	W1:666640	W2:669696	W3:666536	W4:666536	W5:666536	W6:671800	W7:666536	W8:666536	W9:666536	W10:666536	W11:666536	W12:666536	W13:666536	W14:1492280	W15:1333176	W16:1333176	W17:1333176	W18:1333176	W19:1333176	W20:1333176	W21:1333176	W22:1333176	W23:1333176	W24:1333176	W25:1333176	W26:1333176	W27:1333176	W28:1333176	W29:1333176	W30:1333176	W31:1333176	W32:305183288
single_issue_nums: WS0:81295632	WS1:87710896	WS2:87710896	WS3:81295632	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 274193496 {8:34274187,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25641280 {40:641032,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1370967480 {40:34274187,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5128256 {8:641032,}
maxmflatency = 736 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 91 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:8828724 	1090345 	1323635 	2563600 	8017035 	3253527 	570879 	11635 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4725973 	30176358 	12888 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	34533151 	368368 	13700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	27090464 	5727181 	1755071 	322855 	19504 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	7502 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8623      8626      8780      8738      8878      8800      8814      8829      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8896      8877      8734      8825      8781      8760      8831      8820      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8720      8605      8840      8713      8774      8571      8732      8814      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8671      8696      8721      8722      8580      8696      8800      8805      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8732      8768      8726      8815      8771      8776      8874      8782      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8738      8818      8759      8739      8731      8793      8645      8623      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8777      8778      8753      8704      8790      8784      8512      8510      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8787      8730      8697      8667      8885      8899      8532      8605      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8977      8971      8654      8675      8779      8462      8796      8821      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8820      8799      8696      8667      8737      8847      8793      8797      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8810      8935      8664      8676      8854      8841      8789      8866      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8726      8724      8674      8870      8776      8765      8872      8815      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.861388  5.866518  5.920253  5.908496  5.866210  5.881250  5.884729  5.907868  5.869346  5.867580  5.862737  5.865815  5.861168  5.876413  5.885833  5.883802 
dram[1]:  5.867148  5.904757  5.893148  5.909119  5.854414  5.856755  5.883016  5.908073  5.860413  5.888517  5.857575  5.884442  5.846295  5.867865  5.856441  5.856278 
dram[2]:  5.866795  5.893579  5.874786  5.865433  5.864771  5.894913  5.872104  5.890045  5.859617  5.884265  5.890442  5.896203  5.842755  5.856592  5.825480  5.851534 
dram[3]:  5.886940  5.920631  5.858964  5.919727  5.873698  5.873533  5.860169  5.888561  5.879262  5.914560  5.875044  5.887699  5.841965  5.833858  5.856479  5.866072 
dram[4]:  5.911909  5.913917  5.872311  5.948183  5.888306  5.894328  5.895380  5.876760  5.900168  5.911218  5.909030  5.924111  5.834170  5.880872  5.838265  5.858465 
dram[5]:  5.882177  5.886959  5.918725  5.936942  5.869840  5.930349  5.867211  5.888972  5.865157  5.888492  5.900994  5.910946  5.895684  5.911468  5.873494  5.905554 
dram[6]:  5.883679  5.898890  5.937769  5.910418  5.907456  5.952400  5.887988  5.899121  5.864937  5.879752  5.869670  5.908258  5.890584  5.880806  5.872224  5.897637 
dram[7]:  5.879001  5.884602  5.916611  5.904823  5.923241  5.917504  5.882553  5.910527  5.899298  5.912791  5.852811  5.881589  5.869925  5.863435  5.878048  5.899951 
dram[8]:  5.880638  5.888268  5.909983  5.917180  5.888287  5.921795  5.864799  5.900424  5.883977  5.893054  5.892536  5.896163  5.848495  5.855226  5.871626  5.890688 
dram[9]:  5.869171  5.880682  5.912007  5.906592  5.857312  5.932434  5.887670  5.915785  5.878233  5.872984  5.895929  5.891707  5.837201  5.887395  5.872681  5.901497 
dram[10]:  5.875889  5.899291  5.928650  5.965247  5.890016  5.900163  5.921097  5.939856  5.889173  5.895213  5.892840  5.914611  5.874626  5.882511  5.905646  5.924643 
dram[11]:  5.875658  5.909296  5.937039  5.925200  5.887010  5.899947  5.910233  5.924128  5.879532  5.879516  5.874720  5.909650  5.855728  5.890805  5.881314  5.907116 
average row locality = 25659433/4358025 = 5.887858
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    133229    133226    133035    133059    133004    132982    132961    132931    133005    133000    132919    132907    132903    132933    132894    132895 
dram[1]:    133254    133221    133077    133083    132987    133017    132928    132912    132995    132994    132901    132878    132950    132903    132889    132897 
dram[2]:    133199    133215    133052    133062    133024    132980    132921    132958    133012    132974    132914    132909    132911    132911    132888    132900 
dram[3]:    133229    133208    133061    133110    132969    132977    132966    132942    132978    132964    132888    132893    132929    132942    132884    132915 
dram[4]:    133194    133204    133072    133069    133001    133008    132967    132974    132987    132989    132910    132925    132955    132954    132930    132900 
dram[5]:    133203    133200    133040    133030    133028    133036    132974    132969    132980    132964    132929    132906    132978    132981    132896    132928 
dram[6]:    133196    133200    133013    133006    133028    133039    132982    132981    132975    132995    132895    132928    132991    132928    132920    132920 
dram[7]:    133213    133217    133010    133033    133012    132995    132941    132932    132985    132995    132927    132925    132945    132897    132929    132937 
dram[8]:    133215    133218    133008    133011    132977    133009    132966    132981    132991    132985    132932    132914    132896    132915    132924    132904 
dram[9]:    133218    133216    132971    133014    133018    132994    132963    132968    132984    132988    132891    132925    132930    132901    132948    132972 
dram[10]:    133195    133215    133033    133047    132975    132981    133011    132983    133003    132975    132933    132906    132911    132902    132936    132945 
dram[11]:    133225    133253    133050    133050    133001    132982    132949    132955    132990    132972    132910    132924    132944    132943    132915    132922 
total dram reads = 25535108
bank skew: 133254/132878 = 1.00
chip skew: 2128042/2127830 = 1.00
number of total write accesses:
dram[0]:      2768      2756      2672      2672      2560      2560      2560      2560      2560      2560      2560      2560      2528      2528      2528      2528 
dram[1]:      2772      2772      2672      2656      2560      2560      2560      2560      2560      2560      2560      2560      2528      2528      2528      2528 
dram[2]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[3]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[4]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[5]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2520      2520      2528      2528 
dram[6]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[7]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[8]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[9]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[10]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
dram[11]:      2772      2772      2656      2656      2560      2560      2560      2560      2560      2560      2560      2560      2524      2524      2528      2528 
total dram writes = 497300
bank skew: 2772/2520 = 1.10
chip skew: 41464/41432 = 1.00
average mf latency per bank:
dram[0]:        466       466       466       467       465       466       465       465       465       465       464       465       465       465       465       465
dram[1]:        465       465       466       466       465       465       465       466       465       465       465       465       465       465       464       465
dram[2]:        465       465       465       466       465       465       465       466       465       465       464       465       465       465       465       465
dram[3]:        465       465       466       466       465       464       465       464       465       465       465       465       464       465       465       465
dram[4]:        465       465       465       466       464       464       464       465       465       465       465       465       465       466       465       466
dram[5]:        465       465       466       466       464       465       465       465       464       465       464       464       465       465       465       465
dram[6]:        465       466       466       466       465       465       464       465       464       465       464       465       464       464       465       465
dram[7]:        465       465       466       467       465       465       465       465       465       465       464       465       464       465       465       465
dram[8]:        464       465       466       466       466       465       465       466       465       465       465       465       464       465       465       465
dram[9]:        465       465       465       465       465       464       465       466       465       466       465       465       465       466       464       465
dram[10]:        464       465       465       466       464       465       464       465       465       465       465       465       465       466       465       465
dram[11]:        465       465       465       465       464       464       464       465       464       465       464       464       465       465       465       465
maximum mf latency per bank:
dram[0]:        701       704       624       632       636       644       528       534       517       597       549       562       607       611       533       524
dram[1]:        690       694       637       636       622       630       565       539       542       552       541       557       575       604       583       569
dram[2]:        553       546       632       634       635       647       596       539       519       580       521       552       588       594       522       529
dram[3]:        692       717       626       648       625       632       506       529       534       619       544       533       651       591       564       567
dram[4]:        591       562       628       631       630       643       587       556       505       541       586       572       598       586       525       526
dram[5]:        736       655       625       633       652       634       608       531       574       584       525       560       540       597       510       545
dram[6]:        548       555       636       628       620       627       526       524       510       532       535       541       542       555       537       550
dram[7]:        611       615       620       634       630       626       535       543       514       564       640       560       543       580       535       534
dram[8]:        551       560       629       628       616       624       526       548       556       565       538       565       516       608       550       526
dram[9]:        549       548       622       623       625       634       561       530       571       578       545       530       560       522       514       511
dram[10]:        547       549       616       630       639       617       568       542       551       569       562       539       539       546       526       516
dram[11]:        557       575       618       633       618       621       528       542       558       540       543       541       533       562       499       524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16458502 n_act=363696 n_pre=363680 n_ref_event=4572360550251980812 n_req=2138248 n_rd=2127883 n_rd_L2_A=0 n_write=0 n_wr_bk=41460 bw_util=0.4487
n_activity=17155882 dram_eff=0.5058
bk0: 133229a 17264280i bk1: 133226a 17276449i bk2: 133035a 17275864i bk3: 133059a 17283347i bk4: 133004a 17274760i bk5: 132982a 17278824i bk6: 132961a 17278116i bk7: 132931a 17289770i bk8: 133005a 17274971i bk9: 133000a 17282897i bk10: 132919a 17269238i bk11: 132907a 17277742i bk12: 132903a 17271599i bk13: 132933a 17289353i bk14: 132894a 17279219i bk15: 132895a 17291940i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829911
Row_Buffer_Locality_read = 0.831995
Row_Buffer_Locality_write = 0.402026
Bank_Level_Parallism = 2.297254
Bank_Level_Parallism_Col = 1.863257
Bank_Level_Parallism_Ready = 1.253234
write_to_read_ratio_blp_rw_average = 0.030784
GrpLevelPara = 1.719625 

BW Util details:
bwutil = 0.448660 
total_CMD = 19340640 
util_bw = 8677372 
Wasted_Col = 4868113 
Wasted_Row = 1975982 
Idle = 3819173 

BW Util Bottlenecks: 
RCDc_limit = 4836007 
RCDWRc_limit = 38834 
WTRc_limit = 221027 
RTWc_limit = 262721 
CCDLc_limit = 1640469 
rwq = 0 
CCDLc_limit_alone = 1610859 
WTRc_limit_alone = 211514 
RTWc_limit_alone = 242624 

Commands details: 
total_CMD = 19340640 
n_nop = 16458502 
Read = 2127883 
Write = 0 
L2_Alloc = 0 
L2_WB = 41460 
n_act = 363696 
n_pre = 363680 
n_ref = 4572360550251980812 
n_req = 2138248 
total_req = 2169343 

Dual Bus Interface Util: 
issued_total_row = 727376 
issued_total_col = 2169343 
Row_Bus_Util =  0.037609 
CoL_Bus_Util = 0.112165 
Either_Row_CoL_Bus_Util = 0.149020 
Issued_on_Two_Bus_Simul_Util = 0.000754 
issued_two_Eff = 0.005059 
queue_avg = 4.417248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.41725
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16457782 n_act=363988 n_pre=363972 n_ref_event=7737782745945290801 n_req=2138252 n_rd=2127886 n_rd_L2_A=0 n_write=0 n_wr_bk=41464 bw_util=0.4487
n_activity=17157391 dram_eff=0.5058
bk0: 133254a 17266080i bk1: 133221a 17283298i bk2: 133077a 17277563i bk3: 133083a 17288418i bk4: 132987a 17270433i bk5: 133017a 17281834i bk6: 132928a 17272413i bk7: 132912a 17291900i bk8: 132995a 17273941i bk9: 132994a 17286600i bk10: 132901a 17264755i bk11: 132878a 17287284i bk12: 132950a 17268582i bk13: 132903a 17280512i bk14: 132889a 17267320i bk15: 132897a 17278450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829775
Row_Buffer_Locality_read = 0.831856
Row_Buffer_Locality_write = 0.402663
Bank_Level_Parallism = 2.298007
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.253971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448661 
total_CMD = 19340640 
util_bw = 8677400 
Wasted_Col = 4869124 
Wasted_Row = 1980016 
Idle = 3814100 

BW Util Bottlenecks: 
RCDc_limit = 4837109 
RCDWRc_limit = 38277 
WTRc_limit = 223201 
RTWc_limit = 261721 
CCDLc_limit = 1642517 
rwq = 0 
CCDLc_limit_alone = 1612612 
WTRc_limit_alone = 213395 
RTWc_limit_alone = 241622 

Commands details: 
total_CMD = 19340640 
n_nop = 16457782 
Read = 2127886 
Write = 0 
L2_Alloc = 0 
L2_WB = 41464 
n_act = 363988 
n_pre = 363972 
n_ref = 7737782745945290801 
n_req = 2138252 
total_req = 2169350 

Dual Bus Interface Util: 
issued_total_row = 727960 
issued_total_col = 2169350 
Row_Bus_Util =  0.037639 
CoL_Bus_Util = 0.112165 
Either_Row_CoL_Bus_Util = 0.149057 
Issued_on_Two_Bus_Simul_Util = 0.000747 
issued_two_Eff = 0.005013 
queue_avg = 4.415425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41543
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16457473 n_act=364229 n_pre=364213 n_ref_event=7737782745945290801 n_req=2138190 n_rd=2127830 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4486
n_activity=17160728 dram_eff=0.5056
bk0: 133199a 17262884i bk1: 133215a 17277957i bk2: 133052a 17271161i bk3: 133062a 17276102i bk4: 133024a 17267678i bk5: 132980a 17280801i bk6: 132921a 17273933i bk7: 132958a 17287654i bk8: 133012a 17270067i bk9: 132974a 17280957i bk10: 132914a 17274418i bk11: 132909a 17285227i bk12: 132911a 17275012i bk13: 132911a 17283005i bk14: 132888a 17263433i bk15: 132900a 17274299i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829657
Row_Buffer_Locality_read = 0.831726
Row_Buffer_Locality_write = 0.404730
Bank_Level_Parallism = 2.298930
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.253612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448645 
total_CMD = 19340640 
util_bw = 8677080 
Wasted_Col = 4870491 
Wasted_Row = 1987692 
Idle = 3805377 

BW Util Bottlenecks: 
RCDc_limit = 4842530 
RCDWRc_limit = 38152 
WTRc_limit = 224041 
RTWc_limit = 266257 
CCDLc_limit = 1641021 
rwq = 0 
CCDLc_limit_alone = 1609779 
WTRc_limit_alone = 214103 
RTWc_limit_alone = 244953 

Commands details: 
total_CMD = 19340640 
n_nop = 16457473 
Read = 2127830 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 364229 
n_pre = 364213 
n_ref = 7737782745945290801 
n_req = 2138190 
total_req = 2169270 

Dual Bus Interface Util: 
issued_total_row = 728442 
issued_total_col = 2169270 
Row_Bus_Util =  0.037664 
CoL_Bus_Util = 0.112161 
Either_Row_CoL_Bus_Util = 0.149073 
Issued_on_Two_Bus_Simul_Util = 0.000752 
issued_two_Eff = 0.005045 
queue_avg = 4.429893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.42989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16458241 n_act=363817 n_pre=363801 n_ref_event=3255307777713450285 n_req=2138213 n_rd=2127855 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4486
n_activity=17165615 dram_eff=0.5055
bk0: 133229a 17263297i bk1: 133208a 17282546i bk2: 133061a 17266149i bk3: 133110a 17291541i bk4: 132969a 17270899i bk5: 132977a 17280696i bk6: 132966a 17272584i bk7: 132942a 17289791i bk8: 132978a 17269728i bk9: 132964a 17288360i bk10: 132888a 17277877i bk11: 132893a 17287482i bk12: 132929a 17269838i bk13: 132942a 17272766i bk14: 132884a 17264148i bk15: 132915a 17275601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829852
Row_Buffer_Locality_read = 0.831939
Row_Buffer_Locality_write = 0.401043
Bank_Level_Parallism = 2.299320
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.254433
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448648 
total_CMD = 19340640 
util_bw = 8677148 
Wasted_Col = 4867469 
Wasted_Row = 1981559 
Idle = 3814464 

BW Util Bottlenecks: 
RCDc_limit = 4841022 
RCDWRc_limit = 37650 
WTRc_limit = 224179 
RTWc_limit = 262520 
CCDLc_limit = 1636323 
rwq = 0 
CCDLc_limit_alone = 1606031 
WTRc_limit_alone = 214167 
RTWc_limit_alone = 242240 

Commands details: 
total_CMD = 19340640 
n_nop = 16458241 
Read = 2127855 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 363817 
n_pre = 363801 
n_ref = 3255307777713450285 
n_req = 2138213 
total_req = 2169287 

Dual Bus Interface Util: 
issued_total_row = 727618 
issued_total_col = 2169287 
Row_Bus_Util =  0.037621 
CoL_Bus_Util = 0.112162 
Either_Row_CoL_Bus_Util = 0.149033 
Issued_on_Two_Bus_Simul_Util = 0.000750 
issued_two_Eff = 0.005033 
queue_avg = 4.414798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4148
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16459467 n_act=363001 n_pre=362985 n_ref_event=3255307777713450285 n_req=2138397 n_rd=2128039 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4487
n_activity=17156159 dram_eff=0.5058
bk0: 133194a 17275519i bk1: 133204a 17278194i bk2: 133072a 17267363i bk3: 133069a 17293616i bk4: 133001a 17279111i bk5: 133008a 17293443i bk6: 132967a 17277193i bk7: 132974a 17284094i bk8: 132987a 17276199i bk9: 132989a 17284970i bk10: 132910a 17283522i bk11: 132925a 17292877i bk12: 132955a 17268354i bk13: 132954a 17283223i bk14: 132930a 17266767i bk15: 132900a 17279109i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830248
Row_Buffer_Locality_read = 0.832338
Row_Buffer_Locality_write = 0.400850
Bank_Level_Parallism = 2.296315
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.253839
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448687 
total_CMD = 19340640 
util_bw = 8677884 
Wasted_Col = 4863168 
Wasted_Row = 1978603 
Idle = 3820985 

BW Util Bottlenecks: 
RCDc_limit = 4828189 
RCDWRc_limit = 38150 
WTRc_limit = 223159 
RTWc_limit = 262814 
CCDLc_limit = 1641853 
rwq = 0 
CCDLc_limit_alone = 1610851 
WTRc_limit_alone = 212576 
RTWc_limit_alone = 242395 

Commands details: 
total_CMD = 19340640 
n_nop = 16459467 
Read = 2128039 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 363001 
n_pre = 362985 
n_ref = 3255307777713450285 
n_req = 2138397 
total_req = 2169471 

Dual Bus Interface Util: 
issued_total_row = 725986 
issued_total_col = 2169471 
Row_Bus_Util =  0.037537 
CoL_Bus_Util = 0.112172 
Either_Row_CoL_Bus_Util = 0.148970 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.004958 
queue_avg = 4.406294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.40629
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16459898 n_act=362707 n_pre=362691 n_ref_event=3255307777713450285 n_req=2138400 n_rd=2128042 n_rd_L2_A=0 n_write=0 n_wr_bk=41432 bw_util=0.4487
n_activity=17148096 dram_eff=0.5061
bk0: 133203a 17268719i bk1: 133200a 17278143i bk2: 133040a 17272445i bk3: 133030a 17290737i bk4: 133028a 17270628i bk5: 133036a 17292682i bk6: 132974a 17273858i bk7: 132969a 17291142i bk8: 132980a 17267040i bk9: 132964a 17283163i bk10: 132929a 17278349i bk11: 132906a 17288209i bk12: 132978a 17273134i bk13: 132981a 17288365i bk14: 132896a 17274425i bk15: 132928a 17292781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830386
Row_Buffer_Locality_read = 0.832461
Row_Buffer_Locality_write = 0.404036
Bank_Level_Parallism = 2.297755
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.253348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448687 
total_CMD = 19340640 
util_bw = 8677896 
Wasted_Col = 4855882 
Wasted_Row = 1975358 
Idle = 3831504 

BW Util Bottlenecks: 
RCDc_limit = 4825324 
RCDWRc_limit = 37624 
WTRc_limit = 225503 
RTWc_limit = 266001 
CCDLc_limit = 1635812 
rwq = 0 
CCDLc_limit_alone = 1605085 
WTRc_limit_alone = 215155 
RTWc_limit_alone = 245622 

Commands details: 
total_CMD = 19340640 
n_nop = 16459898 
Read = 2128042 
Write = 0 
L2_Alloc = 0 
L2_WB = 41432 
n_act = 362707 
n_pre = 362691 
n_ref = 3255307777713450285 
n_req = 2138400 
total_req = 2169474 

Dual Bus Interface Util: 
issued_total_row = 725398 
issued_total_col = 2169474 
Row_Bus_Util =  0.037506 
CoL_Bus_Util = 0.112172 
Either_Row_CoL_Bus_Util = 0.148948 
Issued_on_Two_Bus_Simul_Util = 0.000731 
issued_two_Eff = 0.004905 
queue_avg = 4.413511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41351
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16460084 n_act=362667 n_pre=362651 n_ref_event=3255307777713450285 n_req=2138357 n_rd=2127997 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4487
n_activity=17136896 dram_eff=0.5064
bk0: 133196a 17265872i bk1: 133200a 17281138i bk2: 133013a 17284635i bk3: 133006a 17285904i bk4: 133028a 17283626i bk5: 133039a 17299291i bk6: 132982a 17282081i bk7: 132981a 17282008i bk8: 132975a 17267976i bk9: 132995a 17278227i bk10: 132895a 17265929i bk11: 132928a 17280436i bk12: 132991a 17280926i bk13: 132928a 17287149i bk14: 132920a 17273417i bk15: 132920a 17285553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830401
Row_Buffer_Locality_read = 0.832472
Row_Buffer_Locality_write = 0.405116
Bank_Level_Parallism = 2.299559
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.255793
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448679 
total_CMD = 19340640 
util_bw = 8677748 
Wasted_Col = 4849550 
Wasted_Row = 1972000 
Idle = 3841342 

BW Util Bottlenecks: 
RCDc_limit = 4822841 
RCDWRc_limit = 37788 
WTRc_limit = 220805 
RTWc_limit = 262322 
CCDLc_limit = 1634418 
rwq = 0 
CCDLc_limit_alone = 1603356 
WTRc_limit_alone = 210897 
RTWc_limit_alone = 241168 

Commands details: 
total_CMD = 19340640 
n_nop = 16460084 
Read = 2127997 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 362667 
n_pre = 362651 
n_ref = 3255307777713450285 
n_req = 2138357 
total_req = 2169437 

Dual Bus Interface Util: 
issued_total_row = 725318 
issued_total_col = 2169437 
Row_Bus_Util =  0.037502 
CoL_Bus_Util = 0.112170 
Either_Row_CoL_Bus_Util = 0.148938 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.004929 
queue_avg = 4.413768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41377
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16460148 n_act=362898 n_pre=362882 n_ref_event=3255307777713450285 n_req=2138253 n_rd=2127893 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4487
n_activity=17127297 dram_eff=0.5066
bk0: 133213a 17267410i bk1: 133217a 17277261i bk2: 133010a 17281964i bk3: 133033a 17288085i bk4: 133012a 17285105i bk5: 132995a 17294192i bk6: 132941a 17272057i bk7: 132932a 17294472i bk8: 132985a 17274240i bk9: 132995a 17283785i bk10: 132927a 17266215i bk11: 132925a 17277152i bk12: 132945a 17272393i bk13: 132897a 17282376i bk14: 132929a 17273181i bk15: 132937a 17289176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830285
Row_Buffer_Locality_read = 0.832352
Row_Buffer_Locality_write = 0.405695
Bank_Level_Parallism = 2.301683
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.253565
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448658 
total_CMD = 19340640 
util_bw = 8677332 
Wasted_Col = 4844142 
Wasted_Row = 1966291 
Idle = 3852875 

BW Util Bottlenecks: 
RCDc_limit = 4814549 
RCDWRc_limit = 38162 
WTRc_limit = 221455 
RTWc_limit = 267309 
CCDLc_limit = 1635273 
rwq = 0 
CCDLc_limit_alone = 1604227 
WTRc_limit_alone = 211345 
RTWc_limit_alone = 246373 

Commands details: 
total_CMD = 19340640 
n_nop = 16460148 
Read = 2127893 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 362898 
n_pre = 362882 
n_ref = 3255307777713450285 
n_req = 2138253 
total_req = 2169333 

Dual Bus Interface Util: 
issued_total_row = 725780 
issued_total_col = 2169333 
Row_Bus_Util =  0.037526 
CoL_Bus_Util = 0.112164 
Either_Row_CoL_Bus_Util = 0.148935 
Issued_on_Two_Bus_Simul_Util = 0.000756 
issued_two_Eff = 0.005076 
queue_avg = 4.419260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41926
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16459660 n_act=363173 n_pre=363157 n_ref_event=3255307777713450285 n_req=2138206 n_rd=2127846 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4486
n_activity=17133271 dram_eff=0.5064
bk0: 133215a 17263499i bk1: 133218a 17276941i bk2: 133008a 17278328i bk3: 133011a 17289727i bk4: 132977a 17275074i bk5: 133009a 17295585i bk6: 132966a 17275462i bk7: 132981a 17287533i bk8: 132991a 17276534i bk9: 132985a 17290762i bk10: 132932a 17276285i bk11: 132914a 17291115i bk12: 132896a 17266219i bk13: 132915a 17280659i bk14: 132924a 17269733i bk15: 132904a 17281400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830152
Row_Buffer_Locality_read = 0.832233
Row_Buffer_Locality_write = 0.402896
Bank_Level_Parallism = 2.300791
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.253916
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448648 
total_CMD = 19340640 
util_bw = 8677144 
Wasted_Col = 4846515 
Wasted_Row = 1971765 
Idle = 3845216 

BW Util Bottlenecks: 
RCDc_limit = 4821846 
RCDWRc_limit = 38224 
WTRc_limit = 219250 
RTWc_limit = 264355 
CCDLc_limit = 1637321 
rwq = 0 
CCDLc_limit_alone = 1606377 
WTRc_limit_alone = 209200 
RTWc_limit_alone = 243461 

Commands details: 
total_CMD = 19340640 
n_nop = 16459660 
Read = 2127846 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 363173 
n_pre = 363157 
n_ref = 3255307777713450285 
n_req = 2138206 
total_req = 2169286 

Dual Bus Interface Util: 
issued_total_row = 726330 
issued_total_col = 2169286 
Row_Bus_Util =  0.037555 
CoL_Bus_Util = 0.112162 
Either_Row_CoL_Bus_Util = 0.148960 
Issued_on_Two_Bus_Simul_Util = 0.000757 
issued_two_Eff = 0.005080 
queue_avg = 4.420762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.42076
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16459393 n_act=363199 n_pre=363183 n_ref_event=3255307777713450285 n_req=2138261 n_rd=2127901 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4487
n_activity=17132109 dram_eff=0.5065
bk0: 133218a 17263638i bk1: 133216a 17270174i bk2: 132971a 17272203i bk3: 133014a 17279234i bk4: 133018a 17269934i bk5: 132994a 17293915i bk6: 132963a 17276971i bk7: 132968a 17290737i bk8: 132984a 17275713i bk9: 132988a 17280377i bk10: 132891a 17285544i bk11: 132925a 17292872i bk12: 132930a 17272255i bk13: 132901a 17289391i bk14: 132948a 17272268i bk15: 132972a 17285985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830145
Row_Buffer_Locality_read = 0.832222
Row_Buffer_Locality_write = 0.403571
Bank_Level_Parallism = 2.300363
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.254614
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448660 
total_CMD = 19340640 
util_bw = 8677364 
Wasted_Col = 4849446 
Wasted_Row = 1970526 
Idle = 3843304 

BW Util Bottlenecks: 
RCDc_limit = 4822381 
RCDWRc_limit = 37769 
WTRc_limit = 222486 
RTWc_limit = 264421 
CCDLc_limit = 1639450 
rwq = 0 
CCDLc_limit_alone = 1609059 
WTRc_limit_alone = 212487 
RTWc_limit_alone = 244029 

Commands details: 
total_CMD = 19340640 
n_nop = 16459393 
Read = 2127901 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 363199 
n_pre = 363183 
n_ref = 3255307777713450285 
n_req = 2138261 
total_req = 2169341 

Dual Bus Interface Util: 
issued_total_row = 726382 
issued_total_col = 2169341 
Row_Bus_Util =  0.037557 
CoL_Bus_Util = 0.112165 
Either_Row_CoL_Bus_Util = 0.148974 
Issued_on_Two_Bus_Simul_Util = 0.000748 
issued_two_Eff = 0.005024 
queue_avg = 4.413678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41368
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16461464 n_act=362054 n_pre=362038 n_ref_event=3255307777713450285 n_req=2138311 n_rd=2127951 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4487
n_activity=17121654 dram_eff=0.5068
bk0: 133195a 17263079i bk1: 133215a 17280200i bk2: 133033a 17284270i bk3: 133047a 17295098i bk4: 132975a 17273118i bk5: 132981a 17284545i bk6: 133011a 17286717i bk7: 132983a 17299888i bk8: 133003a 17276459i bk9: 132975a 17287594i bk10: 132933a 17277166i bk11: 132906a 17292364i bk12: 132911a 17280669i bk13: 132902a 17283990i bk14: 132936a 17276033i bk15: 132945a 17294948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830684
Row_Buffer_Locality_read = 0.832755
Row_Buffer_Locality_write = 0.405309
Bank_Level_Parallism = 2.297867
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.254539
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448670 
total_CMD = 19340640 
util_bw = 8677564 
Wasted_Col = 4841712 
Wasted_Row = 1968741 
Idle = 3852623 

BW Util Bottlenecks: 
RCDc_limit = 4803195 
RCDWRc_limit = 37872 
WTRc_limit = 220577 
RTWc_limit = 262585 
CCDLc_limit = 1639886 
rwq = 0 
CCDLc_limit_alone = 1609963 
WTRc_limit_alone = 210843 
RTWc_limit_alone = 242396 

Commands details: 
total_CMD = 19340640 
n_nop = 16461464 
Read = 2127951 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 362054 
n_pre = 362038 
n_ref = 3255307777713450285 
n_req = 2138311 
total_req = 2169391 

Dual Bus Interface Util: 
issued_total_row = 724092 
issued_total_col = 2169391 
Row_Bus_Util =  0.037439 
CoL_Bus_Util = 0.112167 
Either_Row_CoL_Bus_Util = 0.148867 
Issued_on_Two_Bus_Simul_Util = 0.000740 
issued_two_Eff = 0.004969 
queue_avg = 4.412111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41211
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=19340640 n_nop=16460513 n_act=362644 n_pre=362628 n_ref_event=7310313499448795487 n_req=2138345 n_rd=2127985 n_rd_L2_A=0 n_write=0 n_wr_bk=41440 bw_util=0.4487
n_activity=17130916 dram_eff=0.5066
bk0: 133225a 17266771i bk1: 133253a 17282837i bk2: 133050a 17285378i bk3: 133050a 17291063i bk4: 133001a 17267912i bk5: 132982a 17282002i bk6: 132949a 17284597i bk7: 132955a 17292904i bk8: 132990a 17275530i bk9: 132972a 17281514i bk10: 132910a 17274061i bk11: 132924a 17290878i bk12: 132944a 17275485i bk13: 132943a 17292119i bk14: 132915a 17279734i bk15: 132922a 17294395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830411
Row_Buffer_Locality_read = 0.832477
Row_Buffer_Locality_write = 0.405985
Bank_Level_Parallism = 2.297614
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.253537
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448677 
total_CMD = 19340640 
util_bw = 8677700 
Wasted_Col = 4846868 
Wasted_Row = 1971150 
Idle = 3844922 

BW Util Bottlenecks: 
RCDc_limit = 4815687 
RCDWRc_limit = 37922 
WTRc_limit = 221101 
RTWc_limit = 263035 
CCDLc_limit = 1637764 
rwq = 0 
CCDLc_limit_alone = 1607539 
WTRc_limit_alone = 211115 
RTWc_limit_alone = 242796 

Commands details: 
total_CMD = 19340640 
n_nop = 16460513 
Read = 2127985 
Write = 0 
L2_Alloc = 0 
L2_WB = 41440 
n_act = 362644 
n_pre = 362628 
n_ref = 7310313499448795487 
n_req = 2138345 
total_req = 2169425 

Dual Bus Interface Util: 
issued_total_row = 725272 
issued_total_col = 2169425 
Row_Bus_Util =  0.037500 
CoL_Bus_Util = 0.112169 
Either_Row_CoL_Bus_Util = 0.148916 
Issued_on_Two_Bus_Simul_Util = 0.000753 
issued_two_Eff = 0.005059 
queue_avg = 4.418491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.41849

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1454889, Miss = 1084798, Miss_rate = 0.746, Pending_hits = 188797, Reservation_fails = 0
L2_cache_bank[1]: Access = 1454660, Miss = 1084765, Miss_rate = 0.746, Pending_hits = 189560, Reservation_fails = 0
L2_cache_bank[2]: Access = 1454703, Miss = 1084829, Miss_rate = 0.746, Pending_hits = 189577, Reservation_fails = 0
L2_cache_bank[3]: Access = 1454900, Miss = 1084737, Miss_rate = 0.746, Pending_hits = 189757, Reservation_fails = 0
L2_cache_bank[4]: Access = 1454645, Miss = 1084753, Miss_rate = 0.746, Pending_hits = 189206, Reservation_fails = 0
L2_cache_bank[5]: Access = 1454699, Miss = 1084741, Miss_rate = 0.746, Pending_hits = 189329, Reservation_fails = 0
L2_cache_bank[6]: Access = 1454920, Miss = 1084736, Miss_rate = 0.746, Pending_hits = 188945, Reservation_fails = 0
L2_cache_bank[7]: Access = 1454723, Miss = 1084783, Miss_rate = 0.746, Pending_hits = 188788, Reservation_fails = 0
L2_cache_bank[8]: Access = 1454781, Miss = 1084848, Miss_rate = 0.746, Pending_hits = 189165, Reservation_fails = 0
L2_cache_bank[9]: Access = 1455000, Miss = 1084855, Miss_rate = 0.746, Pending_hits = 189314, Reservation_fails = 0
L2_cache_bank[10]: Access = 1454767, Miss = 1084860, Miss_rate = 0.746, Pending_hits = 188859, Reservation_fails = 0
L2_cache_bank[11]: Access = 1454728, Miss = 1084846, Miss_rate = 0.746, Pending_hits = 189395, Reservation_fails = 0
L2_cache_bank[12]: Access = 1454844, Miss = 1084832, Miss_rate = 0.746, Pending_hits = 188860, Reservation_fails = 0
L2_cache_bank[13]: Access = 1454681, Miss = 1084829, Miss_rate = 0.746, Pending_hits = 189503, Reservation_fails = 0
L2_cache_bank[14]: Access = 1454720, Miss = 1084794, Miss_rate = 0.746, Pending_hits = 189361, Reservation_fails = 0
L2_cache_bank[15]: Access = 1455078, Miss = 1084763, Miss_rate = 0.746, Pending_hits = 189489, Reservation_fails = 0
L2_cache_bank[16]: Access = 1454859, Miss = 1084741, Miss_rate = 0.746, Pending_hits = 189069, Reservation_fails = 0
L2_cache_bank[17]: Access = 1454854, Miss = 1084769, Miss_rate = 0.746, Pending_hits = 189685, Reservation_fails = 0
L2_cache_bank[18]: Access = 1455053, Miss = 1084755, Miss_rate = 0.746, Pending_hits = 189236, Reservation_fails = 0
L2_cache_bank[19]: Access = 1454745, Miss = 1084810, Miss_rate = 0.746, Pending_hits = 189525, Reservation_fails = 0
L2_cache_bank[20]: Access = 1454740, Miss = 1084829, Miss_rate = 0.746, Pending_hits = 189365, Reservation_fails = 0
L2_cache_bank[21]: Access = 1454900, Miss = 1084786, Miss_rate = 0.746, Pending_hits = 189517, Reservation_fails = 0
L2_cache_bank[22]: Access = 1454653, Miss = 1084816, Miss_rate = 0.746, Pending_hits = 188811, Reservation_fails = 0
L2_cache_bank[23]: Access = 1454677, Miss = 1084833, Miss_rate = 0.746, Pending_hits = 189219, Reservation_fails = 0
L2_total_cache_accesses = 34915219
L2_total_cache_misses = 26035108
L2_total_cache_miss_rate = 0.7457
L2_total_cache_pending_hits = 4542332
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4196747
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4542332
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6392571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 19142537
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 4542332
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 141032
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 375000
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 34274187
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 641032
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=34915219
icnt_total_pkts_simt_to_mem=34915219
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 34915219
Req_Network_cycles = 7541778
Req_Network_injected_packets_per_cycle =       4.6296 
Req_Network_conflicts_per_cycle =       0.7807
Req_Network_conflicts_per_cycle_util =       0.7930
Req_Bank_Level_Parallism =       4.7025
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2855
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1929

Reply_Network_injected_packets_num = 34915219
Reply_Network_cycles = 7541778
Reply_Network_injected_packets_per_cycle =        4.6296
Reply_Network_conflicts_per_cycle =        2.4140
Reply_Network_conflicts_per_cycle_util =       2.4491
Reply_Bank_Level_Parallism =       4.6971
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2399
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1543
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 6 hrs, 49 min, 30 sec (110970 sec)
gpgpu_simulation_rate = 85682 (inst/sec)
gpgpu_simulation_rate = 67 (cycle/sec)
gpgpu_silicon_slowdown = 20373134x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 8 is = 10000
Simulation cycle for kernel 8 is = 15000
Simulation cycle for kernel 8 is = 20000
Simulation cycle for kernel 8 is = 25000
Simulation cycle for kernel 8 is = 30000
Simulation cycle for kernel 8 is = 35000
Simulation cycle for kernel 8 is = 40000
Simulation cycle for kernel 8 is = 45000
Simulation cycle for kernel 8 is = 50000
Simulation cycle for kernel 8 is = 55000
Simulation cycle for kernel 8 is = 60000
Simulation cycle for kernel 8 is = 65000
Simulation cycle for kernel 8 is = 70000
Simulation cycle for kernel 8 is = 75000
Simulation cycle for kernel 8 is = 80000
Simulation cycle for kernel 8 is = 85000
Simulation cycle for kernel 8 is = 90000
Simulation cycle for kernel 8 is = 95000
Simulation cycle for kernel 8 is = 100000
Simulation cycle for kernel 8 is = 105000
Simulation cycle for kernel 8 is = 110000
Simulation cycle for kernel 8 is = 115000
Simulation cycle for kernel 8 is = 120000
Simulation cycle for kernel 8 is = 125000
Simulation cycle for kernel 8 is = 130000
Simulation cycle for kernel 8 is = 135000
Simulation cycle for kernel 8 is = 140000
Simulation cycle for kernel 8 is = 145000
Simulation cycle for kernel 8 is = 150000
Simulation cycle for kernel 8 is = 155000
Simulation cycle for kernel 8 is = 160000
Simulation cycle for kernel 8 is = 165000
Simulation cycle for kernel 8 is = 170000
Simulation cycle for kernel 8 is = 175000
Simulation cycle for kernel 8 is = 180000
Simulation cycle for kernel 8 is = 185000
Simulation cycle for kernel 8 is = 190000
Simulation cycle for kernel 8 is = 195000
Simulation cycle for kernel 8 is = 200000
Simulation cycle for kernel 8 is = 205000
Simulation cycle for kernel 8 is = 210000
Simulation cycle for kernel 8 is = 215000
Simulation cycle for kernel 8 is = 220000
Simulation cycle for kernel 8 is = 225000
Simulation cycle for kernel 8 is = 230000
Simulation cycle for kernel 8 is = 235000
Simulation cycle for kernel 8 is = 240000
Simulation cycle for kernel 8 is = 245000
Simulation cycle for kernel 8 is = 250000
Simulation cycle for kernel 8 is = 255000
Simulation cycle for kernel 8 is = 260000
Simulation cycle for kernel 8 is = 265000
Simulation cycle for kernel 8 is = 270000
Simulation cycle for kernel 8 is = 275000
Simulation cycle for kernel 8 is = 280000
Simulation cycle for kernel 8 is = 285000
Simulation cycle for kernel 8 is = 290000
Simulation cycle for kernel 8 is = 295000
Simulation cycle for kernel 8 is = 300000
Simulation cycle for kernel 8 is = 305000
Simulation cycle for kernel 8 is = 310000
Simulation cycle for kernel 8 is = 315000
Simulation cycle for kernel 8 is = 320000
Simulation cycle for kernel 8 is = 325000
Simulation cycle for kernel 8 is = 330000
Simulation cycle for kernel 8 is = 335000
Simulation cycle for kernel 8 is = 340000
Simulation cycle for kernel 8 is = 345000
Simulation cycle for kernel 8 is = 350000
Simulation cycle for kernel 8 is = 355000
Simulation cycle for kernel 8 is = 360000
Simulation cycle for kernel 8 is = 365000
Simulation cycle for kernel 8 is = 370000
Simulation cycle for kernel 8 is = 375000
Simulation cycle for kernel 8 is = 380000
Simulation cycle for kernel 8 is = 385000
Simulation cycle for kernel 8 is = 390000
Simulation cycle for kernel 8 is = 395000
Simulation cycle for kernel 8 is = 400000
Simulation cycle for kernel 8 is = 405000
Simulation cycle for kernel 8 is = 410000
Simulation cycle for kernel 8 is = 415000
Simulation cycle for kernel 8 is = 420000
Simulation cycle for kernel 8 is = 425000
Simulation cycle for kernel 8 is = 430000
Simulation cycle for kernel 8 is = 435000
Simulation cycle for kernel 8 is = 440000
Simulation cycle for kernel 8 is = 445000
Simulation cycle for kernel 8 is = 450000
Simulation cycle for kernel 8 is = 455000
Simulation cycle for kernel 8 is = 460000
Simulation cycle for kernel 8 is = 465000
Simulation cycle for kernel 8 is = 470000
Simulation cycle for kernel 8 is = 475000
Simulation cycle for kernel 8 is = 480000
Simulation cycle for kernel 8 is = 485000
Simulation cycle for kernel 8 is = 490000
Simulation cycle for kernel 8 is = 495000
Simulation cycle for kernel 8 is = 500000
Simulation cycle for kernel 8 is = 505000
Simulation cycle for kernel 8 is = 510000
Simulation cycle for kernel 8 is = 515000
Simulation cycle for kernel 8 is = 520000
Simulation cycle for kernel 8 is = 525000
Simulation cycle for kernel 8 is = 530000
Simulation cycle for kernel 8 is = 535000
Simulation cycle for kernel 8 is = 540000
Simulation cycle for kernel 8 is = 545000
Simulation cycle for kernel 8 is = 550000
Simulation cycle for kernel 8 is = 555000
Simulation cycle for kernel 8 is = 560000
Simulation cycle for kernel 8 is = 565000
Simulation cycle for kernel 8 is = 570000
Simulation cycle for kernel 8 is = 575000
Simulation cycle for kernel 8 is = 580000
Simulation cycle for kernel 8 is = 585000
Simulation cycle for kernel 8 is = 590000
Simulation cycle for kernel 8 is = 595000
Simulation cycle for kernel 8 is = 600000
Simulation cycle for kernel 8 is = 605000
Simulation cycle for kernel 8 is = 610000
Simulation cycle for kernel 8 is = 615000
Simulation cycle for kernel 8 is = 620000
Simulation cycle for kernel 8 is = 625000
Simulation cycle for kernel 8 is = 630000
Simulation cycle for kernel 8 is = 635000
Simulation cycle for kernel 8 is = 640000
Simulation cycle for kernel 8 is = 645000
Simulation cycle for kernel 8 is = 650000
Simulation cycle for kernel 8 is = 655000
Simulation cycle for kernel 8 is = 660000
Simulation cycle for kernel 8 is = 665000
Simulation cycle for kernel 8 is = 670000
Simulation cycle for kernel 8 is = 675000
Simulation cycle for kernel 8 is = 680000
Simulation cycle for kernel 8 is = 685000
Simulation cycle for kernel 8 is = 690000
Simulation cycle for kernel 8 is = 695000
Simulation cycle for kernel 8 is = 700000
Simulation cycle for kernel 8 is = 705000
Simulation cycle for kernel 8 is = 710000
Simulation cycle for kernel 8 is = 715000
Simulation cycle for kernel 8 is = 720000
Simulation cycle for kernel 8 is = 725000
Simulation cycle for kernel 8 is = 730000
Simulation cycle for kernel 8 is = 735000
Simulation cycle for kernel 8 is = 740000
Simulation cycle for kernel 8 is = 745000
Simulation cycle for kernel 8 is = 750000
Simulation cycle for kernel 8 is = 755000
Simulation cycle for kernel 8 is = 760000
Simulation cycle for kernel 8 is = 765000
Simulation cycle for kernel 8 is = 770000
Simulation cycle for kernel 8 is = 775000
Simulation cycle for kernel 8 is = 780000
Simulation cycle for kernel 8 is = 785000
Simulation cycle for kernel 8 is = 790000
Simulation cycle for kernel 8 is = 795000
Simulation cycle for kernel 8 is = 800000
Simulation cycle for kernel 8 is = 805000
Simulation cycle for kernel 8 is = 810000
Simulation cycle for kernel 8 is = 815000
Simulation cycle for kernel 8 is = 820000
Simulation cycle for kernel 8 is = 825000
Simulation cycle for kernel 8 is = 830000
Simulation cycle for kernel 8 is = 835000
Simulation cycle for kernel 8 is = 840000
Simulation cycle for kernel 8 is = 845000
Simulation cycle for kernel 8 is = 850000
Simulation cycle for kernel 8 is = 855000
Simulation cycle for kernel 8 is = 860000
Simulation cycle for kernel 8 is = 865000
Simulation cycle for kernel 8 is = 870000
Simulation cycle for kernel 8 is = 875000
Simulation cycle for kernel 8 is = 880000
Simulation cycle for kernel 8 is = 885000
Simulation cycle for kernel 8 is = 890000
Simulation cycle for kernel 8 is = 895000
Simulation cycle for kernel 8 is = 900000
Simulation cycle for kernel 8 is = 905000
Simulation cycle for kernel 8 is = 910000
Simulation cycle for kernel 8 is = 915000
Simulation cycle for kernel 8 is = 920000
Simulation cycle for kernel 8 is = 925000
Simulation cycle for kernel 8 is = 930000
Simulation cycle for kernel 8 is = 935000
Simulation cycle for kernel 8 is = 940000
Simulation cycle for kernel 8 is = 945000
Destroy streams for kernel 9: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 946023
gpu_sim_insn = 1188529317
gpu_ipc =    1256.3429
gpu_tot_sim_cycle = 8487801
gpu_tot_sim_insn = 10696763853
gpu_tot_ipc =    1260.2515
gpu_tot_issued_cta = 28854
gpu_occupancy = 98.9180% 
gpu_tot_occupancy = 98.9855% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6379
partiton_level_parallism_total  =       4.6305
partiton_level_parallism_util =       4.7054
partiton_level_parallism_util_total  =       4.7028
L2_BW  =     202.5814 GB/Sec
L2_BW_total  =     202.2601 GB/Sec
gpu_total_sim_rate=85925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1635891, Miss = 1311405, Miss_rate = 0.802, Pending_hits = 318799, Reservation_fails = 88845
	L1D_cache_core[1]: Access = 1646394, Miss = 1318471, Miss_rate = 0.801, Pending_hits = 321847, Reservation_fails = 84736
	L1D_cache_core[2]: Access = 1637758, Miss = 1311117, Miss_rate = 0.801, Pending_hits = 320822, Reservation_fails = 89201
	L1D_cache_core[3]: Access = 1634932, Miss = 1302989, Miss_rate = 0.797, Pending_hits = 324096, Reservation_fails = 87085
	L1D_cache_core[4]: Access = 1636592, Miss = 1307259, Miss_rate = 0.799, Pending_hits = 320346, Reservation_fails = 86846
	L1D_cache_core[5]: Access = 1641202, Miss = 1317528, Miss_rate = 0.803, Pending_hits = 317763, Reservation_fails = 96436
	L1D_cache_core[6]: Access = 1639767, Miss = 1308019, Miss_rate = 0.798, Pending_hits = 323980, Reservation_fails = 90905
	L1D_cache_core[7]: Access = 1626126, Miss = 1300248, Miss_rate = 0.800, Pending_hits = 319845, Reservation_fails = 89631
	L1D_cache_core[8]: Access = 1636667, Miss = 1306934, Miss_rate = 0.799, Pending_hits = 323315, Reservation_fails = 91097
	L1D_cache_core[9]: Access = 1635886, Miss = 1291046, Miss_rate = 0.789, Pending_hits = 334398, Reservation_fails = 81489
	L1D_cache_core[10]: Access = 1636266, Miss = 1311365, Miss_rate = 0.801, Pending_hits = 319046, Reservation_fails = 88298
	L1D_cache_core[11]: Access = 1629475, Miss = 1303325, Miss_rate = 0.800, Pending_hits = 319263, Reservation_fails = 96952
	L1D_cache_core[12]: Access = 1634553, Miss = 1293619, Miss_rate = 0.791, Pending_hits = 333063, Reservation_fails = 92869
	L1D_cache_core[13]: Access = 1627630, Miss = 1304377, Miss_rate = 0.801, Pending_hits = 317044, Reservation_fails = 93049
	L1D_cache_core[14]: Access = 1636363, Miss = 1305995, Miss_rate = 0.798, Pending_hits = 324158, Reservation_fails = 89037
	L1D_cache_core[15]: Access = 1644529, Miss = 1312962, Miss_rate = 0.798, Pending_hits = 325328, Reservation_fails = 92160
	L1D_cache_core[16]: Access = 1639636, Miss = 1311550, Miss_rate = 0.800, Pending_hits = 320846, Reservation_fails = 95843
	L1D_cache_core[17]: Access = 1626064, Miss = 1295458, Miss_rate = 0.797, Pending_hits = 323403, Reservation_fails = 87653
	L1D_cache_core[18]: Access = 1622413, Miss = 1291075, Miss_rate = 0.796, Pending_hits = 321387, Reservation_fails = 89387
	L1D_cache_core[19]: Access = 1619540, Miss = 1292741, Miss_rate = 0.798, Pending_hits = 319994, Reservation_fails = 88498
	L1D_cache_core[20]: Access = 1641510, Miss = 1305413, Miss_rate = 0.795, Pending_hits = 329171, Reservation_fails = 93052
	L1D_cache_core[21]: Access = 1637553, Miss = 1311631, Miss_rate = 0.801, Pending_hits = 319477, Reservation_fails = 91290
	L1D_cache_core[22]: Access = 1632762, Miss = 1307067, Miss_rate = 0.801, Pending_hits = 319439, Reservation_fails = 89659
	L1D_cache_core[23]: Access = 1631486, Miss = 1303895, Miss_rate = 0.799, Pending_hits = 321264, Reservation_fails = 87327
	L1D_cache_core[24]: Access = 1625975, Miss = 1286279, Miss_rate = 0.791, Pending_hits = 328831, Reservation_fails = 86946
	L1D_cache_core[25]: Access = 1634558, Miss = 1303060, Miss_rate = 0.797, Pending_hits = 323130, Reservation_fails = 86581
	L1D_cache_core[26]: Access = 1638414, Miss = 1309087, Miss_rate = 0.799, Pending_hits = 322768, Reservation_fails = 87652
	L1D_cache_core[27]: Access = 1639787, Miss = 1295257, Miss_rate = 0.790, Pending_hits = 334660, Reservation_fails = 92509
	L1D_cache_core[28]: Access = 1641465, Miss = 1319914, Miss_rate = 0.804, Pending_hits = 315199, Reservation_fails = 93056
	L1D_cache_core[29]: Access = 1651436, Miss = 1318540, Miss_rate = 0.798, Pending_hits = 325490, Reservation_fails = 90556
	L1D_total_cache_accesses = 49062630
	L1D_total_cache_misses = 39157626
	L1D_total_cache_miss_rate = 0.7981
	L1D_total_cache_pending_hits = 9688172
	L1D_total_cache_reservation_fails = 2698645
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 71723
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9688172
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10690217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2656246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 27891357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 9688172
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 164449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 42399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 411603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 48341469
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 721161

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2656246
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 42399
ctas_completed 28854, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
352912, 413820, 413820, 413820, 413820, 413820, 413820, 353320, 350400, 410400, 410400, 410400, 410400, 410400, 410400, 350400, 353320, 413820, 413820, 413820, 413820, 413820, 413820, 353320, 347480, 406980, 406980, 406980, 406980, 406980, 406980, 347480, 
gpgpu_n_tot_thrd_icount = 12168470016
gpgpu_n_tot_w_icount = 380264688
gpgpu_n_stall_shd_mem = 8300735
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 38581574
gpgpu_n_mem_write_global = 721161
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 303050565
gpgpu_n_store_insn = 4500000
gpgpu_n_shmem_insn = 1776882240
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 51706368
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2289
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8298446
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31342326	W0_Idle:406391	W0_Scoreboard:596154143	W1:749970	W2:753408	W3:749853	W4:749853	W5:749853	W6:755775	W7:749853	W8:749853	W9:749853	W10:749853	W11:749853	W12:749853	W13:749853	W14:1678815	W15:1499823	W16:1499823	W17:1499823	W18:1499823	W19:1499823	W20:1499823	W21:1499823	W22:1499823	W23:1499823	W24:1499823	W25:1499823	W26:1499823	W27:1499823	W28:1499823	W29:1499823	W30:1499823	W31:1499823	W32:343331199
single_issue_nums: WS0:91457586	WS1:98674758	WS2:98674758	WS3:91457586	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 308652592 {8:38581574,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28846440 {40:721161,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1543262960 {40:38581574,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5769288 {8:721161,}
maxmflatency = 736 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 91 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:9787784 	1218991 	1489637 	2892726 	9017139 	3774137 	675293 	13709 	53 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5297691 	33990543 	14501 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	38874886 	412586 	15263 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	30545537 	6413251 	1961866 	360433 	21492 	156 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	8443 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8623      8626      8780      8872      8878      8800      8814      8829      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8896      8877      8910      8825      8781      8760      8831      8820      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8720      8605      8840      8713      8774      8630      8732      8814      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8671      8696      8721      8722      8679      8696      8800      8805      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8732      8768      8726      8815      8771      8776      8874      8782      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8738      8818      8759      8739      8731      8793      8645      8623      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8777      8778      8753      8728      8790      8784      8512      8510      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8787      8730      8723      8737      8885      8899      8532      8605      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8977      8971      8654      8675      8779      8529      8796      8821      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8820      8799      8696      8667      8737      8847      8793      8797      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8810      8935      8666      8676      8854      8841      8789      8866      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8726      8724      8674      8870      8776      8765      8872      8815      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.865452  5.875585  5.916018  5.917847  5.867161  5.882597  5.891306  5.916332  5.867424  5.862156  5.858413  5.861796  5.876222  5.883640  5.896598  5.892898 
dram[1]:  5.872560  5.905257  5.907281  5.907131  5.857616  5.864760  5.883894  5.913535  5.863032  5.884527  5.864497  5.885955  5.857182  5.883053  5.868156  5.864128 
dram[2]:  5.878278  5.897820  5.885732  5.880908  5.866211  5.898791  5.869341  5.896234  5.861520  5.873784  5.878726  5.889899  5.844889  5.857833  5.837023  5.866081 
dram[3]:  5.889380  5.924608  5.864896  5.919512  5.866969  5.874619  5.852665  5.893831  5.874053  5.911426  5.871366  5.892941  5.842064  5.840488  5.865222  5.867455 
dram[4]:  5.912624  5.914952  5.879084  5.940449  5.894644  5.897964  5.894807  5.874077  5.899262  5.911136  5.898426  5.918839  5.825230  5.877830  5.845747  5.865077 
dram[5]:  5.889475  5.888016  5.917683  5.936910  5.886814  5.939680  5.867192  5.882613  5.872221  5.888654  5.900632  5.920531  5.890895  5.915073  5.873861  5.905851 
dram[6]:  5.889667  5.908221  5.926649  5.916699  5.919022  5.952967  5.884665  5.889463  5.869879  5.873637  5.873784  5.909992  5.885293  5.876886  5.883921  5.909523 
dram[7]:  5.890479  5.891979  5.909070  5.908352  5.914165  5.921223  5.878183  5.899796  5.893468  5.908998  5.844383  5.881941  5.861097  5.856252  5.896234  5.912363 
dram[8]:  5.897929  5.895433  5.910270  5.922098  5.892273  5.932836  5.859716  5.893198  5.886165  5.894937  5.891201  5.889877  5.846756  5.854594  5.880776  5.899619 
dram[9]:  5.873976  5.881315  5.918314  5.909884  5.869076  5.930217  5.891803  5.910653  5.886169  5.889359  5.896484  5.892143  5.830276  5.890418  5.885757  5.916227 
dram[10]:  5.881418  5.906104  5.931806  5.968060  5.887744  5.897450  5.921541  5.934739  5.892098  5.898552  5.899902  5.930858  5.864640  5.893381  5.912484  5.932789 
dram[11]:  5.876277  5.900497  5.941813  5.920258  5.890260  5.904049  5.898579  5.926845  5.879601  5.882049  5.879235  5.927199  5.864677  5.895957  5.896916  5.924193 
average row locality = 28869469/4901022 = 5.890500
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    149887    149881    149649    149660    149626    149598    149579    149543    149621    149615    149560    149553    149585    149610    149559    149559 
dram[1]:    149910    149875    149675    149687    149604    149629    149537    149537    149614    149612    149546    149519    149631    149595    149556    149576 
dram[2]:    149851    149874    149660    149672    149631    149593    149541    149575    149628    149596    149552    149549    149596    149595    149576    149585 
dram[3]:    149894    149871    149673    149730    149580    149588    149594    149555    149597    149578    149540    149550    149611    149623    149563    149585 
dram[4]:    149856    149868    149690    149686    149617    149625    149574    149580    149605    149612    149566    149583    149638    149632    149596    149571 
dram[5]:    149868    149866    149648    149632    149641    149643    149574    149569    149603    149582    149575    149549    149654    149657    149567    149594 
dram[6]:    149867    149863    149621    149623    149635    149646    149592    149585    149590    149604    149549    149577    149665    149603    149589    149587 
dram[7]:    149876    149879    149630    149659    149624    149608    149544    149536    149587    149599    149580    149593    149627    149573    149591    149606 
dram[8]:    149866    149872    149631    149624    149586    149624    149570    149586    149595    149595    149594    149572    149569    149589    149591    149577 
dram[9]:    149870    149870    149593    149633    149634    149611    149574    149582    149601    149600    149546    149565    149606    149578    149630    149651 
dram[10]:    149854    149872    149651    149675    149600    149606    149622    149601    149611    149581    149580    149562    149583    149577    149615    149621 
dram[11]:    149881    149906    149673    149672    149623    149603    149564    149567    149592    149584    149565    149576    149625    149625    149573    149575 
total dram reads = 28729823
bank skew: 149910/149519 = 1.00
chip skew: 2394299/2394041 = 1.00
number of total write accesses:
dram[0]:      3092      3076      2992      2992      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[1]:      3096      3096      2992      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[2]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[3]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[4]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2868      2816      2816 
dram[5]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2868      2864      2816      2816 
dram[6]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[7]:      3092      3092      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[8]:      3092      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[9]:      3096      3096      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[10]:      3100      3100      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
dram[11]:      3100      3100      2976      2976      2880      2880      2880      2880      2880      2880      2880      2880      2864      2864      2816      2816 
total dram writes = 558584
bank skew: 3100/2816 = 1.10
chip skew: 46568/46536 = 1.00
average mf latency per bank:
dram[0]:        466       466       467       467       465       466       465       466       465       465       465       466       466       466       466       466
dram[1]:        465       466       467       467       466       466       465       466       465       466       465       466       465       465       465       466
dram[2]:        466       466       466       466       466       465       466       466       465       466       465       465       465       465       465       466
dram[3]:        465       465       466       466       465       465       465       465       466       466       466       466       465       466       465       466
dram[4]:        465       466       466       466       465       465       464       465       465       465       465       465       466       466       465       466
dram[5]:        466       466       466       467       465       465       465       465       465       465       465       465       466       466       466       466
dram[6]:        466       467       466       467       465       466       465       466       465       465       465       465       465       465       465       466
dram[7]:        466       466       466       467       465       466       466       466       465       466       465       465       465       465       465       465
dram[8]:        465       466       466       466       466       466       465       466       466       466       465       466       465       466       465       465
dram[9]:        465       465       466       466       465       465       466       466       466       466       465       466       466       466       465       466
dram[10]:        465       465       465       466       465       465       465       465       465       465       465       466       466       466       465       466
dram[11]:        466       466       465       466       465       465       465       465       465       465       465       465       466       465       465       466
maximum mf latency per bank:
dram[0]:        701       704       624       632       636       644       528       534       522       597       549       562       607       611       567       524
dram[1]:        690       694       637       647       622       630       565       539       542       552       541       557       575       604       583       569
dram[2]:        553       546       632       634       635       647       596       539       521       580       521       552       588       594       522       529
dram[3]:        692       717       626       648       625       632       506       529       534       619       544       533       651       591       564       567
dram[4]:        591       562       632       639       630       643       587       556       505       541       586       572       598       586       525       526
dram[5]:        736       655       630       638       652       634       608       531       574       584       525       560       540       597       513       545
dram[6]:        548       555       636       628       620       627       526       524       510       539       535       541       542       555       537       550
dram[7]:        611       615       620       634       630       626       535       543       514       564       640       560       543       580       535       534
dram[8]:        551       560       629       628       616       624       526       548       556       587       538       565       516       608       554       526
dram[9]:        554       549       622       632       625       634       561       530       571       578       545       530       560       522       514       524
dram[10]:        547       549       617       630       639       617       568       542       551       569       562       539       539       546       526       516
dram[11]:        557       575       618       633       618       621       528       542       558       566       543       541       533       562       500       524

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18524219 n_act=408922 n_pre=408906 n_ref_event=4572360550251980812 n_req=2405725 n_rd=2394085 n_rd_L2_A=0 n_write=0 n_wr_bk=46560 bw_util=0.4485
n_activity=19341866 dram_eff=0.5047
bk0: 149887a 19434448i bk1: 149881a 19451015i bk2: 149649a 19448736i bk3: 149660a 19460572i bk4: 149626a 19447796i bk5: 149598a 19453283i bk6: 149579a 19451511i bk7: 149543a 19466900i bk8: 149621a 19444080i bk9: 149615a 19454623i bk10: 149560a 19437428i bk11: 149553a 19446789i bk12: 149585a 19445033i bk13: 149610a 19462225i bk14: 149559a 19454921i bk15: 149559a 19469248i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830023
Row_Buffer_Locality_read = 0.832078
Row_Buffer_Locality_write = 0.407388
Bank_Level_Parallism = 2.284158
Bank_Level_Parallism_Col = 1.850734
Bank_Level_Parallism_Ready = 1.246356
write_to_read_ratio_blp_rw_average = 0.030581
GrpLevelPara = 1.714142 

BW Util details:
bwutil = 0.448510 
total_CMD = 21766684 
util_bw = 9762580 
Wasted_Col = 5521063 
Wasted_Row = 2237757 
Idle = 4245284 

BW Util Bottlenecks: 
RCDc_limit = 5476874 
RCDWRc_limit = 43499 
WTRc_limit = 247964 
RTWc_limit = 295302 
CCDLc_limit = 1853684 
rwq = 0 
CCDLc_limit_alone = 1820964 
WTRc_limit_alone = 237431 
RTWc_limit_alone = 273115 

Commands details: 
total_CMD = 21766684 
n_nop = 18524219 
Read = 2394085 
Write = 0 
L2_Alloc = 0 
L2_WB = 46560 
n_act = 408922 
n_pre = 408906 
n_ref = 4572360550251980812 
n_req = 2405725 
total_req = 2440645 

Dual Bus Interface Util: 
issued_total_row = 817828 
issued_total_col = 2440645 
Row_Bus_Util =  0.037572 
CoL_Bus_Util = 0.112128 
Either_Row_CoL_Bus_Util = 0.148965 
Issued_on_Two_Bus_Simul_Util = 0.000735 
issued_two_Eff = 0.004937 
queue_avg = 4.490774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.49077
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18523571 n_act=409137 n_pre=409121 n_ref_event=7737782745945290801 n_req=2405745 n_rd=2394103 n_rd_L2_A=0 n_write=0 n_wr_bk=46568 bw_util=0.4485
n_activity=19345547 dram_eff=0.5046
bk0: 149910a 19437834i bk1: 149875a 19456476i bk2: 149675a 19452950i bk3: 149687a 19462951i bk4: 149604a 19443038i bk5: 149629a 19457681i bk6: 149537a 19445372i bk7: 149537a 19468204i bk8: 149614a 19443712i bk9: 149612a 19457939i bk10: 149546a 19435303i bk11: 149519a 19459708i bk12: 149631a 19440461i bk13: 149595a 19454821i bk14: 149556a 19441392i bk15: 149576a 19451943i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829935
Row_Buffer_Locality_read = 0.831991
Row_Buffer_Locality_write = 0.407061
Bank_Level_Parallism = 2.284600
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.247833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448515 
total_CMD = 21766684 
util_bw = 9762684 
Wasted_Col = 5521517 
Wasted_Row = 2243527 
Idle = 4238956 

BW Util Bottlenecks: 
RCDc_limit = 5479386 
RCDWRc_limit = 42801 
WTRc_limit = 249717 
RTWc_limit = 291863 
CCDLc_limit = 1854336 
rwq = 0 
CCDLc_limit_alone = 1821399 
WTRc_limit_alone = 238873 
RTWc_limit_alone = 269770 

Commands details: 
total_CMD = 21766684 
n_nop = 18523571 
Read = 2394103 
Write = 0 
L2_Alloc = 0 
L2_WB = 46568 
n_act = 409137 
n_pre = 409121 
n_ref = 7737782745945290801 
n_req = 2405745 
total_req = 2440671 

Dual Bus Interface Util: 
issued_total_row = 818258 
issued_total_col = 2440671 
Row_Bus_Util =  0.037592 
CoL_Bus_Util = 0.112129 
Either_Row_CoL_Bus_Util = 0.148994 
Issued_on_Two_Bus_Simul_Util = 0.000727 
issued_two_Eff = 0.004877 
queue_avg = 4.489178 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48918
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18522871 n_act=409564 n_pre=409548 n_ref_event=7737782745945290801 n_req=2405712 n_rd=2394074 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4485
n_activity=19345457 dram_eff=0.5046
bk0: 149851a 19437502i bk1: 149874a 19452550i bk2: 149660a 19445162i bk3: 149672a 19454053i bk4: 149631a 19438556i bk5: 149593a 19454947i bk6: 149541a 19446233i bk7: 149575a 19464002i bk8: 149628a 19441315i bk9: 149596a 19450753i bk10: 149552a 19442988i bk11: 149549a 19458345i bk12: 149596a 19444165i bk13: 149595a 19453436i bk14: 149576a 19436349i bk15: 149585a 19450376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829755
Row_Buffer_Locality_read = 0.831799
Row_Buffer_Locality_write = 0.409349
Bank_Level_Parallism = 2.286167
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.247053
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448507 
total_CMD = 21766684 
util_bw = 9762504 
Wasted_Col = 5521401 
Wasted_Row = 2248550 
Idle = 4234229 

BW Util Bottlenecks: 
RCDc_limit = 5483833 
RCDWRc_limit = 42692 
WTRc_limit = 250972 
RTWc_limit = 297493 
CCDLc_limit = 1853341 
rwq = 0 
CCDLc_limit_alone = 1818933 
WTRc_limit_alone = 240015 
RTWc_limit_alone = 274042 

Commands details: 
total_CMD = 21766684 
n_nop = 18522871 
Read = 2394074 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 409564 
n_pre = 409548 
n_ref = 7737782745945290801 
n_req = 2405712 
total_req = 2440626 

Dual Bus Interface Util: 
issued_total_row = 819112 
issued_total_col = 2440626 
Row_Bus_Util =  0.037631 
CoL_Bus_Util = 0.112127 
Either_Row_CoL_Bus_Util = 0.149027 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.004909 
queue_avg = 4.494850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49485
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18523254 n_act=409279 n_pre=409263 n_ref_event=3255307777713450285 n_req=2405770 n_rd=2394132 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4485
n_activity=19356004 dram_eff=0.5044
bk0: 149894a 19435546i bk1: 149871a 19459166i bk2: 149673a 19439335i bk3: 149730a 19465773i bk4: 149580a 19441700i bk5: 149588a 19455678i bk6: 149594a 19441062i bk7: 149555a 19464972i bk8: 149597a 19439362i bk9: 149578a 19461843i bk10: 149540a 19448255i bk11: 149550a 19461469i bk12: 149611a 19438033i bk13: 149623a 19444067i bk14: 149563a 19437215i bk15: 149585a 19448082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829878
Row_Buffer_Locality_read = 0.831945
Row_Buffer_Locality_write = 0.404709
Bank_Level_Parallism = 2.286386
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.247887
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448517 
total_CMD = 21766684 
util_bw = 9762736 
Wasted_Col = 5521775 
Wasted_Row = 2244199 
Idle = 4237974 

BW Util Bottlenecks: 
RCDc_limit = 5483487 
RCDWRc_limit = 42342 
WTRc_limit = 250899 
RTWc_limit = 292847 
CCDLc_limit = 1849400 
rwq = 0 
CCDLc_limit_alone = 1816124 
WTRc_limit_alone = 239751 
RTWc_limit_alone = 270719 

Commands details: 
total_CMD = 21766684 
n_nop = 18523254 
Read = 2394132 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 409279 
n_pre = 409263 
n_ref = 3255307777713450285 
n_req = 2405770 
total_req = 2440684 

Dual Bus Interface Util: 
issued_total_row = 818542 
issued_total_col = 2440684 
Row_Bus_Util =  0.037605 
CoL_Bus_Util = 0.112129 
Either_Row_CoL_Bus_Util = 0.149009 
Issued_on_Two_Bus_Simul_Util = 0.000726 
issued_two_Eff = 0.004870 
queue_avg = 4.491896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4919
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18524689 n_act=408447 n_pre=408431 n_ref_event=3255307777713450285 n_req=2405937 n_rd=2394299 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4485
n_activity=19343117 dram_eff=0.5047
bk0: 149856a 19447702i bk1: 149868a 19452105i bk2: 149690a 19441166i bk3: 149686a 19468582i bk4: 149617a 19453543i bk5: 149625a 19469421i bk6: 149574a 19449490i bk7: 149580a 19458071i bk8: 149605a 19448159i bk9: 149612a 19458932i bk10: 149566a 19453549i bk11: 149583a 19467081i bk12: 149638a 19433465i bk13: 149632a 19452567i bk14: 149596a 19438091i bk15: 149571a 19454107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830235
Row_Buffer_Locality_read = 0.832295
Row_Buffer_Locality_write = 0.406427
Bank_Level_Parallism = 2.283854
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.246932
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448548 
total_CMD = 21766684 
util_bw = 9763404 
Wasted_Col = 5516532 
Wasted_Row = 2239341 
Idle = 4247407 

BW Util Bottlenecks: 
RCDc_limit = 5472262 
RCDWRc_limit = 42735 
WTRc_limit = 249728 
RTWc_limit = 293170 
CCDLc_limit = 1853724 
rwq = 0 
CCDLc_limit_alone = 1819800 
WTRc_limit_alone = 238026 
RTWc_limit_alone = 270948 

Commands details: 
total_CMD = 21766684 
n_nop = 18524689 
Read = 2394299 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 408447 
n_pre = 408431 
n_ref = 3255307777713450285 
n_req = 2405937 
total_req = 2440851 

Dual Bus Interface Util: 
issued_total_row = 816878 
issued_total_col = 2440851 
Row_Bus_Util =  0.037529 
CoL_Bus_Util = 0.112137 
Either_Row_CoL_Bus_Util = 0.148943 
Issued_on_Two_Bus_Simul_Util = 0.000723 
issued_two_Eff = 0.004853 
queue_avg = 4.484769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.48477
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18525668 n_act=407885 n_pre=407869 n_ref_event=3255307777713450285 n_req=2405857 n_rd=2394222 n_rd_L2_A=0 n_write=0 n_wr_bk=46540 bw_util=0.4485
n_activity=19325774 dram_eff=0.5052
bk0: 149868a 19440707i bk1: 149866a 19451581i bk2: 149648a 19446013i bk3: 149632a 19466509i bk4: 149641a 19448171i bk5: 149643a 19470335i bk6: 149574a 19446772i bk7: 149569a 19463502i bk8: 149603a 19440414i bk9: 149582a 19455738i bk10: 149575a 19450271i bk11: 149549a 19464210i bk12: 149654a 19443166i bk13: 149657a 19461391i bk14: 149567a 19445777i bk15: 149594a 19466410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830463
Row_Buffer_Locality_read = 0.832510
Row_Buffer_Locality_write = 0.409368
Bank_Level_Parallism = 2.285341
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.246723
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448532 
total_CMD = 21766684 
util_bw = 9763048 
Wasted_Col = 5502542 
Wasted_Row = 2234869 
Idle = 4266225 

BW Util Bottlenecks: 
RCDc_limit = 5464008 
RCDWRc_limit = 42168 
WTRc_limit = 251654 
RTWc_limit = 295575 
CCDLc_limit = 1847356 
rwq = 0 
CCDLc_limit_alone = 1813576 
WTRc_limit_alone = 240271 
RTWc_limit_alone = 273178 

Commands details: 
total_CMD = 21766684 
n_nop = 18525668 
Read = 2394222 
Write = 0 
L2_Alloc = 0 
L2_WB = 46540 
n_act = 407885 
n_pre = 407869 
n_ref = 3255307777713450285 
n_req = 2405857 
total_req = 2440762 

Dual Bus Interface Util: 
issued_total_row = 815754 
issued_total_col = 2440762 
Row_Bus_Util =  0.037477 
CoL_Bus_Util = 0.112133 
Either_Row_CoL_Bus_Util = 0.148898 
Issued_on_Two_Bus_Simul_Util = 0.000712 
issued_two_Eff = 0.004782 
queue_avg = 4.490479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49048
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18525762 n_act=407906 n_pre=407890 n_ref_event=3255307777713450285 n_req=2405830 n_rd=2394196 n_rd_L2_A=0 n_write=0 n_wr_bk=46536 bw_util=0.4485
n_activity=19322454 dram_eff=0.5053
bk0: 149867a 19437759i bk1: 149863a 19455330i bk2: 149621a 19454049i bk3: 149623a 19461717i bk4: 149635a 19459702i bk5: 149646a 19475588i bk6: 149592a 19453420i bk7: 149585a 19454142i bk8: 149590a 19440788i bk9: 149604a 19451064i bk10: 149549a 19437295i bk11: 149577a 19456054i bk12: 149665a 19450186i bk13: 149603a 19458278i bk14: 149589a 19445561i bk15: 149587a 19461004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830453
Row_Buffer_Locality_read = 0.832498
Row_Buffer_Locality_write = 0.409489
Bank_Level_Parallism = 2.286182
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.249062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448526 
total_CMD = 21766684 
util_bw = 9762928 
Wasted_Col = 5500940 
Wasted_Row = 2235911 
Idle = 4266905 

BW Util Bottlenecks: 
RCDc_limit = 5465254 
RCDWRc_limit = 42545 
WTRc_limit = 246407 
RTWc_limit = 293147 
CCDLc_limit = 1845776 
rwq = 0 
CCDLc_limit_alone = 1811752 
WTRc_limit_alone = 235436 
RTWc_limit_alone = 270094 

Commands details: 
total_CMD = 21766684 
n_nop = 18525762 
Read = 2394196 
Write = 0 
L2_Alloc = 0 
L2_WB = 46536 
n_act = 407906 
n_pre = 407890 
n_ref = 3255307777713450285 
n_req = 2405830 
total_req = 2440732 

Dual Bus Interface Util: 
issued_total_row = 815796 
issued_total_col = 2440732 
Row_Bus_Util =  0.037479 
CoL_Bus_Util = 0.112132 
Either_Row_CoL_Bus_Util = 0.148894 
Issued_on_Two_Bus_Simul_Util = 0.000717 
issued_two_Eff = 0.004815 
queue_avg = 4.494848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49485
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18525368 n_act=408334 n_pre=408318 n_ref_event=3255307777713450285 n_req=2405746 n_rd=2394112 n_rd_L2_A=0 n_write=0 n_wr_bk=46536 bw_util=0.4485
n_activity=19314006 dram_eff=0.5055
bk0: 149876a 19440563i bk1: 149879a 19451139i bk2: 149630a 19452877i bk3: 149659a 19464348i bk4: 149624a 19456093i bk5: 149608a 19471253i bk6: 149544a 19442838i bk7: 149536a 19465000i bk8: 149587a 19446369i bk9: 149599a 19458776i bk10: 149580a 19433658i bk11: 149593a 19447708i bk12: 149627a 19438795i bk13: 149573a 19451296i bk14: 149591a 19448234i bk15: 149606a 19464632i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830269
Row_Buffer_Locality_read = 0.832320
Row_Buffer_Locality_write = 0.408200
Bank_Level_Parallism = 2.288414
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.246571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448511 
total_CMD = 21766684 
util_bw = 9762592 
Wasted_Col = 5497237 
Wasted_Row = 2230953 
Idle = 4275902 

BW Util Bottlenecks: 
RCDc_limit = 5458695 
RCDWRc_limit = 42621 
WTRc_limit = 247721 
RTWc_limit = 298770 
CCDLc_limit = 1846791 
rwq = 0 
CCDLc_limit_alone = 1812710 
WTRc_limit_alone = 236630 
RTWc_limit_alone = 275780 

Commands details: 
total_CMD = 21766684 
n_nop = 18525368 
Read = 2394112 
Write = 0 
L2_Alloc = 0 
L2_WB = 46536 
n_act = 408334 
n_pre = 408318 
n_ref = 3255307777713450285 
n_req = 2405746 
total_req = 2440648 

Dual Bus Interface Util: 
issued_total_row = 816652 
issued_total_col = 2440648 
Row_Bus_Util =  0.037518 
CoL_Bus_Util = 0.112128 
Either_Row_CoL_Bus_Util = 0.148912 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.004931 
queue_avg = 4.506160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50616
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18525381 n_act=408410 n_pre=408394 n_ref_event=3255307777713450285 n_req=2405676 n_rd=2394041 n_rd_L2_A=0 n_write=0 n_wr_bk=46540 bw_util=0.4485
n_activity=19318626 dram_eff=0.5053
bk0: 149866a 19436626i bk1: 149872a 19450105i bk2: 149631a 19451547i bk3: 149624a 19465404i bk4: 149586a 19447818i bk5: 149624a 19473773i bk6: 149570a 19445166i bk7: 149586a 19460021i bk8: 149595a 19448732i bk9: 149595a 19463470i bk10: 149594a 19445812i bk11: 149572a 19462465i bk12: 149569a 19437615i bk13: 149589a 19452954i bk14: 149591a 19442627i bk15: 149577a 19456119i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830232
Row_Buffer_Locality_read = 0.832284
Row_Buffer_Locality_write = 0.408079
Bank_Level_Parallism = 2.287697
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.247390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448498 
total_CMD = 21766684 
util_bw = 9762324 
Wasted_Col = 5499446 
Wasted_Row = 2232531 
Idle = 4272383 

BW Util Bottlenecks: 
RCDc_limit = 5463699 
RCDWRc_limit = 42792 
WTRc_limit = 246711 
RTWc_limit = 294433 
CCDLc_limit = 1851270 
rwq = 0 
CCDLc_limit_alone = 1817468 
WTRc_limit_alone = 235593 
RTWc_limit_alone = 271749 

Commands details: 
total_CMD = 21766684 
n_nop = 18525381 
Read = 2394041 
Write = 0 
L2_Alloc = 0 
L2_WB = 46540 
n_act = 408410 
n_pre = 408394 
n_ref = 3255307777713450285 
n_req = 2405676 
total_req = 2440581 

Dual Bus Interface Util: 
issued_total_row = 816804 
issued_total_col = 2440581 
Row_Bus_Util =  0.037525 
CoL_Bus_Util = 0.112125 
Either_Row_CoL_Bus_Util = 0.148911 
Issued_on_Two_Bus_Simul_Util = 0.000739 
issued_two_Eff = 0.004962 
queue_avg = 4.501660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.50166
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18525193 n_act=408323 n_pre=408307 n_ref_event=3255307777713450285 n_req=2405780 n_rd=2394144 n_rd_L2_A=0 n_write=0 n_wr_bk=46544 bw_util=0.4485
n_activity=19319676 dram_eff=0.5053
bk0: 149870a 19433792i bk1: 149870a 19441617i bk2: 149593a 19446481i bk3: 149633a 19454023i bk4: 149634a 19445405i bk5: 149611a 19468530i bk6: 149574a 19449544i bk7: 149582a 19461933i bk8: 149601a 19448578i bk9: 149600a 19458464i bk10: 149546a 19456916i bk11: 149565a 19465587i bk12: 149606a 19439473i bk13: 149578a 19462106i bk14: 149630a 19446656i bk15: 149651a 19462754i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830276
Row_Buffer_Locality_read = 0.832323
Row_Buffer_Locality_write = 0.409161
Bank_Level_Parallism = 2.287207
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248091
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448518 
total_CMD = 21766684 
util_bw = 9762752 
Wasted_Col = 5500932 
Wasted_Row = 2231442 
Idle = 4271558 

BW Util Bottlenecks: 
RCDc_limit = 5462765 
RCDWRc_limit = 42058 
WTRc_limit = 251572 
RTWc_limit = 294219 
CCDLc_limit = 1851105 
rwq = 0 
CCDLc_limit_alone = 1817593 
WTRc_limit_alone = 240284 
RTWc_limit_alone = 271995 

Commands details: 
total_CMD = 21766684 
n_nop = 18525193 
Read = 2394144 
Write = 0 
L2_Alloc = 0 
L2_WB = 46544 
n_act = 408323 
n_pre = 408307 
n_ref = 3255307777713450285 
n_req = 2405780 
total_req = 2440688 

Dual Bus Interface Util: 
issued_total_row = 816630 
issued_total_col = 2440688 
Row_Bus_Util =  0.037517 
CoL_Bus_Util = 0.112130 
Either_Row_CoL_Bus_Util = 0.148920 
Issued_on_Two_Bus_Simul_Util = 0.000727 
issued_two_Eff = 0.004883 
queue_avg = 4.492904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.4929
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18527348 n_act=407120 n_pre=407104 n_ref_event=3255307777713450285 n_req=2405849 n_rd=2394211 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4485
n_activity=19304824 dram_eff=0.5057
bk0: 149854a 19434866i bk1: 149872a 19455449i bk2: 149651a 19457617i bk3: 149675a 19469163i bk4: 149600a 19445386i bk5: 149606a 19457225i bk6: 149622a 19459604i bk7: 149601a 19474472i bk8: 149611a 19448835i bk9: 149581a 19462130i bk10: 149580a 19448650i bk11: 149562a 19468131i bk12: 149583a 19447650i bk13: 149577a 19459853i bk14: 149615a 19450584i bk15: 149621a 19472144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830781
Row_Buffer_Locality_read = 0.832826
Row_Buffer_Locality_write = 0.410036
Bank_Level_Parallism = 2.285234
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248263
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448532 
total_CMD = 21766684 
util_bw = 9763052 
Wasted_Col = 5491422 
Wasted_Row = 2227391 
Idle = 4284819 

BW Util Bottlenecks: 
RCDc_limit = 5440004 
RCDWRc_limit = 42322 
WTRc_limit = 249047 
RTWc_limit = 292685 
CCDLc_limit = 1851825 
rwq = 0 
CCDLc_limit_alone = 1819001 
WTRc_limit_alone = 238203 
RTWc_limit_alone = 270705 

Commands details: 
total_CMD = 21766684 
n_nop = 18527348 
Read = 2394211 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 407120 
n_pre = 407104 
n_ref = 3255307777713450285 
n_req = 2405849 
total_req = 2440763 

Dual Bus Interface Util: 
issued_total_row = 814224 
issued_total_col = 2440763 
Row_Bus_Util =  0.037407 
CoL_Bus_Util = 0.112133 
Either_Row_CoL_Bus_Util = 0.148821 
Issued_on_Two_Bus_Simul_Util = 0.000719 
issued_two_Eff = 0.004832 
queue_avg = 4.494616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49462
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=21766684 n_nop=18526398 n_act=407743 n_pre=407727 n_ref_event=7310313499448795487 n_req=2405842 n_rd=2394204 n_rd_L2_A=0 n_write=0 n_wr_bk=46552 bw_util=0.4485
n_activity=19314423 dram_eff=0.5055
bk0: 149881a 19439296i bk1: 149906a 19454388i bk2: 149673a 19460871i bk3: 149672a 19464598i bk4: 149623a 19439065i bk5: 149603a 19456833i bk6: 149564a 19455515i bk7: 149567a 19470809i bk8: 149592a 19448145i bk9: 149584a 19456393i bk10: 149565a 19444897i bk11: 149576a 19467475i bk12: 149625a 19447436i bk13: 149625a 19465750i bk14: 149573a 19456287i bk15: 149575a 19473473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830521
Row_Buffer_Locality_read = 0.832546
Row_Buffer_Locality_write = 0.413903
Bank_Level_Parallism = 2.284461
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.246954
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448531 
total_CMD = 21766684 
util_bw = 9763024 
Wasted_Col = 5495830 
Wasted_Row = 2230872 
Idle = 4276958 

BW Util Bottlenecks: 
RCDc_limit = 5454451 
RCDWRc_limit = 42376 
WTRc_limit = 248468 
RTWc_limit = 291680 
CCDLc_limit = 1850056 
rwq = 0 
CCDLc_limit_alone = 1817064 
WTRc_limit_alone = 237325 
RTWc_limit_alone = 269831 

Commands details: 
total_CMD = 21766684 
n_nop = 18526398 
Read = 2394204 
Write = 0 
L2_Alloc = 0 
L2_WB = 46552 
n_act = 407743 
n_pre = 407727 
n_ref = 7310313499448795487 
n_req = 2405842 
total_req = 2440756 

Dual Bus Interface Util: 
issued_total_row = 815470 
issued_total_col = 2440756 
Row_Bus_Util =  0.037464 
CoL_Bus_Util = 0.112133 
Either_Row_CoL_Bus_Util = 0.148864 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.004919 
queue_avg = 4.493258 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.49326

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1637722, Miss = 1220518, Miss_rate = 0.745, Pending_hits = 214110, Reservation_fails = 0
L2_cache_bank[1]: Access = 1637621, Miss = 1220455, Miss_rate = 0.745, Pending_hits = 215099, Reservation_fails = 0
L2_cache_bank[2]: Access = 1637221, Miss = 1220529, Miss_rate = 0.745, Pending_hits = 214951, Reservation_fails = 0
L2_cache_bank[3]: Access = 1637691, Miss = 1220466, Miss_rate = 0.745, Pending_hits = 215277, Reservation_fails = 0
L2_cache_bank[4]: Access = 1637573, Miss = 1220471, Miss_rate = 0.745, Pending_hits = 214648, Reservation_fails = 0
L2_cache_bank[5]: Access = 1637182, Miss = 1220475, Miss_rate = 0.745, Pending_hits = 214572, Reservation_fails = 0
L2_cache_bank[6]: Access = 1637719, Miss = 1220488, Miss_rate = 0.745, Pending_hits = 214405, Reservation_fails = 0
L2_cache_bank[7]: Access = 1637674, Miss = 1220516, Miss_rate = 0.745, Pending_hits = 214271, Reservation_fails = 0
L2_cache_bank[8]: Access = 1637320, Miss = 1220578, Miss_rate = 0.745, Pending_hits = 214399, Reservation_fails = 0
L2_cache_bank[9]: Access = 1637860, Miss = 1220593, Miss_rate = 0.745, Pending_hits = 214766, Reservation_fails = 0
L2_cache_bank[10]: Access = 1637793, Miss = 1220566, Miss_rate = 0.745, Pending_hits = 214506, Reservation_fails = 0
L2_cache_bank[11]: Access = 1637323, Miss = 1220528, Miss_rate = 0.745, Pending_hits = 214812, Reservation_fails = 0
L2_cache_bank[12]: Access = 1637725, Miss = 1220544, Miss_rate = 0.745, Pending_hits = 214422, Reservation_fails = 0
L2_cache_bank[13]: Access = 1637710, Miss = 1220524, Miss_rate = 0.745, Pending_hits = 215059, Reservation_fails = 0
L2_cache_bank[14]: Access = 1637332, Miss = 1220495, Miss_rate = 0.745, Pending_hits = 214690, Reservation_fails = 0
L2_cache_bank[15]: Access = 1638005, Miss = 1220489, Miss_rate = 0.745, Pending_hits = 214892, Reservation_fails = 0
L2_cache_bank[16]: Access = 1637944, Miss = 1220438, Miss_rate = 0.745, Pending_hits = 214540, Reservation_fails = 0
L2_cache_bank[17]: Access = 1637503, Miss = 1220475, Miss_rate = 0.745, Pending_hits = 214924, Reservation_fails = 0
L2_cache_bank[18]: Access = 1637996, Miss = 1220490, Miss_rate = 0.745, Pending_hits = 214475, Reservation_fails = 0
L2_cache_bank[19]: Access = 1637809, Miss = 1220526, Miss_rate = 0.745, Pending_hits = 215022, Reservation_fails = 0
L2_cache_bank[20]: Access = 1637360, Miss = 1220552, Miss_rate = 0.745, Pending_hits = 214717, Reservation_fails = 0
L2_cache_bank[21]: Access = 1637782, Miss = 1220531, Miss_rate = 0.745, Pending_hits = 214929, Reservation_fails = 0
L2_cache_bank[22]: Access = 1637642, Miss = 1220532, Miss_rate = 0.745, Pending_hits = 214308, Reservation_fails = 0
L2_cache_bank[23]: Access = 1637228, Miss = 1220544, Miss_rate = 0.745, Pending_hits = 214476, Reservation_fails = 0
L2_total_cache_accesses = 39302735
L2_total_cache_misses = 29292323
L2_total_cache_miss_rate = 0.7453
L2_total_cache_pending_hits = 5152270
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4699481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5152270
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7192132
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 21537691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5152270
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158661
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 140625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 421875
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 38581574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 721161
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=39302735
icnt_total_pkts_simt_to_mem=39302735
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 39302735
Req_Network_cycles = 8487801
Req_Network_injected_packets_per_cycle =       4.6305 
Req_Network_conflicts_per_cycle =       0.7792
Req_Network_conflicts_per_cycle_util =       0.7914
Req_Bank_Level_Parallism =       4.7028
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2847
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1929

Reply_Network_injected_packets_num = 39302735
Reply_Network_cycles = 8487801
Reply_Network_injected_packets_per_cycle =        4.6305
Reply_Network_conflicts_per_cycle =        2.4001
Reply_Network_conflicts_per_cycle_util =       2.4348
Reply_Bank_Level_Parallism =       4.6974
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2384
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1543
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 10 hrs, 34 min, 49 sec (124489 sec)
gpgpu_simulation_rate = 85925 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590013c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900130..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900128..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffef5900120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef5900138..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef590011c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffef59001d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x55e68d8fbb8f (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14dynproc_kerneliPiS_S_iiii 
GPGPU-Sim PTX: pushing kernel '_Z14dynproc_kerneliPiS_S_iiii' to stream 0, gridDim= (3206,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z14dynproc_kerneliPiS_S_iiii'
Simulation cycle for kernel 9 is = 10000
Simulation cycle for kernel 9 is = 15000
Simulation cycle for kernel 9 is = 20000
Simulation cycle for kernel 9 is = 25000
Simulation cycle for kernel 9 is = 30000
Simulation cycle for kernel 9 is = 35000
Simulation cycle for kernel 9 is = 40000
Simulation cycle for kernel 9 is = 45000
Simulation cycle for kernel 9 is = 50000
Simulation cycle for kernel 9 is = 55000
Simulation cycle for kernel 9 is = 60000
Simulation cycle for kernel 9 is = 65000
Simulation cycle for kernel 9 is = 70000
Simulation cycle for kernel 9 is = 75000
Simulation cycle for kernel 9 is = 80000
Simulation cycle for kernel 9 is = 85000
Simulation cycle for kernel 9 is = 90000
Simulation cycle for kernel 9 is = 95000
Simulation cycle for kernel 9 is = 100000
Simulation cycle for kernel 9 is = 105000
Simulation cycle for kernel 9 is = 110000
Simulation cycle for kernel 9 is = 115000
Simulation cycle for kernel 9 is = 120000
Simulation cycle for kernel 9 is = 125000
Simulation cycle for kernel 9 is = 130000
Simulation cycle for kernel 9 is = 135000
Simulation cycle for kernel 9 is = 140000
Simulation cycle for kernel 9 is = 145000
Simulation cycle for kernel 9 is = 150000
Simulation cycle for kernel 9 is = 155000
Simulation cycle for kernel 9 is = 160000
Simulation cycle for kernel 9 is = 165000
Simulation cycle for kernel 9 is = 170000
Simulation cycle for kernel 9 is = 175000
Simulation cycle for kernel 9 is = 180000
Simulation cycle for kernel 9 is = 185000
Simulation cycle for kernel 9 is = 190000
Simulation cycle for kernel 9 is = 195000
Simulation cycle for kernel 9 is = 200000
Simulation cycle for kernel 9 is = 205000
Simulation cycle for kernel 9 is = 210000
Simulation cycle for kernel 9 is = 215000
Simulation cycle for kernel 9 is = 220000
Simulation cycle for kernel 9 is = 225000
Simulation cycle for kernel 9 is = 230000
Simulation cycle for kernel 9 is = 235000
Simulation cycle for kernel 9 is = 240000
Simulation cycle for kernel 9 is = 245000
Simulation cycle for kernel 9 is = 250000
Simulation cycle for kernel 9 is = 255000
Simulation cycle for kernel 9 is = 260000
Simulation cycle for kernel 9 is = 265000
Simulation cycle for kernel 9 is = 270000
Simulation cycle for kernel 9 is = 275000
Simulation cycle for kernel 9 is = 280000
Simulation cycle for kernel 9 is = 285000
Simulation cycle for kernel 9 is = 290000
Simulation cycle for kernel 9 is = 295000
Simulation cycle for kernel 9 is = 300000
Simulation cycle for kernel 9 is = 305000
Simulation cycle for kernel 9 is = 310000
Simulation cycle for kernel 9 is = 315000
Simulation cycle for kernel 9 is = 320000
Simulation cycle for kernel 9 is = 325000
Simulation cycle for kernel 9 is = 330000
Simulation cycle for kernel 9 is = 335000
Simulation cycle for kernel 9 is = 340000
Simulation cycle for kernel 9 is = 345000
Simulation cycle for kernel 9 is = 350000
Simulation cycle for kernel 9 is = 355000
Simulation cycle for kernel 9 is = 360000
Simulation cycle for kernel 9 is = 365000
Simulation cycle for kernel 9 is = 370000
Simulation cycle for kernel 9 is = 375000
Simulation cycle for kernel 9 is = 380000
Simulation cycle for kernel 9 is = 385000
Simulation cycle for kernel 9 is = 390000
Simulation cycle for kernel 9 is = 395000
Simulation cycle for kernel 9 is = 400000
Simulation cycle for kernel 9 is = 405000
Simulation cycle for kernel 9 is = 410000
Simulation cycle for kernel 9 is = 415000
Simulation cycle for kernel 9 is = 420000
Simulation cycle for kernel 9 is = 425000
Simulation cycle for kernel 9 is = 430000
Simulation cycle for kernel 9 is = 435000
Simulation cycle for kernel 9 is = 440000
Simulation cycle for kernel 9 is = 445000
Simulation cycle for kernel 9 is = 450000
Simulation cycle for kernel 9 is = 455000
Simulation cycle for kernel 9 is = 460000
Simulation cycle for kernel 9 is = 465000
Simulation cycle for kernel 9 is = 470000
Simulation cycle for kernel 9 is = 475000
Simulation cycle for kernel 9 is = 480000
Simulation cycle for kernel 9 is = 485000
Simulation cycle for kernel 9 is = 490000
Simulation cycle for kernel 9 is = 495000
Simulation cycle for kernel 9 is = 500000
Simulation cycle for kernel 9 is = 505000
Simulation cycle for kernel 9 is = 510000
Simulation cycle for kernel 9 is = 515000
Simulation cycle for kernel 9 is = 520000
Simulation cycle for kernel 9 is = 525000
Simulation cycle for kernel 9 is = 530000
Simulation cycle for kernel 9 is = 535000
Simulation cycle for kernel 9 is = 540000
Simulation cycle for kernel 9 is = 545000
Simulation cycle for kernel 9 is = 550000
Simulation cycle for kernel 9 is = 555000
Simulation cycle for kernel 9 is = 560000
Simulation cycle for kernel 9 is = 565000
Simulation cycle for kernel 9 is = 570000
Simulation cycle for kernel 9 is = 575000
Simulation cycle for kernel 9 is = 580000
Simulation cycle for kernel 9 is = 585000
Simulation cycle for kernel 9 is = 590000
Simulation cycle for kernel 9 is = 595000
Simulation cycle for kernel 9 is = 600000
Simulation cycle for kernel 9 is = 605000
Simulation cycle for kernel 9 is = 610000
Simulation cycle for kernel 9 is = 615000
Simulation cycle for kernel 9 is = 620000
Simulation cycle for kernel 9 is = 625000
Simulation cycle for kernel 9 is = 630000
Simulation cycle for kernel 9 is = 635000
Simulation cycle for kernel 9 is = 640000
Simulation cycle for kernel 9 is = 645000
Simulation cycle for kernel 9 is = 650000
Simulation cycle for kernel 9 is = 655000
Simulation cycle for kernel 9 is = 660000
Simulation cycle for kernel 9 is = 665000
Simulation cycle for kernel 9 is = 670000
Simulation cycle for kernel 9 is = 675000
Simulation cycle for kernel 9 is = 680000
Simulation cycle for kernel 9 is = 685000
Simulation cycle for kernel 9 is = 690000
Simulation cycle for kernel 9 is = 695000
Simulation cycle for kernel 9 is = 700000
Simulation cycle for kernel 9 is = 705000
Simulation cycle for kernel 9 is = 710000
Simulation cycle for kernel 9 is = 715000
Simulation cycle for kernel 9 is = 720000
Simulation cycle for kernel 9 is = 725000
Simulation cycle for kernel 9 is = 730000
Simulation cycle for kernel 9 is = 735000
Simulation cycle for kernel 9 is = 740000
Simulation cycle for kernel 9 is = 745000
Simulation cycle for kernel 9 is = 750000
Simulation cycle for kernel 9 is = 755000
Simulation cycle for kernel 9 is = 760000
Simulation cycle for kernel 9 is = 765000
Simulation cycle for kernel 9 is = 770000
Simulation cycle for kernel 9 is = 775000
Simulation cycle for kernel 9 is = 780000
Simulation cycle for kernel 9 is = 785000
Simulation cycle for kernel 9 is = 790000
Simulation cycle for kernel 9 is = 795000
Simulation cycle for kernel 9 is = 800000
Simulation cycle for kernel 9 is = 805000
Simulation cycle for kernel 9 is = 810000
Simulation cycle for kernel 9 is = 815000
Simulation cycle for kernel 9 is = 820000
Simulation cycle for kernel 9 is = 825000
Simulation cycle for kernel 9 is = 830000
Simulation cycle for kernel 9 is = 835000
Simulation cycle for kernel 9 is = 840000
Simulation cycle for kernel 9 is = 845000
Simulation cycle for kernel 9 is = 850000
Simulation cycle for kernel 9 is = 855000
Simulation cycle for kernel 9 is = 860000
Simulation cycle for kernel 9 is = 865000
Simulation cycle for kernel 9 is = 870000
Simulation cycle for kernel 9 is = 875000
Simulation cycle for kernel 9 is = 880000
Simulation cycle for kernel 9 is = 885000
Simulation cycle for kernel 9 is = 890000
Simulation cycle for kernel 9 is = 895000
Simulation cycle for kernel 9 is = 900000
Simulation cycle for kernel 9 is = 905000
Simulation cycle for kernel 9 is = 910000
Simulation cycle for kernel 9 is = 915000
Simulation cycle for kernel 9 is = 920000
Destroy streams for kernel 10: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 923874
gpu_sim_insn = 1162882784
gpu_ipc =    1258.7029
gpu_tot_sim_cycle = 9411675
gpu_tot_sim_insn = 11859646637
gpu_tot_ipc =    1260.0995
gpu_tot_issued_cta = 32060
gpu_occupancy = 98.7097% 
gpu_tot_occupancy = 98.9585% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.5984
partiton_level_parallism_total  =       4.6273
partiton_level_parallism_util =       4.6939
partiton_level_parallism_util_total  =       4.7019
L2_BW  =     200.8576 GB/Sec
L2_BW_total  =     202.1224 GB/Sec
gpu_total_sim_rate=86071

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1806997, Miss = 1454694, Miss_rate = 0.805, Pending_hits = 346175, Reservation_fails = 98656
	L1D_cache_core[1]: Access = 1815890, Miss = 1458586, Miss_rate = 0.803, Pending_hits = 350816, Reservation_fails = 95624
	L1D_cache_core[2]: Access = 1805966, Miss = 1453677, Miss_rate = 0.805, Pending_hits = 346085, Reservation_fails = 98824
	L1D_cache_core[3]: Access = 1802106, Miss = 1442441, Miss_rate = 0.800, Pending_hits = 351289, Reservation_fails = 100155
	L1D_cache_core[4]: Access = 1802839, Miss = 1447635, Miss_rate = 0.803, Pending_hits = 345610, Reservation_fails = 97909
	L1D_cache_core[5]: Access = 1807020, Miss = 1457379, Miss_rate = 0.807, Pending_hits = 343161, Reservation_fails = 108593
	L1D_cache_core[6]: Access = 1806941, Miss = 1449577, Miss_rate = 0.802, Pending_hits = 349136, Reservation_fails = 101328
	L1D_cache_core[7]: Access = 1795195, Miss = 1442559, Miss_rate = 0.804, Pending_hits = 346197, Reservation_fails = 101141
	L1D_cache_core[8]: Access = 1809197, Miss = 1451870, Miss_rate = 0.802, Pending_hits = 350477, Reservation_fails = 102357
	L1D_cache_core[9]: Access = 1807704, Miss = 1433930, Miss_rate = 0.793, Pending_hits = 362526, Reservation_fails = 90627
	L1D_cache_core[10]: Access = 1802406, Miss = 1451570, Miss_rate = 0.805, Pending_hits = 344573, Reservation_fails = 100745
	L1D_cache_core[11]: Access = 1798649, Miss = 1446245, Miss_rate = 0.804, Pending_hits = 344817, Reservation_fails = 107874
	L1D_cache_core[12]: Access = 1805981, Miss = 1437262, Miss_rate = 0.796, Pending_hits = 360417, Reservation_fails = 102715
	L1D_cache_core[13]: Access = 1792804, Miss = 1443871, Miss_rate = 0.805, Pending_hits = 342012, Reservation_fails = 104084
	L1D_cache_core[14]: Access = 1807605, Miss = 1447058, Miss_rate = 0.801, Pending_hits = 353635, Reservation_fails = 99110
	L1D_cache_core[15]: Access = 1812279, Miss = 1451427, Miss_rate = 0.801, Pending_hits = 354178, Reservation_fails = 103112
	L1D_cache_core[16]: Access = 1811132, Miss = 1454782, Miss_rate = 0.803, Pending_hits = 348691, Reservation_fails = 106848
	L1D_cache_core[17]: Access = 1793950, Miss = 1438717, Miss_rate = 0.802, Pending_hits = 347653, Reservation_fails = 97138
	L1D_cache_core[18]: Access = 1791197, Miss = 1431946, Miss_rate = 0.799, Pending_hits = 348779, Reservation_fails = 98739
	L1D_cache_core[19]: Access = 1788002, Miss = 1431854, Miss_rate = 0.801, Pending_hits = 348218, Reservation_fails = 98941
	L1D_cache_core[20]: Access = 1808616, Miss = 1442819, Miss_rate = 0.798, Pending_hits = 358230, Reservation_fails = 106390
	L1D_cache_core[21]: Access = 1802863, Miss = 1453111, Miss_rate = 0.806, Pending_hits = 342473, Reservation_fails = 102271
	L1D_cache_core[22]: Access = 1802580, Miss = 1444377, Miss_rate = 0.801, Pending_hits = 351350, Reservation_fails = 101098
	L1D_cache_core[23]: Access = 1799236, Miss = 1443413, Miss_rate = 0.802, Pending_hits = 349074, Reservation_fails = 100003
	L1D_cache_core[24]: Access = 1797725, Miss = 1428872, Miss_rate = 0.795, Pending_hits = 357549, Reservation_fails = 97219
	L1D_cache_core[25]: Access = 1800054, Miss = 1442557, Miss_rate = 0.801, Pending_hits = 348501, Reservation_fails = 96784
	L1D_cache_core[26]: Access = 1806944, Miss = 1452352, Miss_rate = 0.804, Pending_hits = 347481, Reservation_fails = 97567
	L1D_cache_core[27]: Access = 1810249, Miss = 1435732, Miss_rate = 0.793, Pending_hits = 364156, Reservation_fails = 102555
	L1D_cache_core[28]: Access = 1808385, Miss = 1463164, Miss_rate = 0.809, Pending_hits = 338466, Reservation_fails = 104096
	L1D_cache_core[29]: Access = 1817322, Miss = 1460437, Miss_rate = 0.804, Pending_hits = 349050, Reservation_fails = 103149
	L1D_total_cache_accesses = 54117834
	L1D_total_cache_misses = 43393914
	L1D_total_cache_miss_rate = 0.8018
	L1D_total_cache_pending_hits = 10490775
	L1D_total_cache_reservation_fails = 3025652
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.153
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 75992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10490775
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11844981
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2977812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 30907393
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 10490775
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 157153
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 183062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 47840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 458478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 53319141
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 798693

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2977812
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 47840
ctas_completed 32060, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
391384, 458454, 458454, 458454, 458454, 458454, 458454, 391792, 388872, 455034, 455034, 455034, 455034, 455034, 455034, 388872, 392200, 459099, 459099, 459099, 459099, 459099, 459099, 392200, 386360, 452259, 452259, 452259, 452259, 452259, 452259, 386360, 
gpgpu_n_tot_thrd_icount = 13490000256
gpgpu_n_tot_w_icount = 421562508
gpgpu_n_stall_shd_mem = 8975249
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42752374
gpgpu_n_mem_write_global = 798693
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 335802365
gpgpu_n_store_insn = 5000000
gpgpu_n_shmem_insn = 1968842680
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 57451520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2778
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8972471
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:34826385	W0_Idle:443122	W0_Scoreboard:660567957	W1:832234	W2:835672	W3:832117	W4:832117	W5:832117	W6:838039	W7:832117	W8:832117	W9:832117	W10:832762	W11:832117	W12:832117	W13:832117	W14:1761724	W15:1683335	W16:1664351	W17:1664351	W18:1664351	W19:1664351	W20:1664351	W21:1664351	W22:1664351	W23:1664351	W24:1664351	W25:1664351	W26:1664351	W27:1664351	W28:1664351	W29:1664351	W30:1664351	W31:1664351	W32:380660073
single_issue_nums: WS0:101407107	WS1:109374147	WS2:109374147	WS3:101407107	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 342018992 {8:42752374,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 31947720 {40:798693,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1710094960 {40:42752374,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6389544 {8:798693,}
maxmflatency = 736 
max_icnt2mem_latency = 252 
maxmrqlatency = 332 
max_icnt2sh_latency = 91 
averagemflatency = 347 
avg_icnt2mem_latency = 42 
avg_mrq_latency = 15 
avg_icnt2sh_latency = 3 
mrq_lat_table:10827535 	1348963 	1651202 	3209466 	10003066 	4205954 	755297 	15405 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5864339 	37670464 	16264 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	43075932 	458179 	16956 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	33847383 	7103146 	2177409 	399242 	23725 	162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	9361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[6]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[7]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[8]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[9]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[10]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[11]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:     12212     12235      8623      8626      8780      8872      8878      8800      8814      8829      9549      9555     10279     10278     11075     11069 
dram[1]:     12230     12227      8896      8877      8910      8825      8781      8760      8831      8820      9553      9557     10274     10296     11090     11084 
dram[2]:     12242     12239      8720      8605      8840      8713      8774      8630      8732      8814      9563      9554     10292     10290     11078     11075 
dram[3]:     12243     12249      8671      8696      8721      8722      8679      8696      8800      8805      9552      9569     10285     10280     11105     11071 
dram[4]:     12258     12274      8732      8768      8726      8815      8771      8776      8874      8782      9565      9559     10276     10296     11049     11045 
dram[5]:     12270     12266      8738      8818      8759      8739      8731      8793      8645      8623      9558      9558     10292     10288     11067     11060 
dram[6]:     12201     12198      8777      8778      8753      8728      8790      8784      8512      8510      9549      9546     10285     10303     10982     10978 
dram[7]:     12204     12202      8787      8730      8723      8737      8885      8899      8532      8605      9560      9553     10301     10298     10963     10959 
dram[8]:     12187     12185      8977      8971      8654      8675      8779      8529      8796      8821      9536      9531     10300     10290     10956     10970 
dram[9]:     12194     12191      8820      8799      8696      8667      8737      8847      8793      8797      9551      9547     10285     10294     10982     10968 
dram[10]:     12190     12219      8810      8935      8666      8676      8854      8841      8789      8866      9559      9573     10308     10306     10965     11519 
dram[11]:     12217     12226      8726      8724      8674      8870      8776      8765      8872      8815      9558      9550     10303     10312     11515     11524 
average row accesses per activate:
dram[0]:  5.852446  5.863352  5.904912  5.897402  5.857158  5.871742  5.884366  5.903557  5.861437  5.859855  5.854047  5.851680  5.870214  5.875850  5.890173  5.889655 
dram[1]:  5.859717  5.893575  5.901057  5.906941  5.842592  5.859081  5.870345  5.902756  5.853095  5.876234  5.859896  5.881902  5.850130  5.873155  5.860212  5.856174 
dram[2]:  5.866210  5.899012  5.884081  5.883475  5.863070  5.900046  5.864468  5.890338  5.848658  5.868157  5.872524  5.881089  5.839931  5.844560  5.835668  5.859172 
dram[3]:  5.884175  5.913759  5.869575  5.917231  5.868561  5.874771  5.844296  5.884808  5.866821  5.900804  5.866181  5.885702  5.825680  5.824029  5.861826  5.870966 
dram[4]:  5.899728  5.910377  5.884184  5.933864  5.888135  5.899986  5.882191  5.865972  5.893272  5.914712  5.887338  5.902362  5.811356  5.870207  5.850293  5.877411 
dram[5]:  5.885231  5.884155  5.919600  5.937184  5.878980  5.931692  5.862912  5.873661  5.858860  5.876014  5.881595  5.903738  5.882342  5.912698  5.876340  5.904010 
dram[6]:  5.877805  5.895879  5.930496  5.919452  5.919057  5.957730  5.879921  5.891721  5.857605  5.864234  5.860238  5.899611  5.878274  5.860458  5.881572  5.898984 
dram[7]:  5.881088  5.883506  5.911865  5.907588  5.912650  5.918098  5.875009  5.895580  5.882399  5.895692  5.838418  5.873502  5.859518  5.852919  5.897176  5.907251 
dram[8]:  5.891243  5.890698  5.901263  5.921302  5.882482  5.929509  5.855075  5.886766  5.875013  5.882314  5.880958  5.874062  5.841794  5.861132  5.876208  5.893038 
dram[9]:  5.866646  5.874170  5.915582  5.911407  5.876498  5.922446  5.886793  5.902160  5.879417  5.886543  5.867390  5.871604  5.820378  5.878139  5.882295  5.901734 
dram[10]:  5.868587  5.884573  5.930575  5.962837  5.882384  5.883399  5.909958  5.929847  5.888834  5.896243  5.880112  5.925544  5.861132  5.878915  5.885115  5.915330 
dram[11]:  5.858756  5.886741  5.930623  5.905680  5.875634  5.890946  5.887578  5.920699  5.874326  5.880014  5.870473  5.917797  5.856847  5.891649  5.884945  5.917371 
average row locality = 32016951/5441975 = 5.883333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:    166272    166265    166026    166032    165924    165887    165857    165822    165911    165906    165859    165854    165879    165898    165849    165852 
dram[1]:    166297    166261    166040    166047    165895    165926    165818    165823    165902    165897    165837    165804    165923    165892    165857    165871 
dram[2]:    166230    166250    166019    166043    165934    165893    165833    165873    165916    165885    165831    165828    165901    165888    165871    165886 
dram[3]:    166271    166242    166042    166101    165873    165879    165891    165846    165894    165880    165828    165840    165903    165914    165856    165880 
dram[4]:    166229    166241    166069    166054    165899    165910    165864    165864    165903    165918    165851    165869    165929    165915    165885    165870 
dram[5]:    166247    166241    166008    165993    165922    165928    165865    165871    165908    165878    165859    165836    165942    165951    165868    165898 
dram[6]:    166237    166231    165983    165992    165928    165939    165884    165865    165884    165885    165834    165866    165956    165896    165888    165880 
dram[7]:    166248    166252    165991    166018    165919    165901    165827    165815    165866    165883    165882    165894    165922    165863    165882    165895 
dram[8]:    166242    166256    165980    165979    165886    165920    165853    165872    165880    165893    165888    165857    165850    165878    165877    165877 
dram[9]:    166260    166257    165948    165984    165928    165904    165861    165876    165905    165901    165832    165846    165891    165864    165932    165940 
dram[10]:    166239    166247    166003    166040    165895    165912    165914    165888    165907    165875    165864    165855    165880    165886    165905    165910 
dram[11]:    166252    166284    166034    166035    165927    165902    165842    165844    165884    165869    165857    165863    165928    165923    165860    165861 
total dram reads = 31861597
bank skew: 166297/165804 = 1.00
chip skew: 2655270/2654988 = 1.00
number of total write accesses:
dram[0]:      3472      3456      3340      3340      3200      3200      3200      3200      3200      3201      3176      3181      3176      3176      3136      3136 
dram[1]:      3476      3476      3341      3320      3200      3200      3200      3200      3200      3200      3180      3180      3176      3176      3136      3136 
dram[2]:      3476      3476      3320      3320      3200      3201      3200      3200      3200      3200      3181      3180      3174      3172      3136      3136 
dram[3]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3180      3184      3172      3172      3136      3137 
dram[4]:      3476      3476      3320      3320      3200      3200      3202      3200      3200      3200      3184      3184      3172      3172      3136      3136 
dram[5]:      3477      3476      3320      3320      3200      3200      3200      3200      3200      3201      3184      3185      3172      3172      3137      3136 
dram[6]:      3476      3477      3320      3320      3200      3200      3200      3200      3200      3200      3184      3192      3172      3172      3136      3136 
dram[7]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3193      3184      3172      3172      3136      3136 
dram[8]:      3476      3476      3321      3320      3200      3200      3200      3200      3200      3200      3184      3184      3172      3174      3136      3136 
dram[9]:      3476      3476      3320      3320      3200      3201      3200      3201      3200      3200      3184      3184      3172      3172      3136      3136 
dram[10]:      3476      3476      3320      3320      3200      3200      3200      3200      3200      3200      3184      3180      3172      3172      3137      3136 
dram[11]:      3476      3477      3320      3320      3200      3200      3200      3200      3200      3200      3176      3176      3172      3172      3136      3136 
total dram writes = 621351
bank skew: 3477/3136 = 1.11
chip skew: 51797/51761 = 1.00
average mf latency per bank:
dram[0]:        466       466       466       467       465       466       465       465       465       465       465       465       465       465       466       466
dram[1]:        465       466       466       466       466       466       465       466       465       465       465       465       465       465       465       465
dram[2]:        465       465       465       466       465       465       466       466       465       466       465       465       465       465       465       465
dram[3]:        465       465       466       466       465       465       465       465       466       466       465       466       465       466       465       465
dram[4]:        465       466       465       466       465       465       464       465       465       465       465       465       465       466       465       466
dram[5]:        465       466       466       466       465       465       465       465       465       465       464       465       465       465       465       466
dram[6]:        466       466       466       466       465       465       465       466       465       465       465       465       464       465       465       465
dram[7]:        465       466       466       467       465       466       465       466       465       466       465       465       464       465       465       465
dram[8]:        465       465       466       466       466       465       465       466       465       466       465       466       464       465       465       465
dram[9]:        465       465       465       466       465       465       465       466       465       466       465       466       465       466       465       466
dram[10]:        465       465       465       466       464       465       465       465       465       465       465       466       466       466       465       465
dram[11]:        465       466       465       466       464       464       465       465       464       465       465       465       465       465       465       466
maximum mf latency per bank:
dram[0]:        701       704       624       632       636       644       528       534       522       597       549       562       607       611       567       524
dram[1]:        690       694       637       647       633       634       565       539       542       552       541       557       575       604       583       569
dram[2]:        664       546       632       634       635       647       596       539       521       580       541       552       588       594       522       529
dram[3]:        692       717       626       648       634       650       506       535       534       619       544       533       651       591       564       567
dram[4]:        591       697       632       639       630       643       587       556       505       541       586       572       598       586       525       526
dram[5]:        736       655       630       638       652       643       608       533       574       584       525       560       540       597       534       545
dram[6]:        548       555       636       628       625       627       526       524       520       539       546       559       542       555       537       550
dram[7]:        611       721       620       634       630       629       535       543       514       564       640       560       543       580       535       565
dram[8]:        711       699       629       628       628       638       565       548       556       587       538       565       516       608       554       528
dram[9]:        554       549       622       632       625       634       561       548       571       578       545       544       560       530       514       524
dram[10]:        547       585       617       630       639       617       568       542       551       569       562       539       539       566       526       589
dram[11]:        557       575       618       633       623       641       528       542       558       566       543       541       533       562       523       549

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20538346 n_act=454202 n_pre=454186 n_ref_event=4572360550251980812 n_req=2668042 n_rd=2655093 n_rd_L2_A=0 n_write=0 n_wr_bk=51790 bw_util=0.4486
n_activity=21449489 dram_eff=0.5048
bk0: 166272a 21545210i bk1: 166265a 21561672i bk2: 166026a 21559278i bk3: 166032a 21570108i bk4: 165924a 21559579i bk5: 165887a 21566801i bk6: 165857a 21567958i bk7: 165822a 21582868i bk8: 165911a 21557968i bk9: 165906a 21569079i bk10: 165859a 21552719i bk11: 165854a 21560654i bk12: 165879a 21558041i bk13: 165898a 21576825i bk14: 165849a 21568914i bk15: 165852a 21585056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829764
Row_Buffer_Locality_read = 0.831844
Row_Buffer_Locality_write = 0.403197
Bank_Level_Parallism = 2.285425
Bank_Level_Parallism_Col = 1.850390
Bank_Level_Parallism_Ready = 1.246708
write_to_read_ratio_blp_rw_average = 0.030696
GrpLevelPara = 1.714890 

BW Util details:
bwutil = 0.448606 
total_CMD = 24135928 
util_bw = 10827532 
Wasted_Col = 6132546 
Wasted_Row = 2482002 
Idle = 4693848 

BW Util Bottlenecks: 
RCDc_limit = 6084435 
RCDWRc_limit = 48781 
WTRc_limit = 275606 
RTWc_limit = 329455 
CCDLc_limit = 2055941 
rwq = 0 
CCDLc_limit_alone = 2019395 
WTRc_limit_alone = 263731 
RTWc_limit_alone = 304784 

Commands details: 
total_CMD = 24135928 
n_nop = 20538346 
Read = 2655093 
Write = 0 
L2_Alloc = 0 
L2_WB = 51790 
n_act = 454202 
n_pre = 454186 
n_ref = 4572360550251980812 
n_req = 2668042 
total_req = 2706883 

Dual Bus Interface Util: 
issued_total_row = 908388 
issued_total_col = 2706883 
Row_Bus_Util =  0.037636 
CoL_Bus_Util = 0.112152 
Either_Row_CoL_Bus_Util = 0.149055 
Issued_on_Two_Bus_Simul_Util = 0.000733 
issued_two_Eff = 0.004917 
queue_avg = 4.504722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=4.50472
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20537869 n_act=454400 n_pre=454384 n_ref_event=7737782745945290801 n_req=2668040 n_rd=2655090 n_rd_L2_A=0 n_write=0 n_wr_bk=51797 bw_util=0.4486
n_activity=21443585 dram_eff=0.5049
bk0: 166297a 21545095i bk1: 166261a 21565385i bk2: 166040a 21564258i bk3: 166047a 21576620i bk4: 165895a 21554053i bk5: 165926a 21572207i bk6: 165818a 21558693i bk7: 165823a 21584587i bk8: 165902a 21556072i bk9: 165897a 21574144i bk10: 165837a 21549763i bk11: 165804a 21577571i bk12: 165923a 21552073i bk13: 165892a 21566456i bk14: 165857a 21552580i bk15: 165871a 21563784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829689
Row_Buffer_Locality_read = 0.831774
Row_Buffer_Locality_write = 0.402317
Bank_Level_Parallism = 2.287425
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.248791
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448607 
total_CMD = 24135928 
util_bw = 10827548 
Wasted_Col = 6126199 
Wasted_Row = 2486106 
Idle = 4696075 

BW Util Bottlenecks: 
RCDc_limit = 6082109 
RCDWRc_limit = 48218 
WTRc_limit = 277721 
RTWc_limit = 325880 
CCDLc_limit = 2054902 
rwq = 0 
CCDLc_limit_alone = 2018366 
WTRc_limit_alone = 265662 
RTWc_limit_alone = 301403 

Commands details: 
total_CMD = 24135928 
n_nop = 20537869 
Read = 2655090 
Write = 0 
L2_Alloc = 0 
L2_WB = 51797 
n_act = 454400 
n_pre = 454384 
n_ref = 7737782745945290801 
n_req = 2668040 
total_req = 2706887 

Dual Bus Interface Util: 
issued_total_row = 908784 
issued_total_col = 2706887 
Row_Bus_Util =  0.037653 
CoL_Bus_Util = 0.112152 
Either_Row_CoL_Bus_Util = 0.149075 
Issued_on_Two_Bus_Simul_Util = 0.000730 
issued_two_Eff = 0.004895 
queue_avg = 4.506881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50688
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20537570 n_act=454622 n_pre=454606 n_ref_event=7737782745945290801 n_req=2668026 n_rd=2655081 n_rd_L2_A=0 n_write=0 n_wr_bk=51772 bw_util=0.4486
n_activity=21443142 dram_eff=0.5049
bk0: 166230a 21544503i bk1: 166250a 21565612i bk2: 166019a 21560050i bk3: 166043a 21568585i bk4: 165934a 21554534i bk5: 165893a 21571881i bk6: 165833a 21560855i bk7: 165873a 21579739i bk8: 165916a 21554507i bk9: 165885a 21567183i bk10: 165831a 21557739i bk11: 165828a 21573096i bk12: 165901a 21558501i bk13: 165888a 21567030i bk14: 165871a 21550117i bk15: 165886a 21561781i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829605
Row_Buffer_Locality_read = 0.831676
Row_Buffer_Locality_write = 0.404790
Bank_Level_Parallism = 2.288075
Bank_Level_Parallism_Col = 1.251323
Bank_Level_Parallism_Ready = 1.247429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448601 
total_CMD = 24135928 
util_bw = 10827412 
Wasted_Col = 6126192 
Wasted_Row = 2488488 
Idle = 4693836 

BW Util Bottlenecks: 
RCDc_limit = 6083566 
RCDWRc_limit = 47856 
WTRc_limit = 279743 
RTWc_limit = 331484 
CCDLc_limit = 2054652 
rwq = 0 
CCDLc_limit_alone = 2016542 
WTRc_limit_alone = 267454 
RTWc_limit_alone = 305663 

Commands details: 
total_CMD = 24135928 
n_nop = 20537570 
Read = 2655081 
Write = 0 
L2_Alloc = 0 
L2_WB = 51772 
n_act = 454622 
n_pre = 454606 
n_ref = 7737782745945290801 
n_req = 2668026 
total_req = 2706853 

Dual Bus Interface Util: 
issued_total_row = 909228 
issued_total_col = 2706853 
Row_Bus_Util =  0.037671 
CoL_Bus_Util = 0.112150 
Either_Row_CoL_Bus_Util = 0.149087 
Issued_on_Two_Bus_Simul_Util = 0.000734 
issued_two_Eff = 0.004925 
queue_avg = 4.509718 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50972
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20537806 n_act=454351 n_pre=454335 n_ref_event=3255307777713450285 n_req=2668084 n_rd=2655140 n_rd_L2_A=0 n_write=0 n_wr_bk=51773 bw_util=0.4486
n_activity=21457981 dram_eff=0.5046
bk0: 166271a 21547096i bk1: 166242a 21571096i bk2: 166042a 21553800i bk3: 166101a 21580717i bk4: 165873a 21558098i bk5: 165879a 21572638i bk6: 165891a 21553583i bk7: 165846a 21579711i bk8: 165894a 21553069i bk9: 165880a 21577525i bk10: 165828a 21562181i bk11: 165840a 21578280i bk12: 165903a 21549640i bk13: 165914a 21556480i bk14: 165856a 21551316i bk15: 165880a 21564141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.829710
Row_Buffer_Locality_read = 0.831805
Row_Buffer_Locality_write = 0.400108
Bank_Level_Parallism = 2.287512
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248190
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448611 
total_CMD = 24135928 
util_bw = 10827652 
Wasted_Col = 6129261 
Wasted_Row = 2486170 
Idle = 4692845 

BW Util Bottlenecks: 
RCDc_limit = 6085505 
RCDWRc_limit = 47777 
WTRc_limit = 278694 
RTWc_limit = 327379 
CCDLc_limit = 2051458 
rwq = 0 
CCDLc_limit_alone = 2014529 
WTRc_limit_alone = 266451 
RTWc_limit_alone = 302693 

Commands details: 
total_CMD = 24135928 
n_nop = 20537806 
Read = 2655140 
Write = 0 
L2_Alloc = 0 
L2_WB = 51773 
n_act = 454351 
n_pre = 454335 
n_ref = 3255307777713450285 
n_req = 2668084 
total_req = 2706913 

Dual Bus Interface Util: 
issued_total_row = 908686 
issued_total_col = 2706913 
Row_Bus_Util =  0.037649 
CoL_Bus_Util = 0.112153 
Either_Row_CoL_Bus_Util = 0.149077 
Issued_on_Two_Bus_Simul_Util = 0.000724 
issued_two_Eff = 0.004857 
queue_avg = 4.504367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50437
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20539603 n_act=453351 n_pre=453335 n_ref_event=3255307777713450285 n_req=2668216 n_rd=2655270 n_rd_L2_A=0 n_write=0 n_wr_bk=51778 bw_util=0.4486
n_activity=21448359 dram_eff=0.5048
bk0: 166229a 21557248i bk1: 166241a 21565749i bk2: 166069a 21558079i bk3: 166054a 21585539i bk4: 165899a 21567790i bk5: 165910a 21587141i bk6: 165864a 21564202i bk7: 165864a 21572951i bk8: 165903a 21564604i bk9: 165918a 21577656i bk10: 165851a 21567947i bk11: 165869a 21580131i bk12: 165929a 21543535i bk13: 165915a 21566621i bk14: 165885a 21553877i bk15: 165870a 21572989i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830094
Row_Buffer_Locality_read = 0.832179
Row_Buffer_Locality_write = 0.402286
Bank_Level_Parallism = 2.284656
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.247097
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448634 
total_CMD = 24135928 
util_bw = 10828192 
Wasted_Col = 6121420 
Wasted_Row = 2484660 
Idle = 4701656 

BW Util Bottlenecks: 
RCDc_limit = 6073037 
RCDWRc_limit = 48020 
WTRc_limit = 278727 
RTWc_limit = 327380 
CCDLc_limit = 2053592 
rwq = 0 
CCDLc_limit_alone = 2016066 
WTRc_limit_alone = 265781 
RTWc_limit_alone = 302800 

Commands details: 
total_CMD = 24135928 
n_nop = 20539603 
Read = 2655270 
Write = 0 
L2_Alloc = 0 
L2_WB = 51778 
n_act = 453351 
n_pre = 453335 
n_ref = 3255307777713450285 
n_req = 2668216 
total_req = 2707048 

Dual Bus Interface Util: 
issued_total_row = 906686 
issued_total_col = 2707048 
Row_Bus_Util =  0.037566 
CoL_Bus_Util = 0.112158 
Either_Row_CoL_Bus_Util = 0.149003 
Issued_on_Two_Bus_Simul_Util = 0.000721 
issued_two_Eff = 0.004841 
queue_avg = 4.500153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50015
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20540455 n_act=452870 n_pre=452854 n_ref_event=3255307777713450285 n_req=2668163 n_rd=2655215 n_rd_L2_A=0 n_write=0 n_wr_bk=51780 bw_util=0.4486
n_activity=21430797 dram_eff=0.5053
bk0: 166247a 21553292i bk1: 166241a 21564549i bk2: 166008a 21560761i bk3: 165993a 21581658i bk4: 165922a 21561476i bk5: 165928a 21587702i bk6: 165865a 21559063i bk7: 165871a 21576563i bk8: 165908a 21553449i bk9: 165878a 21569015i bk10: 165859a 21563376i bk11: 165836a 21579630i bk12: 165942a 21558244i bk13: 165951a 21580361i bk14: 165868a 21561917i bk15: 165898a 21584135i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830270
Row_Buffer_Locality_read = 0.832337
Row_Buffer_Locality_write = 0.406472
Bank_Level_Parallism = 2.286120
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.247086
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448625 
total_CMD = 24135928 
util_bw = 10827980 
Wasted_Col = 6112714 
Wasted_Row = 2475595 
Idle = 4719639 

BW Util Bottlenecks: 
RCDc_limit = 6066841 
RCDWRc_limit = 47355 
WTRc_limit = 280570 
RTWc_limit = 328557 
CCDLc_limit = 2050212 
rwq = 0 
CCDLc_limit_alone = 2012865 
WTRc_limit_alone = 268017 
RTWc_limit_alone = 303763 

Commands details: 
total_CMD = 24135928 
n_nop = 20540455 
Read = 2655215 
Write = 0 
L2_Alloc = 0 
L2_WB = 51780 
n_act = 452870 
n_pre = 452854 
n_ref = 3255307777713450285 
n_req = 2668163 
total_req = 2706995 

Dual Bus Interface Util: 
issued_total_row = 905724 
issued_total_col = 2706995 
Row_Bus_Util =  0.037526 
CoL_Bus_Util = 0.112156 
Either_Row_CoL_Bus_Util = 0.148968 
Issued_on_Two_Bus_Simul_Util = 0.000715 
issued_two_Eff = 0.004797 
queue_avg = 4.505382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50538
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20540693 n_act=452842 n_pre=452826 n_ref_event=3255307777713450285 n_req=2668095 n_rd=2655148 n_rd_L2_A=0 n_write=0 n_wr_bk=51785 bw_util=0.4486
n_activity=21426109 dram_eff=0.5054
bk0: 166237a 21546200i bk1: 166231a 21565454i bk2: 165983a 21568566i bk3: 165992a 21577383i bk4: 165928a 21578279i bk5: 165939a 21596503i bk6: 165884a 21568812i bk7: 165865a 21573441i bk8: 165884a 21553553i bk9: 165885a 21566434i bk10: 165834a 21552195i bk11: 165866a 21573333i bk12: 165956a 21564590i bk13: 165896a 21572904i bk14: 165888a 21561533i bk15: 165880a 21575704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830277
Row_Buffer_Locality_read = 0.832337
Row_Buffer_Locality_write = 0.407816
Bank_Level_Parallism = 2.286572
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248796
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448615 
total_CMD = 24135928 
util_bw = 10827732 
Wasted_Col = 6109380 
Wasted_Row = 2477254 
Idle = 4721562 

BW Util Bottlenecks: 
RCDc_limit = 6067377 
RCDWRc_limit = 47362 
WTRc_limit = 276429 
RTWc_limit = 326861 
CCDLc_limit = 2049330 
rwq = 0 
CCDLc_limit_alone = 2011618 
WTRc_limit_alone = 264273 
RTWc_limit_alone = 301305 

Commands details: 
total_CMD = 24135928 
n_nop = 20540693 
Read = 2655148 
Write = 0 
L2_Alloc = 0 
L2_WB = 51785 
n_act = 452842 
n_pre = 452826 
n_ref = 3255307777713450285 
n_req = 2668095 
total_req = 2706933 

Dual Bus Interface Util: 
issued_total_row = 905668 
issued_total_col = 2706933 
Row_Bus_Util =  0.037524 
CoL_Bus_Util = 0.112154 
Either_Row_CoL_Bus_Util = 0.148958 
Issued_on_Two_Bus_Simul_Util = 0.000720 
issued_two_Eff = 0.004830 
queue_avg = 4.509768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50977
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20540346 n_act=453212 n_pre=453196 n_ref_event=3255307777713450285 n_req=2668005 n_rd=2655058 n_rd_L2_A=0 n_write=0 n_wr_bk=51785 bw_util=0.4486
n_activity=21419555 dram_eff=0.5055
bk0: 166248a 21551961i bk1: 166252a 21565878i bk2: 165991a 21568224i bk3: 166018a 21580330i bk4: 165919a 21571356i bk5: 165901a 21587646i bk6: 165827a 21558081i bk7: 165815a 21581581i bk8: 165866a 21558402i bk9: 165883a 21570765i bk10: 165882a 21546081i bk11: 165894a 21561299i bk12: 165922a 21553476i bk13: 165863a 21567038i bk14: 165882a 21566279i bk15: 165895a 21583944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830132
Row_Buffer_Locality_read = 0.832204
Row_Buffer_Locality_write = 0.405345
Bank_Level_Parallism = 2.288550
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.246501
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448600 
total_CMD = 24135928 
util_bw = 10827372 
Wasted_Col = 6105102 
Wasted_Row = 2474482 
Idle = 4728972 

BW Util Bottlenecks: 
RCDc_limit = 6059293 
RCDWRc_limit = 47512 
WTRc_limit = 275011 
RTWc_limit = 333130 
CCDLc_limit = 2050274 
rwq = 0 
CCDLc_limit_alone = 2012606 
WTRc_limit_alone = 262793 
RTWc_limit_alone = 307680 

Commands details: 
total_CMD = 24135928 
n_nop = 20540346 
Read = 2655058 
Write = 0 
L2_Alloc = 0 
L2_WB = 51785 
n_act = 453212 
n_pre = 453196 
n_ref = 3255307777713450285 
n_req = 2668005 
total_req = 2706843 

Dual Bus Interface Util: 
issued_total_row = 906408 
issued_total_col = 2706843 
Row_Bus_Util =  0.037554 
CoL_Bus_Util = 0.112150 
Either_Row_CoL_Bus_Util = 0.148972 
Issued_on_Two_Bus_Simul_Util = 0.000732 
issued_two_Eff = 0.004914 
queue_avg = 4.520572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.52057
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20540204 n_act=453437 n_pre=453421 n_ref_event=3255307777713450285 n_req=2667935 n_rd=2654988 n_rd_L2_A=0 n_write=0 n_wr_bk=51779 bw_util=0.4486
n_activity=21424675 dram_eff=0.5054
bk0: 166242a 21549010i bk1: 166256a 21563925i bk2: 165980a 21565132i bk3: 165979a 21581777i bk4: 165886a 21562851i bk5: 165920a 21593464i bk6: 165853a 21559686i bk7: 165872a 21575928i bk8: 165880a 21561255i bk9: 165893a 21577419i bk10: 165888a 21558661i bk11: 165857a 21574685i bk12: 165850a 21550601i bk13: 165878a 21570934i bk14: 165877a 21559940i bk15: 165877a 21572231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830043
Row_Buffer_Locality_read = 0.832117
Row_Buffer_Locality_write = 0.404804
Bank_Level_Parallism = 2.287509
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.246998
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448587 
total_CMD = 24135928 
util_bw = 10827068 
Wasted_Col = 6109805 
Wasted_Row = 2477185 
Idle = 4721870 

BW Util Bottlenecks: 
RCDc_limit = 6069810 
RCDWRc_limit = 47828 
WTRc_limit = 273583 
RTWc_limit = 329546 
CCDLc_limit = 2054289 
rwq = 0 
CCDLc_limit_alone = 2016704 
WTRc_limit_alone = 261341 
RTWc_limit_alone = 304203 

Commands details: 
total_CMD = 24135928 
n_nop = 20540204 
Read = 2654988 
Write = 0 
L2_Alloc = 0 
L2_WB = 51779 
n_act = 453437 
n_pre = 453421 
n_ref = 3255307777713450285 
n_req = 2667935 
total_req = 2706767 

Dual Bus Interface Util: 
issued_total_row = 906858 
issued_total_col = 2706767 
Row_Bus_Util =  0.037573 
CoL_Bus_Util = 0.112147 
Either_Row_CoL_Bus_Util = 0.148978 
Issued_on_Two_Bus_Simul_Util = 0.000742 
issued_two_Eff = 0.004978 
queue_avg = 4.514473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.51447
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20539684 n_act=453461 n_pre=453445 n_ref_event=3255307777713450285 n_req=2668075 n_rd=2655129 n_rd_L2_A=0 n_write=0 n_wr_bk=51778 bw_util=0.4486
n_activity=21425548 dram_eff=0.5054
bk0: 166260a 21544920i bk1: 166257a 21554975i bk2: 165948a 21561277i bk3: 165984a 21571404i bk4: 165928a 21565013i bk5: 165904a 21585825i bk6: 165861a 21565242i bk7: 165876a 21578144i bk8: 165905a 21562800i bk9: 165901a 21575691i bk10: 165832a 21565637i bk11: 165846a 21577297i bk12: 165891a 21551712i bk13: 165864a 21577469i bk14: 165932a 21561991i bk15: 165940a 21577325i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830043
Row_Buffer_Locality_read = 0.832111
Row_Buffer_Locality_write = 0.405917
Bank_Level_Parallism = 2.287405
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.247654
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448610 
total_CMD = 24135928 
util_bw = 10827628 
Wasted_Col = 6111134 
Wasted_Row = 2474644 
Idle = 4722522 

BW Util Bottlenecks: 
RCDc_limit = 6067740 
RCDWRc_limit = 47330 
WTRc_limit = 279736 
RTWc_limit = 327896 
CCDLc_limit = 2053609 
rwq = 0 
CCDLc_limit_alone = 2016529 
WTRc_limit_alone = 267174 
RTWc_limit_alone = 303378 

Commands details: 
total_CMD = 24135928 
n_nop = 20539684 
Read = 2655129 
Write = 0 
L2_Alloc = 0 
L2_WB = 51778 
n_act = 453461 
n_pre = 453445 
n_ref = 3255307777713450285 
n_req = 2668075 
total_req = 2706907 

Dual Bus Interface Util: 
issued_total_row = 906906 
issued_total_col = 2706907 
Row_Bus_Util =  0.037575 
CoL_Bus_Util = 0.112153 
Either_Row_CoL_Bus_Util = 0.149000 
Issued_on_Two_Bus_Simul_Util = 0.000728 
issued_two_Eff = 0.004885 
queue_avg = 4.505910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50591
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20541719 n_act=452324 n_pre=452308 n_ref_event=3255307777713450285 n_req=2668164 n_rd=2655220 n_rd_L2_A=0 n_write=0 n_wr_bk=51773 bw_util=0.4486
n_activity=21408950 dram_eff=0.5058
bk0: 166239a 21543548i bk1: 166247a 21564827i bk2: 166003a 21573364i bk3: 166040a 21586555i bk4: 165895a 21561932i bk5: 165912a 21570157i bk6: 165914a 21576762i bk7: 165888a 21593818i bk8: 165907a 21565550i bk9: 165875a 21581096i bk10: 165864a 21558163i bk11: 165855a 21584956i bk12: 165880a 21563478i bk13: 165886a 21572067i bk14: 165905a 21560967i bk15: 165910a 21587735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830475
Row_Buffer_Locality_read = 0.832542
Row_Buffer_Locality_write = 0.406520
Bank_Level_Parallism = 2.286314
Bank_Level_Parallism_Col = 2.198666
Bank_Level_Parallism_Ready = 1.248015
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448625 
total_CMD = 24135928 
util_bw = 10827972 
Wasted_Col = 6097706 
Wasted_Row = 2470435 
Idle = 4739815 

BW Util Bottlenecks: 
RCDc_limit = 6041997 
RCDWRc_limit = 47473 
WTRc_limit = 277135 
RTWc_limit = 324566 
CCDLc_limit = 2054349 
rwq = 0 
CCDLc_limit_alone = 2018084 
WTRc_limit_alone = 265009 
RTWc_limit_alone = 300427 

Commands details: 
total_CMD = 24135928 
n_nop = 20541719 
Read = 2655220 
Write = 0 
L2_Alloc = 0 
L2_WB = 51773 
n_act = 452324 
n_pre = 452308 
n_ref = 3255307777713450285 
n_req = 2668164 
total_req = 2706993 

Dual Bus Interface Util: 
issued_total_row = 904632 
issued_total_col = 2706993 
Row_Bus_Util =  0.037481 
CoL_Bus_Util = 0.112156 
Either_Row_CoL_Bus_Util = 0.148915 
Issued_on_Two_Bus_Simul_Util = 0.000722 
issued_two_Eff = 0.004846 
queue_avg = 4.509300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.5093
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=24135928 n_nop=20540766 n_act=452951 n_pre=452935 n_ref_event=7310313499448795487 n_req=2668106 n_rd=2655165 n_rd_L2_A=0 n_write=0 n_wr_bk=51761 bw_util=0.4486
n_activity=21422366 dram_eff=0.5054
bk0: 166252a 21547483i bk1: 166284a 21564834i bk2: 166034a 21571677i bk3: 166035a 21576172i bk4: 165927a 21550092i bk5: 165902a 21568949i bk6: 165842a 21567406i bk7: 165844a 21587005i bk8: 165884a 21563947i bk9: 165869a 21574708i bk10: 165857a 21559349i bk11: 165863a 21584379i bk12: 165928a 21561874i bk13: 165923a 21582984i bk14: 165860a 21569888i bk15: 165861a 21589012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.830236
Row_Buffer_Locality_read = 0.832279
Row_Buffer_Locality_write = 0.411251
Bank_Level_Parallism = 2.285348
Bank_Level_Parallism_Col = 0.817483
Bank_Level_Parallism_Ready = 1.247652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.448614 
total_CMD = 24135928 
util_bw = 10827704 
Wasted_Col = 6107137 
Wasted_Row = 2477351 
Idle = 4723736 

BW Util Bottlenecks: 
RCDc_limit = 6061864 
RCDWRc_limit = 47338 
WTRc_limit = 277119 
RTWc_limit = 324740 
CCDLc_limit = 2052350 
rwq = 0 
CCDLc_limit_alone = 2015666 
WTRc_limit_alone = 264749 
RTWc_limit_alone = 300426 

Commands details: 
total_CMD = 24135928 
n_nop = 20540766 
Read = 2655165 
Write = 0 
L2_Alloc = 0 
L2_WB = 51761 
n_act = 452951 
n_pre = 452935 
n_ref = 7310313499448795487 
n_req = 2668106 
total_req = 2706926 

Dual Bus Interface Util: 
issued_total_row = 905886 
issued_total_col = 2706926 
Row_Bus_Util =  0.037533 
CoL_Bus_Util = 0.112153 
Either_Row_CoL_Bus_Util = 0.148955 
Issued_on_Two_Bus_Simul_Util = 0.000731 
issued_two_Eff = 0.004909 
queue_avg = 4.508941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.50894

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1814692, Miss = 1353637, Miss_rate = 0.746, Pending_hits = 236561, Reservation_fails = 0
L2_cache_bank[1]: Access = 1814592, Miss = 1353558, Miss_rate = 0.746, Pending_hits = 237509, Reservation_fails = 0
L2_cache_bank[2]: Access = 1814175, Miss = 1353630, Miss_rate = 0.746, Pending_hits = 237432, Reservation_fails = 0
L2_cache_bank[3]: Access = 1814693, Miss = 1353561, Miss_rate = 0.746, Pending_hits = 237777, Reservation_fails = 0
L2_cache_bank[4]: Access = 1814580, Miss = 1353577, Miss_rate = 0.746, Pending_hits = 237171, Reservation_fails = 0
L2_cache_bank[5]: Access = 1814208, Miss = 1353587, Miss_rate = 0.746, Pending_hits = 237145, Reservation_fails = 0
L2_cache_bank[6]: Access = 1814732, Miss = 1353598, Miss_rate = 0.746, Pending_hits = 236793, Reservation_fails = 0
L2_cache_bank[7]: Access = 1814730, Miss = 1353623, Miss_rate = 0.746, Pending_hits = 236744, Reservation_fails = 0
L2_cache_bank[8]: Access = 1814387, Miss = 1353671, Miss_rate = 0.746, Pending_hits = 236680, Reservation_fails = 0
L2_cache_bank[9]: Access = 1814917, Miss = 1353681, Miss_rate = 0.746, Pending_hits = 237019, Reservation_fails = 0
L2_cache_bank[10]: Access = 1814837, Miss = 1353661, Miss_rate = 0.746, Pending_hits = 236772, Reservation_fails = 0
L2_cache_bank[11]: Access = 1814393, Miss = 1353638, Miss_rate = 0.746, Pending_hits = 237233, Reservation_fails = 0
L2_cache_bank[12]: Access = 1814795, Miss = 1353634, Miss_rate = 0.746, Pending_hits = 236743, Reservation_fails = 0
L2_cache_bank[13]: Access = 1814772, Miss = 1353595, Miss_rate = 0.746, Pending_hits = 237402, Reservation_fails = 0
L2_cache_bank[14]: Access = 1814377, Miss = 1353578, Miss_rate = 0.746, Pending_hits = 236797, Reservation_fails = 0
L2_cache_bank[15]: Access = 1815067, Miss = 1353561, Miss_rate = 0.746, Pending_hits = 237033, Reservation_fails = 0
L2_cache_bank[16]: Access = 1814988, Miss = 1353497, Miss_rate = 0.746, Pending_hits = 236580, Reservation_fails = 0
L2_cache_bank[17]: Access = 1814509, Miss = 1353574, Miss_rate = 0.746, Pending_hits = 236957, Reservation_fails = 0
L2_cache_bank[18]: Access = 1814988, Miss = 1353597, Miss_rate = 0.746, Pending_hits = 236484, Reservation_fails = 0
L2_cache_bank[19]: Access = 1814807, Miss = 1353614, Miss_rate = 0.746, Pending_hits = 237062, Reservation_fails = 0
L2_cache_bank[20]: Access = 1814322, Miss = 1353648, Miss_rate = 0.746, Pending_hits = 236856, Reservation_fails = 0
L2_cache_bank[21]: Access = 1814733, Miss = 1353653, Miss_rate = 0.746, Pending_hits = 237135, Reservation_fails = 0
L2_cache_bank[22]: Access = 1814579, Miss = 1353624, Miss_rate = 0.746, Pending_hits = 236505, Reservation_fails = 0
L2_cache_bank[23]: Access = 1814194, Miss = 1353622, Miss_rate = 0.746, Pending_hits = 236957, Reservation_fails = 0
L2_total_cache_accesses = 43551067
L2_total_cache_misses = 32486619
L2_total_cache_miss_rate = 0.7459
L2_total_cache_pending_hits = 5687347
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5203430
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5687347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7975788
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 23885809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5687347
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 173671
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 468750
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42752374
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 798693
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.024
L2_cache_fill_port_util = 0.141

icnt_total_pkts_mem_to_simt=43551067
icnt_total_pkts_simt_to_mem=43551067
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 43551067
Req_Network_cycles = 9411675
Req_Network_injected_packets_per_cycle =       4.6273 
Req_Network_conflicts_per_cycle =       0.7773
Req_Network_conflicts_per_cycle_util =       0.7899
Req_Bank_Level_Parallism =       4.7019
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2835
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1928

Reply_Network_injected_packets_num = 43551067
Reply_Network_cycles = 9411675
Reply_Network_injected_packets_per_cycle =        4.6273
Reply_Network_conflicts_per_cycle =        2.4006
Reply_Network_conflicts_per_cycle_util =       2.4365
Reply_Bank_Level_Parallism =       4.6965
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.2383
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1542
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 1 days, 14 hrs, 16 min, 29 sec (137789 sec)
gpgpu_simulation_rate = 86071 (inst/sec)
gpgpu_simulation_rate = 68 (cycle/sec)
gpgpu_silicon_slowdown = 20073529x
GPGPU-Sim: *** exit detected ***
