#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 23 19:22:21 2020
# Process ID: 11644
# Current directory: D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1
# Command line: vivado.exe -log design_1_matrixmul_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrixmul_0_0.tcl
# Log file: D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1/design_1_matrixmul_0_0.vds
# Journal file: D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_matrixmul_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 438.156 ; gain = 150.055
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 462.980 ; gain = 24.824
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.cache/ip 
Command: synth_design -top design_1_matrixmul_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:01:30 . Memory (MB): peak = 1000.133 ; gain = 234.313
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrixmul_0_0' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/synth/design_1_matrixmul_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrixmul' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul.v:12]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage10 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_pp0_stage11 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage12 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage13 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage14 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp0_stage15 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp0_stage16 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp0_stage17 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp0_stage18 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp0_stage19 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp0_stage20 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage21 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage22 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage23 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage24 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage25 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage26 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage27 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage28 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage29 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage30 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp0_stage31 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 34'b1000000000000000000000000000000000 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_AXILITES_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul.v:101]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_AXILiteS_s_axi' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_AXILiteS_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 14'b00000000000000 
	Parameter ADDR_GIE bound to: 14'b00000000000100 
	Parameter ADDR_IER bound to: 14'b00000000001000 
	Parameter ADDR_ISR bound to: 14'b00000000001100 
	Parameter ADDR_A_BASE bound to: 14'b01000000000000 
	Parameter ADDR_A_HIGH bound to: 14'b01111111111111 
	Parameter ADDR_B_BASE bound to: 14'b10000000000000 
	Parameter ADDR_B_HIGH bound to: 14'b10111111111111 
	Parameter ADDR_AB_BASE bound to: 14'b11000000000000 
	Parameter ADDR_AB_HIGH bound to: 14'b11111111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrixmul_AXILiteS_s_axi_ram' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_AXILiteS_s_axi.v:558]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_AXILiteS_s_axi_ram' (1#1) [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_AXILiteS_s_axi.v:558]
INFO: [Synth 8-155] case statement is not full and has no default [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_AXILiteS_s_axi.v:312]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_AXILiteS_s_axi' (2#1) [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_AXILiteS_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'matrixmul_mul_32sbkb' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrixmul_mul_32sbkb_MulnS_0' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_mul_32sbkb_MulnS_0' (3#1) [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:8]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul_mul_32sbkb' (4#1) [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:35]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul.v:2400]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul.v:2402]
INFO: [Synth 8-6155] done synthesizing module 'matrixmul' (5#1) [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrixmul_0_0' (6#1) [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/synth/design_1_matrixmul_0_0.v:58]
WARNING: [Synth 8-3331] design matrixmul_mul_32sbkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:01:51 . Memory (MB): peak = 1078.875 ; gain = 313.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:01:53 . Memory (MB): peak = 1078.875 ; gain = 313.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:01:53 . Memory (MB): peak = 1078.875 ; gain = 313.055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1078.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/constraints/matrixmul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ip/design_1_matrixmul_0_0/constraints/matrixmul_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1191.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1204.059 ; gain = 12.367
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:02:51 . Memory (MB): peak = 1204.059 ; gain = 438.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:02:51 . Memory (MB): peak = 1204.059 ; gain = 438.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:02:52 . Memory (MB): peak = 1204.059 ; gain = 438.238
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'matrixmul_AXILiteS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'matrixmul_AXILiteS_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln18_reg_2491_reg' and it is trimmed from '12' to '10' bits. [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul.v:1052]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_1957_reg' and it is trimmed from '6' to '5' bits. [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul.v:1120]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "matrixmul_AXILiteS_s_axi_ram:/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'matrixmul_AXILiteS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'matrixmul_AXILiteS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:02:56 . Memory (MB): peak = 1204.059 ; gain = 438.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 177   
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 18    
+---Multipliers : 
	                32x32  Multipliers := 21    
+---RAMs : 
	              32K Bit         RAMs := 3     
+---Muxes : 
	   3 Input     34 Bit        Muxes := 2     
	  35 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 40    
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module matrixmul_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module matrixmul_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module matrixmul_mul_32sbkb_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module matrixmul 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   3 Input     32 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 7     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 65    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input     34 Bit        Muxes := 2     
	  35 Input     34 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-4471] merging register 'matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' into 'matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg[31:0]' [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5544] ROM "data11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:23]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:29]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:22]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
WARNING: [Synth 8-6014] Unused sequential element matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg was removed.  [d:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.srcs/sources_1/bd/design_1/ipshared/0363/hdl/verilog/matrixmul_mul_32sbkb.v:28]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U21/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U8/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U18/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U17/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U2/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U15/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U16/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U13/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U14/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U3/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U12/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U1/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U11/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U4/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U6/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U9/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg, operation Mode is: (A''*B'')'.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: operator matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/b_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: operator matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/a_reg0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U5/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U7/matrixmul_mul_32sbkb_MulnS_0_U/buff0_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: register matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
DSP Report: operator matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/tmp_product is absorbed into DSP matrixmul_mul_32sbkb_U10/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg.
INFO: [Synth 8-3971] The signal "inst/matrixmul_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/matrixmul_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/matrixmul_AXILiteS_s_axi_U/int_AB/gen_write[1].mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_7_reg_2043_reg[0]' (FDE) to 'inst/add_ln16_34_reg_2054_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_6_reg_2173_reg[0]' (FDE) to 'inst/add_ln16_32_reg_2178_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_7_reg_2043_reg[1]' (FDE) to 'inst/add_ln16_34_reg_2054_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_6_reg_2173_reg[1]' (FDE) to 'inst/add_ln16_32_reg_2178_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_7_reg_2043_reg[2]' (FDE) to 'inst/add_ln16_34_reg_2054_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_6_reg_2173_reg[2]' (FDE) to 'inst/add_ln16_32_reg_2178_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_7_reg_2043_reg[3]' (FDE) to 'inst/add_ln16_34_reg_2054_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_6_reg_2173_reg[3]' (FDE) to 'inst/add_ln16_32_reg_2178_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_7_reg_2043_reg[4]' (FDE) to 'inst/add_ln16_34_reg_2054_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_6_reg_2173_reg[4]' (FDE) to 'inst/add_ln16_32_reg_2178_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_7_reg_2043_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_7_reg_2043_reg[5]' (FDE) to 'inst/add_ln16_34_reg_2054_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_7_reg_2043_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_7_reg_2043_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_6_reg_2173_reg[6] )
INFO: [Synth 8-3886] merging instance 'inst/zext_ln16_6_reg_2173_reg[5]' (FDE) to 'inst/add_ln16_32_reg_2178_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_6_reg_2173_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_reg_1957_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_reg_1957_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_reg_1957_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_reg_1957_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_reg_1957_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/add_ln16_34_reg_2054_reg[5]' (FDE) to 'inst/add_ln16_34_reg_2054_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln16_32_reg_2178_reg[5]' (FDE) to 'inst/add_ln16_32_reg_2178_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/add_ln16_34_reg_2054_reg[6]' (FDE) to 'inst/add_ln16_34_reg_2054_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_5_reg_2140_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_5_reg_2140_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_5_reg_2140_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\zext_ln16_5_reg_2140_reg[9] )
INFO: [Synth 8-3886] merging instance 'inst/add_ln16_36_reg_2260_reg[5]' (FDE) to 'inst/add_ln16_36_reg_2260_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\add_ln16_35_reg_2079_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\add_ln16_35_reg_2079_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\add_ln16_36_reg_2260_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\add_ln16_33_reg_2203_reg[7] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module matrixmul_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module matrixmul_AXILiteS_s_axi.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[42]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[41]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[40]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[39]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[38]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[37]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[36]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[35]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[34]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[33]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[32]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[31]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[30]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[29]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[28]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[27]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[26]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[25]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[24]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[23]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[22]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[21]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[20]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[19]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[18]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U19/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[17]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[47]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[46]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[45]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[44]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[43]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[42]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[41]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[40]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[39]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[38]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[37]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[36]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[35]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[34]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[33]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[32]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[31]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[30]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[29]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[28]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[27]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[26]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[25]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[24]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[23]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[22]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[21]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[20]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[19]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[18]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff1_reg[17]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[47]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[46]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[45]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[44]) is unused and will be removed from module matrixmul.
WARNING: [Synth 8-3332] Sequential element (matrixmul_mul_32sbkb_U20/matrixmul_mul_32sbkb_MulnS_0_U/buff2_reg[43]) is unused and will be removed from module matrixmul.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:03:13 . Memory (MB): peak = 1204.059 ; gain = 438.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+--------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/matrixmul_AXILiteS_s_axi_U | int_A/gen_write[1].mem_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/matrixmul_AXILiteS_s_axi_U | int_B/gen_write[1].mem_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/matrixmul_AXILiteS_s_axi_U | int_AB/gen_write[1].mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
+--------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (A''*B'')'           | 18     | 18     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|matrixmul   | (PCIN>>17)+(A''*B2)' | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|matrixmul   | (PCIN+(A''*B'')')'   | 18     | 15     | -      | -      | 48     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM int_AB/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:04:44 . Memory (MB): peak = 1225.367 ; gain = 459.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:04:46 . Memory (MB): peak = 1241.828 ; gain = 476.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+--------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                     | RTL Object                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/matrixmul_AXILiteS_s_axi_U | int_A/gen_write[1].mem_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/matrixmul_AXILiteS_s_axi_U | int_B/gen_write[1].mem_reg  | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|inst/matrixmul_AXILiteS_s_axi_U | int_AB/gen_write[1].mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W |   | Port A and B     | 0      | 1      | 
+--------------------------------+-----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/matrixmul_AXILiteS_s_axi_Ui_1_534' (FD) to 'inst/matrixmul_AXILiteS_s_axi_Ui_1_533'
INFO: [Synth 8-7053] The timing for the instance inst/matrixmul_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/matrixmul_AXILiteS_s_axi_U/int_A/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/matrixmul_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/matrixmul_AXILiteS_s_axi_U/int_B/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/matrixmul_AXILiteS_s_axi_U/int_AB/gen_write[1].mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:04:51 . Memory (MB): peak = 1282.281 ; gain = 516.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net A_q0[31] is driving 76 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:03 ; elapsed = 00:05:01 . Memory (MB): peak = 1287.023 ; gain = 521.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:03 ; elapsed = 00:05:01 . Memory (MB): peak = 1287.023 ; gain = 521.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:04 ; elapsed = 00:05:04 . Memory (MB): peak = 1287.023 ; gain = 521.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:04 ; elapsed = 00:05:04 . Memory (MB): peak = 1287.023 ; gain = 521.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:05:05 . Memory (MB): peak = 1287.023 ; gain = 521.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:05:05 . Memory (MB): peak = 1287.023 ; gain = 521.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   170|
|2     |DSP48E1_2 |    42|
|3     |DSP48E1_3 |    21|
|4     |LUT1      |     5|
|5     |LUT2      |   437|
|6     |LUT3      |   464|
|7     |LUT4      |   335|
|8     |LUT5      |    89|
|9     |LUT6      |   166|
|10    |MUXF7     |    33|
|11    |RAMB36E1  |     3|
|12    |FDRE      |  2806|
|13    |FDSE      |     1|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------+------+
|      |Instance                             |Module                          |Cells |
+------+-------------------------------------+--------------------------------+------+
|1     |top                                  |                                |  4572|
|2     |  inst                               |matrixmul                       |  4572|
|3     |    matrixmul_AXILiteS_s_axi_U       |matrixmul_AXILiteS_s_axi        |   520|
|4     |      int_A                          |matrixmul_AXILiteS_s_axi_ram    |   119|
|5     |      int_AB                         |matrixmul_AXILiteS_s_axi_ram_40 |    53|
|6     |      int_B                          |matrixmul_AXILiteS_s_axi_ram_41 |   227|
|7     |    matrixmul_mul_32sbkb_U1          |matrixmul_mul_32sbkb            |    37|
|8     |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_39 |    37|
|9     |    matrixmul_mul_32sbkb_U10         |matrixmul_mul_32sbkb_0          |    38|
|10    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_38 |    38|
|11    |    matrixmul_mul_32sbkb_U11         |matrixmul_mul_32sbkb_1          |    40|
|12    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_37 |    40|
|13    |    matrixmul_mul_32sbkb_U12         |matrixmul_mul_32sbkb_2          |    40|
|14    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_36 |    40|
|15    |    matrixmul_mul_32sbkb_U13         |matrixmul_mul_32sbkb_3          |    37|
|16    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_35 |    37|
|17    |    matrixmul_mul_32sbkb_U14         |matrixmul_mul_32sbkb_4          |    37|
|18    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_34 |    37|
|19    |    matrixmul_mul_32sbkb_U15         |matrixmul_mul_32sbkb_5          |    38|
|20    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_33 |    38|
|21    |    matrixmul_mul_32sbkb_U16         |matrixmul_mul_32sbkb_6          |    37|
|22    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_32 |    37|
|23    |    matrixmul_mul_32sbkb_U17         |matrixmul_mul_32sbkb_7          |    39|
|24    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_31 |    39|
|25    |    matrixmul_mul_32sbkb_U18         |matrixmul_mul_32sbkb_8          |    38|
|26    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_30 |    38|
|27    |    matrixmul_mul_32sbkb_U19         |matrixmul_mul_32sbkb_9          |    38|
|28    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_29 |    38|
|29    |    matrixmul_mul_32sbkb_U2          |matrixmul_mul_32sbkb_10         |    38|
|30    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_28 |    38|
|31    |    matrixmul_mul_32sbkb_U20         |matrixmul_mul_32sbkb_11         |    38|
|32    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_27 |    38|
|33    |    matrixmul_mul_32sbkb_U21         |matrixmul_mul_32sbkb_12         |    38|
|34    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_26 |    38|
|35    |    matrixmul_mul_32sbkb_U3          |matrixmul_mul_32sbkb_13         |    38|
|36    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_25 |    38|
|37    |    matrixmul_mul_32sbkb_U4          |matrixmul_mul_32sbkb_14         |    37|
|38    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_24 |    37|
|39    |    matrixmul_mul_32sbkb_U5          |matrixmul_mul_32sbkb_15         |    39|
|40    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_23 |    39|
|41    |    matrixmul_mul_32sbkb_U6          |matrixmul_mul_32sbkb_16         |    37|
|42    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_22 |    37|
|43    |    matrixmul_mul_32sbkb_U7          |matrixmul_mul_32sbkb_17         |    37|
|44    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_21 |    37|
|45    |    matrixmul_mul_32sbkb_U8          |matrixmul_mul_32sbkb_18         |    38|
|46    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0_20 |    38|
|47    |    matrixmul_mul_32sbkb_U9          |matrixmul_mul_32sbkb_19         |    39|
|48    |      matrixmul_mul_32sbkb_MulnS_0_U |matrixmul_mul_32sbkb_MulnS_0    |    39|
+------+-------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:05:05 . Memory (MB): peak = 1287.023 ; gain = 521.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1409 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:04:28 . Memory (MB): peak = 1287.023 ; gain = 396.020
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:05:19 . Memory (MB): peak = 1287.023 ; gain = 521.203
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1299.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1299.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
123 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:07:21 . Memory (MB): peak = 1299.055 ; gain = 829.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1299.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1/design_1_matrixmul_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_matrixmul_0_0, cache-ID = 6b43e6c0281dae32
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1299.055 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/msoc/pp4fpgas-master/examples/matrixmultiplication.proj/matrix/matrix.runs/design_1_matrixmul_0_0_synth_1/design_1_matrixmul_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_matrixmul_0_0_utilization_synth.rpt -pb design_1_matrixmul_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 19:31:23 2020...
