\hypertarget{group___u_t_i_l_s___l_l___private___constants}{}\doxysection{UTILS Private Constants}
\label{group___u_t_i_l_s___l_l___private___constants}\index{UTILS Private Constants@{UTILS Private Constants}}
Collaboration diagram for UTILS Private Constants\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=281pt]{group___u_t_i_l_s___l_l___private___constants}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_ga29a1b776c24b7c32f30fcd6851ddd028}{LL\+\_\+\+MAX\+\_\+\+DELAY}}~0x\+FFFFFFFFU
\item 
\#define \mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_ga732ec8206df1d365f1c23eee46d681dd}{UID\+\_\+\+BASE\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}
\begin{DoxyCompactList}\small\item\em Unique device ID register base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___u_t_i_l_s___l_l___private___constants_ga75b8f6b080a5dfaaf829edeae69bff70}{FLASHSIZE\+\_\+\+BASE\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}
\begin{DoxyCompactList}\small\item\em Flash size data register base address. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_t_i_l_s___l_l___private___constants_ga75b8f6b080a5dfaaf829edeae69bff70}\label{group___u_t_i_l_s___l_l___private___constants_ga75b8f6b080a5dfaaf829edeae69bff70}} 
\index{UTILS Private Constants@{UTILS Private Constants}!FLASHSIZE\_BASE\_ADDRESS@{FLASHSIZE\_BASE\_ADDRESS}}
\index{FLASHSIZE\_BASE\_ADDRESS@{FLASHSIZE\_BASE\_ADDRESS}!UTILS Private Constants@{UTILS Private Constants}}
\doxysubsubsection{\texorpdfstring{FLASHSIZE\_BASE\_ADDRESS}{FLASHSIZE\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define FLASHSIZE\+\_\+\+BASE\+\_\+\+ADDRESS~\mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}}



Flash size data register base address. 



Definition at line 70 of file stm32f1xx\+\_\+ll\+\_\+utils.\+h.

\mbox{\Hypertarget{group___u_t_i_l_s___l_l___private___constants_ga29a1b776c24b7c32f30fcd6851ddd028}\label{group___u_t_i_l_s___l_l___private___constants_ga29a1b776c24b7c32f30fcd6851ddd028}} 
\index{UTILS Private Constants@{UTILS Private Constants}!LL\_MAX\_DELAY@{LL\_MAX\_DELAY}}
\index{LL\_MAX\_DELAY@{LL\_MAX\_DELAY}!UTILS Private Constants@{UTILS Private Constants}}
\doxysubsubsection{\texorpdfstring{LL\_MAX\_DELAY}{LL\_MAX\_DELAY}}
{\footnotesize\ttfamily \#define LL\+\_\+\+MAX\+\_\+\+DELAY~0x\+FFFFFFFFU}



Definition at line 60 of file stm32f1xx\+\_\+ll\+\_\+utils.\+h.

\mbox{\Hypertarget{group___u_t_i_l_s___l_l___private___constants_ga732ec8206df1d365f1c23eee46d681dd}\label{group___u_t_i_l_s___l_l___private___constants_ga732ec8206df1d365f1c23eee46d681dd}} 
\index{UTILS Private Constants@{UTILS Private Constants}!UID\_BASE\_ADDRESS@{UID\_BASE\_ADDRESS}}
\index{UID\_BASE\_ADDRESS@{UID\_BASE\_ADDRESS}!UTILS Private Constants@{UTILS Private Constants}}
\doxysubsubsection{\texorpdfstring{UID\_BASE\_ADDRESS}{UID\_BASE\_ADDRESS}}
{\footnotesize\ttfamily \#define UID\+\_\+\+BASE\+\_\+\+ADDRESS~\mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}}



Unique device ID register base address. 



Definition at line 65 of file stm32f1xx\+\_\+ll\+\_\+utils.\+h.

