<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="clk_wiz_0_synth_1" LaunchDir="F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/clk_wiz_0_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_0_synth_1" LaunchDir="F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/blk_mem_gen_0_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="blk_mem_gen_1_synth_1" LaunchDir="F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/blk_mem_gen_1_synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/synth_1" FlowId="Vivado Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="clk_wiz_0_synth_1"/>
		<Parent Id="blk_mem_gen_0_synth_1"/>
		<Parent Id="blk_mem_gen_1_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="F:/FPGA/Basys3_workshop/Part_2/VGA/lab_vga1/lab_vga.runs/impl_1" FlowId="Vivado Implementation" FromStepId="init_design" ToStepId="route_design">
		<Parent Id="synth_1"/>
	</Run>
</Runs>

