DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "acq_sm"
duLibraryName "idx_fpga_lib"
duName "ptrh_acq_sm"
elements [
]
mwi 0
uid 293,0
)
(Instance
name "i2c_sm"
duLibraryName "idx_fpga_lib"
duName "ptrh_i2c_sm"
elements [
]
mwi 0
uid 1591,0
)
(Instance
name "i2c"
duLibraryName "idx_fpga_lib"
duName "ptrh_i2c"
elements [
]
mwi 0
uid 1649,0
)
]
libraryRefs [
"ieee"
"idx_fpga_lib"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh_acquire\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh_acquire\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh_acquire"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh_acquire"
)
(vvPair
variable "date"
value "04/19/2011"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "19"
)
(vvPair
variable "entity_name"
value "ptrh_acquire"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "ptrh_acquire"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh_acquire\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh_acquire\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.6b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "16:40:01"
)
(vvPair
variable "unit"
value "ptrh_acquire"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 148,0
optionalChildren [
*1 (PortIoIn
uid 23,0
shape (CompositeShape
uid 24,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 25,0
sl 0
ro 270
xt "-1000,31625,500,32375"
)
(Line
uid 26,0
sl 0
ro 270
xt "500,32000,1000,32000"
pts [
"500,32000"
"1000,32000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 27,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "-3700,31500,-2000,32500"
st "Full"
ju 2
blo "-2000,32300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 35,0
lang 10
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 2
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,45000,3600"
st "Full      : std_ulogic_vector(12 DOWNTO 0)"
)
)
*3 (PortIoOut
uid 37,0
shape (CompositeShape
uid 38,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 39,0
sl 0
ro 90
xt "-1000,30625,500,31375"
)
(Line
uid 40,0
sl 0
ro 90
xt "500,31000,1000,31000"
pts [
"1000,31000"
"500,31000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 41,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "-4300,30500,-2000,31500"
st "WrEn"
ju 2
blo "-2000,31300"
tm "WireNameMgr"
)
)
)
*4 (Net
uid 49,0
lang 10
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 4
suid 3,0
)
declText (MLText
uid 50,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,45000,5200"
st "WrEn      : std_ulogic_vector(12 DOWNTO 0)"
)
)
*5 (PortIoOut
uid 79,0
shape (CompositeShape
uid 80,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 81,0
sl 0
ro 90
xt "-1000,29625,500,30375"
)
(Line
uid 82,0
sl 0
ro 90
xt "500,30000,1000,30000"
pts [
"1000,30000"
"500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 83,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 84,0
va (VaSet
font "arial,8,0"
)
xt "-4500,29500,-2000,30500"
st "wData"
ju 2
blo "-2000,30300"
tm "WireNameMgr"
)
)
)
*6 (Net
uid 91,0
lang 10
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 7
suid 6,0
)
declText (MLText
uid 92,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,44500,6000"
st "wData     : std_logic_vector(23 DOWNTO 0)"
)
)
*7 (Grouping
uid 105,0
optionalChildren [
*8 (CommentText
uid 107,0
shape (Rectangle
uid 108,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,50000,42000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 109,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,50000,33800,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 110,0
shape (Rectangle
uid 111,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,46000,46000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 112,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,46000,45200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 113,0
shape (Rectangle
uid 114,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,48000,42000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 115,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,48000,35200,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 116,0
shape (Rectangle
uid 117,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,48000,25000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 118,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,48000,23300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*12 (CommentText
uid 119,0
shape (Rectangle
uid 120,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "42000,47000,62000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 121,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "42200,47200,51400,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*13 (CommentText
uid 122,0
shape (Rectangle
uid 123,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "46000,46000,62000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 124,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "46200,46000,49400,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*14 (CommentText
uid 125,0
shape (Rectangle
uid 126,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,46000,42000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 127,0
va (VaSet
fg "32768,0,0"
)
xt "28150,46500,34850,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*15 (CommentText
uid 128,0
shape (Rectangle
uid 129,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,49000,25000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 130,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,49000,23300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*16 (CommentText
uid 131,0
shape (Rectangle
uid 132,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,50000,25000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 133,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "21200,50000,23900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*17 (CommentText
uid 134,0
shape (Rectangle
uid 135,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,49000,42000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 136,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "25200,49000,37000,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 106,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "21000,46000,62000,51000"
)
oxt "14000,66000,55000,71000"
)
*18 (PortIoIn
uid 240,0
shape (CompositeShape
uid 241,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 242,0
sl 0
ro 270
xt "-1000,36625,500,37375"
)
(Line
uid 243,0
sl 0
ro 270
xt "500,37000,1000,37000"
pts [
"500,37000"
"1000,37000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 244,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 245,0
va (VaSet
font "arial,8,0"
)
xt "-3300,36500,-2000,37500"
st "rst"
ju 2
blo "-2000,37300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 252,0
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 7,0
)
declText (MLText
uid 253,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,34500,4400"
st "rst       : std_ulogic"
)
)
*20 (Blk
uid 293,0
shape (Rectangle
uid 294,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "7000,25000,15000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 295,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*21 (Text
uid 296,0
va (VaSet
font "arial,8,1"
)
xt "8350,28500,13650,29500"
st "idx_fpga_lib"
blo "8350,29300"
tm "BdLibraryNameMgr"
)
*22 (Text
uid 297,0
va (VaSet
font "arial,8,1"
)
xt "8350,29500,13950,30500"
st "ptrh_acq_sm"
blo "8350,30300"
tm "BlkNameMgr"
)
*23 (Text
uid 298,0
va (VaSet
font "arial,8,1"
)
xt "8350,30500,11550,31500"
st "acq_sm"
blo "8350,31300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 299,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 300,0
text (MLText
uid 301,0
va (VaSet
font "Courier New,8,0"
)
xt "8350,38500,8350,38500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 302,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "7250,37250,8750,38750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*24 (Net
uid 371,0
decl (Decl
n "i2c_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 13,0
)
declText (MLText
uid 372,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,47500,14200"
st "SIGNAL i2c_addr  : std_logic_vector(6 DOWNTO 0)"
)
)
*25 (Net
uid 373,0
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 14,0
)
declText (MLText
uid 374,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,47500,15800"
st "SIGNAL i2c_wdata : std_logic_vector(7 DOWNTO 0)"
)
)
*26 (Net
uid 375,0
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 15
suid 15,0
)
declText (MLText
uid 376,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,48000,15000"
st "SIGNAL i2c_rdata : std_logic_vector(23 DOWNTO 0)"
)
)
*27 (Net
uid 397,0
decl (Decl
n "Wr"
t "std_logic"
o 12
suid 18,0
)
declText (MLText
uid 398,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,37500,12600"
st "SIGNAL Wr        : std_logic"
)
)
*28 (Net
uid 421,0
decl (Decl
n "Rd3"
t "std_logic"
o 11
suid 22,0
)
declText (MLText
uid 422,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,37500,11800"
st "SIGNAL Rd3       : std_logic"
)
)
*29 (Net
uid 471,0
decl (Decl
n "Done"
t "std_logic"
o 8
suid 25,0
)
declText (MLText
uid 472,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,37500,9400"
st "SIGNAL Done      : std_logic"
)
)
*30 (Net
uid 473,0
decl (Decl
n "Err"
t "std_logic"
o 9
suid 26,0
)
declText (MLText
uid 474,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,37500,10200"
st "SIGNAL Err       : std_logic"
)
)
*31 (Net
uid 601,0
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
suid 30,0
)
declText (MLText
uid 602,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,47500,19000"
st "SIGNAL wb_dat_i  : std_logic_vector(7 DOWNTO 0)"
)
)
*32 (Net
uid 613,0
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 32,0
)
declText (MLText
uid 614,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,47500,19800"
st "SIGNAL wb_dat_o  : std_logic_vector(7 DOWNTO 0)"
)
)
*33 (Net
uid 655,0
decl (Decl
n "wb_we_i"
t "std_logic"
o 24
suid 37,0
)
declText (MLText
uid 656,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,37500,22200"
st "SIGNAL wb_we_i   : std_logic"
)
)
*34 (Net
uid 657,0
decl (Decl
n "wb_stb_i"
t "std_logic"
o 23
suid 38,0
)
declText (MLText
uid 658,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,37500,21400"
st "SIGNAL wb_stb_i  : std_logic"
)
)
*35 (Net
uid 659,0
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 19
suid 39,0
)
declText (MLText
uid 660,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,37500,18200"
st "SIGNAL wb_cyc_i  : std_logic"
)
)
*36 (Net
uid 661,0
decl (Decl
n "wb_ack_o"
t "std_logic"
o 17
suid 40,0
)
declText (MLText
uid 662,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,37500,16600"
st "SIGNAL wb_ack_o  : std_logic"
)
)
*37 (Net
uid 673,0
decl (Decl
n "wb_inta_o"
t "std_logic"
o 22
suid 42,0
)
declText (MLText
uid 674,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,37500,20600"
st "SIGNAL wb_inta_o : std_logic"
)
)
*38 (Net
uid 691,0
decl (Decl
n "scl"
t "std_logic"
o 5
suid 45,0
)
declText (MLText
uid 692,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,34000,6800"
st "scl       : std_logic"
)
)
*39 (Net
uid 693,0
decl (Decl
n "sda"
t "std_logic"
o 6
suid 46,0
)
declText (MLText
uid 694,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,34000,7600"
st "sda       : std_logic"
)
)
*40 (Net
uid 719,0
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 47,0
)
declText (MLText
uid 720,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,47500,17400"
st "SIGNAL wb_adr_i  : std_logic_vector(2 DOWNTO 0)"
)
)
*41 (Net
uid 862,0
decl (Decl
n "WrStop"
t "std_logic"
o 13
suid 50,0
)
declText (MLText
uid 863,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,37500,13400"
st "SIGNAL WrStop    : std_logic"
)
)
*42 (Net
uid 872,0
decl (Decl
n "Rd"
t "std_logic"
o 10
suid 51,0
)
declText (MLText
uid 873,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,37500,11000"
st "SIGNAL Rd        : std_logic"
)
)
*43 (PortIoInOut
uid 1112,0
shape (CompositeShape
uid 1113,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1114,0
sl 0
xt "57500,27625,59000,28375"
)
(Line
uid 1115,0
sl 0
xt "57000,28000,57500,28000"
pts [
"57000,28000"
"57500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1116,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1117,0
va (VaSet
font "arial,8,0"
)
xt "60000,27500,61400,28500"
st "scl"
blo "60000,28300"
tm "WireNameMgr"
)
)
)
*44 (PortIoInOut
uid 1118,0
shape (CompositeShape
uid 1119,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 1120,0
sl 0
xt "57500,29625,59000,30375"
)
(Line
uid 1121,0
sl 0
xt "57000,30000,57500,30000"
pts [
"57000,30000"
"57500,30000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1122,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1123,0
va (VaSet
font "arial,8,0"
)
xt "60000,29500,61600,30500"
st "sda"
blo "60000,30300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 1358,0
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 25
suid 52,0
)
declText (MLText
uid 1359,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,34500,2800"
st "F8M       : std_ulogic"
)
)
*46 (PortIoIn
uid 1378,0
shape (CompositeShape
uid 1379,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1380,0
sl 0
ro 270
xt "-1000,34625,500,35375"
)
(Line
uid 1381,0
sl 0
ro 270
xt "500,35000,1000,35000"
pts [
"500,35000"
"1000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1382,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1383,0
va (VaSet
font "arial,8,0"
)
xt "-4000,34500,-2000,35500"
st "F8M"
ju 2
blo "-2000,35300"
tm "WireNameMgr"
)
)
)
*47 (SaComponent
uid 1591,0
optionalChildren [
*48 (CptPort
uid 1515,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1516,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,33625,23000,34375"
)
tg (CPTG
uid 1517,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1518,0
va (VaSet
font "arial,8,0"
)
xt "24000,33500,26200,34500"
st "Done"
blo "24000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Done"
t "std_logic"
o 8
suid 116,0
)
)
)
*49 (CptPort
uid 1519,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1520,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,34625,23000,35375"
)
tg (CPTG
uid 1521,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1522,0
va (VaSet
font "arial,8,0"
)
xt "24000,34500,25500,35500"
st "Err"
blo "24000,35300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "Err"
t "std_logic"
o 9
suid 117,0
)
)
)
*50 (CptPort
uid 1523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,35625,23000,36375"
)
tg (CPTG
uid 1525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1526,0
va (VaSet
font "arial,8,0"
)
xt "24000,35500,26000,36500"
st "F8M"
blo "24000,36300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 25
suid 118,0
)
)
)
*51 (CptPort
uid 1527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,26625,23000,27375"
)
tg (CPTG
uid 1529,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1530,0
va (VaSet
font "arial,8,0"
)
xt "24000,26500,27300,27500"
st "i2c_addr"
blo "24000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 119,0
)
)
)
*52 (CptPort
uid 1531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1532,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,30625,23000,31375"
)
tg (CPTG
uid 1533,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1534,0
va (VaSet
font "arial,8,0"
)
xt "24000,30500,27500,31500"
st "i2c_rdata"
blo "24000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 15
suid 120,0
)
)
)
*53 (CptPort
uid 1535,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1536,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,27625,23000,28375"
)
tg (CPTG
uid 1537,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1538,0
va (VaSet
font "arial,8,0"
)
xt "24000,27500,27700,28500"
st "i2c_wdata"
blo "24000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 121,0
)
)
)
*54 (CptPort
uid 1539,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1540,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,31625,23000,32375"
)
tg (CPTG
uid 1541,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1542,0
va (VaSet
font "arial,8,0"
)
xt "24000,31500,25400,32500"
st "Rd"
blo "24000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "Rd"
t "std_logic"
o 10
suid 122,0
)
)
)
*55 (CptPort
uid 1543,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1544,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,32625,23000,33375"
)
tg (CPTG
uid 1545,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1546,0
va (VaSet
font "arial,8,0"
)
xt "24000,32500,25800,33500"
st "Rd3"
blo "24000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "Rd3"
t "std_logic"
o 11
suid 123,0
)
)
)
*56 (CptPort
uid 1547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,36625,23000,37375"
)
tg (CPTG
uid 1549,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1550,0
va (VaSet
font "arial,8,0"
)
xt "24000,36500,25300,37500"
st "rst"
blo "24000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 124,0
)
)
)
*57 (CptPort
uid 1551,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1552,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,32625,38750,33375"
)
tg (CPTG
uid 1553,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1554,0
va (VaSet
font "arial,8,0"
)
xt "33400,32500,37000,33500"
st "wb_ack_o"
ju 2
blo "37000,33300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_ack_o"
t "std_logic"
o 17
suid 125,0
)
)
)
*58 (CptPort
uid 1555,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1556,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,26625,38750,27375"
)
tg (CPTG
uid 1557,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1558,0
va (VaSet
font "arial,8,0"
)
xt "33600,26500,37000,27500"
st "wb_adr_i"
ju 2
blo "37000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 126,0
)
)
)
*59 (CptPort
uid 1559,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1560,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,31625,38750,32375"
)
tg (CPTG
uid 1561,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1562,0
va (VaSet
font "arial,8,0"
)
xt "33600,31500,37000,32500"
st "wb_cyc_i"
ju 2
blo "37000,32300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 19
suid 127,0
)
)
)
*60 (CptPort
uid 1563,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1564,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,27625,38750,28375"
)
tg (CPTG
uid 1565,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1566,0
va (VaSet
font "arial,8,0"
)
xt "33700,27500,37000,28500"
st "wb_dat_i"
ju 2
blo "37000,28300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
suid 128,0
)
)
)
*61 (CptPort
uid 1567,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1568,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,28625,38750,29375"
)
tg (CPTG
uid 1569,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1570,0
va (VaSet
font "arial,8,0"
)
xt "33500,28500,37000,29500"
st "wb_dat_o"
ju 2
blo "37000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 129,0
)
)
)
*62 (CptPort
uid 1571,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1572,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,33625,38750,34375"
)
tg (CPTG
uid 1573,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1574,0
va (VaSet
font "arial,8,0"
)
xt "33300,33500,37000,34500"
st "wb_inta_o"
ju 2
blo "37000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_inta_o"
t "std_logic"
o 22
suid 130,0
)
)
)
*63 (CptPort
uid 1575,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1576,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,30625,38750,31375"
)
tg (CPTG
uid 1577,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1578,0
va (VaSet
font "arial,8,0"
)
xt "33700,30500,37000,31500"
st "wb_stb_i"
ju 2
blo "37000,31300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 23
suid 131,0
)
)
)
*64 (CptPort
uid 1579,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1580,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,29625,38750,30375"
)
tg (CPTG
uid 1581,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1582,0
va (VaSet
font "arial,8,0"
)
xt "33800,29500,37000,30500"
st "wb_we_i"
ju 2
blo "37000,30300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 24
suid 132,0
)
)
)
*65 (CptPort
uid 1583,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1584,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,28625,23000,29375"
)
tg (CPTG
uid 1585,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1586,0
va (VaSet
font "arial,8,0"
)
xt "24000,28500,25400,29500"
st "Wr"
blo "24000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "Wr"
t "std_logic"
o 12
suid 133,0
)
)
)
*66 (CptPort
uid 1587,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1588,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "22250,29625,23000,30375"
)
tg (CPTG
uid 1589,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1590,0
va (VaSet
font "arial,8,0"
)
xt "24000,29500,26900,30500"
st "WrStop"
blo "24000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "WrStop"
t "std_logic"
o 13
suid 134,0
)
)
)
]
shape (Rectangle
uid 1592,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "23000,25000,38000,39000"
)
oxt "15000,6000,23000,21000"
ttg (MlTextGroup
uid 1593,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*67 (Text
uid 1594,0
va (VaSet
font "arial,8,1"
)
xt "28350,25500,33650,26500"
st "idx_fpga_lib"
blo "28350,26300"
tm "BdLibraryNameMgr"
)
*68 (Text
uid 1595,0
va (VaSet
font "arial,8,1"
)
xt "28350,26500,33650,27500"
st "ptrh_i2c_sm"
blo "28350,27300"
tm "CptNameMgr"
)
*69 (Text
uid 1596,0
va (VaSet
font "arial,8,1"
)
xt "28350,27500,31250,28500"
st "i2c_sm"
blo "28350,28300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1597,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1598,0
text (MLText
uid 1599,0
va (VaSet
font "Courier New,8,0"
)
xt "2000,27000,2000,27000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1600,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "23250,37250,24750,38750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*70 (SaComponent
uid 1649,0
optionalChildren [
*71 (CptPort
uid 1601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,35625,46000,36375"
)
tg (CPTG
uid 1603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1604,0
va (VaSet
font "arial,8,0"
)
xt "47000,35500,49000,36500"
st "F8M"
blo "47000,36300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 1
suid 61,0
)
)
)
*72 (CptPort
uid 1605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,36625,46000,37375"
)
tg (CPTG
uid 1607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1608,0
va (VaSet
font "arial,8,0"
)
xt "47000,36500,48300,37500"
st "rst"
blo "47000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 2
suid 62,0
)
)
)
*73 (CptPort
uid 1609,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1610,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,27625,54750,28375"
)
tg (CPTG
uid 1611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1612,0
va (VaSet
font "arial,8,0"
)
xt "51600,27500,53000,28500"
st "scl"
ju 2
blo "53000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 8
suid 63,0
)
)
)
*74 (CptPort
uid 1613,0
ps "OnEdgeStrategy"
shape (Diamond
uid 1614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "54000,29625,54750,30375"
)
tg (CPTG
uid 1615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1616,0
va (VaSet
font "arial,8,0"
)
xt "51400,29500,53000,30500"
st "sda"
ju 2
blo "53000,30300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 64,0
)
)
)
*75 (CptPort
uid 1617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1618,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,32625,46000,33375"
)
tg (CPTG
uid 1619,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1620,0
va (VaSet
font "arial,8,0"
)
xt "47000,32500,50600,33500"
st "wb_ack_o"
blo "47000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 10
suid 65,0
)
)
)
*76 (CptPort
uid 1621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,26625,46000,27375"
)
tg (CPTG
uid 1623,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1624,0
va (VaSet
font "arial,8,0"
)
xt "47000,26500,50400,27500"
st "wb_adr_i"
blo "47000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 3
suid 66,0
)
)
)
*77 (CptPort
uid 1625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1626,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,31625,46000,32375"
)
tg (CPTG
uid 1627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1628,0
va (VaSet
font "arial,8,0"
)
xt "47000,31500,50400,32500"
st "wb_cyc_i"
blo "47000,32300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 4
suid 67,0
)
)
)
*78 (CptPort
uid 1629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1630,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,27625,46000,28375"
)
tg (CPTG
uid 1631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1632,0
va (VaSet
font "arial,8,0"
)
xt "47000,27500,50300,28500"
st "wb_dat_i"
blo "47000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 5
suid 68,0
)
)
)
*79 (CptPort
uid 1633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1634,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,28625,46000,29375"
)
tg (CPTG
uid 1635,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1636,0
va (VaSet
font "arial,8,0"
)
xt "47000,28500,50500,29500"
st "wb_dat_o"
blo "47000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 69,0
)
)
)
*80 (CptPort
uid 1637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1638,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,33625,46000,34375"
)
tg (CPTG
uid 1639,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1640,0
va (VaSet
font "arial,8,0"
)
xt "47000,33500,50700,34500"
st "wb_inta_o"
blo "47000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 12
suid 70,0
)
)
)
*81 (CptPort
uid 1641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1642,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,30625,46000,31375"
)
tg (CPTG
uid 1643,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1644,0
va (VaSet
font "arial,8,0"
)
xt "47000,30500,50300,31500"
st "wb_stb_i"
blo "47000,31300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_stb_i"
t "std_logic"
o 6
suid 71,0
)
)
)
*82 (CptPort
uid 1645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1646,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "45250,29625,46000,30375"
)
tg (CPTG
uid 1647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1648,0
va (VaSet
font "arial,8,0"
)
xt "47000,29500,50200,30500"
st "wb_we_i"
blo "47000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "wb_we_i"
t "std_logic"
o 7
suid 72,0
)
)
)
]
shape (Rectangle
uid 1650,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "46000,25000,54000,39000"
)
oxt "15000,6000,23000,21000"
ttg (MlTextGroup
uid 1651,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
uid 1652,0
va (VaSet
font "arial,8,1"
)
xt "49350,35500,54650,36500"
st "idx_fpga_lib"
blo "49350,36300"
tm "BdLibraryNameMgr"
)
*84 (Text
uid 1653,0
va (VaSet
font "arial,8,1"
)
xt "49350,36500,52750,37500"
st "ptrh_i2c"
blo "49350,37300"
tm "CptNameMgr"
)
*85 (Text
uid 1654,0
va (VaSet
font "arial,8,1"
)
xt "49350,37500,50750,38500"
st "i2c"
blo "49350,38300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1655,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1656,0
text (MLText
uid 1657,0
va (VaSet
font "Courier New,8,0"
)
xt "26000,27500,26000,27500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1658,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "46250,37250,47750,38750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*86 (Wire
uid 29,0
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,32000,7000,32000"
pts [
"1000,32000"
"7000,32000"
]
)
start &1
end &20
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3000,31000,7700,32000"
st "Full : (12:0)"
blo "3000,31800"
tm "WireNameMgr"
)
)
on &2
)
*87 (Wire
uid 43,0
shape (OrthoPolyLine
uid 44,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,31000,7000,31000"
pts [
"1000,31000"
"7000,31000"
]
)
start &3
end &20
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 47,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "14000,30000,19300,31000"
st "WrEn : (12:0)"
blo "14000,30800"
tm "WireNameMgr"
)
)
on &4
)
*88 (Wire
uid 85,0
shape (OrthoPolyLine
uid 86,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "1000,30000,7000,30000"
pts [
"1000,30000"
"7000,30000"
]
)
start &5
end &20
sat 32
eat 2
sty 1
st 0
sf 1
si 0
tg (WTG
uid 89,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 90,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "19000,29000,24500,30000"
st "wData : (23:0)"
blo "19000,29800"
tm "WireNameMgr"
)
)
on &6
)
*89 (Wire
uid 246,0
optionalChildren [
*90 (BdJunction
uid 437,0
ps "OnConnectorStrategy"
shape (Circle
uid 438,0
va (VaSet
vasetType 1
)
xt "3600,36600,4400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 247,0
va (VaSet
vasetType 3
)
xt "1000,37000,7000,37000"
pts [
"1000,37000"
"7000,37000"
]
)
start &18
end &20
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 250,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 251,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3000,36000,4300,37000"
st "rst"
blo "3000,36800"
tm "WireNameMgr"
)
)
on &19
)
*91 (Wire
uid 343,0
shape (OrthoPolyLine
uid 344,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,27000,22250,27000"
pts [
"15000,27000"
"19000,27000"
"22250,27000"
]
)
start &20
end &51
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 349,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
font "arial,8,0"
)
xt "17000,26000,22900,27000"
st "i2c_addr : (6:0)"
blo "17000,26800"
tm "WireNameMgr"
)
)
on &24
)
*92 (Wire
uid 353,0
shape (OrthoPolyLine
uid 354,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,28000,22250,28000"
pts [
"15000,28000"
"19000,28000"
"22250,28000"
]
)
start &20
end &53
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 359,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 360,0
va (VaSet
font "arial,8,0"
)
xt "14000,27000,20300,28000"
st "i2c_wdata : (7:0)"
blo "14000,27800"
tm "WireNameMgr"
)
)
on &25
)
*93 (Wire
uid 363,0
shape (OrthoPolyLine
uid 364,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,31000,22250,31000"
pts [
"22250,31000"
"19000,31000"
"15000,31000"
]
)
start &52
end &20
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
font "arial,8,0"
)
xt "14000,30000,20500,31000"
st "i2c_rdata : (23:0)"
blo "14000,30800"
tm "WireNameMgr"
)
)
on &26
)
*94 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "15000,29000,22250,29000"
pts [
"15000,29000"
"19000,29000"
"22250,29000"
]
)
start &20
end &65
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 395,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 396,0
va (VaSet
font "arial,8,0"
)
xt "17000,28000,18400,29000"
st "Wr"
blo "17000,28800"
tm "WireNameMgr"
)
)
on &27
)
*95 (Wire
uid 411,0
shape (OrthoPolyLine
uid 412,0
va (VaSet
vasetType 3
)
xt "15000,33000,22250,33000"
pts [
"15000,33000"
"19000,33000"
"22250,33000"
]
)
start &20
end &55
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 417,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 418,0
va (VaSet
font "arial,8,0"
)
xt "17000,32000,18800,33000"
st "Rd3"
blo "17000,32800"
tm "WireNameMgr"
)
)
on &28
)
*96 (Wire
uid 431,0
optionalChildren [
*97 (BdJunction
uid 577,0
ps "OnConnectorStrategy"
shape (Circle
uid 578,0
va (VaSet
vasetType 1
)
xt "20600,40600,21400,41400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 432,0
va (VaSet
vasetType 3
)
xt "4000,37000,22250,41000"
pts [
"4000,37000"
"4000,41000"
"21000,41000"
"21000,37000"
"22250,37000"
]
)
start &90
end &56
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 435,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 436,0
va (VaSet
font "arial,8,0"
)
xt "20000,36000,21300,37000"
st "rst"
blo "20000,36800"
tm "WireNameMgr"
)
)
on &19
)
*98 (Wire
uid 453,0
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
)
xt "15000,34000,22250,34000"
pts [
"22250,34000"
"19000,34000"
"15000,34000"
]
)
start &48
end &20
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 460,0
va (VaSet
font "arial,8,0"
)
xt "19000,33000,21200,34000"
st "Done"
blo "19000,33800"
tm "WireNameMgr"
)
)
on &29
)
*99 (Wire
uid 463,0
shape (OrthoPolyLine
uid 464,0
va (VaSet
vasetType 3
)
xt "15000,35000,22250,35000"
pts [
"22250,35000"
"19000,35000"
"15000,35000"
]
)
start &49
end &20
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 469,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 470,0
va (VaSet
font "arial,8,0"
)
xt "19000,34000,20500,35000"
st "Err"
blo "19000,34800"
tm "WireNameMgr"
)
)
on &30
)
*100 (Wire
uid 571,0
shape (OrthoPolyLine
uid 572,0
va (VaSet
vasetType 3
)
xt "21000,37000,45250,41000"
pts [
"21000,41000"
"43000,41000"
"43000,37000"
"45250,37000"
]
)
start &97
end &72
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 575,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 576,0
va (VaSet
font "arial,8,0"
)
xt "43000,37000,44300,38000"
st "rst"
blo "43000,37800"
tm "WireNameMgr"
)
)
on &19
)
*101 (Wire
uid 581,0
shape (OrthoPolyLine
uid 582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,27000,45250,27000"
pts [
"38750,27000"
"42000,27000"
"45250,27000"
]
)
start &58
end &76
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 587,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 588,0
va (VaSet
font "arial,8,0"
)
xt "39000,26000,45000,27000"
st "wb_adr_i : (2:0)"
blo "39000,26800"
tm "WireNameMgr"
)
)
on &40
)
*102 (Wire
uid 593,0
shape (OrthoPolyLine
uid 594,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,28000,45250,28000"
pts [
"38750,28000"
"42000,28000"
"45250,28000"
]
)
start &60
end &78
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 599,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 600,0
va (VaSet
font "arial,8,0"
)
xt "39000,27000,44900,28000"
st "wb_dat_i : (7:0)"
blo "39000,27800"
tm "WireNameMgr"
)
)
on &31
)
*103 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "38750,29000,45250,29000"
pts [
"45250,29000"
"42000,29000"
"38750,29000"
]
)
start &79
end &61
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 611,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 612,0
va (VaSet
font "arial,8,0"
)
xt "39000,28000,45100,29000"
st "wb_dat_o : (7:0)"
blo "39000,28800"
tm "WireNameMgr"
)
)
on &32
)
*104 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
)
xt "38750,30000,45250,30000"
pts [
"38750,30000"
"42000,30000"
"45250,30000"
]
)
start &64
end &82
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 623,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 624,0
va (VaSet
font "arial,8,0"
)
xt "40000,29000,43200,30000"
st "wb_we_i"
blo "40000,29800"
tm "WireNameMgr"
)
)
on &33
)
*105 (Wire
uid 627,0
shape (OrthoPolyLine
uid 628,0
va (VaSet
vasetType 3
)
xt "38750,31000,45250,31000"
pts [
"38750,31000"
"42000,31000"
"45250,31000"
]
)
start &63
end &81
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 634,0
va (VaSet
font "arial,8,0"
)
xt "40000,30000,43300,31000"
st "wb_stb_i"
blo "40000,30800"
tm "WireNameMgr"
)
)
on &34
)
*106 (Wire
uid 637,0
shape (OrthoPolyLine
uid 638,0
va (VaSet
vasetType 3
)
xt "38750,32000,45250,32000"
pts [
"38750,32000"
"42000,32000"
"45250,32000"
]
)
start &59
end &77
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 643,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 644,0
va (VaSet
font "arial,8,0"
)
xt "40000,31000,43400,32000"
st "wb_cyc_i"
blo "40000,31800"
tm "WireNameMgr"
)
)
on &35
)
*107 (Wire
uid 647,0
shape (OrthoPolyLine
uid 648,0
va (VaSet
vasetType 3
)
xt "38750,33000,45250,33000"
pts [
"45250,33000"
"42000,33000"
"38750,33000"
]
)
start &75
end &57
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 653,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 654,0
va (VaSet
font "arial,8,0"
)
xt "40000,32000,43600,33000"
st "wb_ack_o"
blo "40000,32800"
tm "WireNameMgr"
)
)
on &36
)
*108 (Wire
uid 665,0
shape (OrthoPolyLine
uid 666,0
va (VaSet
vasetType 3
)
xt "38750,34000,45250,34000"
pts [
"45250,34000"
"42000,34000"
"38750,34000"
]
)
start &80
end &62
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 671,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 672,0
va (VaSet
font "arial,8,0"
)
xt "40000,33000,43700,34000"
st "wb_inta_o"
blo "40000,33800"
tm "WireNameMgr"
)
)
on &37
)
*109 (Wire
uid 677,0
shape (OrthoPolyLine
uid 678,0
va (VaSet
vasetType 3
)
xt "54750,28000,57000,28000"
pts [
"54750,28000"
"57000,28000"
]
)
start &73
end &43
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 682,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,27000,58400,28000"
st "scl"
blo "57000,27800"
tm "WireNameMgr"
)
)
on &38
)
*110 (Wire
uid 685,0
shape (OrthoPolyLine
uid 686,0
va (VaSet
vasetType 3
)
xt "54750,30000,57000,30000"
pts [
"54750,30000"
"57000,30000"
]
)
start &74
end &44
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 689,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 690,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "57000,29000,58600,30000"
st "sda"
blo "57000,29800"
tm "WireNameMgr"
)
)
on &39
)
*111 (Wire
uid 864,0
shape (OrthoPolyLine
uid 865,0
va (VaSet
vasetType 3
)
xt "15000,32000,22250,32000"
pts [
"15000,32000"
"19000,32000"
"22250,32000"
]
)
start &20
end &54
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 870,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 871,0
va (VaSet
font "arial,8,0"
)
xt "17000,31000,18400,32000"
st "Rd"
blo "17000,31800"
tm "WireNameMgr"
)
)
on &42
)
*112 (Wire
uid 878,0
shape (OrthoPolyLine
uid 879,0
va (VaSet
vasetType 3
)
xt "15000,30000,22250,30000"
pts [
"15000,30000"
"19000,30000"
"22250,30000"
]
)
start &20
end &66
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
font "arial,8,0"
)
xt "17000,29000,19900,30000"
st "WrStop"
blo "17000,29800"
tm "WireNameMgr"
)
)
on &41
)
*113 (Wire
uid 1350,0
optionalChildren [
*114 (BdJunction
uid 1400,0
ps "OnConnectorStrategy"
shape (Circle
uid 1401,0
va (VaSet
vasetType 1
)
xt "17600,39600,18400,40400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1351,0
va (VaSet
vasetType 3
)
xt "5000,35000,22250,40000"
pts [
"5000,35000"
"5000,40000"
"18000,40000"
"18000,36000"
"22250,36000"
]
)
start *115 (BdJunction
uid 1398,0
ps "OnConnectorStrategy"
shape (Circle
uid 1399,0
va (VaSet
vasetType 1
)
xt "4600,34600,5400,35400"
radius 400
)
)
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1356,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1357,0
va (VaSet
font "arial,8,0"
)
xt "19000,35000,21000,36000"
st "F8M"
blo "19000,35800"
tm "WireNameMgr"
)
)
on &45
)
*116 (Wire
uid 1360,0
shape (OrthoPolyLine
uid 1361,0
va (VaSet
vasetType 3
)
xt "18000,36000,45250,40000"
pts [
"18000,40000"
"42000,40000"
"42000,36000"
"45250,36000"
]
)
start &114
end &71
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1366,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1367,0
va (VaSet
font "arial,8,0"
)
xt "43000,39000,45000,40000"
st "F8M"
blo "43000,39800"
tm "WireNameMgr"
)
)
on &45
)
*117 (Wire
uid 1384,0
optionalChildren [
&115
]
shape (OrthoPolyLine
uid 1385,0
va (VaSet
vasetType 3
)
xt "1000,35000,7000,35000"
pts [
"1000,35000"
"7000,35000"
]
)
start &46
end &20
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1389,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "3000,34000,5000,35000"
st "F8M"
blo "3000,34800"
tm "WireNameMgr"
)
)
on &45
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *118 (PackageList
uid 137,0
stg "VerticalLayoutStrategy"
textVec [
*119 (Text
uid 138,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*120 (MLText
uid 139,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,5000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
LIBRARY idx_fpga_lib;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 140,0
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
uid 141,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*122 (Text
uid 142,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*123 (MLText
uid 143,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*124 (Text
uid 144,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*125 (MLText
uid 145,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*126 (Text
uid 146,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*127 (MLText
uid 147,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,22,1281,800"
viewArea "-10900,-1000,79285,52465"
cachedDiagramExtent "-4500,0,62000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-6000,0"
lastUid 1658,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*129 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*130 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*131 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*132 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*133 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*134 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*135 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*136 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*137 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*138 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*139 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*140 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*141 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*142 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*143 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*144 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*145 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*146 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*147 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*148 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,7600,27100,8600"
st "Diagram Signals:"
blo "20000,8400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 52,0
usingSuid 1
emptyRow *149 (LEmptyRow
)
uid 150,0
optionalChildren [
*150 (RefLabelRowHdr
)
*151 (TitleRowHdr
)
*152 (FilterRowHdr
)
*153 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*154 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*155 (GroupColHdr
tm "GroupColHdrMgr"
)
*156 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*157 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*158 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*159 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*160 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*161 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*162 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 2
suid 2,0
)
)
uid 95,0
)
*163 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 4
suid 3,0
)
)
uid 97,0
)
*164 (LeafLogPort
port (LogicalPort
lang 10
m 1
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 7
suid 6,0
)
)
uid 103,0
)
*165 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 7,0
)
)
uid 254,0
)
*166 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_addr"
t "std_logic_vector"
b "(6 DOWNTO 0)"
o 14
suid 13,0
)
)
uid 439,0
)
*167 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 16
suid 14,0
)
)
uid 441,0
)
*168 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 15
suid 15,0
)
)
uid 443,0
)
*169 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Wr"
t "std_logic"
o 12
suid 18,0
)
)
uid 445,0
)
*170 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd3"
t "std_logic"
o 11
suid 22,0
)
)
uid 449,0
)
*171 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Done"
t "std_logic"
o 8
suid 25,0
)
)
uid 695,0
)
*172 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Err"
t "std_logic"
o 9
suid 26,0
)
)
uid 697,0
)
*173 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 20
suid 30,0
)
)
uid 701,0
)
*174 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 21
suid 32,0
)
)
uid 703,0
)
*175 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 24
suid 37,0
)
)
uid 705,0
)
*176 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 23
suid 38,0
)
)
uid 707,0
)
*177 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 19
suid 39,0
)
)
uid 709,0
)
*178 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 17
suid 40,0
)
)
uid 711,0
)
*179 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 22
suid 42,0
)
)
uid 713,0
)
*180 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 5
suid 45,0
)
)
uid 715,0
)
*181 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 6
suid 46,0
)
)
uid 717,0
)
*182 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 18
suid 47,0
)
)
uid 721,0
)
*183 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrStop"
t "std_logic"
o 13
suid 50,0
)
)
uid 874,0
)
*184 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd"
t "std_logic"
o 10
suid 51,0
)
)
uid 876,0
)
*185 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 25
suid 52,0
)
)
uid 1368,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 163,0
optionalChildren [
*186 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *187 (MRCItem
litem &149
pos 24
dimension 20
)
uid 165,0
optionalChildren [
*188 (MRCItem
litem &150
pos 0
dimension 20
uid 166,0
)
*189 (MRCItem
litem &151
pos 1
dimension 23
uid 167,0
)
*190 (MRCItem
litem &152
pos 2
hidden 1
dimension 20
uid 168,0
)
*191 (MRCItem
litem &162
pos 0
dimension 20
uid 96,0
)
*192 (MRCItem
litem &163
pos 22
dimension 20
uid 98,0
)
*193 (MRCItem
litem &164
pos 23
dimension 20
uid 104,0
)
*194 (MRCItem
litem &165
pos 1
dimension 20
uid 255,0
)
*195 (MRCItem
litem &166
pos 6
dimension 20
uid 440,0
)
*196 (MRCItem
litem &167
pos 7
dimension 20
uid 442,0
)
*197 (MRCItem
litem &168
pos 8
dimension 20
uid 444,0
)
*198 (MRCItem
litem &169
pos 9
dimension 20
uid 446,0
)
*199 (MRCItem
litem &170
pos 10
dimension 20
uid 450,0
)
*200 (MRCItem
litem &171
pos 11
dimension 20
uid 696,0
)
*201 (MRCItem
litem &172
pos 12
dimension 20
uid 698,0
)
*202 (MRCItem
litem &173
pos 13
dimension 20
uid 702,0
)
*203 (MRCItem
litem &174
pos 14
dimension 20
uid 704,0
)
*204 (MRCItem
litem &175
pos 15
dimension 20
uid 706,0
)
*205 (MRCItem
litem &176
pos 16
dimension 20
uid 708,0
)
*206 (MRCItem
litem &177
pos 17
dimension 20
uid 710,0
)
*207 (MRCItem
litem &178
pos 18
dimension 20
uid 712,0
)
*208 (MRCItem
litem &179
pos 19
dimension 20
uid 714,0
)
*209 (MRCItem
litem &180
pos 3
dimension 20
uid 716,0
)
*210 (MRCItem
litem &181
pos 4
dimension 20
uid 718,0
)
*211 (MRCItem
litem &182
pos 20
dimension 20
uid 722,0
)
*212 (MRCItem
litem &183
pos 21
dimension 20
uid 875,0
)
*213 (MRCItem
litem &184
pos 5
dimension 20
uid 877,0
)
*214 (MRCItem
litem &185
pos 2
dimension 20
uid 1369,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 169,0
optionalChildren [
*215 (MRCItem
litem &153
pos 0
dimension 20
uid 170,0
)
*216 (MRCItem
litem &155
pos 1
dimension 50
uid 171,0
)
*217 (MRCItem
litem &156
pos 2
dimension 100
uid 172,0
)
*218 (MRCItem
litem &157
pos 3
dimension 50
uid 173,0
)
*219 (MRCItem
litem &158
pos 4
dimension 100
uid 174,0
)
*220 (MRCItem
litem &159
pos 5
dimension 100
uid 175,0
)
*221 (MRCItem
litem &160
pos 6
dimension 50
uid 176,0
)
*222 (MRCItem
litem &161
pos 7
dimension 80
uid 177,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 164,0
vaOverrides [
]
)
]
)
uid 149,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *223 (LEmptyRow
)
uid 179,0
optionalChildren [
*224 (RefLabelRowHdr
)
*225 (TitleRowHdr
)
*226 (FilterRowHdr
)
*227 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*228 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*229 (GroupColHdr
tm "GroupColHdrMgr"
)
*230 (NameColHdr
tm "GenericNameColHdrMgr"
)
*231 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*232 (InitColHdr
tm "GenericValueColHdrMgr"
)
*233 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*234 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 191,0
optionalChildren [
*235 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *236 (MRCItem
litem &223
pos 0
dimension 20
)
uid 193,0
optionalChildren [
*237 (MRCItem
litem &224
pos 0
dimension 20
uid 194,0
)
*238 (MRCItem
litem &225
pos 1
dimension 23
uid 195,0
)
*239 (MRCItem
litem &226
pos 2
hidden 1
dimension 20
uid 196,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 197,0
optionalChildren [
*240 (MRCItem
litem &227
pos 0
dimension 20
uid 198,0
)
*241 (MRCItem
litem &229
pos 1
dimension 50
uid 199,0
)
*242 (MRCItem
litem &230
pos 2
dimension 100
uid 200,0
)
*243 (MRCItem
litem &231
pos 3
dimension 100
uid 201,0
)
*244 (MRCItem
litem &232
pos 4
dimension 50
uid 202,0
)
*245 (MRCItem
litem &233
pos 5
dimension 50
uid 203,0
)
*246 (MRCItem
litem &234
pos 6
dimension 80
uid 204,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 192,0
vaOverrides [
]
)
]
)
uid 178,0
type 1
)
activeModelName "BlockDiag"
)
