// Code your design here
// Code your design here
module gates(y,a,b);
  input a,b;
  output reg y;
  always @(a or b) 
    begin
      y = a & b;
    end
endmodule
