{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 15:24:28 2019 " "Info: Processing started: Sat Sep 21 15:24:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OLED128x32 -c OLED128x32 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OLED128x32 -c OLED128x32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled128x32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file oled128x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OLED128x32-beh " "Info: Found design unit 1: OLED128x32-beh" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 43 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OLED128x32 " "Info: Found entity 1: OLED128x32" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-logic " "Info: Found design unit 1: i2c_master-logic" {  } { { "i2c_master.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/i2c_master.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Info: Found entity 1: i2c_master" {  } { { "i2c_master.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/i2c_master.vhd" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "OLED128x32 " "Info: Elaborating entity \"OLED128x32\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "debug OLED128x32.vhd(32) " "Warning (10541): VHDL Signal Declaration warning at OLED128x32.vhd(32): used implicit default value for signal \"debug\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d0 OLED128x32.vhd(269) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(269): object \"d0\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DHT11_error OLED128x32.vhd(273) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(273): object \"DHT11_error\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_ack_error OLED128x32.vhd(282) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(282): object \"sd178_ack_error\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 282 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd178_data_rd OLED128x32.vhd(284) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(284): object \"sd178_data_rd\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol OLED128x32.vhd(286) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(286): object \"var_vol\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "var_vol_last OLED128x32.vhd(286) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(286): object \"var_vol_last\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d3 OLED128x32.vhd(289) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(289): object \"d3\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vol_loop OLED128x32.vhd(550) " "Warning (10036): Verilog HDL or VHDL warning at OLED128x32.vhd(550): object \"vol_loop\" assigned a value but never read" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 550 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:u0 " "Info: Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:u0\"" {  } { { "OLED128x32.vhd" "u0" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1514 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "tsl2561.vhd 2 1 " "Warning: Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TSL2561-beh " "Info: Found design unit 1: TSL2561-beh" {  } { { "tsl2561.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/tsl2561.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TSL2561 " "Info: Found entity 1: TSL2561" {  } { { "tsl2561.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/tsl2561.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TSL2561 TSL2561:u1 " "Info: Elaborating entity \"TSL2561\" for hierarchy \"TSL2561:u1\"" {  } { { "OLED128x32.vhd" "u1" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1537 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ack_error tsl2561.vhd(45) " "Warning (10036): Verilog HDL or VHDL warning at tsl2561.vhd(45): object \"ack_error\" assigned a value but never read" {  } { { "tsl2561.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/tsl2561.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master TSL2561:u1\|i2c_master:u0 " "Info: Elaborating entity \"i2c_master\" for hierarchy \"TSL2561:u1\|i2c_master:u0\"" {  } { { "tsl2561.vhd" "u0" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/tsl2561.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dht11.vhd 2 1 " "Warning: Using design file dht11.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11-beh " "Info: Found design unit 1: DHT11-beh" {  } { { "dht11.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DHT11 " "Info: Found entity 1: DHT11" {  } { { "dht11.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11 DHT11:u2 " "Info: Elaborating entity \"DHT11\" for hierarchy \"DHT11:u2\"" {  } { { "OLED128x32.vhd" "u2" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1549 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dht11_basic.vhd 2 1 " "Warning: Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DHT11_BASIC-beh " "Info: Found design unit 1: DHT11_BASIC-beh" {  } { { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DHT11_BASIC " "Info: Found entity 1: DHT11_BASIC" {  } { { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DHT11_BASIC DHT11:u2\|DHT11_BASIC:u0 " "Info: Elaborating entity \"DHT11_BASIC\" for hierarchy \"DHT11:u2\|DHT11_BASIC:u0\"" {  } { { "dht11.vhd" "u0" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag dht11_basic.vhd(24) " "Warning (10036): Verilog HDL or VHDL warning at dht11_basic.vhd(24): object \"flag\" assigned a value but never read" {  } { { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key dht11_basic.vhd(47) " "Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(47): signal \"key\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp1 dht11_basic.vhd(191) " "Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(191): signal \"dat_out_temp1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dat_out_temp2 dht11_basic.vhd(203) " "Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(203): signal \"dat_out_temp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sync_segscan.vhd 2 1 " "Warning: Using design file sync_segscan.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_segscan-beh " "Info: Found design unit 1: sync_segscan-beh" {  } { { "sync_segscan.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/sync_segscan.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sync_segscan " "Info: Found entity 1: sync_segscan" {  } { { "sync_segscan.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/sync_segscan.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_segscan sync_segscan:u3 " "Info: Elaborating entity \"sync_segscan\" for hierarchy \"sync_segscan:u3\"" {  } { { "OLED128x32.vhd" "u3" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1560 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_0 sync_segscan.vhd(52) " "Warning (10492): VHDL Process Statement warning at sync_segscan.vhd(52): signal \"ch_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync_segscan.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/sync_segscan.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_1 sync_segscan.vhd(53) " "Warning (10492): VHDL Process Statement warning at sync_segscan.vhd(53): signal \"ch_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync_segscan.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/sync_segscan.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_2 sync_segscan.vhd(54) " "Warning (10492): VHDL Process Statement warning at sync_segscan.vhd(54): signal \"ch_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync_segscan.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/sync_segscan.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ch_3 sync_segscan.vhd(55) " "Warning (10492): VHDL Process Statement warning at sync_segscan.vhd(55): signal \"ch_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sync_segscan.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/sync_segscan.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu2.vhd 2 1 " "Warning: Using design file up_mdu2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu2-beh " "Info: Found design unit 1: up_mdu2-beh" {  } { { "up_mdu2.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/up_mdu2.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu2 " "Info: Found entity 1: up_mdu2" {  } { { "up_mdu2.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/up_mdu2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu2 up_mdu2:u5 " "Info: Elaborating entity \"up_mdu2\" for hierarchy \"up_mdu2:u5\"" {  } { { "OLED128x32.vhd" "u5" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1584 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu3.vhd 2 1 " "Warning: Using design file up_mdu3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu3-beh " "Info: Found design unit 1: up_mdu3-beh" {  } { { "up_mdu3.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/up_mdu3.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu3 " "Info: Found entity 1: up_mdu3" {  } { { "up_mdu3.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/up_mdu3.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu3 up_mdu3:u6 " "Info: Elaborating entity \"up_mdu3\" for hierarchy \"up_mdu3:u6\"" {  } { { "OLED128x32.vhd" "u6" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1591 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu4.vhd 2 1 " "Warning: Using design file up_mdu4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu4-beh " "Info: Found design unit 1: up_mdu4-beh" {  } { { "up_mdu4.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/up_mdu4.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu4 " "Info: Found entity 1: up_mdu4" {  } { { "up_mdu4.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/up_mdu4.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu4 up_mdu4:u7 " "Info: Elaborating entity \"up_mdu4\" for hierarchy \"up_mdu4:u7\"" {  } { { "OLED128x32.vhd" "u7" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1598 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_drv.vhd 2 1 " "Warning: Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_DRV-beh " "Info: Found design unit 1: LCD_DRV-beh" {  } { { "lcd_drv.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCD_DRV " "Info: Found entity 1: LCD_DRV" {  } { { "lcd_drv.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_DRV LCD_DRV:u8 " "Info: Elaborating entity \"LCD_DRV\" for hierarchy \"LCD_DRV:u8\"" {  } { { "OLED128x32.vhd" "u8" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1604 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_start lcd_drv.vhd(67) " "Warning (10036): Verilog HDL or VHDL warning at lcd_drv.vhd(67): object \"address_start\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "disp_color lcd_drv.vhd(68) " "Warning (10036): Verilog HDL or VHDL warning at lcd_drv.vhd(68): object \"disp_color\" assigned a value but never read" {  } { { "lcd_drv.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "up_mdu5.vhd 2 1 " "Warning: Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up_mdu5-beh " "Info: Found design unit 1: up_mdu5-beh" {  } { { "up_mdu5.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/up_mdu5.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 up_mdu5 " "Info: Found entity 1: up_mdu5" {  } { { "up_mdu5.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/up_mdu5.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_mdu5 LCD_DRV:u8\|up_mdu5:u0 " "Info: Elaborating entity \"up_mdu5\" for hierarchy \"LCD_DRV:u8\|up_mdu5:u0\"" {  } { { "lcd_drv.vhd" "u0" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 312 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cmd_rom.v 1 1 " "Warning: Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmd_rom " "Info: Found entity 1: cmd_rom" {  } { { "cmd_rom.v" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/cmd_rom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmd_rom LCD_DRV:u8\|cmd_rom:u1 " "Info: Elaborating entity \"cmd_rom\" for hierarchy \"LCD_DRV:u8\|cmd_rom:u1\"" {  } { { "lcd_drv.vhd" "u1" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 318 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.data_a 0 cmd_rom.v(6) " "Warning (10030): Net \"romA.data_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.waddr_a 0 cmd_rom.v(6) " "Warning (10030): Net \"romA.waddr_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "romA.we_a 0 cmd_rom.v(6) " "Warning (10030): Net \"romA.we_a\" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "cmd_rom.v" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/cmd_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "raminfr.vhd 2 1 " "Warning: Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr-behavioral " "Info: Found design unit 1: raminfr-behavioral" {  } { { "raminfr.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/raminfr.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Info: Found entity 1: raminfr" {  } { { "raminfr.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/raminfr.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raminfr LCD_DRV:u8\|raminfr:u2 " "Info: Elaborating entity \"raminfr\" for hierarchy \"LCD_DRV:u8\|raminfr:u2\"" {  } { { "lcd_drv.vhd" "u2" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 326 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 85 OLED128x32.ram0_cmd_rom_565410ab.hdl.mif " "Critical Warning: Memory depth (128) in the design file differs from memory depth (85) in the Memory Initialization File \"OLED128x32.ram0_cmd_rom_565410ab.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "LCD_DRV:u8\|raminfr:u2\|RAM~22 " "Info: Inferred altsyncram megafunction from the following design logic: \"LCD_DRV:u8\|raminfr:u2\|RAM~22\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Info: Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Info: Parameter WIDTH_A set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Info: Parameter WIDTHAD_A set to 15" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Info: Parameter NUMWORDS_A set to 32768" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "raminfr.vhd" "RAM~22" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/raminfr.vhd" 23 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Info: Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "OLED128x32.vhd" "Mod6" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 514 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "OLED128x32.vhd" "Div4" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 513 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "OLED128x32.vhd" "Mod7" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 519 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "OLED128x32.vhd" "Div5" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 518 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "OLED128x32.vhd" "Div2" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "OLED128x32.vhd" "Mod3" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "OLED128x32.vhd" "Div1" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 494 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "OLED128x32.vhd" "Mod2" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 494 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "OLED128x32.vhd" "Div0" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 493 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "OLED128x32.vhd" "Mod1" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 493 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "OLED128x32.vhd" "Div3" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 496 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "OLED128x32.vhd" "Mod4" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 496 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "OLED128x32.vhd" "Mod5" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 497 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "OLED128x32.vhd" "Mod0" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 481 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "OLED128x32.vhd" "Div6" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1344 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod8 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod8\"" {  } { { "OLED128x32.vhd" "Mod8" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1348 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LCD_DRV:u8\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Info: Elaborated megafunction instantiation \"LCD_DRV:u8\|raminfr:u2\|altsyncram:RAM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LCD_DRV:u8\|raminfr:u2\|altsyncram:RAM_rtl_0 " "Info: Instantiated megafunction \"LCD_DRV:u8\|raminfr:u2\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Info: Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Info: Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info: Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Info: Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh41.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fh41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh41 " "Info: Found entity 1: altsyncram_fh41" {  } { { "db/altsyncram_fh41.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/altsyncram_fh41.tdf" 33 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dra.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dra " "Info: Found entity 1: decode_dra" {  } { { "db/decode_dra.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/decode_dra.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_67a.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_67a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_67a " "Info: Found entity 1: decode_67a" {  } { { "db/decode_67a.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/decode_67a.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rlb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_rlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rlb " "Info: Found entity 1: mux_rlb" {  } { { "db/mux_rlb.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/mux_rlb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod6 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod6\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 514 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod6 " "Info: Instantiated megafunction \"lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 514 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h8m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_h8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h8m " "Info: Found entity 1: lpm_divide_h8m" {  } { { "db/lpm_divide_h8m.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_h8m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_93f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_93f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_93f " "Info: Found entity 1: alt_u_div_93f" {  } { { "db/alt_u_div_93f.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_93f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 513 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Info: Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 513 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_agm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_agm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_agm " "Info: Found entity 1: lpm_divide_agm" {  } { { "db/lpm_divide_agm.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_agm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Info: Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_13f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_13f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_13f " "Info: Found entity 1: alt_u_div_13f" {  } { { "db/alt_u_div_13f.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_13f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod7 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod7\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 519 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod7 " "Info: Instantiated megafunction \"lpm_divide:Mod7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 519 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_98m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_98m " "Info: Found entity 1: lpm_divide_98m" {  } { { "db/lpm_divide_98m.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_98m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Info: Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Info: Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_p2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div5 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div5\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 518 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div5 " "Info: Instantiated megafunction \"lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Info: Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 518 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6gm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_6gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6gm " "Info: Found entity 1: lpm_divide_6gm" {  } { { "db/lpm_divide_6gm.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_6gm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_rhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rhm " "Info: Found entity 1: lpm_divide_rhm" {  } { { "db/lpm_divide_rhm.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_rhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Info: Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_26f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_26f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_26f " "Info: Found entity 1: alt_u_div_26f" {  } { { "db/alt_u_div_26f.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_26f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod3\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod3 " "Info: Instantiated megafunction \"lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 495 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bbm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bbm " "Info: Found entity 1: lpm_divide_bbm" {  } { { "db/lpm_divide_bbm.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_bbm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Info: Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t8f " "Info: Found entity 1: alt_u_div_t8f" {  } { { "db/alt_u_div_t8f.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_t8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 494 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 494 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_4jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4jm " "Info: Found entity 1: lpm_divide_4jm" {  } { { "db/lpm_divide_4jm.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_4jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Info: Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 493 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Info: Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 493 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Info: Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 496 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Info: Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Info: Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 496 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Info: Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Info: Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 481 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Info: Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 481 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbm " "Info: Found entity 1: lpm_divide_dbm" {  } { { "db/lpm_divide_dbm.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/lpm_divide_dbm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Info: Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Info: Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_19f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div6 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div6\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1344 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div6 " "Info: Instantiated megafunction \"lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1344 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod8 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod8\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1348 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod8 " "Info: Instantiated megafunction \"lpm_divide:Mod8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 1348 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning: The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "TSL2561_scl " "Warning: Inserted always-enabled tri-state buffer between \"TSL2561_scl\" and its non-tri-state driver." {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 21 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SD178_scl " "Warning: Inserted always-enabled tri-state buffer between \"SD178_scl\" and its non-tri-state driver." {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 24 -1 0 } }  } 0 0 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 0 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "Info: One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "TSL2561_scl " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"TSL2561_scl\" is moved to its source" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 21 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1} { "Info" "IOPT_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "SD178_scl " "Info: Fan-out of permanently enabled tri-state buffer feeding bidir \"SD178_scl\" is moved to its source" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 24 -1 0 } }  } 0 0 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1}  } {  } 0 0 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lcd_drv.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 12 -1 0 } } { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 470 -1 0 } } { "i2c_master.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/i2c_master.vhd" 50 -1 0 } } { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 307 -1 0 } } { "i2c_master.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/i2c_master.vhd" 65 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 26 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 27 -1 0 } } { "lcd_drv.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/lcd_drv.vhd" 13 -1 0 } } { "i2c_master.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/i2c_master.vhd" 113 -1 0 } } { "dht11_basic.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/dht11_basic.vhd" 29 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "TSL2561_scl~synth " "Warning: Node \"TSL2561_scl~synth\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_NODE_NAME" "SD178_scl~synth " "Warning: Node \"SD178_scl~synth\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "debug GND " "Warning (13410): Pin \"debug\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segout\[7\] GND " "Warning (13410): Pin \"segout\[7\]\" is stuck at GND" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "BL VCC " "Warning (13410): Pin \"BL\" is stuck at VCC" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_13_result_int\[0\]~0\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_13_result_int\[0\]~0" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_t8f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_12~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_t8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_t8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26 " "Info (17048): Logic cell \"lpm_divide:Mod3\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_t8f.tdf" "add_sub_12_result_int\[0\]~26" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/db/alt_u_div_t8f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~0 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_4~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_bbm:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_t8f:divider\|op_3~18\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[0\] " "Warning (15610): No output dependent on input pin \"dipsw1\[0\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[1\] " "Warning (15610): No output dependent on input pin \"dipsw1\[1\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[2\] " "Warning (15610): No output dependent on input pin \"dipsw1\[2\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[3\] " "Warning (15610): No output dependent on input pin \"dipsw1\[3\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dipsw1\[4\] " "Warning (15610): No output dependent on input pin \"dipsw1\[4\]\"" {  } { { "OLED128x32.vhd" "" { Text "D:/work2/01_同步/競賽測驗/108工科賽公告/數位電子/LCD_108v2/OLED128x32.vhd" 29 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4683 " "Info: Implemented 4683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Info: Implemented 39 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Info: Implemented 5 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4601 " "Info: Implemented 4601 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 15:25:09 2019 " "Info: Processing ended: Sat Sep 21 15:25:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Info: Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Info: Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
