

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sat Jun  9 17:03:32 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  125731|  125731|  125731|  125731|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1152|  1152|         2|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!exitcond)
5 --> 
	4  / true

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%result = alloca [576 x i32], align 4"   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [cnn.cpp:22]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

 <State 2> : 3.63ns
ST_2 : Operation 8 [1/1] (3.63ns)   --->   "%tmp_V_3 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)" [cnn.cpp:23]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_61 = trunc i32 %tmp_V_3 to i17" [cnn.cpp:27]
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i49 @_ssdm_op_BitConcatenate.i49.i17.i32(i17 %tmp_61, i32 %tmp_V_2)" [cnn.cpp:27]
ST_2 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @cnn_xcel(i49 %p_Result_s, [576 x i32]* %result)" [cnn.cpp:30]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 1.77ns
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str50, i32 0, i32 0, [1 x i8]* @p_str51, [1 x i8]* @p_str52, [1 x i8]* @p_str53, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str54, [1 x i8]* @p_str55)"
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str44, i32 0, i32 0, [1 x i8]* @p_str45, [1 x i8]* @p_str46, [1 x i8]* @p_str47, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str48, [1 x i8]* @p_str49)"
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !145"
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !149"
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind"
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @cnn_xcel(i49 %p_Result_s, [576 x i32]* %result)" [cnn.cpp:30]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [cnn.cpp:33]

 <State 4> : 3.25ns
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_2, %2 ]"
ST_4 : Operation 20 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i, -448" [cnn.cpp:33]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"
ST_4 : Operation 22 [1/1] (1.73ns)   --->   "%i_2 = add i10 %i, 1" [cnn.cpp:33]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [cnn.cpp:33]
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = zext i10 %i to i64" [cnn.cpp:34]
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%result_addr = getelementptr [576 x i32]* %result, i64 0, i64 %tmp" [cnn.cpp:34]
ST_4 : Operation 26 [2/2] (3.25ns)   --->   "%tmp_V = load i32* %result_addr, align 4" [cnn.cpp:34]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [cnn.cpp:35]

 <State 5> : 6.89ns
ST_5 : Operation 28 [1/2] (3.25ns)   --->   "%tmp_V = load i32* %result_addr, align 4" [cnn.cpp:34]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 576> <RAM>
ST_5 : Operation 29 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %tmp_V)" [cnn.cpp:34]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "br label %1" [cnn.cpp:33]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'strm_in_V_V' (cnn.cpp:22) [13]  (3.63 ns)

 <State 2>: 3.63ns
The critical path consists of the following:
	fifo read on port 'strm_in_V_V' (cnn.cpp:23) [14]  (3.63 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn.cpp:33) [20]  (1.77 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn.cpp:33) [20]  (0 ns)
	'getelementptr' operation ('result_addr', cnn.cpp:34) [27]  (0 ns)
	'load' operation ('tmp.V', cnn.cpp:34) on array 'result' [28]  (3.25 ns)

 <State 5>: 6.89ns
The critical path consists of the following:
	'load' operation ('tmp.V', cnn.cpp:34) on array 'result' [28]  (3.25 ns)
	fifo write on port 'strm_out_V_V' (cnn.cpp:34) [29]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
