vsim -gui work.TB
# vsim -gui work.TB 
# Start time: 16:52:19 on May 21,2023
# Loading work.TB
# Loading work.ARM
# Loading work.IF_Stage
# Loading work.PC
# Loading work.Adder
# Loading work.Mux_2_1
# Loading work.Instru_mem
# Loading work.IF_Reg
# Loading work.HazardDetection
# Loading work.ID_Stage
# Loading work.ControlUnit
# Loading work.Condition_Check
# Loading work.RegisterFile
# Loading work.ID_Reg
# Loading work.EXE_Stage
# Loading work.Mux_3_1
# Loading work.Val2Gen
# Loading work.ALU
# Loading work.EXE_Reg
# Loading work.StatusRegister
# Loading work.ForwardingUnit
# Loading work.MEM_Stage
# Loading work.SRAMController
# Loading work.MEM_Reg
# Loading work.WB_Stage
# Loading work.SRAM
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'SRAM1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /TB/SRAM1 File: C:/project/ARM/TB.v Line: 23
add wave -position insertpoint  \
sim:/TB/ARM1/id_st/RF/regFile
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: shead  Hostname: SHEADEH-SURFACE  ProcessID: 14740
#           Attempting to use alternate WLF file "./wlftv76s29".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv76s29
add wave -position insertpoint  \
sim:/TB/SRAM1/memory
run
run
run
# ** Note: $stop    : C:/project/ARM/TB.v(39)
#    Time: 1020 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/project/ARM/TB.v line 39
# Error opening C:/project/ARM/TB.v
# Path name 'C:/project/ARM/TB.v' doesn't exist.
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/TB/ARM1/mem_st/SC/*
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'SRAM1'.  Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /TB/SRAM1 File: C:/project/ARM/TB.v Line: 23
run
run
run
# ** Note: $stop    : C:/project/ARM/TB.v(39)
#    Time: 1020 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/project/ARM/TB.v line 39
# Error opening C:/project/ARM/TB.v
# Path name 'C:/project/ARM/TB.v' doesn't exist.
run
run
run
run
add wave -position insertpoint sim:/TB/ARM1/mem_st/SC/*
# 0 compiles, 28 failed with no errors.
# Compile of Adder.v was successful.
# Compile of Altera.v was successful.
# Compile of ALU.v was successful.
# Compile of ARM.v was successful.
# Compile of Condition_Check.v was successful.
# Compile of ControlUnit.v was successful.
# Compile of EXE_Reg.v was successful.
# Compile of EXE_Stage.v was successful.
# Compile of ForwardingUnit.v was successful.
# Compile of HazardDetectionUnit.v was successful.
# Compile of ID_Reg.v was successful.
# Compile of ID_Stage.v was successful.
# Compile of IF_Reg.v was successful.
# Compile of IF_Stage.v was successful.
# Compile of Instru_mem.v was successful.
# Compile of MEM_Reg.v was successful.
# Compile of MEM_Stage.v was successful.
# Compile of Memory.v was successful.
# Compile of Mux_2_1.v was successful.
# Compile of Mux_3-1.v was successful.
# Compile of PC.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of SRAM.v was successful.
# Compile of SRAMController.v was successful.
# Compile of StatusRegister.v was successful.
# Compile of TB.v was successful.
# Compile of Val2Gen.v was successful.
# Compile of WB_Stage.v was successful.
# 28 compiles, 0 failed with no errors.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.TB
# Loading work.ARM
# Loading work.IF_Stage
# Loading work.PC
# Loading work.Adder
# Loading work.Mux_2_1
# Loading work.Instru_mem
# Loading work.IF_Reg
# Loading work.HazardDetection
# Loading work.ID_Stage
# Loading work.ControlUnit
# Loading work.Condition_Check
# Loading work.RegisterFile
# Loading work.ID_Reg
# Loading work.EXE_Stage
# Loading work.Mux_3_1
# Loading work.Val2Gen
# Loading work.ALU
# Loading work.EXE_Reg
# Loading work.StatusRegister
# Loading work.ForwardingUnit
# Loading work.MEM_Stage
# Loading work.SRAMController
# Loading work.MEM_Reg
# Loading work.WB_Stage
# Loading work.SRAM
run
run
run
# ** Note: $stop    : C:/University/CA Lab/ARM-main/TB.v(39)
#    Time: 1020 ps  Iteration: 0  Instance: /TB
# Break in Module TB at C:/University/CA Lab/ARM-main/TB.v line 39
run
run
run
run
run
run
run
# End time: 17:30:07 on May 21,2023, Elapsed time: 0:37:48
# Errors: 0, Warnings: 1
