# MIPS
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/NON%20PIPELINED%20PROCESSOR.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/piplining%20stages.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/ps2.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/IF1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/IF2.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/ID1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/IF2.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/EX1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/EX2.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/MEM1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/MEM2.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/WB1.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/WB2.JPG)
![](https://github.com/anandbaheti/MIPS/blob/main/DATA/PIPELLINED_PROCESSOR.JPG)
![]()
