Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06-SP1_Full64; Runtime version T-2022.06-SP1_Full64;  Dec 11 17:26 2024
[DRV] : RESET DONE
---------------------------------
[GEN]: op :0, addr : 4, din : 7
[DRV] : OP: WR, ADDR:4, DIN : 7
[MON] op:0, addr: 4, din : 7, dout:0
[SCO]: DATA STORED -> ADDR : 4 DATA : 7
-----------------------------------------------
[GEN]: op :0, addr : 2, din : 3
[DRV] : OP: WR, ADDR:2, DIN : 3
[MON] op:0, addr: 2, din : 3, dout:0
[SCO]: DATA STORED -> ADDR : 2 DATA : 3
-----------------------------------------------
[GEN]: op :0, addr : 4, din : 2
[DRV] : OP: WR, ADDR:4, DIN : 2
[MON] op:0, addr: 4, din : 2, dout:0
[SCO]: DATA STORED -> ADDR : 4 DATA : 2
-----------------------------------------------
[GEN]: op :0, addr : 2, din : 9
[DRV] : OP: WR, ADDR:2, DIN : 9
[MON] op:0, addr: 2, din : 9, dout:0
[SCO]: DATA STORED -> ADDR : 2 DATA : 9
-----------------------------------------------
[GEN]: op :0, addr : 3, din : 9
[DRV] : OP: WR, ADDR:3, DIN : 9
[MON] op:0, addr: 3, din : 9, dout:0
[SCO]: DATA STORED -> ADDR : 3 DATA : 9
-----------------------------------------------
[GEN]: op :0, addr : 3, din : 4
[DRV] : OP: WR, ADDR:3, DIN : 4
[MON] op:0, addr: 3, din : 4, dout:0
[SCO]: DATA STORED -> ADDR : 3 DATA : 4
-----------------------------------------------
[GEN]: op :0, addr : 2, din : 5
[DRV] : OP: WR, ADDR:2, DIN : 5
[MON] op:0, addr: 2, din : 5, dout:0
[SCO]: DATA STORED -> ADDR : 2 DATA : 5
-----------------------------------------------
[GEN]: op :0, addr : 4, din : 6
[DRV] : OP: WR, ADDR:4, DIN : 6
[MON] op:0, addr: 4, din : 6, dout:0
[SCO]: DATA STORED -> ADDR : 4 DATA : 6
-----------------------------------------------
[GEN]: op :0, addr : 4, din : 8
[DRV] : OP: WR, ADDR:4, DIN : 8
[MON] op:0, addr: 4, din : 8, dout:0
[SCO]: DATA STORED -> ADDR : 4 DATA : 8
-----------------------------------------------
[GEN]: op :1, addr : 3, din : 6
[DRV] : OP: RD, ADDR:3, DOUT : 4
[MON] op:1, addr: 3, din : 0, dout:4
[SCO] :DATA READ -> Data Matched exp: 4 rec:4
-----------------------------------------------
[GEN]: op :1, addr : 3, din : 6
[DRV] : OP: RD, ADDR:3, DOUT : 4
[MON] op:1, addr: 3, din : 0, dout:4
[SCO] :DATA READ -> Data Matched exp: 4 rec:4
-----------------------------------------------
[GEN]: op :0, addr : 3, din : 9
[DRV] : OP: WR, ADDR:3, DIN : 9
[MON] op:0, addr: 3, din : 9, dout:4
[SCO]: DATA STORED -> ADDR : 3 DATA : 9
-----------------------------------------------
[GEN]: op :1, addr : 2, din : 5
[DRV] : OP: RD, ADDR:2, DOUT : 5
[MON] op:1, addr: 2, din : 0, dout:5
[SCO] :DATA READ -> Data Matched exp: 5 rec:5
-----------------------------------------------
[GEN]: op :0, addr : 3, din : 4
[DRV] : OP: WR, ADDR:3, DIN : 4
[MON] op:0, addr: 3, din : 4, dout:5
[SCO]: DATA STORED -> ADDR : 3 DATA : 4
-----------------------------------------------
[GEN]: op :0, addr : 4, din : 5
[DRV] : OP: WR, ADDR:4, DIN : 5
[MON] op:0, addr: 4, din : 5, dout:5
[SCO]: DATA STORED -> ADDR : 4 DATA : 5
-----------------------------------------------
[GEN]: op :0, addr : 4, din : 4
[DRV] : OP: WR, ADDR:4, DIN : 4
[MON] op:0, addr: 4, din : 4, dout:5
[SCO]: DATA STORED -> ADDR : 4 DATA : 4
-----------------------------------------------
[GEN]: op :1, addr : 2, din : 7
[DRV] : OP: RD, ADDR:2, DOUT : 5
[MON] op:1, addr: 2, din : 0, dout:5
[SCO] :DATA READ -> Data Matched exp: 5 rec:5
-----------------------------------------------
[GEN]: op :1, addr : 2, din : 7
[DRV] : OP: RD, ADDR:2, DOUT : 5
[MON] op:1, addr: 2, din : 0, dout:5
[SCO] :DATA READ -> Data Matched exp: 5 rec:5
-----------------------------------------------
[GEN]: op :0, addr : 3, din : 2
[DRV] : OP: WR, ADDR:3, DIN : 2
[MON] op:0, addr: 3, din : 2, dout:5
[SCO]: DATA STORED -> ADDR : 3 DATA : 2
-----------------------------------------------
[GEN]: op :1, addr : 2, din : 5
[DRV] : OP: RD, ADDR:2, DOUT : 5
[MON] op:1, addr: 2, din : 0, dout:5
[SCO] :DATA READ -> Data Matched exp: 5 rec:5
-----------------------------------------------
$finish called from file "../tb/i2c_tb.sv", line 360.
$finish at simulation time           1601295000
           V C S   S i m u l a t i o n   R e p o r t 
Time: 1601295000 ps
CPU Time:      0.480 seconds;       Data structure size:   0.1Mb
Wed Dec 11 17:26:55 2024
