{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698312520162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698312520162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 14:58:40 2023 " "Processing started: Thu Oct 26 14:58:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698312520162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698312520162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spi_shift -c spi_shift " "Command: quartus_map --read_settings_files=on --write_settings_files=off spi_shift -c spi_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698312520162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698312520433 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698312520433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/spi/rtl/spi_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /college/maven silicon/spi/rtl/spi_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_shift " "Found entity 1: spi_shift" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698312525929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698312525929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/college/maven silicon/spi/rtl/spi_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /college/maven silicon/spi/rtl/spi_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698312525930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "spi_shift " "Elaborating entity \"spi_shift\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698312525949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi_shift.v(46) " "Verilog HDL assignment warning at spi_shift.v(46): truncated value with size 32 to match size of target (4)" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698312525961 "|spi_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 spi_shift.v(85) " "Verilog HDL assignment warning at spi_shift.v(85): truncated value with size 4 to match size of target (3)" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698312525961 "|spi_shift"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 spi_shift.v(86) " "Verilog HDL assignment warning at spi_shift.v(86): truncated value with size 4 to match size of target (3)" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1698312525962 "|spi_shift"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698312526271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698312526567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698312526567 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "byte_sel\[1\] " "No output dependent on input pin \"byte_sel\[1\]\"" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698312526586 "|spi_shift|byte_sel[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "byte_sel\[2\] " "No output dependent on input pin \"byte_sel\[2\]\"" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698312526586 "|spi_shift|byte_sel[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "byte_sel\[3\] " "No output dependent on input pin \"byte_sel\[3\]\"" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698312526586 "|spi_shift|byte_sel[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "latch\[1\] " "No output dependent on input pin \"latch\[1\]\"" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698312526586 "|spi_shift|latch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "latch\[2\] " "No output dependent on input pin \"latch\[2\]\"" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698312526586 "|spi_shift|latch[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "latch\[3\] " "No output dependent on input pin \"latch\[3\]\"" {  } { { "../../rtl/spi_shift.v" "" { Text "D:/college/Maven Silicon/SPI/rtl/spi_shift.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698312526586 "|spi_shift|latch[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698312526586 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "29 " "Implemented 29 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698312526587 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698312526587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698312526587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698312526587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698312526599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 14:58:46 2023 " "Processing ended: Thu Oct 26 14:58:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698312526599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698312526599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698312526599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698312526599 ""}
