// Seed: 1713968501
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  always_comb @(negedge 1) cover ("" >= id_1);
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    input tri id_7
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
module module_2;
  initial id_1 = id_1;
  wire id_2;
  always @(id_2);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
