=====
SETUP
2.504
7.495
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
7.495
=====
SETUP
2.504
7.495
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
7.495
=====
SETUP
2.541
7.457
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
7.457
=====
SETUP
2.541
7.457
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
7.457
=====
SETUP
2.549
7.093
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.645
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0
5.994
7.093
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
7.093
=====
SETUP
2.549
7.093
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.645
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0
5.994
7.093
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
7.093
=====
SETUP
2.789
6.853
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.645
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0
5.821
6.853
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
6.853
=====
SETUP
2.789
6.853
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.645
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0
5.821
6.853
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
6.853
=====
SETUP
2.831
7.168
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
7.168
=====
SETUP
2.913
7.085
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1
7.085
=====
SETUP
2.913
7.085
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
7.085
=====
SETUP
2.913
7.085
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
7.085
=====
SETUP
3.266
6.732
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
6.732
=====
SETUP
3.266
6.732
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
6.732
=====
SETUP
3.266
6.732
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
6.732
=====
SETUP
3.266
6.732
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
6.732
=====
SETUP
3.266
6.732
9.999
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/htrans_1d_1_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s4
3.606
4.428
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
5.574
6.376
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
6.732
=====
SETUP
3.275
6.367
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1
3.299
4.398
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0
5.268
6.367
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
6.367
=====
SETUP
3.529
6.113
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.639
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0
5.081
6.113
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
6.113
=====
SETUP
3.529
6.113
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.639
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0
5.081
6.113
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
6.113
=====
SETUP
3.529
6.113
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.639
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0
5.081
6.113
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
6.113
=====
SETUP
3.652
5.990
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.645
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0
5.168
5.990
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
5.990
=====
SETUP
3.810
5.832
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1
3.299
4.360
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0
4.800
5.832
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1
5.832
=====
SETUP
3.810
5.832
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1
3.299
4.360
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0
4.800
5.832
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
5.832
=====
SETUP
3.939
5.703
9.642
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.690
2.149
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
3.613
4.639
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0
5.077
5.703
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
5.703
=====
HOLD
0.708
2.339
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n198_s1
1.967
2.339
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0
2.339
=====
HOLD
0.709
2.340
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n60_s1
1.968
2.340
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
2.340
=====
HOLD
0.951
2.582
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n61_s1
2.210
2.582
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0
2.582
=====
HOLD
0.953
2.584
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0
2.584
=====
HOLD
1.186
2.832
1.646
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3
2.210
2.595
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
2.832
=====
HOLD
3.098
4.729
1.631
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2
2.821
3.547
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1
4.729
=====
HOLD
9.448
2.757
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0
2.201
2.757
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1
2.757
=====
HOLD
9.448
2.757
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0
2.201
2.757
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1
2.757
=====
HOLD
9.611
2.919
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0
2.195
2.919
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1
2.919
=====
HOLD
9.611
2.919
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0
2.195
2.919
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
2.919
=====
HOLD
9.611
2.919
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0
2.195
2.919
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
2.919
=====
HOLD
9.611
2.919
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0
2.195
2.919
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1
2.919
=====
HOLD
9.616
2.925
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0
2.201
2.925
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1
2.925
=====
HOLD
9.616
2.925
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0
2.201
2.925
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1
2.925
=====
HOLD
9.618
2.927
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0
2.201
2.927
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1
2.927
=====
HOLD
9.834
3.157
-6.677
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.518
2.903
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
3.157
=====
HOLD
9.834
3.157
-6.677
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.518
2.903
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
3.157
=====
HOLD
9.834
3.157
-6.677
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.518
2.903
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
3.157
=====
HOLD
9.834
3.157
-6.677
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.518
2.903
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1
3.157
=====
HOLD
9.834
3.157
-6.677
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.518
2.903
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1
3.157
=====
HOLD
9.880
3.188
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0
2.464
3.188
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1
3.188
=====
HOLD
9.950
3.259
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0
2.535
3.259
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1
3.259
=====
HOLD
9.950
3.259
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0
2.535
3.259
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1
3.259
=====
HOLD
9.950
3.259
-6.692
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0
2.535
3.259
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1
3.259
=====
HOLD
10.085
3.408
-6.677
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0
1.631
1.964
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5
2.518
2.903
arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1
3.408
