$comment
	File created using the following command:
		vcd file LAB401.msim.vcd -direction
$end
$date
	Thu Sep 07 14:26:04 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module LAB401_vlg_vec_tst $end
$var reg 1 ! KEY [0:0] $end
$var reg 10 " SW [9:0] $end
$var wire 1 # HEX0 [6] $end
$var wire 1 $ HEX0 [5] $end
$var wire 1 % HEX0 [4] $end
$var wire 1 & HEX0 [3] $end
$var wire 1 ' HEX0 [2] $end
$var wire 1 ( HEX0 [1] $end
$var wire 1 ) HEX0 [0] $end
$var wire 1 * HEX1 [6] $end
$var wire 1 + HEX1 [5] $end
$var wire 1 , HEX1 [4] $end
$var wire 1 - HEX1 [3] $end
$var wire 1 . HEX1 [2] $end
$var wire 1 / HEX1 [1] $end
$var wire 1 0 HEX1 [0] $end
$var wire 1 1 sampler $end
$scope module i1 $end
$var wire 1 2 gnd $end
$var wire 1 3 vcc $end
$var wire 1 4 unknown $end
$var tri1 1 5 devclrn $end
$var tri1 1 6 devpor $end
$var tri1 1 7 devoe $end
$var wire 1 8 M12|Count~0_combout $end
$var wire 1 9 M0|Count~0_combout $end
$var wire 1 : SW[0]~clkctrl_outclk $end
$var wire 1 ; M0|Count~regout $end
$var wire 1 < M2|Count~0_combout $end
$var wire 1 = M2|Count~regout $end
$var wire 1 > M4|Count~0_combout $end
$var wire 1 ? M4|Count~regout $end
$var wire 1 @ M6|Count~0_combout $end
$var wire 1 A M6|Count~regout $end
$var wire 1 B M10|Count~0_combout $end
$var wire 1 C M10|Count~regout $end
$var wire 1 D M8|Count~0_combout $end
$var wire 1 E M8|Count~regout $end
$var wire 1 F M14|Count~0_combout $end
$var wire 1 G M14|Count~1_combout $end
$var wire 1 H M14|Count~regout $end
$var wire 1 I M12|Count~1_combout $end
$var wire 1 J M12|Count~regout $end
$var wire 1 K M16|Mux6~0_combout $end
$var wire 1 L M16|Mux5~0_combout $end
$var wire 1 M M16|Mux4~0_combout $end
$var wire 1 N M16|Mux3~0_combout $end
$var wire 1 O M16|Mux2~0_combout $end
$var wire 1 P M16|Mux1~0_combout $end
$var wire 1 Q M16|Mux0~0_combout $end
$var wire 1 R M15|Mux6~0_combout $end
$var wire 1 S M15|Mux5~0_combout $end
$var wire 1 T M15|Mux4~0_combout $end
$var wire 1 U M15|Mux3~0_combout $end
$var wire 1 V M15|Mux2~0_combout $end
$var wire 1 W M15|Mux1~0_combout $end
$var wire 1 X M15|Mux0~0_combout $end
$var wire 1 Y SW~combout [9] $end
$var wire 1 Z SW~combout [8] $end
$var wire 1 [ SW~combout [7] $end
$var wire 1 \ SW~combout [6] $end
$var wire 1 ] SW~combout [5] $end
$var wire 1 ^ SW~combout [4] $end
$var wire 1 _ SW~combout [3] $end
$var wire 1 ` SW~combout [2] $end
$var wire 1 a SW~combout [1] $end
$var wire 1 b SW~combout [0] $end
$var wire 1 c V [7] $end
$var wire 1 d V [6] $end
$var wire 1 e V [5] $end
$var wire 1 f V [4] $end
$var wire 1 g V [3] $end
$var wire 1 h V [2] $end
$var wire 1 i V [1] $end
$var wire 1 j V [0] $end
$var wire 1 k KEY~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
bx11 "
0)
0(
0'
0&
0%
0$
1#
00
0/
0.
0-
0,
0+
1*
x1
02
13
x4
15
16
17
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
1b
1a
z`
z_
z^
z]
z\
z[
zZ
zY
zj
zi
zh
zg
zf
0e
zd
zc
1k
$end
#10000
b0 !
0k
01
#20000
b1 !
1k
11
1;
1W
1V
1U
1R
1<
09
1$
1%
1&
1)
#30000
b0 !
0k
01
#40000
b1 !
1k
11
1=
0;
1X
0V
0U
1T
0R
19
0%
0&
1'
0)
0#
#50000
b0 !
0k
01
#60000
b1 !
1k
11
1;
1V
0T
1>
0<
09
1%
0'
#70000
b0 !
0k
01
#80000
b1 !
1k
11
1?
0=
0;
0W
1U
1R
19
0$
1&
1)
#90000
b0 !
0k
01
#110000
bx10 "
bx00 "
0b
0a
0:
11
09
0?
0X
0V
0U
0R
0>
0%
0&
0)
1#
#1000000
