Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Oct 17 13:55:21 2025
| Host         : PCLDY-ESGT-419 running 64-bit major release  (build 9200)
| Command      : report_drc -file out/post_imp_drc.rpt
| Design       : red_pitaya_top
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: red_pitaya_top
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 164
+----------+----------+----------------------------+--------+
| Rule     | Severity | Description                | Checks |
+----------+----------+----------------------------+--------+
| DPIP-1   | Warning  | Input pipelining           | 46     |
| DPOP-1   | Warning  | PREG Output pipelining     | 22     |
| DPOP-2   | Warning  | MREG Output pipelining     | 28     |
| PDRC-132 | Warning  | SLICE_PairEqSame_A6A5_WARN | 6      |
| PDRC-134 | Warning  | SLICE_PairEqSame_B6B5_WARN | 6      |
| PDRC-136 | Warning  | SLICE_PairEqSame_C6C5_WARN | 14     |
| PDRC-138 | Warning  | SLICE_PairEqSame_D6D5_WARN | 14     |
| PDRC-140 | Warning  | SLICE_PairEqSame_A6A5_WARN | 4      |
| PDRC-142 | Warning  | SLICE_PairEqSame_B6B5_WARN | 5      |
| PDRC-144 | Warning  | SLICE_PairEqSame_C6C5_WARN | 10     |
| PDRC-146 | Warning  | SLICE_PairEqSame_D6D5_WARN | 9      |
+----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP i_asg/ch[0]/dac_mult_reg input i_asg/ch[0]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP i_asg/ch[1]/dac_mult_reg input i_asg/ch[1]/dac_mult_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP i_dsp/genblk2[0].i_pid/ki_mult_reg input i_dsp/genblk2[0].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP i_dsp/genblk2[0].i_pid/kp_mult0 input i_dsp/genblk2[0].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP i_dsp/genblk2[1].i_pid/ki_mult_reg input i_dsp/genblk2[1].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP i_dsp/genblk2[1].i_pid/kp_mult0 input i_dsp/genblk2[1].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP i_dsp/genblk2[2].i_pid/ki_mult_reg input i_dsp/genblk2[2].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP i_dsp/genblk2[2].i_pid/kp_mult0 input i_dsp/genblk2[2].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP i_dsp/genblk2[3].i_pid/ki_mult_reg input i_dsp/genblk2[3].i_pid/ki_mult_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP i_dsp/genblk2[3].i_pid/kp_mult0 input i_dsp/genblk2[3].i_pid/kp_mult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/demodulator/product1_reg input i_dsp/genblk3[5].iq/demodulator/product1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/demodulator/product2_reg input i_dsp/genblk3[5].iq/demodulator/product2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[0]/product input i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[0]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[0]/product input i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[0]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[1]/product input i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[1]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[1]/product input i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[1]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/i0_product_and_sat/product input i_dsp/genblk3[5].iq/modulator/i0_product_and_sat/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/i0_product_and_sat/product input i_dsp/genblk3[5].iq/modulator/i0_product_and_sat/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/secondproduct1 input i_dsp/genblk3[5].iq/modulator/secondproduct1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/secondproduct1 input i_dsp/genblk3[5].iq/modulator/secondproduct1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP i_dsp/genblk3[5].iq/modulator/secondproduct2 input i_dsp/genblk3[5].iq/modulator/secondproduct2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/demodulator/product1_reg input i_dsp/genblk3[6].iq/demodulator/product1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/demodulator/product2_reg input i_dsp/genblk3[6].iq/demodulator/product2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[0]/product input i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[0]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[0]/product input i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[0]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[1]/product input i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[1]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[1]/product input i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[1]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/i0_product_and_sat/product input i_dsp/genblk3[6].iq/modulator/i0_product_and_sat/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/i0_product_and_sat/product input i_dsp/genblk3[6].iq/modulator/i0_product_and_sat/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/secondproduct1 input i_dsp/genblk3[6].iq/modulator/secondproduct1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/secondproduct1 input i_dsp/genblk3[6].iq/modulator/secondproduct1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP i_dsp/genblk3[6].iq/modulator/secondproduct2 input i_dsp/genblk3[6].iq/modulator/secondproduct2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/demodulator/product1_reg input i_dsp/genblk4[7].iq_2_outputs/demodulator/product1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/demodulator/product2_reg input i_dsp/genblk4[7].iq_2_outputs/demodulator/product2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product input i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product input i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product input i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product input i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/i0_product_and_sat/product input i_dsp/genblk4[7].iq_2_outputs/modulator/i0_product_and_sat/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/i0_product_and_sat/product input i_dsp/genblk4[7].iq_2_outputs/modulator/i0_product_and_sat/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/q0_product_and_sat/product input i_dsp/genblk4[7].iq_2_outputs/modulator/q0_product_and_sat/product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/q0_product_and_sat/product input i_dsp/genblk4[7].iq_2_outputs/modulator/q0_product_and_sat/product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct1 input i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct1 input i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct2 input i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct2 input i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[5].iq/demodulator/product1_reg output i_dsp/genblk3[5].iq/demodulator/product1_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[5].iq/demodulator/product2_reg output i_dsp/genblk3[5].iq/demodulator/product2_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[0]/product output i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[1]/product output i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/i0_product_and_sat/product output i_dsp/genblk3[5].iq/modulator/i0_product_and_sat/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/secondproduct1 output i_dsp/genblk3[5].iq/modulator/secondproduct1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/secondproduct2 output i_dsp/genblk3[5].iq/modulator/secondproduct2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[6].iq/demodulator/product1_reg output i_dsp/genblk3[6].iq/demodulator/product1_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[6].iq/demodulator/product2_reg output i_dsp/genblk3[6].iq/demodulator/product2_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[0]/product output i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[1]/product output i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/i0_product_and_sat/product output i_dsp/genblk3[6].iq/modulator/i0_product_and_sat/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/secondproduct1 output i_dsp/genblk3[6].iq/modulator/secondproduct1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/secondproduct2 output i_dsp/genblk3[6].iq/modulator/secondproduct2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/demodulator/product1_reg output i_dsp/genblk4[7].iq_2_outputs/demodulator/product1_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/demodulator/product2_reg output i_dsp/genblk4[7].iq_2_outputs/demodulator/product2_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product output i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product output i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/i0_product_and_sat/product output i_dsp/genblk4[7].iq_2_outputs/modulator/i0_product_and_sat/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/q0_product_and_sat/product output i_dsp/genblk4[7].iq_2_outputs/modulator/q0_product_and_sat/product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct1 output i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct2 output i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP i_asg/ch[0]/dac_mult_reg multiplier stage i_asg/ch[0]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP i_asg/ch[1]/dac_mult_reg multiplier stage i_asg/ch[1]/dac_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP i_dsp/genblk2[0].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[0].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP i_dsp/genblk2[1].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[1].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP i_dsp/genblk2[2].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[2].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP i_dsp/genblk2[3].i_pid/ki_mult_reg multiplier stage i_dsp/genblk2[3].i_pid/ki_mult_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[5].iq/demodulator/product1_reg multiplier stage i_dsp/genblk3[5].iq/demodulator/product1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[5].iq/demodulator/product2_reg multiplier stage i_dsp/genblk3[5].iq/demodulator/product2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[0]/product multiplier stage i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[1]/product multiplier stage i_dsp/genblk3[5].iq/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/i0_product_and_sat/product multiplier stage i_dsp/genblk3[5].iq/modulator/i0_product_and_sat/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/secondproduct1 multiplier stage i_dsp/genblk3[5].iq/modulator/secondproduct1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[5].iq/modulator/secondproduct2 multiplier stage i_dsp/genblk3[5].iq/modulator/secondproduct2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[6].iq/demodulator/product1_reg multiplier stage i_dsp/genblk3[6].iq/demodulator/product1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[6].iq/demodulator/product2_reg multiplier stage i_dsp/genblk3[6].iq/demodulator/product2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[0]/product multiplier stage i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[1]/product multiplier stage i_dsp/genblk3[6].iq/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/i0_product_and_sat/product multiplier stage i_dsp/genblk3[6].iq/modulator/i0_product_and_sat/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/secondproduct1 multiplier stage i_dsp/genblk3[6].iq/modulator/secondproduct1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP i_dsp/genblk3[6].iq/modulator/secondproduct2 multiplier stage i_dsp/genblk3[6].iq/modulator/secondproduct2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/demodulator/product1_reg multiplier stage i_dsp/genblk4[7].iq_2_outputs/demodulator/product1_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/demodulator/product2_reg multiplier stage i_dsp/genblk4[7].iq_2_outputs/demodulator/product2_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product multiplier stage i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[0]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product multiplier stage i_dsp/genblk4[7].iq_2_outputs/modulator/firstproduct_saturation[1]/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/i0_product_and_sat/product multiplier stage i_dsp/genblk4[7].iq_2_outputs/modulator/i0_product_and_sat/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/q0_product_and_sat/product multiplier stage i_dsp/genblk4[7].iq_2_outputs/modulator/q0_product_and_sat/product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct1 multiplier stage i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct2 multiplier stage i_dsp/genblk4[7].iq_2_outputs/modulator/secondproduct2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X15Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X21Y51 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X23Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#4 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X25Y33 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#5 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X27Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#6 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X31Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X23Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X25Y33 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X27Y36 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#4 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X27Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#5 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X40Y53 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#6 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X43Y8 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X13Y97 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X17Y35 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#3 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X19Y37 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#4 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X19Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#5 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X1Y78 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#6 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X21Y34 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#7 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X21Y64 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#8 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X22Y71 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#9 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X23Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#10 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X25Y33 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#11 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X27Y36 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#12 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X27Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#13 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X33Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#14 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X43Y8 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X11Y56 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X11Y60 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X17Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X19Y37 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#5 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X21Y34 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#6 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X23Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#7 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X25Y33 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#8 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y36 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#9 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y74 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#10 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X33Y98 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#11 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X35Y54 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#12 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X39Y94 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#13 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X43Y8 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#14 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X7Y54 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X20Y51 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X24Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#3 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X32Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#4 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X6Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X20Y54 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X24Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X32Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#4 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X42Y55 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#5 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X6Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X20Y46 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X20Y54 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#3 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X24Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#4 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X32Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#5 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X42Y50 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#6 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X42Y55 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#7 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X4Y78 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#8 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X6Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#9 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X8Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#10 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X8Y95 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X12Y62 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X12Y94 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X20Y54 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X32Y75 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#5 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X34Y56 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#6 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X42Y55 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#7 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X6Y72 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#8 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X8Y77 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#9 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X8Y95 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>


