============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.12-s068_1
  Generated on:           Feb 24 2023  04:52:20 pm
  Module:                 bsg_cgol_cell
  Operating conditions:   ss_100C_1v60 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (461 ps) Setup Check with Pin data_o_reg/CLK->D
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (F) data_i[4]
          Clock: (R) clk
       Endpoint: (R) data_o_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     262                  
       Uncertainty:-     100                  
     Required Time:=    9638                  
      Launch Clock:-       0                  
       Input Delay:-    5000                  
         Data Path:-    4177                  
             Slack:=     461                  

Exceptions/Constraints:
  input_delay             5000            constraints.tcl_line_12_4_1 

#---------------------------------------------------------------------------------------------------------------------------
#          Timing Point           Flags     Arc     Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------
  data_i[4]                       -       -         F     (arrival)                     1  7.6     0     0    5000    (-,-) 
  cnt/recurse.right/g88__2802/SUM -       A->SUM    F     sky130_fd_sc_hd__ha_1         2 13.7   206   727    5727    (-,-) 
  cnt/recurse.right/g86__3680/X   -       A->X      F     sky130_fd_sc_hd__xor2_1       1  7.6   164   389    6116    (-,-) 
  cnt/g142__8246/COUT             -       A->COUT   F     sky130_fd_sc_hd__ha_1         1  9.2   139   508    6624    (-,-) 
  cnt/g141__5122/COUT             -       CIN->COUT F     sky130_fd_sc_hd__fa_1         1  9.2   205   918    7542    (-,-) 
  cnt/g140__1705/SUM              -       CIN->SUM  F     sky130_fd_sc_hd__fa_1         1  6.9   196  1080    8622    (-,-) 
  g191__7098/Y                    -       A3->Y     R     sky130_fd_sc_hd__o32ai_1      1  6.3   537   555    9177    (-,-) 
  data_o_reg/D                    -       -         R     sky130_fd_sc_hd__dfxtp_1      1    -     -     0    9177    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------



Path 2: MET (4136 ps) Late External Delay Assertion at pin data_o
           View: ss_100C_1v60.setup_view
          Group: clk
     Startpoint: (R) data_o_reg/CLK
          Clock: (R) clk
       Endpoint: (R) data_o
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    5000                  
       Uncertainty:-     100                  
     Required Time:=    4900                  
      Launch Clock:-       0                  
         Data Path:-     764                  
             Slack:=    4136                  

Exceptions/Constraints:
  output_delay             5000            constraints.tcl_line_13 

#-------------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  data_o_reg/CLK -       -      R     (arrival)                     1    -     0     0       0    (-,-) 
  data_o_reg/Q   -       CLK->Q R     sky130_fd_sc_hd__dfxtp_1      3 19.2   300   764     764    (-,-) 
  data_o         -       -      R     (port)                        -    -     -     0     764    (-,-) 
#-------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

