$version Generated by VerilatedVcd $end
$date Wed Nov 15 13:06:49 2023
 $end
$timescale  10ps $end

 $scope module TOP $end
  $var wire  1 K clk [0:0] $end
  $var wire  1 S eoc [0:0] $end
  $var wire  1 [ input_hold_digital [0:0] $end
  $var wire 10 c input_voltage_real [9:0] $end
  $var wire 10 k output_result_digital [9:0] $end
  $var wire  1 s reset [0:0] $end
  $scope module sar_adc__N_BITS_10 $end
   $var wire  1 K clk [0:0] $end
   $var wire  1 S eoc [0:0] $end
   $var wire  1 [ input_hold_digital [0:0] $end
   $var wire 10 c input_voltage_real [9:0] $end
   $var wire 10 k output_result_digital [9:0] $end
   $var wire  1 s reset [0:0] $end
   $scope module v $end
    $var wire 32 G" N_BITS [31:0] $end
    $var wire  1 K clk $end
    $var wire  1 %! comparator_output_digital $end
    $var wire  1 S eoc $end
    $var wire  1 [ input_hold_digital $end
    $var wire 10 c input_voltage_real [9:0] $end
    $var wire 10 { n_voltage_real [9:0] $end
    $var wire 10 k output_result_digital [9:0] $end
    $var wire 10 # p_voltage_real [9:0] $end
    $var wire  1 s reset $end
    $scope module DAC_instance $end
     $var wire  1 K clk $end
     $var wire 13 A# const_16 [12:0] $end
     $var wire 15 y# const_28 [14:0] $end
     $var wire 11 -! input_voltage_digital [10:0] $end
     $var wire 10 { output_voltage_real [9:0] $end
     $var wire 44 )# padl_12 [43:0] $end
     $var wire 22 9# padl_14 [21:0] $end
     $var wire 44 /" padl_19 [43:0] $end
     $var wire 54 a# padl_24 [53:0] $end
     $var wire 27 q# padl_26 [26:0] $end
     $var wire 54 M! padl_4 [53:0] $end
     $var wire 22 9# padl_bits_13 [21:0] $end
     $var wire 13 A# padl_bits_15 [12:0] $end
     $var wire 22 ?" padl_bits_20 [21:0] $end
     $var wire 27 q# padl_bits_25 [26:0] $end
     $var wire 15 y# padl_bits_27 [14:0] $end
     $var wire 27 ]! padl_bits_5 [26:0] $end
     $var wire  9 I# padl_bits_zero_17 [8:0] $end
     $var wire 22 Q# padl_bits_zero_18 [21:0] $end
     $var wire 22 Q# padl_bits_zero_23 [21:0] $end
     $var wire 10 { padr_0 [9:0] $end
     $var wire 22 ?" padr_21 [21:0] $end
     $var wire 27 ]! padr_6 [26:0] $end
     $var wire  2 o" padr_bits_1 [1:0] $end
     $var wire 11 Y# padr_bits_22 [10:0] $end
     $var wire 13 w" padr_bits_7 [12:0] $end
     $var wire  1 s reset $end
     $var wire  1 !# toSInt_8 [0:0] $end
     $var wire 14 e! toSInt_imm_9 [13:0] $end
     $var wire 35 m! truncR_10 [34:0] $end
     $var wire 29 5! truncR_2 [28:0] $end
     $var wire 44 }! truncval_11 [43:0] $end
     $var wire 54 =! truncval_3 [53:0] $end
    $upscope $end
    $scope module SAR_instance $end
     $var wire 32 G" N_BITS [31:0] $end
     $var wire  1 K clk $end
     $var wire  1 [ conduct_comparison $end
     $var wire  4 ; counter [3:0] $end
     $var wire  1 S eoc $end
     $var wire  1 %! feedback_value $end
     $var wire 10 k quantized_voltage [9:0] $end
     $var wire 10 C quantized_voltage_register [9:0] $end
     $var wire  1 s reset $end
     $scope module unnamedblk1 $end
      $var wire 32 g" i [31:0] $end
     $upscope $end
    $upscope $end
    $scope module comparator_instance $end
     $var wire  1 K clk $end
     $var wire 10 { n_voltage_real [9:0] $end
     $var wire  1 %! out_digital [0:0] $end
     $var wire 10 # p_voltage_real [9:0] $end
     $var wire  1 s reset $end
     $var wire  1 K sys_clk $end
    $upscope $end
    $scope module sah $end
     $var wire  1 K clk $end
     $var wire 32 3 fsm [31:0] $end
     $var wire 32 _" fsm_1 [31:0] $end
     $var wire 32 W" fsm_init [31:0] $end
     $var wire  1 [ input_control_digital [0:0] $end
     $var wire 10 c input_voltage_real [9:0] $end
     $var wire 10 # output_voltage_real [9:0] $end
     $var wire  1 + prev_sys_clk [0:0] $end
     $var wire  1 s reset $end
     $var wire 10 # state_cap [9:0] $end
     $var wire  4 O" state_cycle_counter [3:0] $end
     $var wire  1 K sys_clk $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#50
b0000000000 #
0+
b00000000000000000000000000000000 3
b0000 ;
b0000000000 C
0K
0S
0[
b0000000000 c
b1000000000 k
1s
b0011010000 {
0%!
b01000000000 -!
b00110100110010000000000000000 5!
b000000000000000000000000000110100110010000000000000000 =!
b000000000000000000000000000000110100110010000000000000 M!
b000110100110010000000000000 ]!
b00011010011001 e!
b00110100110011000000000000000000000 m!
b00000000000110100110011000000000000000000000 }!
b00000000000000000000000100000000000000000000 /"
b0100000000000000000000 ?"
b00000000000000000000000000001010 G"
b0000 O"
b00000000000000000000000000000000 W"
b00000000000000000000000000000001 _"
b00000000000000000000000000001010 g"
b00 o"
b0000000000000 w"
0!#
b00000000000000000000000000000001101001100110 )#
b0000000001101001100110 9#
b1101001100110 A#
b000000000 I#
b0000000000000000000000 Q#
b00000000000 Y#
b000000000000000000000000000000000000000000000000001000 a#
b000000000000000000000001000 q#
b000000000001000 y#
#100
1+
1K
#150
0K
#200
1K
#250
0K
#300
1K
