// Seed: 2237355088
module module_0 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5
);
endmodule
module module_0 (
    output wor id_0,
    output uwire id_1,
    output tri0 id_2,
    input tri id_3,
    input wand id_4
    , id_17,
    output logic id_5,
    input tri0 id_6,
    output tri id_7,
    input tri id_8,
    input tri id_9,
    input tri0 module_1,
    input uwire id_11,
    output wor id_12,
    output tri1 id_13,
    output supply0 id_14,
    input logic id_15
);
  always_latch @(negedge id_8) id_5 <= id_15;
  module_0(
      id_6, id_13, id_11, id_11, id_9, id_3
  );
endmodule
