
<!--
**dtejaswarreddy10/dtejaswarreddy10** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- 🔭 I’m currently working on ...
- 🌱 I’m currently learning ...
- 👯 I’m looking to collaborate on ...
- 🤔 I’m looking for help with ...
- 💬 Ask me about ...
- 📫 How to reach me: ...
- 😄 Pronouns: ...
- ⚡ Fun fact: ...
-->

# 👋 Hi, I'm Tejeswara Reddy Dudyala  

🚀 **ASIC RTL Design Engineer | VLSI Enthusiast | Digital Design & Verification Specialist**

---

### 💡 About Me  
I’m an RTL Design Engineer with **2+ years of professional experience** in **Design and Verification**.  
I specialize in **FSM-based RTL design**, **protocol understanding**, and **verification using SystemVerilog & UVM**.  

I’m passionate about building optimized, high-performance digital systems and love to explore the complete **ASIC flow**, from RTL to GDS.

---

### 🧠 Technical Skills  

| Category | Skills |
|-----------|---------|
| **HDL / HDVL** | Verilog, SystemVerilog |
| **Tools** | Vivado, Questasim,Cadence(Virtuso),LTSpice,MATLAB |
| **Concepts** | FSM Design, CDC, Linting, ASIC Flow |
| **Protocols Worked On** | AMBA APB3, 10/100 APB Ethernet, DVB-S2, DVB-S2X , UART|
| **Protocols Known** | AXI4, SPI, DMA, FIFO |
| **Architectures** | RISC (MIPS), CISC (Basics) |
| **Scripting & Automation** | Python,Matlab with the help of LLM's |
| **Operating Systems** | Linux(Ubuntu), Windows |
| **Version Control** |  GitHub |
| **Hardware Known** |  Zedboard, ZC702, AdalmPluto, FMCommS4|

---

### 🌐 Connect With Me  

- 📧 **Email:** [dtejaswarreddy10@gmail.com](mailto:dtejaswarreddy10@gmail.com)  
- 💼 **LinkedIn:** [linkedin.com/in/tejeswara-reddy-dudyala-74784821b](https://linkedin.com/in/tejeswara-reddy-dudyala-74784821b)
- 🌐 **Portfolio:** [dtejaswarreddy10.github.io/tejeswarareddydudyala](https://dtejaswarreddy10.github.io/tejeswarareddydudyala)
- 📍 **Location:** Bangalore, India  

---

### Other Areas Of Intrest 

💻 Web or Android Application Building 
🔍 Knowing about the New Technologies   
📘 AI Automation Workflows
🧠 Playing Badminton

---

> “Designing efficient hardware is not just about logic — it’s about logic that works flawlessly every single clock cycle.”

---

⭐ **If you like my work, consider giving my repositories a star!**
