design_1_Pong_Top_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Pong_Top_0_1/sim/design_1_Pong_Top_0_1.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
design_1_pixel_generator_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pixel_generator_0_1/sim/design_1_pixel_generator_0_1.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
design_1_vga_handler_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_vga_handler_0_1/sim/design_1_vga_handler_0_1.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
design_1_button_Debouncer_0_3.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_button_Debouncer_0_3/sim/design_1_button_Debouncer_0_3.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
design_1_button_Debouncer_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_button_Debouncer_1_0/sim/design_1_button_Debouncer_1_0.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
design_1_button_Debouncer_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_button_Debouncer_2_0/sim/design_1_button_Debouncer_2_0.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
design_1_clk_wiz_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Locke/VivadoProjects/ip/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_sim_netlist.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
design_1_proc_sys_reset_0_0_sim_netlist.v,verilog,xil_defaultlib,c:/Users/Locke/VivadoProjects/ip/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_sim_netlist.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../../ip/design_1/ipshared/3cbc"
glbl.v,Verilog,xil_defaultlib,glbl.v
