VERILOG_SOURCES += $(SPINALROOT)/LibTester.v
TOPLEVEL=LibTester
MODULE=LibTester

include ../common/Makefile.sim