// Seed: 47894640
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input uwire id_2,
    input tri1 id_3,
    input wire id_4,
    input wor id_5,
    output supply0 id_6,
    input tri id_7,
    input wire id_8,
    output tri0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    input wor id_15,
    input tri id_16,
    input supply0 id_17,
    input supply0 id_18,
    output supply0 id_19,
    output wor id_20,
    input tri1 id_21,
    input tri1 id_22
    , id_27,
    input wand id_23,
    output tri0 id_24,
    input wand id_25
);
  assign id_20 = -1;
  assign module_1.id_1 = 0;
  assign id_6 = id_22;
endmodule
module module_1 #(
    parameter id_2 = 32'd70
) (
    output supply0 id_0,
    input  supply1 id_1,
    input  supply1 _id_2
);
  wire [|  (  id_2  ) : ~  id_2] id_4;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1
  );
endmodule
