; Top Design: "amplificador_lib:cell_1:schematic"
; Netlisted using Hierarchy Policy: "Standard"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="amplificador_lib:cell_1:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
MLIN2:TL10  N__6 N__7 Subst="MSub1" W=5.7 mil L=30 mm Wall1=1.0E+30 um Wall2=1.0E+30 um Mod=1 
model MSub1 MSUB H=3.5 mil Er=4.05 Mur=1 Cond=1.0E+50 Hu=1e+36 um T=	0.035 mm TanD=0 Rough=0 um DielectricLossModel=1 FreqForEpsrTanD=1.0 GHz LowFreqForTanD=1.0 kHz HighFreqForTanD=1.0 THz RoughnessModel=2 
MLIN2:TL16  N__15 N__13 Subst="MSub1" W=5.7 mil L=30 mm Wall1=1.0E+30 um Wall2=1.0E+30 um Mod=1 
R:R1  N__3 N__14 R=4.7 kOhm Noise=yes 
MLIN2:TL14  N__17 N__26 Subst="MSub1" W=5.7 mil L=30 mm Wall1=1.0E+30 um Wall2=1.0E+30 um Mod=1 
V_Source:SRC1  N__14 0 Type="V_DC" Vdc=4.8 V SaveCurrent=1 
R:R4  N__14 N__6 R=4.7 kOhm Noise=yes 
V_Source:SRC2  N__26 0 Type="V_DC" Vdc=28 V SaveCurrent=1 
MLIN2:TL13  N__18 N__3 Subst="MSub1" W=5.7 mil L=30 mm Wall1=1.0E+30 um Wall2=1.0E+30 um Mod=1 
NXP_MHT2012N_Level1_Rev0_SPmodel_FET2:FET2NXP2  N__22 N__22 N__18 N__17 N__27 N__27 N__25 N__9 N__7 \
	Selft=1 \
	DataPath="C:/Users/gonza/Documents/GitHub/ICRcode/Torreta/pcb/MHT2012N_MDL_ADS/MHT2012N_Level1_Rev0_DK//circuit/data/NXP_MHT2012N_Data/"
#ifndef NXP_MHT2012N_Level1_Rev0_DK_TECH_INCLUDE_DEF
#define NXP_MHT2012N_Level1_Rev0_DK_TECH_INCLUDE_DEF
#include "C:/Users/gonza/Documents/GitHub/ICRcode/Torreta/pcb/MHT2012N_MDL_ADS/MHT2012N_Level1_Rev0_DK//circuit/models/nxp_MHT2012N_pkg_netlists.net"
#endif
C:C2  0 N__22 C=104 fF 
L:L1  N__15 N__22 L=1.14 nH Noise=yes  
C:C3  N__16 0 C=3.23 pF 
L:L2  N__27 N__16 L=690 pH Noise=yes  
Port:Term1  N__13 0 Num=1 Z=50 Ohm 
Port:Term2  N__16 0 Num=2 Z=50 Ohm 
R:R5  N__26 N__25 R=50 Ohm Noise=yes 
R:R6  N__26 N__9 R=50 Ohm Noise=yes 
S_Param:SP1 CalcS=yes CalcY=no CalcZ=yes GroupDelayAperture=1e-4 FreqConversion=no FreqConversionPort=1 StatusLevel=2 CalcNoise=no SortNoise=0 BandwidthForNoise=1.0 Hz DevOpPtLevel=0 \
SweepVar="freq" SweepPlan="SP1_stim" OutputPlan="SP1_Output" 

SweepPlan: SP1_stim Start=2.4 GHz Stop=2.5 GHz Step=1.0 MHz 

OutputPlan:SP1_Output \
      Type="Output" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2

#load "python","LinearCollapse"
Component Module="LinearCollapse" Type="ModelExtractor" NetworkRepresentation=2

SweepPlan:SwpPlan1 SweepPlan[1]="SwpPlan1_seg1" 
SweepPlan:SwpPlan1_seg1 Start=1.0 Stop=10.0 Step=1.0 
