Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 18 12:08:42 2019
| Host         : DESKTOP-B8MAG06 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file board_control_sets_placed.rpt
| Design       : board
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|     11 |            1 |
|    16+ |           35 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             116 |           45 |
| Yes          | No                    | Yes                    |            1024 |          362 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------+------------------+------------------+----------------+
|  toggle_BUFG      | Write_Reg_i_1_n_0                    |                  |                1 |              1 |
| ~clk_IBUF_BUFG    |                                      |                  |                1 |              3 |
|  clk_IBUF_BUFG    |                                      |                  |                3 |             11 |
|  toggle_BUFG      | R_Addr_A[4]_i_1_n_0                  |                  |                5 |             19 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[29][31]_i_1_n_0 | swb_IBUF[4]      |               12 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[26][31]_i_1_n_0 | swb_IBUF[4]      |               10 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[15][31]_i_1_n_0 | swb_IBUF[4]      |               14 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[11][31]_i_1_n_0 | swb_IBUF[4]      |                7 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[12][31]_i_1_n_0 | swb_IBUF[4]      |                9 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[17][31]_i_1_n_0 | swb_IBUF[4]      |                6 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[5][31]_i_1_n_0  | swb_IBUF[4]      |                9 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[9][31]_i_1_n_0  | swb_IBUF[4]      |               19 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[14][31]_i_1_n_0 | swb_IBUF[4]      |               14 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[19][31]_i_1_n_0 | swb_IBUF[4]      |                9 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[23][31]_i_1_n_0 | swb_IBUF[4]      |               20 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[30][31]_i_1_n_0 | swb_IBUF[4]      |               17 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[6][31]_i_1_n_0  | swb_IBUF[4]      |               17 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[25][31]_i_1_n_0 | swb_IBUF[4]      |                7 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[31][31]_i_1_n_0 | swb_IBUF[4]      |               19 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[2][31]_i_1_n_0  | swb_IBUF[4]      |                7 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[18][31]_i_1_n_0 | swb_IBUF[4]      |               12 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[16][31]_i_1_n_0 | swb_IBUF[4]      |                7 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[28][31]_i_1_n_0 | swb_IBUF[4]      |                8 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[20][31]_i_1_n_0 | swb_IBUF[4]      |                9 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[7][31]_i_1_n_0  | swb_IBUF[4]      |               20 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[8][31]_i_1_n_0  | swb_IBUF[4]      |               18 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[22][31]_i_1_n_0 | swb_IBUF[4]      |               17 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[3][31]_i_1_n_0  | swb_IBUF[4]      |                7 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[21][31]_i_1_n_0 | swb_IBUF[4]      |                7 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[10][31]_i_1_n_0 | swb_IBUF[4]      |               15 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files                 | swb_IBUF[4]      |                6 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[24][31]_i_1_n_0 | swb_IBUF[4]      |               10 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[27][31]_i_1_n_0 | swb_IBUF[4]      |                9 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[1][31]_i_1_n_0  | swb_IBUF[4]      |                6 |             32 |
|  toggle_BUFG      | W_Data[31]_i_1_n_0                   |                  |               12 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[4][31]_i_1_n_0  | swb_IBUF[4]      |                7 |             32 |
|  swb_IBUF_BUFG[5] | myregister/REG_Files[13][31]_i_1_n_0 | swb_IBUF[4]      |                8 |             32 |
|  toggle_BUFG      | Led_result[31]_i_1_n_0               |                  |               27 |             64 |
+-------------------+--------------------------------------+------------------+------------------+----------------+


