<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Thu Feb 23 14:38:33 2023
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.340 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">8, 8, 40.000 ns, 40.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421">sin_lut_ap_fixed_14_6_5_3_0_s, 3, 3, 15.000 ns, 15.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 25, -, -, -</column>
<column name="Expression">-, 20, 0, 1405, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">34, 17, 12138, 23341, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">0, -, 1897, 256, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">2, 2, 1, 6, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421">sin_lut_ap_fixed_14_6_5_3_0_s, 2, 1, 714, 1373, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_am_addmul_10s_10s_11s_22_1_1_U29">myproject_am_addmul_10s_10s_11s_22_1_1, (i0 + i1) * i2</column>
<column name="myproject_am_addmul_20s_19s_12s_33_1_1_U35">myproject_am_addmul_20s_19s_12s_33_1_1, i0 * (i1 + i2)</column>
<column name="myproject_am_addmul_9s_14s_30_1_1_U24">myproject_am_addmul_9s_14s_30_1_1, (i0 + i1) * (i0 + i1)</column>
<column name="myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1_U31">myproject_ama_addmuladd_10s_10s_7ns_12s_17_1_1, i0 + i1 * (i2 + i3)</column>
<column name="myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1_U12">myproject_ama_submuladd_14s_14s_9ns_18ns_23_1_1, i0 + i1 * (i2 - i3)</column>
<column name="myproject_mac_muladd_10s_10s_15s_20_1_1_U25">myproject_mac_muladd_10s_10s_15s_20_1_1, i0 + i1 * i1</column>
<column name="myproject_mac_muladd_10s_10s_23s_24_1_1_U32">myproject_mac_muladd_10s_10s_23s_24_1_1, i0 * i0 + i1</column>
<column name="myproject_mac_muladd_14s_14s_17s_22_1_1_U20">myproject_mac_muladd_14s_14s_17s_22_1_1, i0 + i1 * i1</column>
<column name="myproject_mac_muladd_17s_24s_33s_38_1_1_U34">myproject_mac_muladd_17s_24s_33s_38_1_1, i0 + i1 * i2</column>
<column name="myproject_mac_muladd_8ns_10s_17s_18_1_1_U26">myproject_mac_muladd_8ns_10s_17s_18_1_1, i0 + i1 * i2</column>
<column name="myproject_mac_muladd_9ns_14s_18ns_22_1_1_U14">myproject_mac_muladd_9ns_14s_18ns_22_1_1, i0 + i1 * i2</column>
<column name="myproject_mac_muladd_9s_14s_22ns_22_1_1_U11">myproject_mac_muladd_9s_14s_22ns_22_1_1, i0 * i1 + i2</column>
<column name="myproject_mac_muladd_9s_14s_22s_22_1_1_U23">myproject_mac_muladd_9s_14s_22s_22_1_1, i0 + i1 * i2</column>
<column name="myproject_mul_mul_11ns_14s_22_1_1_U18">myproject_mul_mul_11ns_14s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_11ns_28s_30_1_1_U17">myproject_mul_mul_11ns_28s_30_1_1, i0 * i1</column>
<column name="myproject_mul_mul_12ns_14s_22_1_1_U19">myproject_mul_mul_12ns_14s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_14s_14s_22_1_1_U16">myproject_mul_mul_14s_14s_22_1_1, i0 * i0</column>
<column name="myproject_mul_mul_14s_14s_28_1_1_U13">myproject_mul_mul_14s_14s_28_1_1, i0 * i0</column>
<column name="myproject_mul_mul_14s_14s_28_1_1_U15">myproject_mul_mul_14s_14s_28_1_1, i0 * i0</column>
<column name="myproject_mul_mul_14s_28s_30_1_1_U21">myproject_mul_mul_14s_28s_30_1_1, i0 * i1</column>
<column name="myproject_mul_mul_22s_18s_42_1_1_U33">myproject_mul_mul_22s_18s_42_1_1, i0 * i1</column>
<column name="myproject_mul_mul_8s_14s_21_1_1_U28">myproject_mul_mul_8s_14s_21_1_1, i0 * i1</column>
<column name="myproject_mul_mul_9ns_14s_22_1_1_U22">myproject_mul_mul_9ns_14s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_9ns_14s_22_1_1_U30">myproject_mul_mul_9ns_14s_22_1_1, i0 * i1</column>
<column name="myproject_mul_mul_9ns_14s_23_1_1_U27">myproject_mul_mul_9ns_14s_23_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1118_5_fu_631_p2">*, 2, 0, 22, 22, 22</column>
<column name="mul_ln1118_fu_584_p2">*, 2, 0, 32, 23, 23</column>
<column name="mul_ln1192_10_fu_1327_p2">*, 2, 0, 21, 10, 33</column>
<column name="mul_ln1192_4_fu_1298_p2">*, 2, 0, 28, 10, 40</column>
<column name="mul_ln1192_5_fu_1018_p2">*, 2, 0, 32, 23, 20</column>
<column name="mul_ln700_1_fu_1142_p2">*, 3, 0, 29, 15, 52</column>
<column name="mul_ln700_fu_971_p2">*, 2, 0, 21, 20, 33</column>
<column name="mul_ln728_2_fu_1060_p2">*, 0, 0, 62, 8, 10</column>
<column name="mul_ln728_3_fu_1163_p2">*, 0, 0, 62, 8, 10</column>
<column name="r_V_22_fu_732_p2">*, 3, 0, 21, 10, 46</column>
<column name="r_V_26_fu_1229_p2">*, 0, 0, 62, 10, 10</column>
<column name="r_V_27_fu_761_p2">*, 2, 0, 20, 11, 44</column>
<column name="add_ln1192_12_fu_951_p2">+, 0, 0, 22, 20, 20</column>
<column name="add_ln1192_16_fu_1048_p2">+, 0, 0, 22, 38, 38</column>
<column name="add_ln1192_17_fu_1078_p2">+, 0, 0, 22, 38, 38</column>
<column name="add_ln1192_19_fu_1181_p2">+, 0, 0, 22, 38, 38</column>
<column name="add_ln1192_28_fu_558_p2">+, 0, 0, 22, 22, 22</column>
<column name="add_ln1192_30_fu_552_p2">+, 0, 0, 22, 18, 22</column>
<column name="add_ln1192_7_fu_527_p2">+, 0, 0, 29, 15, 22</column>
<column name="add_ln1192_8_fu_681_p2">+, 0, 0, 29, 22, 22</column>
<column name="add_ln1192_fu_990_p2">+, 0, 0, 22, 10, 15</column>
<column name="add_ln700_fu_600_p2">+, 0, 0, 22, 30, 30</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_input_V">+, 0, 0, 21, 9, 14</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_input_V">+, 0, 0, 21, 14, 14</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_input_V">+, 0, 0, 21, 9, 14</column>
<column name="ret_V_10_fu_1002_p2">+, 0, 0, 18, 9, 11</column>
<column name="ret_V_12_fu_1148_p2">+, 0, 0, 25, 14, 18</column>
<column name="ret_V_1_fu_867_p2">+, 0, 0, 22, 23, 33</column>
<column name="ret_V_23_fu_1117_p2">+, 0, 0, 22, 19, 24</column>
<column name="ret_V_29_fu_1254_p2">+, 0, 0, 19, 6, 12</column>
<column name="ret_V_32_fu_659_p2">+, 0, 0, 37, 30, 30</column>
<column name="ret_V_34_fu_823_p2">+, 0, 0, 29, 16, 22</column>
<column name="ret_V_36_fu_699_p2">+, 0, 0, 22, 18, 22</column>
<column name="ret_V_38_fu_1304_p2">+, 0, 0, 53, 41, 46</column>
<column name="ret_V_39_fu_716_p2">+, 0, 0, 29, 18, 22</column>
<column name="ret_V_41_fu_1186_p2">+, 0, 0, 22, 33, 38</column>
<column name="ret_V_42_fu_612_p2">+, 0, 0, 22, 30, 30</column>
<column name="ret_V_43_fu_960_p2">+, 0, 0, 22, 15, 15</column>
<column name="ret_V_45_fu_1112_p2">+, 0, 0, 22, 24, 24</column>
<column name="ret_V_49_fu_1333_p2">+, 0, 0, 45, 33, 38</column>
<column name="r_V_20_fu_911_p2">-, 0, 0, 22, 20, 20</column>
<column name="r_V_21_fu_941_p2">-, 0, 0, 23, 16, 16</column>
<column name="r_V_24_fu_799_p2">-, 0, 0, 28, 21, 21</column>
<column name="r_V_25_fu_1220_p2">-, 0, 0, 18, 1, 11</column>
<column name="ret_V_33_fu_984_p2">-, 0, 0, 22, 15, 15</column>
<column name="ret_V_35_fu_1276_p2">-, 0, 0, 61, 54, 54</column>
<column name="ret_V_48_fu_1130_p2">-, 0, 0, 18, 11, 11</column>
<column name="sub_ln1192_1_fu_1035_p2">-, 0, 0, 45, 38, 38</column>
<column name="sub_ln1192_fu_693_p2">-, 0, 0, 22, 22, 22</column>
<column name="sub_ln1193_1_fu_861_p2">-, 0, 0, 22, 33, 33</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="x_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="x_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="x_V_blk_n">9, 2, 1, 2</column>
<column name="x_V_in_sig">9, 2, 224, 448</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1192_12_reg_1726">17, 0, 20, 3</column>
<column name="add_ln1192_17_reg_1776">35, 0, 38, 3</column>
<column name="add_ln1192_reg_1766">15, 0, 15, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421_ap_start_reg">1, 0, 1, 0</column>
<column name="lhs_V_5_reg_1592">15, 0, 15, 0</column>
<column name="mul_ln1118_5_reg_1639">44, 0, 44, 0</column>
<column name="mul_ln1118_reg_1629">46, 0, 46, 0</column>
<column name="mul_ln1192_2_reg_1664">22, 0, 22, 0</column>
<column name="mul_ln1192_3_reg_1811">42, 0, 42, 0</column>
<column name="mul_ln1192_6_reg_1623">22, 0, 22, 0</column>
<column name="mul_ln1192_9_reg_1826">33, 0, 33, 0</column>
<column name="mul_ln700_1_reg_1806">54, 0, 54, 0</column>
<column name="mul_ln700_reg_1761">52, 0, 52, 0</column>
<column name="mul_ln728_reg_1731">21, 0, 21, 0</column>
<column name="p_0_reg_1831">10, 0, 10, 0</column>
<column name="p_1_reg_1741">10, 0, 10, 0</column>
<column name="p_2_reg_1674">10, 0, 10, 0</column>
<column name="p_5_reg_1669">10, 0, 10, 0</column>
<column name="p_5_reg_1669_pp0_iter4_reg">10, 0, 10, 0</column>
<column name="p_6_reg_1714">10, 0, 10, 0</column>
<column name="p_8_reg_1781">10, 0, 10, 0</column>
<column name="p_9_reg_1736">10, 0, 10, 0</column>
<column name="p_Val2_11_reg_1541">14, 0, 14, 0</column>
<column name="p_Val2_11_reg_1541_pp0_iter1_reg">14, 0, 14, 0</column>
<column name="p_Val2_1_reg_1555">14, 0, 14, 0</column>
<column name="p_Val2_2_reg_1572">14, 0, 14, 0</column>
<column name="p_Val2_3_reg_1578">14, 0, 14, 0</column>
<column name="p_Val2_6_reg_1699">10, 0, 10, 0</column>
<column name="p_Val2_7_reg_1756">10, 0, 10, 0</column>
<column name="p_Val2_8_reg_1751">10, 0, 10, 0</column>
<column name="p_Val2_9_reg_1796">10, 0, 10, 0</column>
<column name="p_Val2_s_28_reg_1704">10, 0, 10, 0</column>
<column name="p_Val2_s_reg_1533">14, 0, 14, 0</column>
<column name="p_s_reg_1679">10, 0, 10, 0</column>
<column name="r_V_12_reg_1602">28, 0, 28, 0</column>
<column name="r_V_4_reg_1612">28, 0, 28, 0</column>
<column name="r_V_5_reg_1771">22, 0, 22, 0</column>
<column name="r_V_7_reg_1721">23, 0, 23, 0</column>
<column name="ret_V_16_reg_1597">23, 0, 23, 0</column>
<column name="ret_V_19_reg_1786">17, 0, 17, 0</column>
<column name="ret_V_1_reg_1689">33, 0, 33, 0</column>
<column name="ret_V_23_reg_1791">24, 0, 24, 0</column>
<column name="ret_V_26_reg_1607">22, 0, 22, 0</column>
<column name="ret_V_37_reg_1709">18, 0, 18, 0</column>
<column name="ret_V_37_reg_1709_pp0_iter6_reg">18, 0, 18, 0</column>
<column name="ret_V_3_reg_1694">20, 0, 20, 0</column>
<column name="ret_V_43_reg_1746">15, 0, 15, 0</column>
<column name="ret_V_48_reg_1801">11, 0, 11, 0</column>
<column name="sext_ln727_reg_1562">22, 0, 22, 0</column>
<column name="sext_ln728_1_reg_1617">22, 0, 22, 0</column>
<column name="sext_ln728_reg_1548">22, 0, 22, 0</column>
<column name="trunc_ln708_10_reg_1821">14, 0, 14, 0</column>
<column name="trunc_ln708_13_reg_1659">14, 0, 14, 0</column>
<column name="trunc_ln708_14_reg_1644">14, 0, 14, 0</column>
<column name="trunc_ln708_1_reg_1649">14, 0, 14, 0</column>
<column name="trunc_ln708_2_reg_1684">14, 0, 14, 0</column>
<column name="trunc_ln708_8_reg_1654">14, 0, 14, 0</column>
<column name="trunc_ln708_9_reg_1816">14, 0, 14, 0</column>
<column name="trunc_ln708_s_reg_1634">14, 0, 14, 0</column>
<column name="trunc_ln_reg_1567">14, 0, 14, 0</column>
<column name="x_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="x_V_preg">224, 0, 224, 0</column>
<column name="lhs_V_5_reg_1592">64, 32, 15, 0</column>
<column name="p_2_reg_1674">64, 32, 10, 0</column>
<column name="p_6_reg_1714">64, 32, 10, 0</column>
<column name="p_Val2_1_reg_1555">64, 32, 14, 0</column>
<column name="p_Val2_2_reg_1572">64, 32, 14, 0</column>
<column name="p_Val2_3_reg_1578">64, 32, 14, 0</column>
<column name="p_Val2_s_reg_1533">64, 32, 14, 0</column>
<column name="sext_ln728_1_reg_1617">64, 32, 22, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="x_V_ap_vld">in, 1, ap_vld, x_V, pointer</column>
<column name="x_V">in, 224, ap_vld, x_V, pointer</column>
<column name="y_0_V">out, 14, ap_vld, y_0_V, pointer</column>
<column name="y_0_V_ap_vld">out, 1, ap_vld, y_0_V, pointer</column>
<column name="y_1_V">out, 14, ap_vld, y_1_V, pointer</column>
<column name="y_1_V_ap_vld">out, 1, ap_vld, y_1_V, pointer</column>
<column name="y_2_V">out, 14, ap_vld, y_2_V, pointer</column>
<column name="y_2_V_ap_vld">out, 1, ap_vld, y_2_V, pointer</column>
<column name="y_3_V">out, 14, ap_vld, y_3_V, pointer</column>
<column name="y_3_V_ap_vld">out, 1, ap_vld, y_3_V, pointer</column>
<column name="y_4_V">out, 14, ap_vld, y_4_V, pointer</column>
<column name="y_4_V_ap_vld">out, 1, ap_vld, y_4_V, pointer</column>
</table>
</item>
</section>
</profile>
