ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"SEGGER_RTT_printf.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/SEGGER_RTT_printf.c"
  20              		.section	.text._StoreChar,"ax",%progbits
  21              		.align	1
  22              		.p2align 2,,3
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	_StoreChar:
  28              	.LVL0:
  29              	.LFB0:
   1:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
   2:Core/Src/SEGGER_RTT_printf.c **** *                    SEGGER Microcontroller GmbH                     *
   3:Core/Src/SEGGER_RTT_printf.c **** *                        The Embedded Experts                        *
   4:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
   5:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
   6:Core/Src/SEGGER_RTT_printf.c **** *            (c) 1995 - 2019 SEGGER Microcontroller GmbH             *
   7:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
   8:Core/Src/SEGGER_RTT_printf.c **** *       www.segger.com     Support: support@segger.com               *
   9:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  10:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  11:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  12:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER RTT * Real Time Transfer for embedded targets         *
  13:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  14:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  15:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  16:Core/Src/SEGGER_RTT_printf.c **** * All rights reserved.                                               *
  17:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  18:Core/Src/SEGGER_RTT_printf.c **** * SEGGER strongly recommends to not make any changes                 *
  19:Core/Src/SEGGER_RTT_printf.c **** * to or modify the source code of this software in order to stay     *
  20:Core/Src/SEGGER_RTT_printf.c **** * compatible with the RTT protocol and J-Link.                       *
  21:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  22:Core/Src/SEGGER_RTT_printf.c **** * Redistribution and use in source and binary forms, with or         *
  23:Core/Src/SEGGER_RTT_printf.c **** * without modification, are permitted provided that the following    *
  24:Core/Src/SEGGER_RTT_printf.c **** * condition is met:                                                  *
  25:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  26:Core/Src/SEGGER_RTT_printf.c **** * o Redistributions of source code must retain the above copyright   *
  27:Core/Src/SEGGER_RTT_printf.c **** *   notice, this condition and the following disclaimer.             *
  28:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  29:Core/Src/SEGGER_RTT_printf.c **** * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND             *
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 2


  30:Core/Src/SEGGER_RTT_printf.c **** * CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,        *
  31:Core/Src/SEGGER_RTT_printf.c **** * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF           *
  32:Core/Src/SEGGER_RTT_printf.c **** * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE           *
  33:Core/Src/SEGGER_RTT_printf.c **** * DISCLAIMED. IN NO EVENT SHALL SEGGER Microcontroller BE LIABLE FOR *
  34:Core/Src/SEGGER_RTT_printf.c **** * ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR           *
  35:Core/Src/SEGGER_RTT_printf.c **** * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT  *
  36:Core/Src/SEGGER_RTT_printf.c **** * OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;    *
  37:Core/Src/SEGGER_RTT_printf.c **** * OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF      *
  38:Core/Src/SEGGER_RTT_printf.c **** * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT          *
  39:Core/Src/SEGGER_RTT_printf.c **** * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE  *
  40:Core/Src/SEGGER_RTT_printf.c **** * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH   *
  41:Core/Src/SEGGER_RTT_printf.c **** * DAMAGE.                                                            *
  42:Core/Src/SEGGER_RTT_printf.c **** *                                                                    *
  43:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  44:Core/Src/SEGGER_RTT_printf.c **** ---------------------------END-OF-HEADER------------------------------
  45:Core/Src/SEGGER_RTT_printf.c **** File    : SEGGER_RTT_printf.c
  46:Core/Src/SEGGER_RTT_printf.c **** Purpose : Replacement for printf to write formatted data via RTT
  47:Core/Src/SEGGER_RTT_printf.c **** Revision: $Rev: 17697 $
  48:Core/Src/SEGGER_RTT_printf.c **** ----------------------------------------------------------------------
  49:Core/Src/SEGGER_RTT_printf.c **** */
  50:Core/Src/SEGGER_RTT_printf.c **** #include "SEGGER_RTT.h"
  51:Core/Src/SEGGER_RTT_printf.c **** #include "SEGGER_RTT_Conf.h"
  52:Core/Src/SEGGER_RTT_printf.c **** 
  53:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  54:Core/Src/SEGGER_RTT_printf.c **** *
  55:Core/Src/SEGGER_RTT_printf.c **** *       Defines, configurable
  56:Core/Src/SEGGER_RTT_printf.c **** *
  57:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  58:Core/Src/SEGGER_RTT_printf.c **** */
  59:Core/Src/SEGGER_RTT_printf.c **** 
  60:Core/Src/SEGGER_RTT_printf.c **** #ifndef SEGGER_RTT_PRINTF_BUFFER_SIZE
  61:Core/Src/SEGGER_RTT_printf.c ****   #define SEGGER_RTT_PRINTF_BUFFER_SIZE (64)
  62:Core/Src/SEGGER_RTT_printf.c **** #endif
  63:Core/Src/SEGGER_RTT_printf.c **** 
  64:Core/Src/SEGGER_RTT_printf.c **** #include <stdlib.h>
  65:Core/Src/SEGGER_RTT_printf.c **** #include <stdarg.h>
  66:Core/Src/SEGGER_RTT_printf.c **** 
  67:Core/Src/SEGGER_RTT_printf.c **** 
  68:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_LEFT_JUSTIFY   (1u << 0)
  69:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_PAD_ZERO       (1u << 1)
  70:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_PRINT_SIGN     (1u << 2)
  71:Core/Src/SEGGER_RTT_printf.c **** #define FORMAT_FLAG_ALTERNATE      (1u << 3)
  72:Core/Src/SEGGER_RTT_printf.c **** 
  73:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  74:Core/Src/SEGGER_RTT_printf.c **** *
  75:Core/Src/SEGGER_RTT_printf.c **** *       Types
  76:Core/Src/SEGGER_RTT_printf.c **** *
  77:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  78:Core/Src/SEGGER_RTT_printf.c **** */
  79:Core/Src/SEGGER_RTT_printf.c **** 
  80:Core/Src/SEGGER_RTT_printf.c **** typedef struct {
  81:Core/Src/SEGGER_RTT_printf.c ****   char*     pBuffer;
  82:Core/Src/SEGGER_RTT_printf.c ****   unsigned  BufferSize;
  83:Core/Src/SEGGER_RTT_printf.c ****   unsigned  Cnt;
  84:Core/Src/SEGGER_RTT_printf.c **** 
  85:Core/Src/SEGGER_RTT_printf.c ****   int   ReturnValue;
  86:Core/Src/SEGGER_RTT_printf.c **** 
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 3


  87:Core/Src/SEGGER_RTT_printf.c ****   unsigned RTTBufferIndex;
  88:Core/Src/SEGGER_RTT_printf.c **** } SEGGER_RTT_PRINTF_DESC;
  89:Core/Src/SEGGER_RTT_printf.c **** 
  90:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  91:Core/Src/SEGGER_RTT_printf.c **** *
  92:Core/Src/SEGGER_RTT_printf.c **** *       Function prototypes
  93:Core/Src/SEGGER_RTT_printf.c **** *
  94:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
  95:Core/Src/SEGGER_RTT_printf.c **** */
  96:Core/Src/SEGGER_RTT_printf.c **** 
  97:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
  98:Core/Src/SEGGER_RTT_printf.c **** *
  99:Core/Src/SEGGER_RTT_printf.c **** *       Static code
 100:Core/Src/SEGGER_RTT_printf.c **** *
 101:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
 102:Core/Src/SEGGER_RTT_printf.c **** */
 103:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 104:Core/Src/SEGGER_RTT_printf.c **** *
 105:Core/Src/SEGGER_RTT_printf.c **** *       _StoreChar
 106:Core/Src/SEGGER_RTT_printf.c **** */
 107:Core/Src/SEGGER_RTT_printf.c **** static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
  30              		.loc 1 107 60 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 108:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
  34              		.loc 1 108 3 view .LVU1
 109:Core/Src/SEGGER_RTT_printf.c **** 
 110:Core/Src/SEGGER_RTT_printf.c ****   Cnt = p->Cnt;
  35              		.loc 1 110 3 view .LVU2
 111:Core/Src/SEGGER_RTT_printf.c ****   if ((Cnt + 1u) <= p->BufferSize) {
  36              		.loc 1 111 22 is_stmt 0 view .LVU3
  37 0000 D0E90132 		ldrd	r3, r2, [r0, #4]
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
  38              		.loc 1 107 60 view .LVU4
  39 0004 10B5     		push	{r4, lr}
  40              		.cfi_def_cfa_offset 8
  41              		.cfi_offset 4, -8
  42              		.cfi_offset 14, -4
 107:Core/Src/SEGGER_RTT_printf.c ****   unsigned Cnt;
  43              		.loc 1 107 60 view .LVU5
  44 0006 0446     		mov	r4, r0
  45              		.loc 1 111 12 view .LVU6
  46 0008 501C     		adds	r0, r2, #1
  47              	.LVL1:
  48              		.loc 1 111 6 view .LVU7
  49 000a 9842     		cmp	r0, r3
  50 000c 07D8     		bhi	.L2
 112:Core/Src/SEGGER_RTT_printf.c ****     *(p->pBuffer + Cnt) = c;
  51              		.loc 1 112 5 is_stmt 1 view .LVU8
  52              		.loc 1 112 25 is_stmt 0 view .LVU9
  53 000e 2368     		ldr	r3, [r4]
  54 0010 9954     		strb	r1, [r3, r2]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->Cnt = Cnt + 1u;
  55              		.loc 1 113 5 is_stmt 1 view .LVU10
 114:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  56              		.loc 1 114 19 is_stmt 0 view .LVU11
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 4


  57 0012 E268     		ldr	r2, [r4, #12]
 115:Core/Src/SEGGER_RTT_printf.c ****   }
 116:Core/Src/SEGGER_RTT_printf.c ****   //
 117:Core/Src/SEGGER_RTT_printf.c ****   // Write part of string, when the buffer is full
 118:Core/Src/SEGGER_RTT_printf.c ****   //
 119:Core/Src/SEGGER_RTT_printf.c ****   if (p->Cnt == p->BufferSize) {
  58              		.loc 1 119 18 view .LVU12
  59 0014 6368     		ldr	r3, [r4, #4]
 113:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  60              		.loc 1 113 12 view .LVU13
  61 0016 A060     		str	r0, [r4, #8]
 114:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  62              		.loc 1 114 5 is_stmt 1 view .LVU14
 114:Core/Src/SEGGER_RTT_printf.c ****     p->ReturnValue++;
  63              		.loc 1 114 19 is_stmt 0 view .LVU15
  64 0018 0132     		adds	r2, r2, #1
  65 001a E260     		str	r2, [r4, #12]
  66              		.loc 1 119 18 view .LVU16
  67 001c 0246     		mov	r2, r0
  68              	.L2:
  69              		.loc 1 119 3 is_stmt 1 view .LVU17
  70              		.loc 1 119 6 is_stmt 0 view .LVU18
  71 001e 9A42     		cmp	r2, r3
  72 0020 00D0     		beq	.L7
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 121:Core/Src/SEGGER_RTT_printf.c ****       p->ReturnValue = -1;
 122:Core/Src/SEGGER_RTT_printf.c ****     } else {
 123:Core/Src/SEGGER_RTT_printf.c ****       p->Cnt = 0u;
 124:Core/Src/SEGGER_RTT_printf.c ****     }
 125:Core/Src/SEGGER_RTT_printf.c ****   }
 126:Core/Src/SEGGER_RTT_printf.c **** }
  73              		.loc 1 126 1 view .LVU19
  74 0022 10BD     		pop	{r4, pc}
  75              	.LVL2:
  76              	.L7:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  77              		.loc 1 120 5 is_stmt 1 view .LVU20
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  78              		.loc 1 120 9 is_stmt 0 view .LVU21
  79 0024 2168     		ldr	r1, [r4]
  80              	.LVL3:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  81              		.loc 1 120 9 view .LVU22
  82 0026 2069     		ldr	r0, [r4, #16]
  83 0028 FFF7FEFF 		bl	SEGGER_RTT_Write
  84              	.LVL4:
 120:Core/Src/SEGGER_RTT_printf.c ****     if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
  85              		.loc 1 120 8 discriminator 1 view .LVU23
  86 002c A368     		ldr	r3, [r4, #8]
  87 002e 9842     		cmp	r0, r3
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
  88              		.loc 1 121 7 is_stmt 1 view .LVU24
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
  89              		.loc 1 121 22 is_stmt 0 view .LVU25
  90 0030 15BF     		itete	ne
  91 0032 4FF0FF33 		movne	r3, #-1
 123:Core/Src/SEGGER_RTT_printf.c ****     }
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 5


  92              		.loc 1 123 14 view .LVU26
  93 0036 0023     		moveq	r3, #0
 121:Core/Src/SEGGER_RTT_printf.c ****     } else {
  94              		.loc 1 121 22 view .LVU27
  95 0038 E360     		strne	r3, [r4, #12]
 123:Core/Src/SEGGER_RTT_printf.c ****     }
  96              		.loc 1 123 7 is_stmt 1 view .LVU28
 123:Core/Src/SEGGER_RTT_printf.c ****     }
  97              		.loc 1 123 14 is_stmt 0 view .LVU29
  98 003a A360     		streq	r3, [r4, #8]
  99              		.loc 1 126 1 view .LVU30
 100 003c 10BD     		pop	{r4, pc}
 101              		.loc 1 126 1 view .LVU31
 102              		.cfi_endproc
 103              	.LFE0:
 105 003e 00BF     		.section	.text._PrintUnsigned,"ax",%progbits
 106              		.align	1
 107              		.p2align 2,,3
 108              		.syntax unified
 109              		.thumb
 110              		.thumb_func
 112              	_PrintUnsigned:
 113              	.LVL5:
 114              	.LFB1:
 127:Core/Src/SEGGER_RTT_printf.c **** 
 128:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 129:Core/Src/SEGGER_RTT_printf.c **** *
 130:Core/Src/SEGGER_RTT_printf.c **** *       _PrintUnsigned
 131:Core/Src/SEGGER_RTT_printf.c **** */
 132:Core/Src/SEGGER_RTT_printf.c **** static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigne
 115              		.loc 1 132 156 is_stmt 1 view -0
 116              		.cfi_startproc
 117              		@ args = 8, pretend = 0, frame = 0
 118              		@ frame_needed = 0, uses_anonymous_args = 0
 133:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 119              		.loc 1 133 3 view .LVU33
 134:Core/Src/SEGGER_RTT_printf.c ****   unsigned Div;
 120              		.loc 1 134 3 view .LVU34
 135:Core/Src/SEGGER_RTT_printf.c ****   unsigned Digit;
 121              		.loc 1 135 3 view .LVU35
 136:Core/Src/SEGGER_RTT_printf.c ****   unsigned Number;
 122              		.loc 1 136 3 view .LVU36
 137:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 123              		.loc 1 137 3 view .LVU37
 138:Core/Src/SEGGER_RTT_printf.c ****   char c;
 124              		.loc 1 138 3 view .LVU38
 139:Core/Src/SEGGER_RTT_printf.c **** 
 140:Core/Src/SEGGER_RTT_printf.c ****   Number = v;
 125              		.loc 1 140 3 view .LVU39
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 126              		.loc 1 132 156 is_stmt 0 view .LVU40
 127 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 128              		.cfi_def_cfa_offset 40
 129              		.cfi_offset 3, -40
 130              		.cfi_offset 4, -36
 131              		.cfi_offset 5, -32
 132              		.cfi_offset 6, -28
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 6


 133              		.cfi_offset 7, -24
 134              		.cfi_offset 8, -20
 135              		.cfi_offset 9, -16
 136              		.cfi_offset 10, -12
 137              		.cfi_offset 11, -8
 138              		.cfi_offset 14, -4
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 139              		.loc 1 132 156 view .LVU41
 140 0004 1546     		mov	r5, r2
 141:Core/Src/SEGGER_RTT_printf.c ****   Digit = 1u;
 142:Core/Src/SEGGER_RTT_printf.c ****   //
 143:Core/Src/SEGGER_RTT_printf.c ****   // Get actual field width
 144:Core/Src/SEGGER_RTT_printf.c ****   //
 145:Core/Src/SEGGER_RTT_printf.c ****   Width = 1u;
 146:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 141              		.loc 1 146 17 view .LVU42
 142 0006 A942     		cmp	r1, r5
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 143              		.loc 1 132 156 view .LVU43
 144 0008 DDF82890 		ldr	r9, [sp, #40]
 145 000c 0B9A     		ldr	r2, [sp, #44]
 146              	.LVL6:
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 147              		.loc 1 132 156 view .LVU44
 148 000e 0F46     		mov	r7, r1
 149              	.LVL7:
 141:Core/Src/SEGGER_RTT_printf.c ****   Digit = 1u;
 150              		.loc 1 141 3 is_stmt 1 view .LVU45
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 151              		.loc 1 145 3 view .LVU46
 152              		.loc 1 146 3 view .LVU47
 153              		.loc 1 146 17 view .LVU48
 132:Core/Src/SEGGER_RTT_printf.c ****   static const char _aV2C[16] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9', 'A', 'B', 'C', '
 154              		.loc 1 132 156 is_stmt 0 view .LVU49
 155 0010 8346     		mov	fp, r0
 156 0012 1E46     		mov	r6, r3
 157              		.loc 1 146 17 view .LVU50
 158 0014 69D3     		bcc	.L25
 140:Core/Src/SEGGER_RTT_printf.c ****   Digit = 1u;
 159              		.loc 1 140 10 view .LVU51
 160 0016 0B46     		mov	r3, r1
 161              	.LVL8:
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 162              		.loc 1 145 9 view .LVU52
 163 0018 4FF00108 		mov	r8, #1
 164              	.LVL9:
 165              	.L10:
 147:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 166              		.loc 1 147 5 is_stmt 1 view .LVU53
 167              		.loc 1 147 12 is_stmt 0 view .LVU54
 168 001c B3FBF5F3 		udiv	r3, r3, r5
 169              	.LVL10:
 148:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 170              		.loc 1 148 5 is_stmt 1 view .LVU55
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 171              		.loc 1 146 17 is_stmt 0 view .LVU56
 172 0020 9D42     		cmp	r5, r3
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 7


 173              		.loc 1 148 10 view .LVU57
 174 0022 08F10108 		add	r8, r8, #1
 175              	.LVL11:
 146:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / Base);
 176              		.loc 1 146 17 is_stmt 1 view .LVU58
 177 0026 F9D9     		bls	.L10
 178              	.LVL12:
 179              	.L9:
 149:Core/Src/SEGGER_RTT_printf.c ****   }
 150:Core/Src/SEGGER_RTT_printf.c ****   if (NumDigits > Width) {
 180              		.loc 1 150 3 view .LVU59
 181              		.loc 1 150 6 is_stmt 0 view .LVU60
 182 0028 B045     		cmp	r8, r6
 183 002a 38BF     		it	cc
 184 002c B046     		movcc	r8, r6
 185              	.LVL13:
 151:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 152:Core/Src/SEGGER_RTT_printf.c ****   }
 153:Core/Src/SEGGER_RTT_printf.c ****   //
 154:Core/Src/SEGGER_RTT_printf.c ****   // Print leading chars if necessary
 155:Core/Src/SEGGER_RTT_printf.c ****   //
 156:Core/Src/SEGGER_RTT_printf.c ****   if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 186              		.loc 1 156 3 is_stmt 1 view .LVU61
 187              		.loc 1 156 6 is_stmt 0 view .LVU62
 188 002e 12F0010A 		ands	r10, r2, #1
 189 0032 02D1     		bne	.L42
 157:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 190              		.loc 1 157 5 is_stmt 1 view .LVU63
 191              		.loc 1 157 8 is_stmt 0 view .LVU64
 192 0034 B9F1000F 		cmp	r9, #0
 193 0038 3ED1     		bne	.L13
 194              	.LVL14:
 195              	.L42:
 158:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 159:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 160:Core/Src/SEGGER_RTT_printf.c ****       } else {
 161:Core/Src/SEGGER_RTT_printf.c ****         c = ' ';
 162:Core/Src/SEGGER_RTT_printf.c ****       }
 163:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 164:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 165:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 166:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 167:Core/Src/SEGGER_RTT_printf.c ****           break;
 168:Core/Src/SEGGER_RTT_printf.c ****         }
 169:Core/Src/SEGGER_RTT_printf.c ****       }
 170:Core/Src/SEGGER_RTT_printf.c ****     }
 171:Core/Src/SEGGER_RTT_printf.c ****   }
 172:Core/Src/SEGGER_RTT_printf.c ****   if (pBufferDesc->ReturnValue >= 0) {
 196              		.loc 1 172 18 view .LVU65
 197 003a DBF80C30 		ldr	r3, [fp, #12]
 198              	.LVL15:
 199              	.L12:
 200              		.loc 1 172 3 is_stmt 1 view .LVU66
 201              		.loc 1 172 6 is_stmt 0 view .LVU67
 202 003e 002B     		cmp	r3, #0
 203 0040 29DB     		blt	.L8
 141:Core/Src/SEGGER_RTT_printf.c ****   //
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 8


 204              		.loc 1 141 9 view .LVU68
 205 0042 0124     		movs	r4, #1
 206 0044 02E0     		b	.L19
 207              	.LVL16:
 208              	.L44:
 173:Core/Src/SEGGER_RTT_printf.c ****     //
 174:Core/Src/SEGGER_RTT_printf.c ****     // Compute Digit.
 175:Core/Src/SEGGER_RTT_printf.c ****     // Loop until Digit has the value of the highest digit required.
 176:Core/Src/SEGGER_RTT_printf.c ****     // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
 177:Core/Src/SEGGER_RTT_printf.c ****     //
 178:Core/Src/SEGGER_RTT_printf.c ****     while (1) {
 179:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 180:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 209              		.loc 1 180 18 view .LVU69
 210 0046 013E     		subs	r6, r6, #1
 211              	.LVL17:
 181:Core/Src/SEGGER_RTT_printf.c ****       } else {
 182:Core/Src/SEGGER_RTT_printf.c ****         Div = v / Digit;
 183:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 184:Core/Src/SEGGER_RTT_printf.c ****           break;
 185:Core/Src/SEGGER_RTT_printf.c ****         }
 186:Core/Src/SEGGER_RTT_printf.c ****       }
 187:Core/Src/SEGGER_RTT_printf.c ****       Digit *= Base;
 212              		.loc 1 187 7 is_stmt 1 view .LVU70
 213              		.loc 1 187 13 is_stmt 0 view .LVU71
 214 0048 05FB04F4 		mul	r4, r5, r4
 215              	.LVL18:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 216              		.loc 1 178 11 is_stmt 1 view .LVU72
 217              	.L19:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 218              		.loc 1 178 5 view .LVU73
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 219              		.loc 1 179 7 view .LVU74
 180:Core/Src/SEGGER_RTT_printf.c ****       } else {
 220              		.loc 1 180 9 view .LVU75
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 221              		.loc 1 179 10 is_stmt 0 view .LVU76
 222 004c 012E     		cmp	r6, #1
 223 004e FAD8     		bhi	.L44
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 224              		.loc 1 182 9 is_stmt 1 view .LVU77
 225              	.LVL19:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 226              		.loc 1 183 9 view .LVU78
 227              		.loc 1 187 7 view .LVU79
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 228              		.loc 1 182 13 is_stmt 0 view .LVU80
 229 0050 B7FBF4F3 		udiv	r3, r7, r4
 230              	.LVL20:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 231              		.loc 1 183 12 view .LVU81
 232 0054 9D42     		cmp	r5, r3
 233 0056 05D8     		bhi	.L45
 234              	.L40:
 235              		.loc 1 187 13 view .LVU82
 236 0058 05FB04F4 		mul	r4, r5, r4
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 9


 237              	.LVL21:
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 238              		.loc 1 178 11 is_stmt 1 view .LVU83
 178:Core/Src/SEGGER_RTT_printf.c ****       if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure w
 239              		.loc 1 178 5 view .LVU84
 179:Core/Src/SEGGER_RTT_printf.c ****         NumDigits--;
 240              		.loc 1 179 7 view .LVU85
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 241              		.loc 1 182 9 view .LVU86
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 242              		.loc 1 183 9 view .LVU87
 243              		.loc 1 187 7 view .LVU88
 182:Core/Src/SEGGER_RTT_printf.c ****         if (Div < Base) {        // Is our divider big enough to extract the highest digit from val
 244              		.loc 1 182 13 is_stmt 0 view .LVU89
 245 005c B7FBF4F3 		udiv	r3, r7, r4
 246              	.LVL22:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 247              		.loc 1 183 12 view .LVU90
 248 0060 9D42     		cmp	r5, r3
 249 0062 F9D9     		bls	.L40
 250              	.L45:
 183:Core/Src/SEGGER_RTT_printf.c ****           break;
 251              		.loc 1 183 12 view .LVU91
 252 0064 224E     		ldr	r6, .L48
 253 0066 06E0     		b	.L21
 254              	.LVL23:
 255              	.L46:
 188:Core/Src/SEGGER_RTT_printf.c ****     }
 189:Core/Src/SEGGER_RTT_printf.c ****     //
 190:Core/Src/SEGGER_RTT_printf.c ****     // Output digits
 191:Core/Src/SEGGER_RTT_printf.c ****     //
 192:Core/Src/SEGGER_RTT_printf.c ****     do {
 193:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 194:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
 195:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
 196:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 197:Core/Src/SEGGER_RTT_printf.c ****         break;
 198:Core/Src/SEGGER_RTT_printf.c ****       }
 199:Core/Src/SEGGER_RTT_printf.c ****       Digit /= Base;
 200:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 256              		.loc 1 200 14 view .LVU92
 257 0068 AC42     		cmp	r4, r5
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 258              		.loc 1 199 13 view .LVU93
 259 006a B4FBF5F3 		udiv	r3, r4, r5
 260              	.LVL24:
 261              		.loc 1 200 14 is_stmt 1 view .LVU94
 262 006e 0CD3     		bcc	.L22
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 263              		.loc 1 199 13 is_stmt 0 view .LVU95
 264 0070 1C46     		mov	r4, r3
 265 0072 B7FBF3F3 		udiv	r3, r7, r3
 266              	.LVL25:
 267              	.L21:
 192:Core/Src/SEGGER_RTT_printf.c ****       Div = v / Digit;
 268              		.loc 1 192 5 is_stmt 1 view .LVU96
 193:Core/Src/SEGGER_RTT_printf.c ****       v -= Div * Digit;
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 10


 269              		.loc 1 193 7 view .LVU97
 194:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, _aV2C[Div]);
 270              		.loc 1 194 7 view .LVU98
 195:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 271              		.loc 1 195 7 is_stmt 0 view .LVU99
 272 0076 F15C     		ldrb	r1, [r6, r3]	@ zero_extendqisi2
 273 0078 5846     		mov	r0, fp
 274 007a 04FB1377 		mls	r7, r4, r3, r7
 275              	.LVL26:
 195:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue < 0) {
 276              		.loc 1 195 7 is_stmt 1 view .LVU100
 277 007e FFF7FEFF 		bl	_StoreChar
 278              	.LVL27:
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
 279              		.loc 1 196 7 view .LVU101
 199:Core/Src/SEGGER_RTT_printf.c ****     } while (Digit);
 280              		.loc 1 199 7 view .LVU102
 196:Core/Src/SEGGER_RTT_printf.c ****         break;
 281              		.loc 1 196 10 is_stmt 0 view .LVU103
 282 0082 DBF80C30 		ldr	r3, [fp, #12]
 283 0086 002B     		cmp	r3, #0
 284 0088 EEDA     		bge	.L46
 285              	.LVL28:
 286              	.L22:
 201:Core/Src/SEGGER_RTT_printf.c ****     //
 202:Core/Src/SEGGER_RTT_printf.c ****     // Print trailing spaces if necessary
 203:Core/Src/SEGGER_RTT_printf.c ****     //
 204:Core/Src/SEGGER_RTT_printf.c ****     if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 287              		.loc 1 204 5 is_stmt 1 view .LVU104
 288              		.loc 1 204 8 is_stmt 0 view .LVU105
 289 008a BAF1000F 		cmp	r10, #0
 290 008e 02D0     		beq	.L8
 205:Core/Src/SEGGER_RTT_printf.c ****       if (FieldWidth != 0u) {
 291              		.loc 1 205 7 is_stmt 1 view .LVU106
 292              		.loc 1 205 10 is_stmt 0 view .LVU107
 293 0090 B9F1000F 		cmp	r9, #0
 294 0094 07D1     		bne	.L23
 295              	.LVL29:
 296              	.L8:
 206:Core/Src/SEGGER_RTT_printf.c ****         while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 207:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 208:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 209:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 210:Core/Src/SEGGER_RTT_printf.c ****             break;
 211:Core/Src/SEGGER_RTT_printf.c ****           }
 212:Core/Src/SEGGER_RTT_printf.c ****         }
 213:Core/Src/SEGGER_RTT_printf.c ****       }
 214:Core/Src/SEGGER_RTT_printf.c ****     }
 215:Core/Src/SEGGER_RTT_printf.c ****   }
 216:Core/Src/SEGGER_RTT_printf.c **** }
 297              		.loc 1 216 1 view .LVU108
 298 0096 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 299              	.LVL30:
 300              	.L24:
 208:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 301              		.loc 1 208 11 view .LVU109
 302 009a FFF7FEFF 		bl	_StoreChar
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 11


 303              	.LVL31:
 209:Core/Src/SEGGER_RTT_printf.c ****             break;
 304              		.loc 1 209 11 is_stmt 1 view .LVU110
 209:Core/Src/SEGGER_RTT_printf.c ****             break;
 305              		.loc 1 209 14 is_stmt 0 view .LVU111
 306 009e DBF80C30 		ldr	r3, [fp, #12]
 307 00a2 002B     		cmp	r3, #0
 308 00a4 F7DB     		blt	.L8
 309              	.L23:
 207:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 310              		.loc 1 207 11 is_stmt 1 view .LVU112
 206:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 311              		.loc 1 206 35 view .LVU113
 206:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 312              		.loc 1 206 35 is_stmt 0 discriminator 1 view .LVU114
 313 00a6 C145     		cmp	r9, r8
 208:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 314              		.loc 1 208 11 view .LVU115
 315 00a8 4FF02001 		mov	r1, #32
 316 00ac 5846     		mov	r0, fp
 207:Core/Src/SEGGER_RTT_printf.c ****           _StoreChar(pBufferDesc, ' ');
 317              		.loc 1 207 21 view .LVU116
 318 00ae 09F1FF39 		add	r9, r9, #-1
 319              	.LVL32:
 208:Core/Src/SEGGER_RTT_printf.c ****           if (pBufferDesc->ReturnValue < 0) {
 320              		.loc 1 208 11 is_stmt 1 view .LVU117
 206:Core/Src/SEGGER_RTT_printf.c ****           FieldWidth--;
 321              		.loc 1 206 35 is_stmt 0 discriminator 1 view .LVU118
 322 00b2 F2D8     		bhi	.L24
 323              	.LVL33:
 324              		.loc 1 216 1 view .LVU119
 325 00b4 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 326              	.LVL34:
 327              	.L13:
 158:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 328              		.loc 1 158 7 is_stmt 1 view .LVU120
 158:Core/Src/SEGGER_RTT_printf.c ****         c = '0';
 329              		.loc 1 158 10 is_stmt 0 view .LVU121
 330 00b8 9307     		lsls	r3, r2, #30
 331 00ba 11D4     		bmi	.L47
 161:Core/Src/SEGGER_RTT_printf.c ****       }
 332              		.loc 1 161 11 view .LVU122
 333 00bc 2024     		movs	r4, #32
 334              	.LVL35:
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 335              		.loc 1 163 33 is_stmt 1 view .LVU123
 336 00be 0AE0     		b	.L17
 337              	.LVL36:
 338              	.L18:
 165:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 339              		.loc 1 165 9 is_stmt 0 view .LVU124
 340 00c0 FFF7FEFF 		bl	_StoreChar
 341              	.LVL37:
 166:Core/Src/SEGGER_RTT_printf.c ****           break;
 342              		.loc 1 166 12 view .LVU125
 343 00c4 DBF80C30 		ldr	r3, [fp, #12]
 344 00c8 002B     		cmp	r3, #0
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 12


 164:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 345              		.loc 1 164 19 view .LVU126
 346 00ca 09F1FF39 		add	r9, r9, #-1
 347              	.LVL38:
 165:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 348              		.loc 1 165 9 is_stmt 1 view .LVU127
 166:Core/Src/SEGGER_RTT_printf.c ****           break;
 349              		.loc 1 166 9 view .LVU128
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 350              		.loc 1 163 33 view .LVU129
 166:Core/Src/SEGGER_RTT_printf.c ****           break;
 351              		.loc 1 166 12 is_stmt 0 view .LVU130
 352 00ce E2DB     		blt	.L8
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 353              		.loc 1 163 33 view .LVU131
 354 00d0 B9F1000F 		cmp	r9, #0
 355 00d4 B3D0     		beq	.L12
 356              	.LVL39:
 357              	.L17:
 164:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, c);
 358              		.loc 1 164 9 is_stmt 1 view .LVU132
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 359              		.loc 1 163 33 is_stmt 0 discriminator 1 view .LVU133
 360 00d6 C145     		cmp	r9, r8
 165:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 361              		.loc 1 165 9 view .LVU134
 362 00d8 2146     		mov	r1, r4
 363 00da 5846     		mov	r0, fp
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 364              		.loc 1 163 33 discriminator 1 view .LVU135
 365 00dc F0D8     		bhi	.L18
 366              	.LVL40:
 163:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 367              		.loc 1 163 33 discriminator 1 view .LVU136
 368 00de ACE7     		b	.L42
 369              	.LVL41:
 370              	.L47:
 161:Core/Src/SEGGER_RTT_printf.c ****       }
 371              		.loc 1 161 11 view .LVU137
 372 00e0 002E     		cmp	r6, #0
 373 00e2 0CBF     		ite	eq
 374 00e4 3024     		moveq	r4, #48
 375 00e6 2024     		movne	r4, #32
 376 00e8 F5E7     		b	.L17
 377              	.LVL42:
 378              	.L25:
 145:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= Base) {
 379              		.loc 1 145 9 view .LVU138
 380 00ea 4FF00108 		mov	r8, #1
 381 00ee 9BE7     		b	.L9
 382              	.L49:
 383              		.align	2
 384              	.L48:
 385 00f0 00000000 		.word	_aV2C.0
 386              		.cfi_endproc
 387              	.LFE1:
 389              		.section	.text.SEGGER_RTT_vprintf,"ax",%progbits
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 13


 390              		.align	1
 391              		.p2align 2,,3
 392              		.global	SEGGER_RTT_vprintf
 393              		.syntax unified
 394              		.thumb
 395              		.thumb_func
 397              	SEGGER_RTT_vprintf:
 398              	.LVL43:
 399              	.LFB3:
 217:Core/Src/SEGGER_RTT_printf.c **** 
 218:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 219:Core/Src/SEGGER_RTT_printf.c **** *
 220:Core/Src/SEGGER_RTT_printf.c **** *       _PrintInt
 221:Core/Src/SEGGER_RTT_printf.c **** */
 222:Core/Src/SEGGER_RTT_printf.c **** static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigit
 223:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 224:Core/Src/SEGGER_RTT_printf.c ****   int Number;
 225:Core/Src/SEGGER_RTT_printf.c **** 
 226:Core/Src/SEGGER_RTT_printf.c ****   Number = (v < 0) ? -v : v;
 227:Core/Src/SEGGER_RTT_printf.c **** 
 228:Core/Src/SEGGER_RTT_printf.c ****   //
 229:Core/Src/SEGGER_RTT_printf.c ****   // Get actual field width
 230:Core/Src/SEGGER_RTT_printf.c ****   //
 231:Core/Src/SEGGER_RTT_printf.c ****   Width = 1u;
 232:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 233:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 234:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 235:Core/Src/SEGGER_RTT_printf.c ****   }
 236:Core/Src/SEGGER_RTT_printf.c ****   if (NumDigits > Width) {
 237:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 238:Core/Src/SEGGER_RTT_printf.c ****   }
 239:Core/Src/SEGGER_RTT_printf.c ****   if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT
 240:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 241:Core/Src/SEGGER_RTT_printf.c ****   }
 242:Core/Src/SEGGER_RTT_printf.c **** 
 243:Core/Src/SEGGER_RTT_printf.c ****   //
 244:Core/Src/SEGGER_RTT_printf.c ****   // Print leading spaces if necessary
 245:Core/Src/SEGGER_RTT_printf.c ****   //
 246:Core/Src/SEGGER_RTT_printf.c ****   if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT
 247:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 248:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 249:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 250:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 251:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 252:Core/Src/SEGGER_RTT_printf.c ****           break;
 253:Core/Src/SEGGER_RTT_printf.c ****         }
 254:Core/Src/SEGGER_RTT_printf.c ****       }
 255:Core/Src/SEGGER_RTT_printf.c ****     }
 256:Core/Src/SEGGER_RTT_printf.c ****   }
 257:Core/Src/SEGGER_RTT_printf.c ****   //
 258:Core/Src/SEGGER_RTT_printf.c ****   // Print sign if necessary
 259:Core/Src/SEGGER_RTT_printf.c ****   //
 260:Core/Src/SEGGER_RTT_printf.c ****   if (pBufferDesc->ReturnValue >= 0) {
 261:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 262:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 263:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 264:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 14


 265:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 266:Core/Src/SEGGER_RTT_printf.c ****     } else {
 267:Core/Src/SEGGER_RTT_printf.c **** 
 268:Core/Src/SEGGER_RTT_printf.c ****     }
 269:Core/Src/SEGGER_RTT_printf.c ****     if (pBufferDesc->ReturnValue >= 0) {
 270:Core/Src/SEGGER_RTT_printf.c ****       //
 271:Core/Src/SEGGER_RTT_printf.c ****       // Print leading zeros if necessary
 272:Core/Src/SEGGER_RTT_printf.c ****       //
 273:Core/Src/SEGGER_RTT_printf.c ****       if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_
 274:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 275:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 276:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 277:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 278:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 279:Core/Src/SEGGER_RTT_printf.c ****               break;
 280:Core/Src/SEGGER_RTT_printf.c ****             }
 281:Core/Src/SEGGER_RTT_printf.c ****           }
 282:Core/Src/SEGGER_RTT_printf.c ****         }
 283:Core/Src/SEGGER_RTT_printf.c ****       }
 284:Core/Src/SEGGER_RTT_printf.c ****       if (pBufferDesc->ReturnValue >= 0) {
 285:Core/Src/SEGGER_RTT_printf.c ****         //
 286:Core/Src/SEGGER_RTT_printf.c ****         // Print number without sign
 287:Core/Src/SEGGER_RTT_printf.c ****         //
 288:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 289:Core/Src/SEGGER_RTT_printf.c ****       }
 290:Core/Src/SEGGER_RTT_printf.c ****     }
 291:Core/Src/SEGGER_RTT_printf.c ****   }
 292:Core/Src/SEGGER_RTT_printf.c **** }
 293:Core/Src/SEGGER_RTT_printf.c **** 
 294:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 295:Core/Src/SEGGER_RTT_printf.c **** *
 296:Core/Src/SEGGER_RTT_printf.c **** *       Public code
 297:Core/Src/SEGGER_RTT_printf.c **** *
 298:Core/Src/SEGGER_RTT_printf.c **** **********************************************************************
 299:Core/Src/SEGGER_RTT_printf.c **** */
 300:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 301:Core/Src/SEGGER_RTT_printf.c **** *
 302:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER_RTT_vprintf
 303:Core/Src/SEGGER_RTT_printf.c **** *
 304:Core/Src/SEGGER_RTT_printf.c **** *  Function description
 305:Core/Src/SEGGER_RTT_printf.c **** *    Stores a formatted string in SEGGER RTT control block.
 306:Core/Src/SEGGER_RTT_printf.c **** *    This data is read by the host.
 307:Core/Src/SEGGER_RTT_printf.c **** *
 308:Core/Src/SEGGER_RTT_printf.c **** *  Parameters
 309:Core/Src/SEGGER_RTT_printf.c **** *    BufferIndex  Index of "Up"-buffer to be used. (e.g. 0 for "Terminal")
 310:Core/Src/SEGGER_RTT_printf.c **** *    sFormat      Pointer to format string
 311:Core/Src/SEGGER_RTT_printf.c **** *    pParamList   Pointer to the list of arguments for the format string
 312:Core/Src/SEGGER_RTT_printf.c **** *
 313:Core/Src/SEGGER_RTT_printf.c **** *  Return values
 314:Core/Src/SEGGER_RTT_printf.c **** *    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
 315:Core/Src/SEGGER_RTT_printf.c **** *     < 0:  Error
 316:Core/Src/SEGGER_RTT_printf.c **** */
 317:Core/Src/SEGGER_RTT_printf.c **** int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 400              		.loc 1 317 90 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 96
 403              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 15


 404              		.loc 1 317 90 is_stmt 0 view .LVU140
 405 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 406              		.cfi_def_cfa_offset 36
 407              		.cfi_offset 4, -36
 408              		.cfi_offset 5, -32
 409              		.cfi_offset 6, -28
 410              		.cfi_offset 7, -24
 411              		.cfi_offset 8, -20
 412              		.cfi_offset 9, -16
 413              		.cfi_offset 10, -12
 414              		.cfi_offset 11, -8
 415              		.cfi_offset 14, -4
 416 0004 9BB0     		sub	sp, sp, #108
 417              		.cfi_def_cfa_offset 144
 318:Core/Src/SEGGER_RTT_printf.c ****   char c;
 319:Core/Src/SEGGER_RTT_printf.c ****   SEGGER_RTT_PRINTF_DESC BufferDesc;
 320:Core/Src/SEGGER_RTT_printf.c ****   int v;
 321:Core/Src/SEGGER_RTT_printf.c ****   unsigned NumDigits;
 322:Core/Src/SEGGER_RTT_printf.c ****   unsigned FormatFlags;
 323:Core/Src/SEGGER_RTT_printf.c ****   unsigned FieldWidth;
 324:Core/Src/SEGGER_RTT_printf.c ****   char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];
 325:Core/Src/SEGGER_RTT_printf.c **** 
 326:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.pBuffer        = acBuffer;
 327:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 418              		.loc 1 327 29 view .LVU141
 419 0006 4023     		movs	r3, #64
 326:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 420              		.loc 1 326 29 view .LVU142
 421 0008 0DF1280A 		add	r10, sp, #40
 422              		.loc 1 327 29 view .LVU143
 423 000c CDE904A3 		strd	r10, r3, [sp, #16]
 424 0010 0023     		movs	r3, #0
 328:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.Cnt            = 0u;
 329:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.RTTBufferIndex = BufferIndex;
 330:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.ReturnValue    = 0;
 425              		.loc 1 330 29 view .LVU144
 426 0012 CDE90730 		strd	r3, r0, [sp, #28]
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 427              		.loc 1 317 90 view .LVU145
 428 0016 8146     		mov	r9, r0
 318:Core/Src/SEGGER_RTT_printf.c ****   SEGGER_RTT_PRINTF_DESC BufferDesc;
 429              		.loc 1 318 3 is_stmt 1 view .LVU146
 319:Core/Src/SEGGER_RTT_printf.c ****   int v;
 430              		.loc 1 319 3 view .LVU147
 320:Core/Src/SEGGER_RTT_printf.c ****   unsigned NumDigits;
 431              		.loc 1 320 3 view .LVU148
 321:Core/Src/SEGGER_RTT_printf.c ****   unsigned FormatFlags;
 432              		.loc 1 321 3 view .LVU149
 322:Core/Src/SEGGER_RTT_printf.c ****   unsigned FieldWidth;
 433              		.loc 1 322 3 view .LVU150
 323:Core/Src/SEGGER_RTT_printf.c ****   char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];
 434              		.loc 1 323 3 view .LVU151
 324:Core/Src/SEGGER_RTT_printf.c **** 
 435              		.loc 1 324 3 view .LVU152
 326:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 436              		.loc 1 326 3 view .LVU153
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 16


 437              		.loc 1 317 90 is_stmt 0 view .LVU154
 438 0018 0C46     		mov	r4, r1
 439 001a 1746     		mov	r7, r2
 327:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.Cnt            = 0u;
 440              		.loc 1 327 29 view .LVU155
 441 001c 0693     		str	r3, [sp, #24]
 329:Core/Src/SEGGER_RTT_printf.c ****   BufferDesc.ReturnValue    = 0;
 442              		.loc 1 329 3 is_stmt 1 view .LVU156
 443 001e 06E0     		b	.L109
 444              	.LVL44:
 445              	.L144:
 331:Core/Src/SEGGER_RTT_printf.c **** 
 332:Core/Src/SEGGER_RTT_printf.c ****   do {
 333:Core/Src/SEGGER_RTT_printf.c ****     c = *sFormat;
 334:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 335:Core/Src/SEGGER_RTT_printf.c ****     if (c == 0u) {
 336:Core/Src/SEGGER_RTT_printf.c ****       break;
 337:Core/Src/SEGGER_RTT_printf.c ****     }
 338:Core/Src/SEGGER_RTT_printf.c ****     if (c == '%') {
 339:Core/Src/SEGGER_RTT_printf.c ****       //
 340:Core/Src/SEGGER_RTT_printf.c ****       // Filter out flags
 341:Core/Src/SEGGER_RTT_printf.c ****       //
 342:Core/Src/SEGGER_RTT_printf.c ****       FormatFlags = 0u;
 343:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 344:Core/Src/SEGGER_RTT_printf.c ****       do {
 345:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 346:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 347:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 348:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 349:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 350:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 351:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 352:Core/Src/SEGGER_RTT_printf.c ****         }
 353:Core/Src/SEGGER_RTT_printf.c ****       } while (v);
 354:Core/Src/SEGGER_RTT_printf.c ****       //
 355:Core/Src/SEGGER_RTT_printf.c ****       // filter out field with
 356:Core/Src/SEGGER_RTT_printf.c ****       //
 357:Core/Src/SEGGER_RTT_printf.c ****       FieldWidth = 0u;
 358:Core/Src/SEGGER_RTT_printf.c ****       do {
 359:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 360:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 361:Core/Src/SEGGER_RTT_printf.c ****           break;
 362:Core/Src/SEGGER_RTT_printf.c ****         }
 363:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 364:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 365:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 366:Core/Src/SEGGER_RTT_printf.c **** 
 367:Core/Src/SEGGER_RTT_printf.c ****       //
 368:Core/Src/SEGGER_RTT_printf.c ****       // Filter out precision (number of digits to display)
 369:Core/Src/SEGGER_RTT_printf.c ****       //
 370:Core/Src/SEGGER_RTT_printf.c ****       NumDigits = 0u;
 371:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 372:Core/Src/SEGGER_RTT_printf.c ****       if (c == '.') {
 373:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 374:Core/Src/SEGGER_RTT_printf.c ****         do {
 375:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 376:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 17


 377:Core/Src/SEGGER_RTT_printf.c ****             break;
 378:Core/Src/SEGGER_RTT_printf.c ****           }
 379:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 380:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 381:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 382:Core/Src/SEGGER_RTT_printf.c ****       }
 383:Core/Src/SEGGER_RTT_printf.c ****       //
 384:Core/Src/SEGGER_RTT_printf.c ****       // Filter out length modifier
 385:Core/Src/SEGGER_RTT_printf.c ****       //
 386:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 387:Core/Src/SEGGER_RTT_printf.c ****       do {
 388:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 389:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 390:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 391:Core/Src/SEGGER_RTT_printf.c ****         } else {
 392:Core/Src/SEGGER_RTT_printf.c ****           break;
 393:Core/Src/SEGGER_RTT_printf.c ****         }
 394:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 395:Core/Src/SEGGER_RTT_printf.c ****       //
 396:Core/Src/SEGGER_RTT_printf.c ****       // Handle specifiers
 397:Core/Src/SEGGER_RTT_printf.c ****       //
 398:Core/Src/SEGGER_RTT_printf.c ****       switch (c) {
 399:Core/Src/SEGGER_RTT_printf.c ****       case 'c': {
 400:Core/Src/SEGGER_RTT_printf.c ****         char c0;
 401:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 402:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 403:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 404:Core/Src/SEGGER_RTT_printf.c ****         break;
 405:Core/Src/SEGGER_RTT_printf.c ****       }
 406:Core/Src/SEGGER_RTT_printf.c ****       case 'd':
 407:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 408:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 409:Core/Src/SEGGER_RTT_printf.c ****         break;
 410:Core/Src/SEGGER_RTT_printf.c ****       case 'u':
 411:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 412:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 413:Core/Src/SEGGER_RTT_printf.c ****         break;
 414:Core/Src/SEGGER_RTT_printf.c ****       case 'x':
 415:Core/Src/SEGGER_RTT_printf.c ****       case 'X':
 416:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 417:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 418:Core/Src/SEGGER_RTT_printf.c ****         break;
 419:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 420:Core/Src/SEGGER_RTT_printf.c ****         {
 421:Core/Src/SEGGER_RTT_printf.c ****           const char * s = va_arg(*pParamList, const char *);
 422:Core/Src/SEGGER_RTT_printf.c ****           do {
 423:Core/Src/SEGGER_RTT_printf.c ****             c = *s;
 424:Core/Src/SEGGER_RTT_printf.c ****             s++;
 425:Core/Src/SEGGER_RTT_printf.c ****             if (c == '\0') {
 426:Core/Src/SEGGER_RTT_printf.c ****               break;
 427:Core/Src/SEGGER_RTT_printf.c ****             }
 428:Core/Src/SEGGER_RTT_printf.c ****            _StoreChar(&BufferDesc, c);
 429:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 430:Core/Src/SEGGER_RTT_printf.c ****         }
 431:Core/Src/SEGGER_RTT_printf.c ****         break;
 432:Core/Src/SEGGER_RTT_printf.c ****       case 'p':
 433:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 18


 434:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 435:Core/Src/SEGGER_RTT_printf.c ****         break;
 436:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 437:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, '%');
 438:Core/Src/SEGGER_RTT_printf.c ****         break;
 439:Core/Src/SEGGER_RTT_printf.c ****       default:
 440:Core/Src/SEGGER_RTT_printf.c ****         break;
 441:Core/Src/SEGGER_RTT_printf.c ****       }
 442:Core/Src/SEGGER_RTT_printf.c ****       sFormat++;
 443:Core/Src/SEGGER_RTT_printf.c ****     } else {
 444:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(&BufferDesc, c);
 446              		.loc 1 444 7 view .LVU157
 447 0020 04A8     		add	r0, sp, #16
 448 0022 FFF7FEFF 		bl	_StoreChar
 449              	.LVL45:
 450              	.L151:
 445:Core/Src/SEGGER_RTT_printf.c ****     }
 446:Core/Src/SEGGER_RTT_printf.c ****   } while (BufferDesc.ReturnValue >= 0);
 451              		.loc 1 446 22 is_stmt 0 view .LVU158
 452 0026 079B     		ldr	r3, [sp, #28]
 453              	.L108:
 454              		.loc 1 446 35 is_stmt 1 view .LVU159
 455 0028 002B     		cmp	r3, #0
 456 002a C0F2AA80 		blt	.L50
 457              	.LVL46:
 458              	.L109:
 332:Core/Src/SEGGER_RTT_printf.c ****     c = *sFormat;
 459              		.loc 1 332 3 view .LVU160
 333:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 460              		.loc 1 333 5 view .LVU161
 333:Core/Src/SEGGER_RTT_printf.c ****     sFormat++;
 461              		.loc 1 333 7 is_stmt 0 view .LVU162
 462 002e 14F8011B 		ldrb	r1, [r4], #1	@ zero_extendqisi2
 463              	.LVL47:
 334:Core/Src/SEGGER_RTT_printf.c ****     if (c == 0u) {
 464              		.loc 1 334 5 is_stmt 1 view .LVU163
 335:Core/Src/SEGGER_RTT_printf.c ****       break;
 465              		.loc 1 335 5 view .LVU164
 335:Core/Src/SEGGER_RTT_printf.c ****       break;
 466              		.loc 1 335 8 is_stmt 0 view .LVU165
 467 0032 0029     		cmp	r1, #0
 468 0034 00F09D80 		beq	.L51
 338:Core/Src/SEGGER_RTT_printf.c ****       //
 469              		.loc 1 338 5 is_stmt 1 view .LVU166
 338:Core/Src/SEGGER_RTT_printf.c ****       //
 470              		.loc 1 338 8 is_stmt 0 view .LVU167
 471 0038 2529     		cmp	r1, #37
 472 003a F1D1     		bne	.L144
 342:Core/Src/SEGGER_RTT_printf.c ****       v = 1;
 473              		.loc 1 342 19 view .LVU168
 474 003c 0026     		movs	r6, #0
 475              	.LVL48:
 476              	.L52:
 344:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 477              		.loc 1 344 7 is_stmt 1 view .LVU169
 345:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 478              		.loc 1 345 9 view .LVU170
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 19


 345:Core/Src/SEGGER_RTT_printf.c ****         switch (c) {
 479              		.loc 1 345 11 is_stmt 0 view .LVU171
 480 003e 2346     		mov	r3, r4
 481 0040 13F8012B 		ldrb	r2, [r3], #1	@ zero_extendqisi2
 482              	.LVL49:
 346:Core/Src/SEGGER_RTT_printf.c ****         case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 483              		.loc 1 346 9 is_stmt 1 view .LVU172
 484 0044 A2F12301 		sub	r1, r2, #35
 485 0048 0D29     		cmp	r1, #13
 486 004a 08D8     		bhi	.L54
 487 004c DFE801F0 		tbb	[pc, r1]
 488              	.L56:
 489 0050 7C       		.byte	(.L59-.L56)/2
 490 0051 07       		.byte	(.L54-.L56)/2
 491 0052 07       		.byte	(.L54-.L56)/2
 492 0053 07       		.byte	(.L54-.L56)/2
 493 0054 07       		.byte	(.L54-.L56)/2
 494 0055 07       		.byte	(.L54-.L56)/2
 495 0056 07       		.byte	(.L54-.L56)/2
 496 0057 07       		.byte	(.L54-.L56)/2
 497 0058 78       		.byte	(.L58-.L56)/2
 498 0059 07       		.byte	(.L54-.L56)/2
 499 005a 80       		.byte	(.L57-.L56)/2
 500 005b 07       		.byte	(.L54-.L56)/2
 501 005c 07       		.byte	(.L54-.L56)/2
 502 005d 74       		.byte	(.L55-.L56)/2
 503              		.p2align 1
 504              	.L54:
 505              	.LVL50:
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 506              		.loc 1 358 7 view .LVU173
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 507              		.loc 1 359 9 view .LVU174
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 508              		.loc 1 360 9 view .LVU175
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 509              		.loc 1 360 12 is_stmt 0 view .LVU176
 510 005e A2F13001 		sub	r1, r2, #48
 511 0062 0929     		cmp	r1, #9
 357:Core/Src/SEGGER_RTT_printf.c ****       do {
 512              		.loc 1 357 18 view .LVU177
 513 0064 4FF00005 		mov	r5, #0
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 514              		.loc 1 360 12 view .LVU178
 515 0068 0DD8     		bhi	.L61
 516              	.LVL51:
 517              	.L62:
 363:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 518              		.loc 1 363 9 is_stmt 1 view .LVU179
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 519              		.loc 1 364 34 is_stmt 0 view .LVU180
 520 006a 05EB8505 		add	r5, r5, r5, lsl #2
 521              	.LVL52:
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 522              		.loc 1 364 41 view .LVU181
 523 006e 02EB4505 		add	r5, r2, r5, lsl #1
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 20


 524              		.loc 1 359 11 view .LVU182
 525 0072 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 526              	.LVL53:
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 527              		.loc 1 360 12 view .LVU183
 528 0074 A2F13001 		sub	r1, r2, #48
 529 0078 0929     		cmp	r1, #9
 363:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 530              		.loc 1 363 16 view .LVU184
 531 007a 1C46     		mov	r4, r3
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 532              		.loc 1 364 9 is_stmt 1 view .LVU185
 364:Core/Src/SEGGER_RTT_printf.c ****       } while (1);
 533              		.loc 1 364 20 is_stmt 0 view .LVU186
 534 007c A5F13005 		sub	r5, r5, #48
 535              	.LVL54:
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 536              		.loc 1 358 10 is_stmt 1 view .LVU187
 358:Core/Src/SEGGER_RTT_printf.c ****         c = *sFormat;
 537              		.loc 1 358 7 view .LVU188
 359:Core/Src/SEGGER_RTT_printf.c ****         if ((c < '0') || (c > '9')) {
 538              		.loc 1 359 9 view .LVU189
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 539              		.loc 1 360 9 view .LVU190
 540 0080 03F10103 		add	r3, r3, #1
 541              	.LVL55:
 360:Core/Src/SEGGER_RTT_printf.c ****           break;
 542              		.loc 1 360 12 is_stmt 0 view .LVU191
 543 0084 F1D9     		bls	.L62
 544              	.LVL56:
 545              	.L61:
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 546              		.loc 1 370 7 is_stmt 1 view .LVU192
 371:Core/Src/SEGGER_RTT_printf.c ****       if (c == '.') {
 547              		.loc 1 371 7 view .LVU193
 372:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 548              		.loc 1 372 7 view .LVU194
 372:Core/Src/SEGGER_RTT_printf.c ****         sFormat++;
 549              		.loc 1 372 10 is_stmt 0 view .LVU195
 550 0086 2E2A     		cmp	r2, #46
 551 0088 00F0FA80 		beq	.L153
 386:Core/Src/SEGGER_RTT_printf.c ****       do {
 552              		.loc 1 386 9 view .LVU196
 553 008c 2178     		ldrb	r1, [r4]	@ zero_extendqisi2
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 554              		.loc 1 370 17 view .LVU197
 555 008e 4FF0000B 		mov	fp, #0
 556              	.LVL57:
 557              	.L64:
 386:Core/Src/SEGGER_RTT_printf.c ****       do {
 558              		.loc 1 386 7 is_stmt 1 view .LVU198
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 559              		.loc 1 387 7 view .LVU199
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 560              		.loc 1 388 9 view .LVU200
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 561              		.loc 1 388 12 is_stmt 0 view .LVU201
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 21


 562 0092 01F0FB00 		and	r0, r1, #251
 563 0096 6828     		cmp	r0, #104
 389:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 564              		.loc 1 389 18 view .LVU202
 565 0098 1C46     		mov	r4, r3
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 566              		.loc 1 388 12 view .LVU203
 567 009a 5DD0     		beq	.L67
 568              	.LVL58:
 569              	.L66:
 398:Core/Src/SEGGER_RTT_printf.c ****       case 'c': {
 570              		.loc 1 398 7 is_stmt 1 view .LVU204
 571 009c 2529     		cmp	r1, #37
 572 009e BFD0     		beq	.L144
 573 00a0 5839     		subs	r1, r1, #88
 574 00a2 CBB2     		uxtb	r3, r1
 575 00a4 202B     		cmp	r3, #32
 576 00a6 BED8     		bhi	.L151
 577 00a8 2029     		cmp	r1, #32
 578 00aa BCD8     		bhi	.L151
 579 00ac 01A3     		adr	r3, .L71
 580 00ae 53F821F0 		ldr	pc, [r3, r1, lsl #2]
 581 00b2 00BF     		.p2align 2
 582              	.L71:
 583 00b4 8B010000 		.word	.L70+1
 584 00b8 27000000 		.word	.L151+1
 585 00bc 27000000 		.word	.L151+1
 586 00c0 27000000 		.word	.L151+1
 587 00c4 27000000 		.word	.L151+1
 588 00c8 27000000 		.word	.L151+1
 589 00cc 27000000 		.word	.L151+1
 590 00d0 27000000 		.word	.L151+1
 591 00d4 27000000 		.word	.L151+1
 592 00d8 27000000 		.word	.L151+1
 593 00dc 27000000 		.word	.L151+1
 594 00e0 6F020000 		.word	.L76+1
 595 00e4 05020000 		.word	.L75+1
 596 00e8 27000000 		.word	.L151+1
 597 00ec 27000000 		.word	.L151+1
 598 00f0 27000000 		.word	.L151+1
 599 00f4 27000000 		.word	.L151+1
 600 00f8 27000000 		.word	.L151+1
 601 00fc 27000000 		.word	.L151+1
 602 0100 27000000 		.word	.L151+1
 603 0104 27000000 		.word	.L151+1
 604 0108 27000000 		.word	.L151+1
 605 010c 27000000 		.word	.L151+1
 606 0110 27000000 		.word	.L151+1
 607 0114 CD010000 		.word	.L74+1
 608 0118 27000000 		.word	.L151+1
 609 011c 27000000 		.word	.L151+1
 610 0120 A7010000 		.word	.L73+1
 611 0124 27000000 		.word	.L151+1
 612 0128 EB010000 		.word	.L72+1
 613 012c 27000000 		.word	.L151+1
 614 0130 27000000 		.word	.L151+1
 615 0134 8B010000 		.word	.L70+1
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 22


 616              	.LVL59:
 617              		.p2align 1
 618              	.L55:
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 619              		.loc 1 348 19 view .LVU205
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 620              		.loc 1 348 31 is_stmt 0 view .LVU206
 621 0138 46F00206 		orr	r6, r6, #2
 622              	.LVL60:
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 623              		.loc 1 348 60 is_stmt 1 view .LVU207
 348:Core/Src/SEGGER_RTT_printf.c ****         case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 624              		.loc 1 348 71 view .LVU208
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 625              		.loc 1 317 90 is_stmt 0 view .LVU209
 626 013c 1C46     		mov	r4, r3
 627 013e 7EE7     		b	.L52
 628              	.LVL61:
 629              	.L58:
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 630              		.loc 1 349 19 is_stmt 1 view .LVU210
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 631              		.loc 1 349 31 is_stmt 0 view .LVU211
 632 0140 46F00406 		orr	r6, r6, #4
 633              	.LVL62:
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 634              		.loc 1 349 60 is_stmt 1 view .LVU212
 349:Core/Src/SEGGER_RTT_printf.c ****         case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 635              		.loc 1 349 71 view .LVU213
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 636              		.loc 1 317 90 is_stmt 0 view .LVU214
 637 0144 1C46     		mov	r4, r3
 638 0146 7AE7     		b	.L52
 639              	.LVL63:
 640              	.L59:
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 641              		.loc 1 350 19 is_stmt 1 view .LVU215
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 642              		.loc 1 350 31 is_stmt 0 view .LVU216
 643 0148 46F00806 		orr	r6, r6, #8
 644              	.LVL64:
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 645              		.loc 1 350 60 is_stmt 1 view .LVU217
 350:Core/Src/SEGGER_RTT_printf.c ****         default:  v = 0; break;
 646              		.loc 1 350 71 view .LVU218
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 647              		.loc 1 317 90 is_stmt 0 view .LVU219
 648 014c 1C46     		mov	r4, r3
 649 014e 76E7     		b	.L52
 650              	.LVL65:
 651              	.L57:
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 652              		.loc 1 347 19 is_stmt 1 view .LVU220
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 653              		.loc 1 347 31 is_stmt 0 view .LVU221
 654 0150 46F00106 		orr	r6, r6, #1
 655              	.LVL66:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 23


 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 656              		.loc 1 347 60 is_stmt 1 view .LVU222
 347:Core/Src/SEGGER_RTT_printf.c ****         case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 657              		.loc 1 347 71 view .LVU223
 317:Core/Src/SEGGER_RTT_printf.c ****   char c;
 658              		.loc 1 317 90 is_stmt 0 view .LVU224
 659 0154 1C46     		mov	r4, r3
 660 0156 72E7     		b	.L52
 661              	.LVL67:
 662              	.L67:
 389:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 663              		.loc 1 389 11 is_stmt 1 view .LVU225
 390:Core/Src/SEGGER_RTT_printf.c ****         } else {
 664              		.loc 1 390 11 view .LVU226
 390:Core/Src/SEGGER_RTT_printf.c ****         } else {
 665              		.loc 1 390 13 is_stmt 0 view .LVU227
 666 0158 14F8011B 		ldrb	r1, [r4], #1	@ zero_extendqisi2
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 667              		.loc 1 387 10 is_stmt 1 view .LVU228
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 668              		.loc 1 387 7 view .LVU229
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 669              		.loc 1 388 9 view .LVU230
 670              	.LVL68:
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 671              		.loc 1 388 12 is_stmt 0 view .LVU231
 672 015c 01F0FB03 		and	r3, r1, #251
 673 0160 682B     		cmp	r3, #104
 674 0162 9BD1     		bne	.L66
 389:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 675              		.loc 1 389 11 is_stmt 1 view .LVU232
 676              	.LVL69:
 390:Core/Src/SEGGER_RTT_printf.c ****         } else {
 677              		.loc 1 390 11 view .LVU233
 390:Core/Src/SEGGER_RTT_printf.c ****         } else {
 678              		.loc 1 390 13 is_stmt 0 view .LVU234
 679 0164 14F8011B 		ldrb	r1, [r4], #1	@ zero_extendqisi2
 680              	.LVL70:
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 681              		.loc 1 387 10 is_stmt 1 view .LVU235
 387:Core/Src/SEGGER_RTT_printf.c ****         if ((c == 'l') || (c == 'h')) {
 682              		.loc 1 387 7 view .LVU236
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 683              		.loc 1 388 9 view .LVU237
 388:Core/Src/SEGGER_RTT_printf.c ****           sFormat++;
 684              		.loc 1 388 12 is_stmt 0 view .LVU238
 685 0168 01F0FB03 		and	r3, r1, #251
 686 016c 682B     		cmp	r3, #104
 687 016e 95D1     		bne	.L66
 688 0170 F2E7     		b	.L67
 689              	.LVL71:
 690              	.L51:
 447:Core/Src/SEGGER_RTT_printf.c **** 
 448:Core/Src/SEGGER_RTT_printf.c ****   if (BufferDesc.ReturnValue > 0) {
 691              		.loc 1 448 17 view .LVU239
 692 0172 079B     		ldr	r3, [sp, #28]
 693              		.loc 1 448 3 is_stmt 1 view .LVU240
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 24


 694              		.loc 1 448 6 is_stmt 0 view .LVU241
 695 0174 002B     		cmp	r3, #0
 696 0176 04DD     		ble	.L50
 449:Core/Src/SEGGER_RTT_printf.c ****     //
 450:Core/Src/SEGGER_RTT_printf.c ****     // Write remaining data, if any
 451:Core/Src/SEGGER_RTT_printf.c ****     //
 452:Core/Src/SEGGER_RTT_printf.c ****     if (BufferDesc.Cnt != 0u) {
 697              		.loc 1 452 5 is_stmt 1 view .LVU242
 698              		.loc 1 452 19 is_stmt 0 view .LVU243
 699 0178 069C     		ldr	r4, [sp, #24]
 700              	.LVL72:
 701              		.loc 1 452 8 view .LVU244
 702 017a 002C     		cmp	r4, #0
 703 017c 40F09680 		bne	.L154
 453:Core/Src/SEGGER_RTT_printf.c ****       SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 454:Core/Src/SEGGER_RTT_printf.c ****     }
 455:Core/Src/SEGGER_RTT_printf.c ****     BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 704              		.loc 1 455 5 is_stmt 1 view .LVU245
 705              		.loc 1 455 28 is_stmt 0 view .LVU246
 706 0180 2344     		add	r3, r3, r4
 456:Core/Src/SEGGER_RTT_printf.c ****   }
 457:Core/Src/SEGGER_RTT_printf.c ****   return BufferDesc.ReturnValue;
 707              		.loc 1 457 3 is_stmt 1 view .LVU247
 708              	.LVL73:
 709              	.L50:
 458:Core/Src/SEGGER_RTT_printf.c **** }
 710              		.loc 1 458 1 is_stmt 0 view .LVU248
 711 0182 1846     		mov	r0, r3
 712 0184 1BB0     		add	sp, sp, #108
 713              		.cfi_remember_state
 714              		.cfi_def_cfa_offset 36
 715              		@ sp needed
 716 0186 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 717              	.LVL74:
 718              	.L70:
 719              		.cfi_restore_state
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 720              		.loc 1 416 9 is_stmt 1 view .LVU249
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 721              		.loc 1 416 11 is_stmt 0 view .LVU250
 722 018a 3868     		ldr	r0, [r7]
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 723              		.loc 1 417 9 view .LVU251
 724 018c 1022     		movs	r2, #16
 725 018e 0168     		ldr	r1, [r0]
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 726              		.loc 1 416 11 view .LVU252
 727 0190 0430     		adds	r0, r0, #4
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 728              		.loc 1 417 9 view .LVU253
 729 0192 CDE90056 		strd	r5, r6, [sp]
 730 0196 5B46     		mov	r3, fp
 416:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
 731              		.loc 1 416 11 view .LVU254
 732 0198 3860     		str	r0, [r7]
 417:Core/Src/SEGGER_RTT_printf.c ****         break;
 733              		.loc 1 417 9 is_stmt 1 view .LVU255
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 25


 734 019a 0DEB0200 		add	r0, sp, r2
 735 019e FFF7FEFF 		bl	_PrintUnsigned
 736              	.LVL75:
 418:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 737              		.loc 1 418 9 view .LVU256
 446:Core/Src/SEGGER_RTT_printf.c **** 
 738              		.loc 1 446 22 is_stmt 0 view .LVU257
 739 01a2 079B     		ldr	r3, [sp, #28]
 418:Core/Src/SEGGER_RTT_printf.c ****       case 's':
 740              		.loc 1 418 9 view .LVU258
 741 01a4 40E7     		b	.L108
 742              	.L73:
 743              	.LBB6:
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 744              		.loc 1 421 11 is_stmt 1 view .LVU259
 421:Core/Src/SEGGER_RTT_printf.c ****           do {
 745              		.loc 1 421 24 is_stmt 0 view .LVU260
 746 01a6 3B68     		ldr	r3, [r7]
 747 01a8 1A1D     		adds	r2, r3, #4
 748 01aa 3A60     		str	r2, [r7]
 749 01ac 1D68     		ldr	r5, [r3]
 750              	.L107:
 751              	.LVL76:
 422:Core/Src/SEGGER_RTT_printf.c ****             c = *s;
 752              		.loc 1 422 11 is_stmt 1 view .LVU261
 423:Core/Src/SEGGER_RTT_printf.c ****             s++;
 753              		.loc 1 423 13 view .LVU262
 428:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 754              		.loc 1 428 12 view .LVU263
 423:Core/Src/SEGGER_RTT_printf.c ****             s++;
 755              		.loc 1 423 15 is_stmt 0 view .LVU264
 756 01ae 15F8011B 		ldrb	r1, [r5], #1	@ zero_extendqisi2
 757              	.LVL77:
 424:Core/Src/SEGGER_RTT_printf.c ****             if (c == '\0') {
 758              		.loc 1 424 13 is_stmt 1 view .LVU265
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 759              		.loc 1 425 13 view .LVU266
 428:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 760              		.loc 1 428 12 is_stmt 0 view .LVU267
 761 01b2 04A8     		add	r0, sp, #16
 425:Core/Src/SEGGER_RTT_printf.c ****               break;
 762              		.loc 1 425 16 view .LVU268
 763 01b4 0029     		cmp	r1, #0
 764 01b6 3FF436AF 		beq	.L151
 428:Core/Src/SEGGER_RTT_printf.c ****           } while (BufferDesc.ReturnValue >= 0);
 765              		.loc 1 428 12 view .LVU269
 766 01ba FFF7FEFF 		bl	_StoreChar
 767              	.LVL78:
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 768              		.loc 1 429 43 is_stmt 1 view .LVU270
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 769              		.loc 1 429 30 is_stmt 0 view .LVU271
 770 01be 079B     		ldr	r3, [sp, #28]
 429:Core/Src/SEGGER_RTT_printf.c ****         }
 771              		.loc 1 429 43 view .LVU272
 772 01c0 002B     		cmp	r3, #0
 773 01c2 F4DA     		bge	.L107
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 26


 774              	.LBE6:
 775              		.loc 1 458 1 view .LVU273
 776 01c4 1846     		mov	r0, r3
 777 01c6 1BB0     		add	sp, sp, #108
 778              		.cfi_remember_state
 779              		.cfi_def_cfa_offset 36
 780              		@ sp needed
 781 01c8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 782              	.LVL79:
 783              	.L74:
 784              		.cfi_restore_state
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 785              		.loc 1 433 9 is_stmt 1 view .LVU274
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 786              		.loc 1 433 11 is_stmt 0 view .LVU275
 787 01cc 3A68     		ldr	r2, [r7]
 434:Core/Src/SEGGER_RTT_printf.c ****         break;
 788              		.loc 1 434 9 view .LVU276
 789 01ce 1168     		ldr	r1, [r2]
 433:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 790              		.loc 1 433 11 view .LVU277
 791 01d0 0432     		adds	r2, r2, #4
 792 01d2 3A60     		str	r2, [r7]
 434:Core/Src/SEGGER_RTT_printf.c ****         break;
 793              		.loc 1 434 9 is_stmt 1 view .LVU278
 794 01d4 0022     		movs	r2, #0
 795 01d6 0823     		movs	r3, #8
 796 01d8 0192     		str	r2, [sp, #4]
 797 01da 1022     		movs	r2, #16
 798 01dc 0093     		str	r3, [sp]
 799 01de 0DEB0200 		add	r0, sp, r2
 800 01e2 FFF7FEFF 		bl	_PrintUnsigned
 801              	.LVL80:
 435:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 802              		.loc 1 435 9 view .LVU279
 446:Core/Src/SEGGER_RTT_printf.c **** 
 803              		.loc 1 446 22 is_stmt 0 view .LVU280
 804 01e6 079B     		ldr	r3, [sp, #28]
 435:Core/Src/SEGGER_RTT_printf.c ****       case '%':
 805              		.loc 1 435 9 view .LVU281
 806 01e8 1EE7     		b	.L108
 807              	.L72:
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 808              		.loc 1 411 9 is_stmt 1 view .LVU282
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 809              		.loc 1 411 11 is_stmt 0 view .LVU283
 810 01ea 3868     		ldr	r0, [r7]
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 811              		.loc 1 412 9 view .LVU284
 812 01ec 0168     		ldr	r1, [r0]
 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 813              		.loc 1 411 11 view .LVU285
 814 01ee 0430     		adds	r0, r0, #4
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 815              		.loc 1 412 9 view .LVU286
 816 01f0 CDE90056 		strd	r5, r6, [sp]
 817 01f4 5B46     		mov	r3, fp
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 27


 411:Core/Src/SEGGER_RTT_printf.c ****         _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
 818              		.loc 1 411 11 view .LVU287
 819 01f6 3860     		str	r0, [r7]
 412:Core/Src/SEGGER_RTT_printf.c ****         break;
 820              		.loc 1 412 9 is_stmt 1 view .LVU288
 821 01f8 0A22     		movs	r2, #10
 822 01fa 04A8     		add	r0, sp, #16
 823 01fc FFF7FEFF 		bl	_PrintUnsigned
 824              	.LVL81:
 413:Core/Src/SEGGER_RTT_printf.c ****       case 'x':
 825              		.loc 1 413 9 view .LVU289
 446:Core/Src/SEGGER_RTT_printf.c **** 
 826              		.loc 1 446 22 is_stmt 0 view .LVU290
 827 0200 079B     		ldr	r3, [sp, #28]
 413:Core/Src/SEGGER_RTT_printf.c ****       case 'x':
 828              		.loc 1 413 9 view .LVU291
 829 0202 11E7     		b	.L108
 830              	.L75:
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 831              		.loc 1 407 9 is_stmt 1 view .LVU292
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 832              		.loc 1 407 11 is_stmt 0 view .LVU293
 833 0204 3B68     		ldr	r3, [r7]
 834 0206 1A68     		ldr	r2, [r3]
 835 0208 0392     		str	r2, [sp, #12]
 408:Core/Src/SEGGER_RTT_printf.c ****         break;
 836              		.loc 1 408 9 is_stmt 1 view .LVU294
 837              	.LVL82:
 838              	.LBB7:
 839              	.LBI7:
 222:Core/Src/SEGGER_RTT_printf.c ****   unsigned Width;
 840              		.loc 1 222 13 view .LVU295
 841              	.LBB8:
 223:Core/Src/SEGGER_RTT_printf.c ****   int Number;
 842              		.loc 1 223 3 view .LVU296
 224:Core/Src/SEGGER_RTT_printf.c **** 
 843              		.loc 1 224 3 view .LVU297
 226:Core/Src/SEGGER_RTT_printf.c **** 
 844              		.loc 1 226 3 view .LVU298
 845              	.LBE8:
 846              	.LBE7:
 407:Core/Src/SEGGER_RTT_printf.c ****         _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 847              		.loc 1 407 11 is_stmt 0 view .LVU299
 848 020a 0433     		adds	r3, r3, #4
 849 020c 3B60     		str	r3, [r7]
 850              	.LBB12:
 851              	.LBB9:
 226:Core/Src/SEGGER_RTT_printf.c **** 
 852              		.loc 1 226 10 view .LVU300
 853 020e 82EAE273 		eor	r3, r2, r2, asr #31
 854 0212 A3EBE273 		sub	r3, r3, r2, asr #31
 855              	.LVL83:
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 856              		.loc 1 231 3 is_stmt 1 view .LVU301
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 857              		.loc 1 232 3 view .LVU302
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 28


 858              		.loc 1 232 17 view .LVU303
 859 0216 092B     		cmp	r3, #9
 860 0218 40F39280 		ble	.L115
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 861              		.loc 1 233 12 is_stmt 0 view .LVU304
 862 021c 5B48     		ldr	r0, .L159
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 863              		.loc 1 231 9 view .LVU305
 864 021e 4FF00108 		mov	r8, #1
 865              	.LVL84:
 866              	.L79:
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 867              		.loc 1 233 5 is_stmt 1 view .LVU306
 868 0222 1946     		mov	r1, r3
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 869              		.loc 1 232 17 is_stmt 0 view .LVU307
 870 0224 6329     		cmp	r1, #99
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 871              		.loc 1 233 12 view .LVU308
 872 0226 A0FB03C3 		umull	ip, r3, r0, r3
 873              	.LVL85:
 234:Core/Src/SEGGER_RTT_printf.c ****   }
 874              		.loc 1 234 10 view .LVU309
 875 022a 08F10108 		add	r8, r8, #1
 876              	.LVL86:
 233:Core/Src/SEGGER_RTT_printf.c ****     Width++;
 877              		.loc 1 233 12 view .LVU310
 878 022e 4FEAD303 		lsr	r3, r3, #3
 879              	.LVL87:
 234:Core/Src/SEGGER_RTT_printf.c ****   }
 880              		.loc 1 234 5 is_stmt 1 view .LVU311
 232:Core/Src/SEGGER_RTT_printf.c ****     Number = (Number / (int)Base);
 881              		.loc 1 232 17 view .LVU312
 882 0232 F6DC     		bgt	.L79
 883              	.LVL88:
 884              	.L78:
 236:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 885              		.loc 1 236 3 view .LVU313
 236:Core/Src/SEGGER_RTT_printf.c ****     Width = NumDigits;
 886              		.loc 1 236 6 is_stmt 0 view .LVU314
 887 0234 D845     		cmp	r8, fp
 888 0236 38BF     		it	cc
 889 0238 D846     		movcc	r8, fp
 890              	.LVL89:
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 891              		.loc 1 239 3 is_stmt 1 view .LVU315
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 892              		.loc 1 239 6 is_stmt 0 view .LVU316
 893 023a 002D     		cmp	r5, #0
 894 023c 3FD1     		bne	.L80
 895              	.LVL90:
 896              	.L90:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 897              		.loc 1 246 3 is_stmt 1 view .LVU317
 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 898              		.loc 1 247 5 view .LVU318
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 29


 899              		.loc 1 260 18 is_stmt 0 view .LVU319
 900 023e 0798     		ldr	r0, [sp, #28]
 901 0240 0025     		movs	r5, #0
 902 0242 0346     		mov	r3, r0
 903              	.LVL91:
 904              	.L81:
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 905              		.loc 1 260 3 is_stmt 1 view .LVU320
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 906              		.loc 1 260 6 is_stmt 0 view .LVU321
 907 0244 0028     		cmp	r0, #0
 908 0246 9CDB     		blt	.L50
 261:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 909              		.loc 1 261 5 is_stmt 1 view .LVU322
 261:Core/Src/SEGGER_RTT_printf.c ****       v = -v;
 910              		.loc 1 261 8 is_stmt 0 view .LVU323
 911 0248 039B     		ldr	r3, [sp, #12]
 912 024a 002B     		cmp	r3, #0
 913 024c 63DB     		blt	.L155
 264:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 914              		.loc 1 264 12 is_stmt 1 view .LVU324
 264:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '+');
 915              		.loc 1 264 15 is_stmt 0 view .LVU325
 916 024e 7307     		lsls	r3, r6, #29
 917 0250 6DD4     		bmi	.L156
 918              	.L99:
 919              	.LVL92:
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 920              		.loc 1 273 7 is_stmt 1 view .LVU326
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 921              		.loc 1 273 74 is_stmt 0 view .LVU327
 922 0252 06F00303 		and	r3, r6, #3
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 923              		.loc 1 273 10 view .LVU328
 924 0256 022B     		cmp	r3, #2
 925 0258 75D0     		beq	.L157
 926              	.LVL93:
 927              	.L105:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 928              		.loc 1 288 9 is_stmt 1 view .LVU329
 929 025a 5B46     		mov	r3, fp
 930 025c CDE90056 		strd	r5, r6, [sp]
 931 0260 0399     		ldr	r1, [sp, #12]
 932 0262 0A22     		movs	r2, #10
 933 0264 04A8     		add	r0, sp, #16
 934              	.LVL94:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 935              		.loc 1 288 9 is_stmt 0 view .LVU330
 936 0266 FFF7FEFF 		bl	_PrintUnsigned
 937              	.LVL95:
 288:Core/Src/SEGGER_RTT_printf.c ****       }
 938              		.loc 1 288 9 view .LVU331
 939              	.LBE9:
 940              	.LBE12:
 446:Core/Src/SEGGER_RTT_printf.c **** 
 941              		.loc 1 446 22 view .LVU332
 942 026a 079B     		ldr	r3, [sp, #28]
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 30


 943 026c DCE6     		b	.L108
 944              	.LVL96:
 945              	.L76:
 946              	.LBB13:
 400:Core/Src/SEGGER_RTT_printf.c ****         v = va_arg(*pParamList, int);
 947              		.loc 1 400 9 is_stmt 1 view .LVU333
 401:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 948              		.loc 1 401 9 view .LVU334
 401:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 949              		.loc 1 401 11 is_stmt 0 view .LVU335
 950 026e 3B68     		ldr	r3, [r7]
 951 0270 1A1D     		adds	r2, r3, #4
 403:Core/Src/SEGGER_RTT_printf.c ****         break;
 952              		.loc 1 403 9 view .LVU336
 953 0272 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
 401:Core/Src/SEGGER_RTT_printf.c ****         c0 = (char)v;
 954              		.loc 1 401 11 view .LVU337
 955 0274 3A60     		str	r2, [r7]
 402:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(&BufferDesc, c0);
 956              		.loc 1 402 9 is_stmt 1 view .LVU338
 957              	.LVL97:
 403:Core/Src/SEGGER_RTT_printf.c ****         break;
 958              		.loc 1 403 9 view .LVU339
 959 0276 04A8     		add	r0, sp, #16
 960 0278 FFF7FEFF 		bl	_StoreChar
 961              	.LVL98:
 404:Core/Src/SEGGER_RTT_printf.c ****       }
 962              		.loc 1 404 9 view .LVU340
 963              	.LBE13:
 446:Core/Src/SEGGER_RTT_printf.c **** 
 964              		.loc 1 446 22 is_stmt 0 view .LVU341
 965 027c 079B     		ldr	r3, [sp, #28]
 966              	.LBB14:
 404:Core/Src/SEGGER_RTT_printf.c ****       }
 967              		.loc 1 404 9 view .LVU342
 968 027e D3E6     		b	.L108
 969              	.LVL99:
 970              	.L153:
 404:Core/Src/SEGGER_RTT_printf.c ****       }
 971              		.loc 1 404 9 view .LVU343
 972              	.LBE14:
 373:Core/Src/SEGGER_RTT_printf.c ****         do {
 973              		.loc 1 373 9 is_stmt 1 view .LVU344
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 974              		.loc 1 374 9 view .LVU345
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 975              		.loc 1 375 11 view .LVU346
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 976              		.loc 1 375 13 is_stmt 0 view .LVU347
 977 0280 6178     		ldrb	r1, [r4, #1]	@ zero_extendqisi2
 978              	.LVL100:
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 979              		.loc 1 376 11 is_stmt 1 view .LVU348
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 980              		.loc 1 376 14 is_stmt 0 view .LVU349
 981 0282 A1F13002 		sub	r2, r1, #48
 982 0286 092A     		cmp	r2, #9
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 31


 983 0288 56D8     		bhi	.L114
 984              	.LVL101:
 373:Core/Src/SEGGER_RTT_printf.c ****         do {
 985              		.loc 1 373 16 view .LVU350
 986 028a 1C46     		mov	r4, r3
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 987              		.loc 1 370 17 view .LVU351
 988 028c 4FF0000B 		mov	fp, #0
 989              	.LVL102:
 990              	.L65:
 379:Core/Src/SEGGER_RTT_printf.c ****           NumDigits = NumDigits * 10u + ((unsigned)c - '0');
 991              		.loc 1 379 11 is_stmt 1 view .LVU352
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 992              		.loc 1 380 11 view .LVU353
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 993              		.loc 1 380 33 is_stmt 0 view .LVU354
 994 0290 0BEB8B02 		add	r2, fp, fp, lsl #2
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 995              		.loc 1 380 39 view .LVU355
 996 0294 01EB4202 		add	r2, r1, r2, lsl #1
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 997              		.loc 1 375 13 view .LVU356
 998 0298 14F8011F 		ldrb	r1, [r4, #1]!	@ zero_extendqisi2
 999              	.LVL103:
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1000              		.loc 1 376 14 view .LVU357
 1001 029c A1F13003 		sub	r3, r1, #48
 1002 02a0 092B     		cmp	r3, #9
 380:Core/Src/SEGGER_RTT_printf.c ****         } while (1);
 1003              		.loc 1 380 21 view .LVU358
 1004 02a2 A2F1300B 		sub	fp, r2, #48
 1005              	.LVL104:
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 1006              		.loc 1 374 12 is_stmt 1 view .LVU359
 374:Core/Src/SEGGER_RTT_printf.c ****           c = *sFormat;
 1007              		.loc 1 374 9 view .LVU360
 375:Core/Src/SEGGER_RTT_printf.c ****           if ((c < '0') || (c > '9')) {
 1008              		.loc 1 375 11 view .LVU361
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1009              		.loc 1 376 11 view .LVU362
 376:Core/Src/SEGGER_RTT_printf.c ****             break;
 1010              		.loc 1 376 14 is_stmt 0 view .LVU363
 1011 02a6 F3D9     		bls	.L65
 1012 02a8 631C     		adds	r3, r4, #1
 1013 02aa F2E6     		b	.L64
 1014              	.LVL105:
 1015              	.L154:
 453:Core/Src/SEGGER_RTT_printf.c ****     }
 1016              		.loc 1 453 7 view .LVU364
 1017 02ac 2246     		mov	r2, r4
 1018 02ae 5146     		mov	r1, r10
 1019              	.LVL106:
 453:Core/Src/SEGGER_RTT_printf.c ****     }
 1020              		.loc 1 453 7 view .LVU365
 1021 02b0 4846     		mov	r0, r9
 1022 02b2 0393     		str	r3, [sp, #12]
 453:Core/Src/SEGGER_RTT_printf.c ****     }
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 32


 1023              		.loc 1 453 7 is_stmt 1 view .LVU366
 1024 02b4 FFF7FEFF 		bl	SEGGER_RTT_Write
 1025              	.LVL107:
 453:Core/Src/SEGGER_RTT_printf.c ****     }
 1026              		.loc 1 453 7 is_stmt 0 view .LVU367
 1027 02b8 039B     		ldr	r3, [sp, #12]
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 1028              		.loc 1 455 5 is_stmt 1 view .LVU368
 455:Core/Src/SEGGER_RTT_printf.c ****   }
 1029              		.loc 1 455 28 is_stmt 0 view .LVU369
 1030 02ba 2344     		add	r3, r3, r4
 457:Core/Src/SEGGER_RTT_printf.c **** }
 1031              		.loc 1 457 3 is_stmt 1 view .LVU370
 1032 02bc 61E7     		b	.L50
 1033              	.LVL108:
 1034              	.L80:
 1035              	.LBB15:
 1036              	.LBB10:
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 1037              		.loc 1 239 25 is_stmt 0 discriminator 1 view .LVU371
 1038 02be 039A     		ldr	r2, [sp, #12]
 1039 02c0 002A     		cmp	r2, #0
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1040              		.loc 1 246 22 view .LVU372
 1041 02c2 06F00203 		and	r3, r6, #2
 1042              	.LVL109:
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 1043              		.loc 1 239 25 discriminator 1 view .LVU373
 1044 02c6 1CDB     		blt	.L82
 239:Core/Src/SEGGER_RTT_printf.c ****     FieldWidth--;
 1045              		.loc 1 239 37 discriminator 2 view .LVU374
 1046 02c8 7207     		lsls	r2, r6, #29
 1047 02ca 1AD4     		bmi	.L82
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1048              		.loc 1 246 3 is_stmt 1 view .LVU375
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1049              		.loc 1 246 6 is_stmt 0 view .LVU376
 1050 02cc 002B     		cmp	r3, #0
 1051 02ce 53D0     		beq	.L83
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1052              		.loc 1 246 53 discriminator 2 view .LVU377
 1053 02d0 BBF1000F 		cmp	fp, #0
 1054 02d4 12D0     		beq	.L150
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1055              		.loc 1 246 75 discriminator 3 view .LVU378
 1056 02d6 F007     		lsls	r0, r6, #31
 1057 02d8 0CD5     		bpl	.L93
 1058 02da 0FE0     		b	.L150
 1059              	.L94:
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 1060              		.loc 1 250 9 view .LVU379
 1061 02dc 04A8     		add	r0, sp, #16
 1062              	.LVL110:
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 1063              		.loc 1 250 9 view .LVU380
 1064 02de FFF7FEFF 		bl	_StoreChar
 1065              	.LVL111:
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 33


 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 1066              		.loc 1 251 24 view .LVU381
 1067 02e2 0798     		ldr	r0, [sp, #28]
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 1068              		.loc 1 251 12 view .LVU382
 1069 02e4 0028     		cmp	r0, #0
 249:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 1070              		.loc 1 249 19 view .LVU383
 1071 02e6 05F1FF35 		add	r5, r5, #-1
 1072              	.LVL112:
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 1073              		.loc 1 250 9 is_stmt 1 view .LVU384
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 1074              		.loc 1 251 9 view .LVU385
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1075              		.loc 1 248 33 view .LVU386
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 1076              		.loc 1 251 24 is_stmt 0 view .LVU387
 1077 02ea 0346     		mov	r3, r0
 251:Core/Src/SEGGER_RTT_printf.c ****           break;
 1078              		.loc 1 251 12 view .LVU388
 1079 02ec FFF649AF 		blt	.L50
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1080              		.loc 1 248 33 view .LVU389
 1081 02f0 002D     		cmp	r5, #0
 1082 02f2 A7D0     		beq	.L81
 1083              	.L93:
 249:Core/Src/SEGGER_RTT_printf.c ****         _StoreChar(pBufferDesc, ' ');
 1084              		.loc 1 249 9 is_stmt 1 view .LVU390
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1085              		.loc 1 248 33 is_stmt 0 discriminator 1 view .LVU391
 1086 02f4 4545     		cmp	r5, r8
 250:Core/Src/SEGGER_RTT_printf.c ****         if (pBufferDesc->ReturnValue < 0) {
 1087              		.loc 1 250 9 view .LVU392
 1088 02f6 4FF02001 		mov	r1, #32
 248:Core/Src/SEGGER_RTT_printf.c ****         FieldWidth--;
 1089              		.loc 1 248 33 discriminator 1 view .LVU393
 1090 02fa EFD8     		bhi	.L94
 1091              	.L150:
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 1092              		.loc 1 260 18 view .LVU394
 1093 02fc 0798     		ldr	r0, [sp, #28]
 1094 02fe 0346     		mov	r3, r0
 1095 0300 A0E7     		b	.L81
 1096              	.L82:
 240:Core/Src/SEGGER_RTT_printf.c ****   }
 1097              		.loc 1 240 5 is_stmt 1 view .LVU395
 240:Core/Src/SEGGER_RTT_printf.c ****   }
 1098              		.loc 1 240 15 is_stmt 0 view .LVU396
 1099 0302 013D     		subs	r5, r5, #1
 1100              	.LVL113:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1101              		.loc 1 246 3 is_stmt 1 view .LVU397
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1102              		.loc 1 246 6 is_stmt 0 view .LVU398
 1103 0304 13B1     		cbz	r3, .L88
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 34


 1104              		.loc 1 246 53 discriminator 2 view .LVU399
 1105 0306 BBF1000F 		cmp	fp, #0
 1106 030a F7D0     		beq	.L150
 1107              	.L88:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1108              		.loc 1 246 75 discriminator 3 view .LVU400
 1109 030c F207     		lsls	r2, r6, #31
 1110 030e F5D4     		bmi	.L150
 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1111              		.loc 1 247 5 is_stmt 1 view .LVU401
 247:Core/Src/SEGGER_RTT_printf.c ****       while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1112              		.loc 1 247 8 is_stmt 0 view .LVU402
 1113 0310 002D     		cmp	r5, #0
 1114 0312 EFD1     		bne	.L93
 1115 0314 93E7     		b	.L90
 1116              	.L155:
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 1117              		.loc 1 262 7 is_stmt 1 view .LVU403
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 1118              		.loc 1 262 9 is_stmt 0 view .LVU404
 1119 0316 5B42     		rsbs	r3, r3, #0
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 1120              		.loc 1 263 7 view .LVU405
 1121 0318 2D21     		movs	r1, #45
 1122 031a 04A8     		add	r0, sp, #16
 1123              	.LVL114:
 262:Core/Src/SEGGER_RTT_printf.c ****       _StoreChar(pBufferDesc, '-');
 1124              		.loc 1 262 9 view .LVU406
 1125 031c 0393     		str	r3, [sp, #12]
 1126              	.LVL115:
 263:Core/Src/SEGGER_RTT_printf.c ****     } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 1127              		.loc 1 263 7 is_stmt 1 view .LVU407
 1128 031e FFF7FEFF 		bl	_StoreChar
 1129              	.LVL116:
 1130              	.L98:
 268:Core/Src/SEGGER_RTT_printf.c ****     if (pBufferDesc->ReturnValue >= 0) {
 1131              		.loc 1 268 5 view .LVU408
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1132              		.loc 1 269 5 view .LVU409
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1133              		.loc 1 269 20 is_stmt 0 view .LVU410
 1134 0322 0798     		ldr	r0, [sp, #28]
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1135              		.loc 1 269 8 view .LVU411
 1136 0324 0028     		cmp	r0, #0
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1137              		.loc 1 269 20 view .LVU412
 1138 0326 0346     		mov	r3, r0
 269:Core/Src/SEGGER_RTT_printf.c ****       //
 1139              		.loc 1 269 8 view .LVU413
 1140 0328 FFF62BAF 		blt	.L50
 1141 032c 91E7     		b	.L99
 1142              	.LVL117:
 1143              	.L156:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1144              		.loc 1 265 7 is_stmt 1 view .LVU414
 1145 032e 2B21     		movs	r1, #43
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 35


 1146 0330 04A8     		add	r0, sp, #16
 1147              	.LVL118:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1148              		.loc 1 265 7 is_stmt 0 view .LVU415
 1149 0332 FFF7FEFF 		bl	_StoreChar
 1150              	.LVL119:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1151              		.loc 1 265 7 view .LVU416
 1152 0336 F4E7     		b	.L98
 1153              	.LVL120:
 1154              	.L114:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1155              		.loc 1 265 7 view .LVU417
 1156 0338 0133     		adds	r3, r3, #1
 1157              	.LVL121:
 265:Core/Src/SEGGER_RTT_printf.c ****     } else {
 1158              		.loc 1 265 7 view .LVU418
 1159              	.LBE10:
 1160              	.LBE15:
 370:Core/Src/SEGGER_RTT_printf.c ****       c = *sFormat;
 1161              		.loc 1 370 17 view .LVU419
 1162 033a 4FF0000B 		mov	fp, #0
 1163 033e A8E6     		b	.L64
 1164              	.LVL122:
 1165              	.L115:
 1166              	.LBB16:
 1167              	.LBB11:
 231:Core/Src/SEGGER_RTT_printf.c ****   while (Number >= (int)Base) {
 1168              		.loc 1 231 9 view .LVU420
 1169 0340 4FF00108 		mov	r8, #1
 1170 0344 76E7     		b	.L78
 1171              	.LVL123:
 1172              	.L157:
 273:Core/Src/SEGGER_RTT_printf.c ****         if (FieldWidth != 0u) {
 1173              		.loc 1 273 126 discriminator 1 view .LVU421
 1174 0346 BBF1000F 		cmp	fp, #0
 1175 034a 86D1     		bne	.L105
 274:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1176              		.loc 1 274 9 is_stmt 1 view .LVU422
 274:Core/Src/SEGGER_RTT_printf.c ****           while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 1177              		.loc 1 274 12 is_stmt 0 view .LVU423
 1178 034c 002D     		cmp	r5, #0
 1179 034e 84D0     		beq	.L105
 1180              	.L101:
 276:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 1181              		.loc 1 276 13 is_stmt 1 view .LVU424
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1182              		.loc 1 275 37 is_stmt 0 discriminator 1 view .LVU425
 1183 0350 A845     		cmp	r8, r5
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 1184              		.loc 1 277 13 view .LVU426
 1185 0352 4FF03001 		mov	r1, #48
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1186              		.loc 1 275 37 discriminator 1 view .LVU427
 1187 0356 16D2     		bcs	.L158
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 1188              		.loc 1 277 13 view .LVU428
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 36


 1189 0358 04A8     		add	r0, sp, #16
 1190              	.LVL124:
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 1191              		.loc 1 277 13 view .LVU429
 1192 035a FFF7FEFF 		bl	_StoreChar
 1193              	.LVL125:
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1194              		.loc 1 278 28 view .LVU430
 1195 035e 0798     		ldr	r0, [sp, #28]
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1196              		.loc 1 278 16 view .LVU431
 1197 0360 0028     		cmp	r0, #0
 276:Core/Src/SEGGER_RTT_printf.c ****             _StoreChar(pBufferDesc, '0');
 1198              		.loc 1 276 23 view .LVU432
 1199 0362 05F1FF35 		add	r5, r5, #-1
 1200              	.LVL126:
 277:Core/Src/SEGGER_RTT_printf.c ****             if (pBufferDesc->ReturnValue < 0) {
 1201              		.loc 1 277 13 is_stmt 1 view .LVU433
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1202              		.loc 1 278 13 view .LVU434
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1203              		.loc 1 275 37 view .LVU435
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1204              		.loc 1 278 28 is_stmt 0 view .LVU436
 1205 0366 0346     		mov	r3, r0
 278:Core/Src/SEGGER_RTT_printf.c ****               break;
 1206              		.loc 1 278 16 view .LVU437
 1207 0368 FFF60BAF 		blt	.L50
 275:Core/Src/SEGGER_RTT_printf.c ****             FieldWidth--;
 1208              		.loc 1 275 37 view .LVU438
 1209 036c 002D     		cmp	r5, #0
 1210 036e EFD1     		bne	.L101
 1211              	.L103:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1212              		.loc 1 284 7 is_stmt 1 view .LVU439
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1213              		.loc 1 284 10 is_stmt 0 view .LVU440
 1214 0370 0028     		cmp	r0, #0
 1215 0372 FFF606AF 		blt	.L50
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1216              		.loc 1 284 10 view .LVU441
 1217 0376 70E7     		b	.L105
 1218              	.LVL127:
 1219              	.L83:
 246:Core/Src/SEGGER_RTT_printf.c ****     if (FieldWidth != 0u) {
 1220              		.loc 1 246 75 discriminator 3 view .LVU442
 1221 0378 F107     		lsls	r1, r6, #31
 1222 037a BBD5     		bpl	.L93
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 1223              		.loc 1 260 3 is_stmt 1 view .LVU443
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 1224              		.loc 1 260 18 is_stmt 0 view .LVU444
 1225 037c 079B     		ldr	r3, [sp, #28]
 260:Core/Src/SEGGER_RTT_printf.c ****     if (v < 0) {
 1226              		.loc 1 260 6 view .LVU445
 1227 037e 002B     		cmp	r3, #0
 1228 0380 BFF66BAF 		bge	.L105
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 37


 1229 0384 FDE6     		b	.L50
 1230              	.LVL128:
 1231              	.L158:
 284:Core/Src/SEGGER_RTT_printf.c ****         //
 1232              		.loc 1 284 22 view .LVU446
 1233 0386 0346     		mov	r3, r0
 1234 0388 F2E7     		b	.L103
 1235              	.L160:
 1236 038a 00BF     		.align	2
 1237              	.L159:
 1238 038c CDCCCCCC 		.word	-858993459
 1239              	.LBE11:
 1240              	.LBE16:
 1241              		.cfi_endproc
 1242              	.LFE3:
 1244              		.section	.text.SEGGER_RTT_printf,"ax",%progbits
 1245              		.align	1
 1246              		.p2align 2,,3
 1247              		.global	SEGGER_RTT_printf
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1252              	SEGGER_RTT_printf:
 1253              	.LVL129:
 1254              	.LFB4:
 459:Core/Src/SEGGER_RTT_printf.c **** 
 460:Core/Src/SEGGER_RTT_printf.c **** /*********************************************************************
 461:Core/Src/SEGGER_RTT_printf.c **** *
 462:Core/Src/SEGGER_RTT_printf.c **** *       SEGGER_RTT_printf
 463:Core/Src/SEGGER_RTT_printf.c **** *
 464:Core/Src/SEGGER_RTT_printf.c **** *  Function description
 465:Core/Src/SEGGER_RTT_printf.c **** *    Stores a formatted string in SEGGER RTT control block.
 466:Core/Src/SEGGER_RTT_printf.c **** *    This data is read by the host.
 467:Core/Src/SEGGER_RTT_printf.c **** *
 468:Core/Src/SEGGER_RTT_printf.c **** *  Parameters
 469:Core/Src/SEGGER_RTT_printf.c **** *    BufferIndex  Index of "Up"-buffer to be used. (e.g. 0 for "Terminal")
 470:Core/Src/SEGGER_RTT_printf.c **** *    sFormat      Pointer to format string, followed by the arguments for conversion
 471:Core/Src/SEGGER_RTT_printf.c **** *
 472:Core/Src/SEGGER_RTT_printf.c **** *  Return values
 473:Core/Src/SEGGER_RTT_printf.c **** *    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
 474:Core/Src/SEGGER_RTT_printf.c **** *     < 0:  Error
 475:Core/Src/SEGGER_RTT_printf.c **** *
 476:Core/Src/SEGGER_RTT_printf.c **** *  Notes
 477:Core/Src/SEGGER_RTT_printf.c **** *    (1) Conversion specifications have following syntax:
 478:Core/Src/SEGGER_RTT_printf.c **** *          %[flags][FieldWidth][.Precision]ConversionSpecifier
 479:Core/Src/SEGGER_RTT_printf.c **** *    (2) Supported flags:
 480:Core/Src/SEGGER_RTT_printf.c **** *          -: Left justify within the field width
 481:Core/Src/SEGGER_RTT_printf.c **** *          +: Always print sign extension for signed conversions
 482:Core/Src/SEGGER_RTT_printf.c **** *          0: Pad with 0 instead of spaces. Ignored when using '-'-flag or precision
 483:Core/Src/SEGGER_RTT_printf.c **** *        Supported conversion specifiers:
 484:Core/Src/SEGGER_RTT_printf.c **** *          c: Print the argument as one char
 485:Core/Src/SEGGER_RTT_printf.c **** *          d: Print the argument as a signed integer
 486:Core/Src/SEGGER_RTT_printf.c **** *          u: Print the argument as an unsigned integer
 487:Core/Src/SEGGER_RTT_printf.c **** *          x: Print the argument as an hexadecimal integer
 488:Core/Src/SEGGER_RTT_printf.c **** *          s: Print the string pointed to by the argument
 489:Core/Src/SEGGER_RTT_printf.c **** *          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to
 490:Core/Src/SEGGER_RTT_printf.c **** */
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 38


 491:Core/Src/SEGGER_RTT_printf.c **** int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 1255              		.loc 1 491 72 is_stmt 1 view -0
 1256              		.cfi_startproc
 1257              		@ args = 4, pretend = 12, frame = 8
 1258              		@ frame_needed = 0, uses_anonymous_args = 1
 492:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1259              		.loc 1 492 3 view .LVU448
 493:Core/Src/SEGGER_RTT_printf.c ****   va_list ParamList;
 1260              		.loc 1 493 3 view .LVU449
 494:Core/Src/SEGGER_RTT_printf.c **** 
 495:Core/Src/SEGGER_RTT_printf.c ****   va_start(ParamList, sFormat);
 1261              		.loc 1 495 3 view .LVU450
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1262              		.loc 1 491 72 is_stmt 0 view .LVU451
 1263 0000 0EB4     		push	{r1, r2, r3}
 1264              		.cfi_def_cfa_offset 12
 1265              		.cfi_offset 1, -12
 1266              		.cfi_offset 2, -8
 1267              		.cfi_offset 3, -4
 1268 0002 00B5     		push	{lr}
 1269              		.cfi_def_cfa_offset 16
 1270              		.cfi_offset 14, -16
 1271 0004 82B0     		sub	sp, sp, #8
 1272              		.cfi_def_cfa_offset 24
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1273              		.loc 1 491 72 view .LVU452
 1274 0006 03AB     		add	r3, sp, #12
 496:Core/Src/SEGGER_RTT_printf.c ****   r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 1275              		.loc 1 496 7 view .LVU453
 1276 0008 01AA     		add	r2, sp, #4
 491:Core/Src/SEGGER_RTT_printf.c ****   int r;
 1277              		.loc 1 491 72 view .LVU454
 1278 000a 53F8041B 		ldr	r1, [r3], #4
 495:Core/Src/SEGGER_RTT_printf.c ****   r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 1279              		.loc 1 495 3 view .LVU455
 1280 000e 0193     		str	r3, [sp, #4]
 1281              		.loc 1 496 3 is_stmt 1 view .LVU456
 1282              		.loc 1 496 7 is_stmt 0 view .LVU457
 1283 0010 FFF7FEFF 		bl	SEGGER_RTT_vprintf
 1284              	.LVL130:
 497:Core/Src/SEGGER_RTT_printf.c ****   va_end(ParamList);
 1285              		.loc 1 497 3 is_stmt 1 view .LVU458
 498:Core/Src/SEGGER_RTT_printf.c ****   return r;
 1286              		.loc 1 498 3 view .LVU459
 499:Core/Src/SEGGER_RTT_printf.c **** }
 1287              		.loc 1 499 1 is_stmt 0 view .LVU460
 1288 0014 02B0     		add	sp, sp, #8
 1289              		.cfi_def_cfa_offset 16
 1290              		@ sp needed
 1291 0016 5DF804EB 		ldr	lr, [sp], #4
 1292              		.cfi_restore 14
 1293              		.cfi_def_cfa_offset 12
 1294 001a 03B0     		add	sp, sp, #12
 1295              		.cfi_restore 3
 1296              		.cfi_restore 2
 1297              		.cfi_restore 1
 1298              		.cfi_def_cfa_offset 0
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 39


 1299 001c 7047     		bx	lr
 1300              		.cfi_endproc
 1301              	.LFE4:
 1303 001e 00BF     		.section	.rodata._aV2C.0,"a"
 1304              		.align	2
 1307              	_aV2C.0:
 1308 0000 30313233 		.ascii	"0123456789ABCDEF"
 1308      34353637 
 1308      38394142 
 1308      43444546 
 1309              		.text
 1310              	.Letext0:
 1311              		.file 2 "/Users/jr/Library/Application Support/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack
 1312              		.file 3 "<built-in>"
 1313              		.file 4 "Core/Inc/SEGGER_RTT.h"
ARM GAS  /var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s 			page 40


DEFINED SYMBOLS
                            *ABS*:00000000 SEGGER_RTT_printf.c
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:21     .text._StoreChar:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:27     .text._StoreChar:00000000 _StoreChar
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:106    .text._PrintUnsigned:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:112    .text._PrintUnsigned:00000000 _PrintUnsigned
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:385    .text._PrintUnsigned:000000f0 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:1307   .rodata._aV2C.0:00000000 _aV2C.0
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:390    .text.SEGGER_RTT_vprintf:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:397    .text.SEGGER_RTT_vprintf:00000000 SEGGER_RTT_vprintf
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:489    .text.SEGGER_RTT_vprintf:00000050 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:503    .text.SEGGER_RTT_vprintf:0000005e $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:583    .text.SEGGER_RTT_vprintf:000000b4 $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:617    .text.SEGGER_RTT_vprintf:00000138 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:1238   .text.SEGGER_RTT_vprintf:0000038c $d
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:1245   .text.SEGGER_RTT_printf:00000000 $t
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:1252   .text.SEGGER_RTT_printf:00000000 SEGGER_RTT_printf
/var/folders/lp/x54gwt890xv47sdkqj1k04q40000gn/T//ccTkID3G.s:1304   .rodata._aV2C.0:00000000 $d

UNDEFINED SYMBOLS
SEGGER_RTT_Write
