<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>attention</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.426</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_52_1>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_52_1>
            <VITIS_LOOP_57_5>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_13_1>
                    <Slack>7.30</Slack>
                    <TripCount>32</TripCount>
                    <Latency>64</Latency>
                    <AbsoluteTimeLatency>640</AbsoluteTimeLatency>
                    <IterationLatency>2</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_13_1>
                <VITIS_LOOP_15_2>
                    <Slack>7.30</Slack>
                    <TripCount>32</TripCount>
                    <Latency>160</Latency>
                    <AbsoluteTimeLatency>1600</AbsoluteTimeLatency>
                    <IterationLatency>5</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_15_2>
            </VITIS_LOOP_57_5>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>1</BRAM_18K>
            <DSP>0</DSP>
            <FF>15821</FF>
            <LUT>24085</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>attention</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>tokens_stream_dout</name>
            <Object>tokens_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tokens_stream_empty_n</name>
            <Object>tokens_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>tokens_stream_read</name>
            <Object>tokens_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_0_address0</name>
            <Object>weightsQ_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_0_ce0</name>
            <Object>weightsQ_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_0_q0</name>
            <Object>weightsQ_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_1_address0</name>
            <Object>weightsQ_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_1_ce0</name>
            <Object>weightsQ_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_1_q0</name>
            <Object>weightsQ_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_2_address0</name>
            <Object>weightsQ_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_2_ce0</name>
            <Object>weightsQ_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_2_q0</name>
            <Object>weightsQ_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_3_address0</name>
            <Object>weightsQ_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_3_ce0</name>
            <Object>weightsQ_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_3_q0</name>
            <Object>weightsQ_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_4_address0</name>
            <Object>weightsQ_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_4_ce0</name>
            <Object>weightsQ_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_4_q0</name>
            <Object>weightsQ_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_5_address0</name>
            <Object>weightsQ_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_5_ce0</name>
            <Object>weightsQ_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_5_q0</name>
            <Object>weightsQ_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_6_address0</name>
            <Object>weightsQ_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_6_ce0</name>
            <Object>weightsQ_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_6_q0</name>
            <Object>weightsQ_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_7_address0</name>
            <Object>weightsQ_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_7_ce0</name>
            <Object>weightsQ_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_7_q0</name>
            <Object>weightsQ_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_8_address0</name>
            <Object>weightsQ_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_8_ce0</name>
            <Object>weightsQ_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_8_q0</name>
            <Object>weightsQ_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_9_address0</name>
            <Object>weightsQ_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_9_ce0</name>
            <Object>weightsQ_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_9_q0</name>
            <Object>weightsQ_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_10_address0</name>
            <Object>weightsQ_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_10_ce0</name>
            <Object>weightsQ_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_10_q0</name>
            <Object>weightsQ_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_11_address0</name>
            <Object>weightsQ_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_11_ce0</name>
            <Object>weightsQ_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_11_q0</name>
            <Object>weightsQ_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_12_address0</name>
            <Object>weightsQ_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_12_ce0</name>
            <Object>weightsQ_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_12_q0</name>
            <Object>weightsQ_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_13_address0</name>
            <Object>weightsQ_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_13_ce0</name>
            <Object>weightsQ_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_13_q0</name>
            <Object>weightsQ_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_14_address0</name>
            <Object>weightsQ_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_14_ce0</name>
            <Object>weightsQ_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_14_q0</name>
            <Object>weightsQ_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_15_address0</name>
            <Object>weightsQ_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_15_ce0</name>
            <Object>weightsQ_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_15_q0</name>
            <Object>weightsQ_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_16_address0</name>
            <Object>weightsQ_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_16_ce0</name>
            <Object>weightsQ_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_16_q0</name>
            <Object>weightsQ_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_17_address0</name>
            <Object>weightsQ_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_17_ce0</name>
            <Object>weightsQ_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_17_q0</name>
            <Object>weightsQ_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_18_address0</name>
            <Object>weightsQ_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_18_ce0</name>
            <Object>weightsQ_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_18_q0</name>
            <Object>weightsQ_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_19_address0</name>
            <Object>weightsQ_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_19_ce0</name>
            <Object>weightsQ_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_19_q0</name>
            <Object>weightsQ_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_20_address0</name>
            <Object>weightsQ_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_20_ce0</name>
            <Object>weightsQ_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_20_q0</name>
            <Object>weightsQ_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_21_address0</name>
            <Object>weightsQ_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_21_ce0</name>
            <Object>weightsQ_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_21_q0</name>
            <Object>weightsQ_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_22_address0</name>
            <Object>weightsQ_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_22_ce0</name>
            <Object>weightsQ_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_22_q0</name>
            <Object>weightsQ_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_23_address0</name>
            <Object>weightsQ_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_23_ce0</name>
            <Object>weightsQ_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_23_q0</name>
            <Object>weightsQ_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_24_address0</name>
            <Object>weightsQ_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_24_ce0</name>
            <Object>weightsQ_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_24_q0</name>
            <Object>weightsQ_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_25_address0</name>
            <Object>weightsQ_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_25_ce0</name>
            <Object>weightsQ_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_25_q0</name>
            <Object>weightsQ_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_26_address0</name>
            <Object>weightsQ_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_26_ce0</name>
            <Object>weightsQ_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_26_q0</name>
            <Object>weightsQ_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_27_address0</name>
            <Object>weightsQ_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_27_ce0</name>
            <Object>weightsQ_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_27_q0</name>
            <Object>weightsQ_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_28_address0</name>
            <Object>weightsQ_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_28_ce0</name>
            <Object>weightsQ_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_28_q0</name>
            <Object>weightsQ_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_29_address0</name>
            <Object>weightsQ_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_29_ce0</name>
            <Object>weightsQ_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_29_q0</name>
            <Object>weightsQ_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_30_address0</name>
            <Object>weightsQ_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_30_ce0</name>
            <Object>weightsQ_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_30_q0</name>
            <Object>weightsQ_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_31_address0</name>
            <Object>weightsQ_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_31_ce0</name>
            <Object>weightsQ_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsQ_31_q0</name>
            <Object>weightsQ_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_0_address0</name>
            <Object>weightsK_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_0_ce0</name>
            <Object>weightsK_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_0_q0</name>
            <Object>weightsK_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_1_address0</name>
            <Object>weightsK_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_1_ce0</name>
            <Object>weightsK_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_1_q0</name>
            <Object>weightsK_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_2_address0</name>
            <Object>weightsK_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_2_ce0</name>
            <Object>weightsK_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_2_q0</name>
            <Object>weightsK_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_3_address0</name>
            <Object>weightsK_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_3_ce0</name>
            <Object>weightsK_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_3_q0</name>
            <Object>weightsK_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_4_address0</name>
            <Object>weightsK_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_4_ce0</name>
            <Object>weightsK_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_4_q0</name>
            <Object>weightsK_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_5_address0</name>
            <Object>weightsK_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_5_ce0</name>
            <Object>weightsK_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_5_q0</name>
            <Object>weightsK_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_6_address0</name>
            <Object>weightsK_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_6_ce0</name>
            <Object>weightsK_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_6_q0</name>
            <Object>weightsK_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_7_address0</name>
            <Object>weightsK_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_7_ce0</name>
            <Object>weightsK_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_7_q0</name>
            <Object>weightsK_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_8_address0</name>
            <Object>weightsK_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_8_ce0</name>
            <Object>weightsK_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_8_q0</name>
            <Object>weightsK_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_9_address0</name>
            <Object>weightsK_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_9_ce0</name>
            <Object>weightsK_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_9_q0</name>
            <Object>weightsK_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_10_address0</name>
            <Object>weightsK_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_10_ce0</name>
            <Object>weightsK_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_10_q0</name>
            <Object>weightsK_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_11_address0</name>
            <Object>weightsK_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_11_ce0</name>
            <Object>weightsK_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_11_q0</name>
            <Object>weightsK_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_12_address0</name>
            <Object>weightsK_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_12_ce0</name>
            <Object>weightsK_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_12_q0</name>
            <Object>weightsK_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_13_address0</name>
            <Object>weightsK_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_13_ce0</name>
            <Object>weightsK_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_13_q0</name>
            <Object>weightsK_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_14_address0</name>
            <Object>weightsK_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_14_ce0</name>
            <Object>weightsK_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_14_q0</name>
            <Object>weightsK_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_15_address0</name>
            <Object>weightsK_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_15_ce0</name>
            <Object>weightsK_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_15_q0</name>
            <Object>weightsK_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_16_address0</name>
            <Object>weightsK_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_16_ce0</name>
            <Object>weightsK_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_16_q0</name>
            <Object>weightsK_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_17_address0</name>
            <Object>weightsK_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_17_ce0</name>
            <Object>weightsK_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_17_q0</name>
            <Object>weightsK_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_18_address0</name>
            <Object>weightsK_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_18_ce0</name>
            <Object>weightsK_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_18_q0</name>
            <Object>weightsK_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_19_address0</name>
            <Object>weightsK_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_19_ce0</name>
            <Object>weightsK_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_19_q0</name>
            <Object>weightsK_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_20_address0</name>
            <Object>weightsK_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_20_ce0</name>
            <Object>weightsK_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_20_q0</name>
            <Object>weightsK_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_21_address0</name>
            <Object>weightsK_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_21_ce0</name>
            <Object>weightsK_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_21_q0</name>
            <Object>weightsK_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_22_address0</name>
            <Object>weightsK_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_22_ce0</name>
            <Object>weightsK_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_22_q0</name>
            <Object>weightsK_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_23_address0</name>
            <Object>weightsK_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_23_ce0</name>
            <Object>weightsK_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_23_q0</name>
            <Object>weightsK_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_24_address0</name>
            <Object>weightsK_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_24_ce0</name>
            <Object>weightsK_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_24_q0</name>
            <Object>weightsK_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_25_address0</name>
            <Object>weightsK_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_25_ce0</name>
            <Object>weightsK_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_25_q0</name>
            <Object>weightsK_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_26_address0</name>
            <Object>weightsK_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_26_ce0</name>
            <Object>weightsK_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_26_q0</name>
            <Object>weightsK_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_27_address0</name>
            <Object>weightsK_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_27_ce0</name>
            <Object>weightsK_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_27_q0</name>
            <Object>weightsK_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_28_address0</name>
            <Object>weightsK_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_28_ce0</name>
            <Object>weightsK_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_28_q0</name>
            <Object>weightsK_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_29_address0</name>
            <Object>weightsK_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_29_ce0</name>
            <Object>weightsK_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_29_q0</name>
            <Object>weightsK_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_30_address0</name>
            <Object>weightsK_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_30_ce0</name>
            <Object>weightsK_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_30_q0</name>
            <Object>weightsK_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_31_address0</name>
            <Object>weightsK_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_31_ce0</name>
            <Object>weightsK_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsK_31_q0</name>
            <Object>weightsK_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_0_address0</name>
            <Object>weightsV_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_0_ce0</name>
            <Object>weightsV_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_0_q0</name>
            <Object>weightsV_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_1_address0</name>
            <Object>weightsV_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_1_ce0</name>
            <Object>weightsV_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_1_q0</name>
            <Object>weightsV_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_2_address0</name>
            <Object>weightsV_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_2_ce0</name>
            <Object>weightsV_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_2_q0</name>
            <Object>weightsV_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_3_address0</name>
            <Object>weightsV_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_3_ce0</name>
            <Object>weightsV_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_3_q0</name>
            <Object>weightsV_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_4_address0</name>
            <Object>weightsV_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_4_ce0</name>
            <Object>weightsV_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_4_q0</name>
            <Object>weightsV_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_5_address0</name>
            <Object>weightsV_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_5_ce0</name>
            <Object>weightsV_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_5_q0</name>
            <Object>weightsV_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_6_address0</name>
            <Object>weightsV_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_6_ce0</name>
            <Object>weightsV_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_6_q0</name>
            <Object>weightsV_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_7_address0</name>
            <Object>weightsV_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_7_ce0</name>
            <Object>weightsV_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_7_q0</name>
            <Object>weightsV_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_8_address0</name>
            <Object>weightsV_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_8_ce0</name>
            <Object>weightsV_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_8_q0</name>
            <Object>weightsV_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_9_address0</name>
            <Object>weightsV_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_9_ce0</name>
            <Object>weightsV_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_9_q0</name>
            <Object>weightsV_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_10_address0</name>
            <Object>weightsV_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_10_ce0</name>
            <Object>weightsV_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_10_q0</name>
            <Object>weightsV_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_11_address0</name>
            <Object>weightsV_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_11_ce0</name>
            <Object>weightsV_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_11_q0</name>
            <Object>weightsV_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_12_address0</name>
            <Object>weightsV_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_12_ce0</name>
            <Object>weightsV_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_12_q0</name>
            <Object>weightsV_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_13_address0</name>
            <Object>weightsV_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_13_ce0</name>
            <Object>weightsV_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_13_q0</name>
            <Object>weightsV_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_14_address0</name>
            <Object>weightsV_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_14_ce0</name>
            <Object>weightsV_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_14_q0</name>
            <Object>weightsV_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_15_address0</name>
            <Object>weightsV_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_15_ce0</name>
            <Object>weightsV_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_15_q0</name>
            <Object>weightsV_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_16_address0</name>
            <Object>weightsV_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_16_ce0</name>
            <Object>weightsV_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_16_q0</name>
            <Object>weightsV_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_17_address0</name>
            <Object>weightsV_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_17_ce0</name>
            <Object>weightsV_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_17_q0</name>
            <Object>weightsV_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_18_address0</name>
            <Object>weightsV_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_18_ce0</name>
            <Object>weightsV_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_18_q0</name>
            <Object>weightsV_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_19_address0</name>
            <Object>weightsV_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_19_ce0</name>
            <Object>weightsV_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_19_q0</name>
            <Object>weightsV_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_20_address0</name>
            <Object>weightsV_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_20_ce0</name>
            <Object>weightsV_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_20_q0</name>
            <Object>weightsV_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_21_address0</name>
            <Object>weightsV_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_21_ce0</name>
            <Object>weightsV_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_21_q0</name>
            <Object>weightsV_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_22_address0</name>
            <Object>weightsV_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_22_ce0</name>
            <Object>weightsV_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_22_q0</name>
            <Object>weightsV_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_23_address0</name>
            <Object>weightsV_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_23_ce0</name>
            <Object>weightsV_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_23_q0</name>
            <Object>weightsV_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_24_address0</name>
            <Object>weightsV_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_24_ce0</name>
            <Object>weightsV_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_24_q0</name>
            <Object>weightsV_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_25_address0</name>
            <Object>weightsV_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_25_ce0</name>
            <Object>weightsV_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_25_q0</name>
            <Object>weightsV_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_26_address0</name>
            <Object>weightsV_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_26_ce0</name>
            <Object>weightsV_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_26_q0</name>
            <Object>weightsV_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_27_address0</name>
            <Object>weightsV_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_27_ce0</name>
            <Object>weightsV_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_27_q0</name>
            <Object>weightsV_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_28_address0</name>
            <Object>weightsV_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_28_ce0</name>
            <Object>weightsV_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_28_q0</name>
            <Object>weightsV_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_29_address0</name>
            <Object>weightsV_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_29_ce0</name>
            <Object>weightsV_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_29_q0</name>
            <Object>weightsV_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_30_address0</name>
            <Object>weightsV_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_30_ce0</name>
            <Object>weightsV_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_30_q0</name>
            <Object>weightsV_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_31_address0</name>
            <Object>weightsV_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_31_ce0</name>
            <Object>weightsV_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>weightsV_31_q0</name>
            <Object>weightsV_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_din</name>
            <Object>output_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_full_n</name>
            <Object>output_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_stream_write</name>
            <Object>output_stream</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>attention</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_5527</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5527</ID>
                    <BindInstances>add_ln35_fu_667_p2 add_ln35_1_fu_690_p2 add_ln35_2_fu_696_p2 add_ln36_fu_726_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_attention_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4_fu_5597</InstName>
                    <ModuleName>attention_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5597</ID>
                    <BindInstances>add_ln51_fu_667_p2 add_ln51_1_fu_690_p2 add_ln51_2_fu_696_p2 add_ln52_fu_726_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_project_fu_5635</InstName>
                    <ModuleName>project</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5635</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_project_Pipeline_VITIS_LOOP_33_2_fu_1145</InstName>
                            <ModuleName>project_Pipeline_VITIS_LOOP_33_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1145</ID>
                            <BindInstances>shift_amount_2_fu_72_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dotProd_64_fu_1151</InstName>
                            <ModuleName>dotProd_64</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1151</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>mult_4bit_33_U0</InstName>
                                    <ModuleName>mult_4bit_33</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>652</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U34</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry2153_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry2153_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>660</ID>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_34_U0</InstName>
                                    <ModuleName>mult_4bit_34</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>666</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U39</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry2186_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry2186_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>674</ID>
                                    <BindInstances>add_ln22_fu_26_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_35_U0</InstName>
                                    <ModuleName>mult_4bit_35</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>680</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U44</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21119_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21119_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>688</ID>
                                    <BindInstances>add_ln22_fu_28_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_36_U0</InstName>
                                    <ModuleName>mult_4bit_36</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>694</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U49</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21152_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21152_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>702</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_37_U0</InstName>
                                    <ModuleName>mult_4bit_37</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>708</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U54</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21185_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21185_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>716</ID>
                                    <BindInstances>add_ln22_fu_28_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_38_U0</InstName>
                                    <ModuleName>mult_4bit_38</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>722</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U59</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21218_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21218_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>730</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_39_U0</InstName>
                                    <ModuleName>mult_4bit_39</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>736</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U64</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21251_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21251_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>744</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_40_U0</InstName>
                                    <ModuleName>mult_4bit_40</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>750</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U69</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21284_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21284_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>758</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_41_U0</InstName>
                                    <ModuleName>mult_4bit_41</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>764</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U74</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21317_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21317_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>772</ID>
                                    <BindInstances>add_ln22_fu_28_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_42_U0</InstName>
                                    <ModuleName>mult_4bit_42</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>778</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U79</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21350_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21350_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>786</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_43_U0</InstName>
                                    <ModuleName>mult_4bit_43</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>792</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U84</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21383_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21383_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>800</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_44_U0</InstName>
                                    <ModuleName>mult_4bit_44</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>806</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U89</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21416_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21416_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>814</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_45_U0</InstName>
                                    <ModuleName>mult_4bit_45</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>820</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U94</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21449_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21449_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>828</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_46_U0</InstName>
                                    <ModuleName>mult_4bit_46</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>834</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U99</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21482_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21482_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>842</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_47_U0</InstName>
                                    <ModuleName>mult_4bit_47</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>848</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U104</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21515_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21515_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>856</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_48_U0</InstName>
                                    <ModuleName>mult_4bit_48</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>862</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U109</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21548_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21548_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>870</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_49_U0</InstName>
                                    <ModuleName>mult_4bit_49</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>876</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U114</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21581_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21581_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>884</ID>
                                    <BindInstances>add_ln22_fu_28_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_50_U0</InstName>
                                    <ModuleName>mult_4bit_50</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>890</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U119</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21614_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21614_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>898</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_51_U0</InstName>
                                    <ModuleName>mult_4bit_51</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>904</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U124</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21647_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21647_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>912</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_52_U0</InstName>
                                    <ModuleName>mult_4bit_52</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>918</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U129</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21680_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21680_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>926</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_53_U0</InstName>
                                    <ModuleName>mult_4bit_53</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>932</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U134</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21713_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21713_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>940</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_54_U0</InstName>
                                    <ModuleName>mult_4bit_54</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>946</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U139</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21746_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21746_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>954</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_55_U0</InstName>
                                    <ModuleName>mult_4bit_55</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>960</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U144</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21779_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21779_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>968</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_56_U0</InstName>
                                    <ModuleName>mult_4bit_56</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>974</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U149</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21812_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21812_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>982</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_57_U0</InstName>
                                    <ModuleName>mult_4bit_57</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>988</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U154</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21845_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21845_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>996</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_58_U0</InstName>
                                    <ModuleName>mult_4bit_58</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1002</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U159</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21878_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21878_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1010</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_59_U0</InstName>
                                    <ModuleName>mult_4bit_59</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1016</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U164</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21911_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21911_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1024</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_60_U0</InstName>
                                    <ModuleName>mult_4bit_60</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1030</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U169</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21944_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21944_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1038</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_61_U0</InstName>
                                    <ModuleName>mult_4bit_61</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1044</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U174</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry21977_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry21977_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1052</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_62_U0</InstName>
                                    <ModuleName>mult_4bit_62</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1058</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U179</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry211010_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry211010_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1066</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_63_U0</InstName>
                                    <ModuleName>mult_4bit_63</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1072</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U184</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry211043_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry211043_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1080</ID>
                                    <BindInstances>add_ln22_fu_24_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>mult_4bit_U0</InstName>
                                    <ModuleName>mult_4bit</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1086</ID>
                                    <BindInstances>mul_4ns_4ns_8_1_1_U189</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>dotProd_64_Block_entry211076_proc_U0</InstName>
                                    <ModuleName>dotProd_64_Block_entry211076_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1094</ID>
                                    <BindInstances>add_ln22_fu_35_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>ref_tmp1_out_tmp_channel_U ref_tmp1_load_cast_loc_channel_U ref_tmp1_out_tmp1140_channel_U add_ln22_cast_loc_channel_U ref_tmp1_out_tmp1141_channel_U add_ln22_1_loc_channel_U ref_tmp1_out_tmp1142_channel_U add_ln22_2_cast_loc_channel_U ref_tmp1_out_tmp1143_channel_U add_ln22_3_loc_channel_U ref_tmp1_out_tmp1144_channel_U add_ln22_4_loc_channel_U ref_tmp1_out_tmp1145_channel_U add_ln22_5_loc_channel_U ref_tmp1_out_tmp1146_channel_U add_ln22_6_cast_loc_channel_U ref_tmp1_out_tmp1147_channel_U add_ln22_7_loc_channel_U ref_tmp1_out_tmp1148_channel_U add_ln22_8_loc_channel_U ref_tmp1_out_tmp1149_channel_U add_ln22_9_loc_channel_U ref_tmp1_out_tmp1150_channel_U add_ln22_10_loc_channel_U ref_tmp1_out_tmp1151_channel_U add_ln22_11_loc_channel_U ref_tmp1_out_tmp1152_channel_U add_ln22_12_loc_channel_U ref_tmp1_out_tmp1153_channel_U add_ln22_13_loc_channel_U ref_tmp1_out_tmp1154_channel_U add_ln22_14_cast_loc_channel_U ref_tmp1_out_tmp1155_channel_U add_ln22_15_loc_channel_U ref_tmp1_out_tmp1156_channel_U add_ln22_16_loc_channel_U ref_tmp1_out_tmp1157_channel_U add_ln22_17_loc_channel_U ref_tmp1_out_tmp1158_channel_U add_ln22_18_loc_channel_U ref_tmp1_out_tmp1159_channel_U add_ln22_19_loc_channel_U ref_tmp1_out_tmp1160_channel_U add_ln22_20_loc_channel_U ref_tmp1_out_tmp1161_channel_U add_ln22_21_loc_channel_U ref_tmp1_out_tmp1162_channel_U add_ln22_22_loc_channel_U ref_tmp1_out_tmp1163_channel_U add_ln22_23_loc_channel_U ref_tmp1_out_tmp1164_channel_U add_ln22_24_loc_channel_U ref_tmp1_out_tmp1165_channel_U add_ln22_25_loc_channel_U ref_tmp1_out_tmp1166_channel_U add_ln22_26_loc_channel_U ref_tmp1_out_tmp1167_channel_U add_ln22_27_loc_channel_U ref_tmp1_out_tmp1168_channel_U add_ln22_28_loc_channel_U ref_tmp1_out_tmp1169_channel_U add_ln22_29_loc_channel_U ref_tmp1_channel_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>temp_results_U add_ln13_fu_1301_p2 max_result_fu_1312_p2 sub_ln43_fu_1371_p2 sub_ln43_1_fu_1395_p2 sub_ln43_2_fu_1417_p2 sub_ln43_3_fu_1439_p2 sub_ln43_4_fu_1461_p2 sub_ln43_5_fu_1483_p2 sub_ln43_6_fu_1505_p2 sub_ln43_7_fu_1527_p2 sub_ln43_8_fu_1549_p2 sub_ln43_9_fu_1571_p2 sub_ln43_10_fu_1593_p2 sub_ln43_11_fu_1615_p2 sub_ln43_12_fu_1637_p2 sub_ln43_13_fu_1659_p2 sub_ln43_14_fu_1681_p2 sub_ln43_15_fu_1703_p2 sub_ln43_16_fu_1725_p2 sub_ln43_17_fu_1747_p2 sub_ln43_18_fu_1769_p2 sub_ln43_19_fu_1791_p2 sub_ln43_20_fu_1813_p2 sub_ln43_21_fu_1835_p2 sub_ln43_22_fu_1857_p2 sub_ln43_23_fu_1879_p2 sub_ln43_24_fu_1901_p2 sub_ln43_25_fu_1923_p2 sub_ln43_26_fu_1945_p2 sub_ln43_27_fu_1967_p2 sub_ln43_28_fu_1989_p2 sub_ln43_29_fu_2011_p2 sub_ln43_30_fu_2033_p2 sub_ln43_31_fu_2042_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dotProd_fu_5835</InstName>
                    <ModuleName>dotProd</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5835</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>mult_4bit_1_U0</InstName>
                            <ModuleName>mult_4bit_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>652</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U424</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85117_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85117_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>660</ID>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_2_U0</InstName>
                            <ModuleName>mult_4bit_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>666</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U428</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85150_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85150_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>674</ID>
                            <BindInstances>add_ln22_fu_26_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_3_U0</InstName>
                            <ModuleName>mult_4bit_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>680</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U433</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85183_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85183_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>688</ID>
                            <BindInstances>add_ln22_fu_28_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_4_U0</InstName>
                            <ModuleName>mult_4bit_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>694</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U438</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85216_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85216_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>702</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_5_U0</InstName>
                            <ModuleName>mult_4bit_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>708</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U443</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85249_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85249_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>716</ID>
                            <BindInstances>add_ln22_fu_28_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_6_U0</InstName>
                            <ModuleName>mult_4bit_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>722</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U448</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85282_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85282_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>730</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_7_U0</InstName>
                            <ModuleName>mult_4bit_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>736</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U453</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85315_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85315_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>744</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_8_U0</InstName>
                            <ModuleName>mult_4bit_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>750</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U458</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85348_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85348_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>758</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_9_U0</InstName>
                            <ModuleName>mult_4bit_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>764</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U463</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85381_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85381_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>772</ID>
                            <BindInstances>add_ln22_fu_28_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_10_U0</InstName>
                            <ModuleName>mult_4bit_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>778</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U468</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85414_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85414_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>786</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_11_U0</InstName>
                            <ModuleName>mult_4bit_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>792</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U473</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85447_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85447_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>800</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_12_U0</InstName>
                            <ModuleName>mult_4bit_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>806</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U478</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85480_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85480_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>814</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_13_U0</InstName>
                            <ModuleName>mult_4bit_13</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>820</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U483</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85513_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85513_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>828</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_14_U0</InstName>
                            <ModuleName>mult_4bit_14</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>834</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U488</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85546_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85546_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>842</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_15_U0</InstName>
                            <ModuleName>mult_4bit_15</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>848</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U493</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85579_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85579_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>856</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_16_U0</InstName>
                            <ModuleName>mult_4bit_16</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>862</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U498</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85612_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85612_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>870</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_17_U0</InstName>
                            <ModuleName>mult_4bit_17</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>876</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U503</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85645_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85645_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>884</ID>
                            <BindInstances>add_ln22_fu_28_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_18_U0</InstName>
                            <ModuleName>mult_4bit_18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>890</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U508</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85678_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85678_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>898</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_19_U0</InstName>
                            <ModuleName>mult_4bit_19</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>904</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U513</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85711_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85711_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>912</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_20_U0</InstName>
                            <ModuleName>mult_4bit_20</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>918</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U518</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85744_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85744_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>926</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_21_U0</InstName>
                            <ModuleName>mult_4bit_21</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>932</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U523</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85777_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85777_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>940</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_22_U0</InstName>
                            <ModuleName>mult_4bit_22</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>946</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U528</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85810_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85810_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>954</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_23_U0</InstName>
                            <ModuleName>mult_4bit_23</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>960</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U533</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85843_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85843_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>968</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_24_U0</InstName>
                            <ModuleName>mult_4bit_24</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>974</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U538</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85876_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85876_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>982</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_25_U0</InstName>
                            <ModuleName>mult_4bit_25</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>988</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U543</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85909_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85909_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>996</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_26_U0</InstName>
                            <ModuleName>mult_4bit_26</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1002</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U548</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85942_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85942_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1010</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_27_U0</InstName>
                            <ModuleName>mult_4bit_27</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1016</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U553</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry85975_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry85975_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1024</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_28_U0</InstName>
                            <ModuleName>mult_4bit_28</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1030</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U558</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry851008_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry851008_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1038</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_29_U0</InstName>
                            <ModuleName>mult_4bit_29</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1044</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U563</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry851041_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry851041_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1052</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_30_U0</InstName>
                            <ModuleName>mult_4bit_30</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1058</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U568</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry851074_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry851074_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1066</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_31_U0</InstName>
                            <ModuleName>mult_4bit_31</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1072</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U573</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry851107_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry851107_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1080</ID>
                            <BindInstances>add_ln22_fu_24_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>mult_4bit_32_U0</InstName>
                            <ModuleName>mult_4bit_32</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1086</ID>
                            <BindInstances>mul_4ns_4ns_8_1_1_U578</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>dotProd_Block_entry851140_proc_U0</InstName>
                            <ModuleName>dotProd_Block_entry851140_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1094</ID>
                            <BindInstances>add_ln22_fu_35_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>ref_tmp1_out_tmp_channel_U ref_tmp1_load_cast_loc_channel_U ref_tmp1_out_tmp1204_channel_U add_ln22_cast_loc_channel_U ref_tmp1_out_tmp1205_channel_U add_ln22_31_loc_channel_U ref_tmp1_out_tmp1206_channel_U add_ln22_32_cast_loc_channel_U ref_tmp1_out_tmp1207_channel_U add_ln22_33_loc_channel_U ref_tmp1_out_tmp1208_channel_U add_ln22_34_loc_channel_U ref_tmp1_out_tmp1209_channel_U add_ln22_35_loc_channel_U ref_tmp1_out_tmp1210_channel_U add_ln22_36_cast_loc_channel_U ref_tmp1_out_tmp1211_channel_U add_ln22_37_loc_channel_U ref_tmp1_out_tmp1212_channel_U add_ln22_38_loc_channel_U ref_tmp1_out_tmp1213_channel_U add_ln22_39_loc_channel_U ref_tmp1_out_tmp1214_channel_U add_ln22_40_loc_channel_U ref_tmp1_out_tmp1215_channel_U add_ln22_41_loc_channel_U ref_tmp1_out_tmp1216_channel_U add_ln22_42_loc_channel_U ref_tmp1_out_tmp1217_channel_U add_ln22_43_loc_channel_U ref_tmp1_out_tmp1218_channel_U add_ln22_44_cast_loc_channel_U ref_tmp1_out_tmp1219_channel_U add_ln22_45_loc_channel_U ref_tmp1_out_tmp1220_channel_U add_ln22_46_loc_channel_U ref_tmp1_out_tmp1221_channel_U add_ln22_47_loc_channel_U ref_tmp1_out_tmp1222_channel_U add_ln22_48_loc_channel_U ref_tmp1_out_tmp1223_channel_U add_ln22_49_loc_channel_U ref_tmp1_out_tmp1224_channel_U add_ln22_50_loc_channel_U ref_tmp1_out_tmp1225_channel_U add_ln22_51_loc_channel_U ref_tmp1_out_tmp1226_channel_U add_ln22_52_loc_channel_U ref_tmp1_out_tmp1227_channel_U add_ln22_53_loc_channel_U ref_tmp1_out_tmp1228_channel_U add_ln22_54_loc_channel_U ref_tmp1_out_tmp1229_channel_U add_ln22_55_loc_channel_U ref_tmp1_out_tmp1230_channel_U add_ln22_56_loc_channel_U ref_tmp1_out_tmp1231_channel_U add_ln22_57_loc_channel_U ref_tmp1_out_tmp1232_channel_U add_ln22_58_loc_channel_U ref_tmp1_out_tmp1233_channel_U add_ln22_59_loc_channel_U ref_tmp1_channel_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>tokens_U tokens_1_U tokens_2_U tokens_3_U tokens_4_U tokens_5_U tokens_6_U tokens_7_U tokens_8_U tokens_9_U tokens_10_U tokens_11_U tokens_12_U tokens_13_U tokens_14_U tokens_15_U tokens_16_U tokens_17_U tokens_18_U tokens_19_U tokens_20_U tokens_21_U tokens_22_U tokens_23_U tokens_24_U tokens_25_U tokens_26_U tokens_27_U tokens_28_U tokens_29_U tokens_30_U tokens_31_U single_qk_k_U single_qk_k_32_U single_qk_k_33_U single_qk_k_34_U single_qk_k_35_U single_qk_k_36_U single_qk_k_37_U single_qk_k_38_U single_qk_k_39_U single_qk_k_40_U single_qk_k_41_U single_qk_k_42_U single_qk_k_43_U single_qk_k_44_U single_qk_k_45_U single_qk_k_46_U single_qk_k_47_U single_qk_k_48_U single_qk_k_49_U single_qk_k_50_U single_qk_k_51_U single_qk_k_52_U single_qk_k_53_U single_qk_k_54_U single_qk_k_55_U single_qk_k_56_U single_qk_k_57_U single_qk_k_58_U single_qk_k_59_U single_qk_k_60_U single_qk_k_61_U single_qk_k_62_U add_ln52_fu_6146_p2 add_ln57_fu_6207_p2 add_ln13_fu_6230_p2 add_ln15_fu_6278_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2</Name>
            <Loops>
                <VITIS_LOOP_35_1_VITIS_LOOP_36_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.426</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                        <Name>VITIS_LOOP_35_1_VITIS_LOOP_36_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_35_1_VITIS_LOOP_36_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_667_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:35" URAM="0" VARIABLE="add_ln35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_1_fu_690_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:35" URAM="0" VARIABLE="add_ln35_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_2_fu_696_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:35" URAM="0" VARIABLE="add_ln35_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_35_1_VITIS_LOOP_36_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_726_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:36" URAM="0" VARIABLE="add_ln36"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_33</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U34" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry2153_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>mult_4bit_34</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U39" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry2186_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_26_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_35</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U44" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21119_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.457</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_36</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U49" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21152_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_37</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U54" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21185_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_38</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U59" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21218_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_39</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U64" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21251_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_40</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U69" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21284_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_41</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U74" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21317_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_42</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U79" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21350_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_43</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U84" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21383_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_44</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U89" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21416_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_45</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U94" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21449_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_46</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U99" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21482_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_47</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U104" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21515_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_48</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U109" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21548_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_49</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U114" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21581_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_50</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U119" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21614_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_51</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U124" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21647_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_52</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U129" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21680_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_53</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U134" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21713_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_54</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U139" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21746_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_55</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U144" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21779_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_56</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U149" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21812_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_57</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U154" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21845_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_58</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U159" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21878_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_59</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U164" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21911_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_60</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U169" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21944_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_61</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U174" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry21977_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_62</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U179" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry211010_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_63</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U184" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry211043_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U189" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64_Block_entry211076_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_35_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_64</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>7038</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>7014</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_load_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_load_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1140_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1140_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1141_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1141_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_1_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_1_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1142_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1142_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_2_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_2_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1143_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1143_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_3_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_3_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1144_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1144_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_4_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_4_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1145_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1145_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_5_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_5_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1146_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1146_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_6_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_6_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1147_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1147_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_7_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_7_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1148_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1148_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_8_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_8_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1149_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1149_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_9_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_9_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1150_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1150_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_10_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_10_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1151_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1151_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_11_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_11_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1152_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1152_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_12_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_12_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1153_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1153_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_13_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_13_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1154_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1154_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_14_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_14_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1155_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1155_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_15_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_15_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1156_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1156_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_16_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_16_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1157_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1157_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_17_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_17_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1158_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1158_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_18_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_18_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1159_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1159_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_19_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_19_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1160_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1160_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_20_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_20_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1161_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1161_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_21_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_21_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1162_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1162_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_22_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_22_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1163_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1163_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_23_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_23_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1164_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1164_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_24_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_24_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1165_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1165_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_25_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_25_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1166_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1166_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_26_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_26_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1167_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1167_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_27_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_27_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1168_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1168_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_28_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_28_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1169_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1169_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_29_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_29_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>project_Pipeline_VITIS_LOOP_33_2</Name>
            <Loops>
                <VITIS_LOOP_33_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.140</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_33_2>
                        <Name>VITIS_LOOP_33_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_33_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>48</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>91</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_33_2" OPTYPE="add" PRAGMA="" RTLNAME="shift_amount_2_fu_72_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:36" URAM="0" VARIABLE="shift_amount_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>project</Name>
            <Loops>
                <VITIS_LOOP_13_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_1>
                        <Name>VITIS_LOOP_13_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>160</Latency>
                        <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                        <IterationLatency>5</IterationLatency>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_dotProd_64_fu_1151</Instance>
                        </InstanceList>
                    </VITIS_LOOP_13_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>7556</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>11509</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="temp_results_U" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:11" URAM="0" VARIABLE="temp_results"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_1301_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="max_result_fu_1312_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:32" URAM="0" VARIABLE="max_result"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_fu_1371_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_1_fu_1395_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_2_fu_1417_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_3_fu_1439_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_4_fu_1461_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_5_fu_1483_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_6_fu_1505_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_7_fu_1527_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_8_fu_1549_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_9_fu_1571_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_10_fu_1593_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_11_fu_1615_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_12_fu_1637_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_13_fu_1659_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_14_fu_1681_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_15_fu_1703_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_16_fu_1725_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_17_fu_1747_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_18_fu_1769_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_19_fu_1791_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_20_fu_1813_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_21_fu_1835_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_22_fu_1857_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_23_fu_1879_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_24_fu_1901_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_25_fu_1923_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_26_fu_1945_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_27_fu_1967_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_28_fu_1989_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_29_fu_2011_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_30_fu_2033_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_31_fu_2042_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:43" URAM="0" VARIABLE="sub_ln43_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention_Pipeline_VITIS_LOOP_51_3_VITIS_LOOP_52_4</Name>
            <Loops>
                <VITIS_LOOP_51_3_VITIS_LOOP_52_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.426</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_3_VITIS_LOOP_52_4>
                        <Name>VITIS_LOOP_51_3_VITIS_LOOP_52_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_51_3_VITIS_LOOP_52_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_667_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:51" URAM="0" VARIABLE="add_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_690_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:51" URAM="0" VARIABLE="add_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_696_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:51" URAM="0" VARIABLE="add_ln51_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_3_VITIS_LOOP_52_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_726_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:52" URAM="0" VARIABLE="add_ln52"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U424" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85117_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>mult_4bit_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U428" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85150_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_26_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U433" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85183_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.457</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U438" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85216_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U443" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85249_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.365</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U448" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85282_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U453" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85315_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U458" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85348_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_9</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U463" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85381_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.273</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_10</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U468" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85414_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_11</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U473" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85447_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_12</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U478" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85480_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_13</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U483" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85513_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_14</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U488" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85546_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_15</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U493" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85579_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U498" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85612_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>32</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_17</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U503" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85645_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.181</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_28_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_18</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U508" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85678_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_19</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U513" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85711_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_20</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U518" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85744_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_21</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U523" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85777_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_22</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U528" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85810_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_23</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U533" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85843_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_24</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U538" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85876_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_25</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U543" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85909_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_26</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U548" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85942_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_27</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U553" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry85975_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_28</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U558" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry851008_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_29</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U563" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry851041_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_30</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U568" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry851074_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_31</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U573" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry851107_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_24_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mult_4bit_32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.340</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>33</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_4ns_8_1_1_U578" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:5" URAM="0" VARIABLE="mul_ln5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd_Block_entry851140_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.313</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>34</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_35_p2" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dotProd</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.549</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>7038</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>7014</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_load_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_load_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1204_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1204_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1205_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1205_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_31_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_31_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1206_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1206_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_32_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_32_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1207_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1207_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_33_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_33_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1208_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1208_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_34_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_34_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1209_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1209_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_35_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_35_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1210_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1210_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_36_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_36_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1211_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1211_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_37_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_37_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1212_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1212_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_38_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_38_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1213_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1213_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_39_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_39_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1214_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1214_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_40_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_40_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1215_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1215_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_41_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_41_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1216_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1216_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_42_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_42_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1217_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1217_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_43_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_43_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1218_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1218_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_44_cast_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_44_cast_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1219_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1219_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_45_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_45_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1220_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1220_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_46_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_46_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1221_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1221_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_47_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_47_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1222_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1222_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_48_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_48_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1223_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1223_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_49_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_49_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1224_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1224_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_50_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_50_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1225_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1225_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_51_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_51_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1226_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1226_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_52_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_52_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1227_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1227_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_53_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_53_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1228_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1228_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_54_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_54_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1229_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1229_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_55_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_55_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1230_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1230_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_56_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_56_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1231_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1231_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_57_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_57_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1232_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1232_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_58_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_58_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_out_tmp1233_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_out_tmp1233_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="add_ln22_59_loc_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="add_ln22_59_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ref_tmp1_channel_U" SOURCE="../../../../Desktop/CSE237C/project/dotProd.cpp:22" URAM="0" VARIABLE="ref_tmp1_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>attention</Name>
            <Loops>
                <VITIS_LOOP_52_1/>
                <VITIS_LOOP_57_5>
                    <VITIS_LOOP_13_1/>
                    <VITIS_LOOP_15_2/>
                </VITIS_LOOP_57_5>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.426</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_52_1>
                        <Name>VITIS_LOOP_52_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_project_fu_5635</Instance>
                        </InstanceList>
                    </VITIS_LOOP_52_1>
                    <VITIS_LOOP_57_5>
                        <Name>VITIS_LOOP_57_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_13_1>
                            <Name>VITIS_LOOP_13_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>32</TripCount>
                            <Latency>64</Latency>
                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                            <IterationLatency>2</IterationLatency>
                            <PipelineDepth>2</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                        </VITIS_LOOP_13_1>
                        <VITIS_LOOP_15_2>
                            <Name>VITIS_LOOP_15_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>32</TripCount>
                            <Latency>160</Latency>
                            <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                            <IterationLatency>5</IterationLatency>
                            <PipelineDepth>5</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_dotProd_fu_5835</Instance>
                            </InstanceList>
                        </VITIS_LOOP_15_2>
                    </VITIS_LOOP_57_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>15821</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>24085</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>45</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_1_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_2_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_3_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_4_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_5_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_6_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_7_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_8_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_9_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_10_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_11_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_12_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_13_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_14_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_15_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_16_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_17_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_18_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_19_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_20_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_21_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_22_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_23_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_24_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_25_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_26_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_27_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_28_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_29_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_30_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="tokens_31_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:33" URAM="0" VARIABLE="tokens_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_32_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_33_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_34_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_35_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_36_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_37_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_38_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_39_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_40_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_41_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_42_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_43_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_44_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_45_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_46_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_47_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_48_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_49_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_50_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_51_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_52_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_53_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_54_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_55_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_56_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_57_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_58_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_59_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_60_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_61_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="single_qk_k_62_U" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:49" URAM="0" VARIABLE="single_qk_k_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_52_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_6146_p2" SOURCE="../../../../Desktop/CSE237C/project/QKVProj.cpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_6207_p2" SOURCE="../../../../Desktop/CSE237C/project/attention.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_6230_p2" SOURCE="../../../../Desktop/CSE237C/project/QKV.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_6278_p2" SOURCE="../../../../Desktop/CSE237C/project/QKV.cpp:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export output="C:/Users/sanps/Desktop/CSE237C/project"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="tokens_stream" index="0" direction="in" srcType="stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="tokens_stream" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weightsQ" index="1" direction="in" srcType="ap_uint&lt;4&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="weightsQ_0_address0" name="weightsQ_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_0_ce0" name="weightsQ_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_0_q0" name="weightsQ_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_1_address0" name="weightsQ_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_1_ce0" name="weightsQ_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_1_q0" name="weightsQ_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_2_address0" name="weightsQ_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_2_ce0" name="weightsQ_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_2_q0" name="weightsQ_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_3_address0" name="weightsQ_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_3_ce0" name="weightsQ_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_3_q0" name="weightsQ_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_4_address0" name="weightsQ_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_4_ce0" name="weightsQ_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_4_q0" name="weightsQ_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_5_address0" name="weightsQ_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_5_ce0" name="weightsQ_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_5_q0" name="weightsQ_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_6_address0" name="weightsQ_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_6_ce0" name="weightsQ_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_6_q0" name="weightsQ_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_7_address0" name="weightsQ_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_7_ce0" name="weightsQ_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_7_q0" name="weightsQ_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_8_address0" name="weightsQ_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_8_ce0" name="weightsQ_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_8_q0" name="weightsQ_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_9_address0" name="weightsQ_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_9_ce0" name="weightsQ_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_9_q0" name="weightsQ_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_10_address0" name="weightsQ_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_10_ce0" name="weightsQ_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_10_q0" name="weightsQ_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_11_address0" name="weightsQ_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_11_ce0" name="weightsQ_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_11_q0" name="weightsQ_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_12_address0" name="weightsQ_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_12_ce0" name="weightsQ_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_12_q0" name="weightsQ_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_13_address0" name="weightsQ_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_13_ce0" name="weightsQ_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_13_q0" name="weightsQ_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_14_address0" name="weightsQ_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_14_ce0" name="weightsQ_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_14_q0" name="weightsQ_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_15_address0" name="weightsQ_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_15_ce0" name="weightsQ_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_15_q0" name="weightsQ_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_16_address0" name="weightsQ_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_16_ce0" name="weightsQ_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_16_q0" name="weightsQ_16_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_17_address0" name="weightsQ_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_17_ce0" name="weightsQ_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_17_q0" name="weightsQ_17_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_18_address0" name="weightsQ_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_18_ce0" name="weightsQ_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_18_q0" name="weightsQ_18_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_19_address0" name="weightsQ_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_19_ce0" name="weightsQ_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_19_q0" name="weightsQ_19_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_20_address0" name="weightsQ_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_20_ce0" name="weightsQ_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_20_q0" name="weightsQ_20_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_21_address0" name="weightsQ_21_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_21_ce0" name="weightsQ_21_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_21_q0" name="weightsQ_21_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_22_address0" name="weightsQ_22_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_22_ce0" name="weightsQ_22_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_22_q0" name="weightsQ_22_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_23_address0" name="weightsQ_23_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_23_ce0" name="weightsQ_23_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_23_q0" name="weightsQ_23_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_24_address0" name="weightsQ_24_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_24_ce0" name="weightsQ_24_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_24_q0" name="weightsQ_24_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_25_address0" name="weightsQ_25_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_25_ce0" name="weightsQ_25_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_25_q0" name="weightsQ_25_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_26_address0" name="weightsQ_26_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_26_ce0" name="weightsQ_26_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_26_q0" name="weightsQ_26_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_27_address0" name="weightsQ_27_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_27_ce0" name="weightsQ_27_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_27_q0" name="weightsQ_27_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_28_address0" name="weightsQ_28_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_28_ce0" name="weightsQ_28_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_28_q0" name="weightsQ_28_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_29_address0" name="weightsQ_29_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_29_ce0" name="weightsQ_29_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_29_q0" name="weightsQ_29_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_30_address0" name="weightsQ_30_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_30_ce0" name="weightsQ_30_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_30_q0" name="weightsQ_30_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsQ_31_address0" name="weightsQ_31_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsQ_31_ce0" name="weightsQ_31_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsQ_31_q0" name="weightsQ_31_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weightsK" index="2" direction="in" srcType="ap_uint&lt;4&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="weightsK_0_address0" name="weightsK_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_0_ce0" name="weightsK_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_0_q0" name="weightsK_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_1_address0" name="weightsK_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_1_ce0" name="weightsK_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_1_q0" name="weightsK_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_2_address0" name="weightsK_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_2_ce0" name="weightsK_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_2_q0" name="weightsK_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_3_address0" name="weightsK_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_3_ce0" name="weightsK_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_3_q0" name="weightsK_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_4_address0" name="weightsK_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_4_ce0" name="weightsK_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_4_q0" name="weightsK_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_5_address0" name="weightsK_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_5_ce0" name="weightsK_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_5_q0" name="weightsK_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_6_address0" name="weightsK_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_6_ce0" name="weightsK_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_6_q0" name="weightsK_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_7_address0" name="weightsK_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_7_ce0" name="weightsK_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_7_q0" name="weightsK_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_8_address0" name="weightsK_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_8_ce0" name="weightsK_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_8_q0" name="weightsK_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_9_address0" name="weightsK_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_9_ce0" name="weightsK_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_9_q0" name="weightsK_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_10_address0" name="weightsK_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_10_ce0" name="weightsK_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_10_q0" name="weightsK_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_11_address0" name="weightsK_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_11_ce0" name="weightsK_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_11_q0" name="weightsK_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_12_address0" name="weightsK_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_12_ce0" name="weightsK_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_12_q0" name="weightsK_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_13_address0" name="weightsK_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_13_ce0" name="weightsK_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_13_q0" name="weightsK_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_14_address0" name="weightsK_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_14_ce0" name="weightsK_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_14_q0" name="weightsK_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_15_address0" name="weightsK_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_15_ce0" name="weightsK_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_15_q0" name="weightsK_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_16_address0" name="weightsK_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_16_ce0" name="weightsK_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_16_q0" name="weightsK_16_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_17_address0" name="weightsK_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_17_ce0" name="weightsK_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_17_q0" name="weightsK_17_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_18_address0" name="weightsK_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_18_ce0" name="weightsK_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_18_q0" name="weightsK_18_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_19_address0" name="weightsK_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_19_ce0" name="weightsK_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_19_q0" name="weightsK_19_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_20_address0" name="weightsK_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_20_ce0" name="weightsK_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_20_q0" name="weightsK_20_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_21_address0" name="weightsK_21_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_21_ce0" name="weightsK_21_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_21_q0" name="weightsK_21_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_22_address0" name="weightsK_22_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_22_ce0" name="weightsK_22_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_22_q0" name="weightsK_22_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_23_address0" name="weightsK_23_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_23_ce0" name="weightsK_23_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_23_q0" name="weightsK_23_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_24_address0" name="weightsK_24_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_24_ce0" name="weightsK_24_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_24_q0" name="weightsK_24_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_25_address0" name="weightsK_25_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_25_ce0" name="weightsK_25_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_25_q0" name="weightsK_25_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_26_address0" name="weightsK_26_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_26_ce0" name="weightsK_26_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_26_q0" name="weightsK_26_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_27_address0" name="weightsK_27_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_27_ce0" name="weightsK_27_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_27_q0" name="weightsK_27_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_28_address0" name="weightsK_28_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_28_ce0" name="weightsK_28_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_28_q0" name="weightsK_28_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_29_address0" name="weightsK_29_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_29_ce0" name="weightsK_29_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_29_q0" name="weightsK_29_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_30_address0" name="weightsK_30_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_30_ce0" name="weightsK_30_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_30_q0" name="weightsK_30_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsK_31_address0" name="weightsK_31_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsK_31_ce0" name="weightsK_31_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsK_31_q0" name="weightsK_31_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weightsV" index="3" direction="in" srcType="ap_uint&lt;4&gt;*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="weightsV_0_address0" name="weightsV_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_0_ce0" name="weightsV_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_0_q0" name="weightsV_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_1_address0" name="weightsV_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_1_ce0" name="weightsV_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_1_q0" name="weightsV_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_2_address0" name="weightsV_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_2_ce0" name="weightsV_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_2_q0" name="weightsV_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_3_address0" name="weightsV_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_3_ce0" name="weightsV_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_3_q0" name="weightsV_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_4_address0" name="weightsV_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_4_ce0" name="weightsV_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_4_q0" name="weightsV_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_5_address0" name="weightsV_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_5_ce0" name="weightsV_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_5_q0" name="weightsV_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_6_address0" name="weightsV_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_6_ce0" name="weightsV_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_6_q0" name="weightsV_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_7_address0" name="weightsV_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_7_ce0" name="weightsV_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_7_q0" name="weightsV_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_8_address0" name="weightsV_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_8_ce0" name="weightsV_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_8_q0" name="weightsV_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_9_address0" name="weightsV_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_9_ce0" name="weightsV_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_9_q0" name="weightsV_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_10_address0" name="weightsV_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_10_ce0" name="weightsV_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_10_q0" name="weightsV_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_11_address0" name="weightsV_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_11_ce0" name="weightsV_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_11_q0" name="weightsV_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_12_address0" name="weightsV_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_12_ce0" name="weightsV_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_12_q0" name="weightsV_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_13_address0" name="weightsV_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_13_ce0" name="weightsV_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_13_q0" name="weightsV_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_14_address0" name="weightsV_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_14_ce0" name="weightsV_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_14_q0" name="weightsV_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_15_address0" name="weightsV_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_15_ce0" name="weightsV_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_15_q0" name="weightsV_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_16_address0" name="weightsV_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_16_ce0" name="weightsV_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_16_q0" name="weightsV_16_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_17_address0" name="weightsV_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_17_ce0" name="weightsV_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_17_q0" name="weightsV_17_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_18_address0" name="weightsV_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_18_ce0" name="weightsV_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_18_q0" name="weightsV_18_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_19_address0" name="weightsV_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_19_ce0" name="weightsV_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_19_q0" name="weightsV_19_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_20_address0" name="weightsV_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_20_ce0" name="weightsV_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_20_q0" name="weightsV_20_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_21_address0" name="weightsV_21_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_21_ce0" name="weightsV_21_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_21_q0" name="weightsV_21_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_22_address0" name="weightsV_22_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_22_ce0" name="weightsV_22_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_22_q0" name="weightsV_22_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_23_address0" name="weightsV_23_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_23_ce0" name="weightsV_23_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_23_q0" name="weightsV_23_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_24_address0" name="weightsV_24_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_24_ce0" name="weightsV_24_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_24_q0" name="weightsV_24_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_25_address0" name="weightsV_25_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_25_ce0" name="weightsV_25_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_25_q0" name="weightsV_25_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_26_address0" name="weightsV_26_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_26_ce0" name="weightsV_26_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_26_q0" name="weightsV_26_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_27_address0" name="weightsV_27_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_27_ce0" name="weightsV_27_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_27_q0" name="weightsV_27_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_28_address0" name="weightsV_28_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_28_ce0" name="weightsV_28_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_28_q0" name="weightsV_28_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_29_address0" name="weightsV_29_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_29_ce0" name="weightsV_29_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_29_q0" name="weightsV_29_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_30_address0" name="weightsV_30_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_30_ce0" name="weightsV_30_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_30_q0" name="weightsV_30_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="weightsV_31_address0" name="weightsV_31_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="weightsV_31_ce0" name="weightsV_31_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="weightsV_31_q0" name="weightsV_31_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_stream" index="4" direction="out" srcType="stream&lt;ap_uint&lt;4&gt;, 0&gt;&amp;" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="output_stream" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="tokens_stream" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="4" portPrefix="tokens_stream_">
            <portMaps>
                <portMap portMapName="tokens_stream_dout">RD_DATA</portMap>
                <portMap portMapName="tokens_stream_empty_n">EMPTY_N</portMap>
                <portMap portMapName="tokens_stream_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>tokens_stream_dout</port>
                <port>tokens_stream_empty_n</port>
                <port>tokens_stream_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="tokens_stream"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_16_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_16_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_16_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_17_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_17_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_17_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_18_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_18_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_18_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_19_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_19_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_19_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_20_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_20_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_20_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_21_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_21_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_21_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_21_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_21_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_21_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_22_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_22_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_22_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_22_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_22_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_22_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_23_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_23_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_23_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_23_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_23_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_23_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_24_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_24_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_24_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_24_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_24_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_24_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_25_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_25_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_25_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_25_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_25_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_25_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_26_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_26_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_26_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_26_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_26_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_26_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_27_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_27_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_27_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_27_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_27_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_27_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_28_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_28_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_28_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_28_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_28_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_28_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_29_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_29_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_29_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_29_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_29_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_29_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_30_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_30_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_30_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_30_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_30_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_30_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_31_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsQ_31_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_31_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsQ_31_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsQ_31_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsQ_31_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsQ"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_16_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_16_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_16_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_17_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_17_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_17_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_18_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_18_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_18_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_19_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_19_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_19_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_20_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_20_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_20_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_21_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_21_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_21_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_21_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_21_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_21_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_22_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_22_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_22_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_22_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_22_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_22_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_23_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_23_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_23_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_23_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_23_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_23_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_24_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_24_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_24_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_24_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_24_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_24_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_25_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_25_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_25_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_25_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_25_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_25_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_26_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_26_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_26_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_26_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_26_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_26_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_27_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_27_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_27_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_27_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_27_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_27_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_28_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_28_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_28_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_28_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_28_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_28_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_29_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_29_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_29_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_29_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_29_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_29_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_30_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_30_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_30_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_30_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_30_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_30_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_31_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsK_31_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_31_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsK_31_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsK_31_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsK_31_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsK"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_16_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_16_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_16_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_17_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_17_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_17_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_18_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_18_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_18_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_19_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_19_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_19_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_20_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_20_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_20_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_21_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_21_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_21_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_21_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_21_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_21_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_22_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_22_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_22_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_22_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_22_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_22_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_23_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_23_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_23_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_23_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_23_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_23_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_24_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_24_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_24_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_24_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_24_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_24_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_25_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_25_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_25_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_25_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_25_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_25_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_26_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_26_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_26_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_26_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_26_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_26_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_27_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_27_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_27_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_27_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_27_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_27_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_28_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_28_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_28_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_28_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_28_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_28_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_29_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_29_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_29_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_29_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_29_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_29_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_30_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_30_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_30_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_30_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_30_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_30_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_31_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="weightsV_31_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_31_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="weightsV_31_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="weightsV_31_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>weightsV_31_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="weightsV"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_stream" type="ap_fifo" busTypeName="acc_fifo_write" mode="master" dataWidth="4" portPrefix="output_stream_">
            <portMaps>
                <portMap portMapName="output_stream_din">WR_DATA</portMap>
                <portMap portMapName="output_stream_full_n">FULL_N</portMap>
                <portMap portMapName="output_stream_write">WR_EN</portMap>
            </portMaps>
            <ports>
                <port>output_stream_din</port>
                <port>output_stream_full_n</port>
                <port>output_stream_write</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="output_stream"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table>
                    <keys size="3">Interface, Direction, Data Width</keys>
                    <column name="output_stream">out, 4</column>
                    <column name="tokens_stream">out, 4</column>
                </table>
            </item>
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="weightsK_0_address0">out, 5</column>
                    <column name="weightsK_0_q0">in, 4</column>
                    <column name="weightsK_10_address0">out, 5</column>
                    <column name="weightsK_10_q0">in, 4</column>
                    <column name="weightsK_11_address0">out, 5</column>
                    <column name="weightsK_11_q0">in, 4</column>
                    <column name="weightsK_12_address0">out, 5</column>
                    <column name="weightsK_12_q0">in, 4</column>
                    <column name="weightsK_13_address0">out, 5</column>
                    <column name="weightsK_13_q0">in, 4</column>
                    <column name="weightsK_14_address0">out, 5</column>
                    <column name="weightsK_14_q0">in, 4</column>
                    <column name="weightsK_15_address0">out, 5</column>
                    <column name="weightsK_15_q0">in, 4</column>
                    <column name="weightsK_16_address0">out, 5</column>
                    <column name="weightsK_16_q0">in, 4</column>
                    <column name="weightsK_17_address0">out, 5</column>
                    <column name="weightsK_17_q0">in, 4</column>
                    <column name="weightsK_18_address0">out, 5</column>
                    <column name="weightsK_18_q0">in, 4</column>
                    <column name="weightsK_19_address0">out, 5</column>
                    <column name="weightsK_19_q0">in, 4</column>
                    <column name="weightsK_1_address0">out, 5</column>
                    <column name="weightsK_1_q0">in, 4</column>
                    <column name="weightsK_20_address0">out, 5</column>
                    <column name="weightsK_20_q0">in, 4</column>
                    <column name="weightsK_21_address0">out, 5</column>
                    <column name="weightsK_21_q0">in, 4</column>
                    <column name="weightsK_22_address0">out, 5</column>
                    <column name="weightsK_22_q0">in, 4</column>
                    <column name="weightsK_23_address0">out, 5</column>
                    <column name="weightsK_23_q0">in, 4</column>
                    <column name="weightsK_24_address0">out, 5</column>
                    <column name="weightsK_24_q0">in, 4</column>
                    <column name="weightsK_25_address0">out, 5</column>
                    <column name="weightsK_25_q0">in, 4</column>
                    <column name="weightsK_26_address0">out, 5</column>
                    <column name="weightsK_26_q0">in, 4</column>
                    <column name="weightsK_27_address0">out, 5</column>
                    <column name="weightsK_27_q0">in, 4</column>
                    <column name="weightsK_28_address0">out, 5</column>
                    <column name="weightsK_28_q0">in, 4</column>
                    <column name="weightsK_29_address0">out, 5</column>
                    <column name="weightsK_29_q0">in, 4</column>
                    <column name="weightsK_2_address0">out, 5</column>
                    <column name="weightsK_2_q0">in, 4</column>
                    <column name="weightsK_30_address0">out, 5</column>
                    <column name="weightsK_30_q0">in, 4</column>
                    <column name="weightsK_31_address0">out, 5</column>
                    <column name="weightsK_31_q0">in, 4</column>
                    <column name="weightsK_3_address0">out, 5</column>
                    <column name="weightsK_3_q0">in, 4</column>
                    <column name="weightsK_4_address0">out, 5</column>
                    <column name="weightsK_4_q0">in, 4</column>
                    <column name="weightsK_5_address0">out, 5</column>
                    <column name="weightsK_5_q0">in, 4</column>
                    <column name="weightsK_6_address0">out, 5</column>
                    <column name="weightsK_6_q0">in, 4</column>
                    <column name="weightsK_7_address0">out, 5</column>
                    <column name="weightsK_7_q0">in, 4</column>
                    <column name="weightsK_8_address0">out, 5</column>
                    <column name="weightsK_8_q0">in, 4</column>
                    <column name="weightsK_9_address0">out, 5</column>
                    <column name="weightsK_9_q0">in, 4</column>
                    <column name="weightsQ_0_address0">out, 5</column>
                    <column name="weightsQ_0_q0">in, 4</column>
                    <column name="weightsQ_10_address0">out, 5</column>
                    <column name="weightsQ_10_q0">in, 4</column>
                    <column name="weightsQ_11_address0">out, 5</column>
                    <column name="weightsQ_11_q0">in, 4</column>
                    <column name="weightsQ_12_address0">out, 5</column>
                    <column name="weightsQ_12_q0">in, 4</column>
                    <column name="weightsQ_13_address0">out, 5</column>
                    <column name="weightsQ_13_q0">in, 4</column>
                    <column name="weightsQ_14_address0">out, 5</column>
                    <column name="weightsQ_14_q0">in, 4</column>
                    <column name="weightsQ_15_address0">out, 5</column>
                    <column name="weightsQ_15_q0">in, 4</column>
                    <column name="weightsQ_16_address0">out, 5</column>
                    <column name="weightsQ_16_q0">in, 4</column>
                    <column name="weightsQ_17_address0">out, 5</column>
                    <column name="weightsQ_17_q0">in, 4</column>
                    <column name="weightsQ_18_address0">out, 5</column>
                    <column name="weightsQ_18_q0">in, 4</column>
                    <column name="weightsQ_19_address0">out, 5</column>
                    <column name="weightsQ_19_q0">in, 4</column>
                    <column name="weightsQ_1_address0">out, 5</column>
                    <column name="weightsQ_1_q0">in, 4</column>
                    <column name="weightsQ_20_address0">out, 5</column>
                    <column name="weightsQ_20_q0">in, 4</column>
                    <column name="weightsQ_21_address0">out, 5</column>
                    <column name="weightsQ_21_q0">in, 4</column>
                    <column name="weightsQ_22_address0">out, 5</column>
                    <column name="weightsQ_22_q0">in, 4</column>
                    <column name="weightsQ_23_address0">out, 5</column>
                    <column name="weightsQ_23_q0">in, 4</column>
                    <column name="weightsQ_24_address0">out, 5</column>
                    <column name="weightsQ_24_q0">in, 4</column>
                    <column name="weightsQ_25_address0">out, 5</column>
                    <column name="weightsQ_25_q0">in, 4</column>
                    <column name="weightsQ_26_address0">out, 5</column>
                    <column name="weightsQ_26_q0">in, 4</column>
                    <column name="weightsQ_27_address0">out, 5</column>
                    <column name="weightsQ_27_q0">in, 4</column>
                    <column name="weightsQ_28_address0">out, 5</column>
                    <column name="weightsQ_28_q0">in, 4</column>
                    <column name="weightsQ_29_address0">out, 5</column>
                    <column name="weightsQ_29_q0">in, 4</column>
                    <column name="weightsQ_2_address0">out, 5</column>
                    <column name="weightsQ_2_q0">in, 4</column>
                    <column name="weightsQ_30_address0">out, 5</column>
                    <column name="weightsQ_30_q0">in, 4</column>
                    <column name="weightsQ_31_address0">out, 5</column>
                    <column name="weightsQ_31_q0">in, 4</column>
                    <column name="weightsQ_3_address0">out, 5</column>
                    <column name="weightsQ_3_q0">in, 4</column>
                    <column name="weightsQ_4_address0">out, 5</column>
                    <column name="weightsQ_4_q0">in, 4</column>
                    <column name="weightsQ_5_address0">out, 5</column>
                    <column name="weightsQ_5_q0">in, 4</column>
                    <column name="weightsQ_6_address0">out, 5</column>
                    <column name="weightsQ_6_q0">in, 4</column>
                    <column name="weightsQ_7_address0">out, 5</column>
                    <column name="weightsQ_7_q0">in, 4</column>
                    <column name="weightsQ_8_address0">out, 5</column>
                    <column name="weightsQ_8_q0">in, 4</column>
                    <column name="weightsQ_9_address0">out, 5</column>
                    <column name="weightsQ_9_q0">in, 4</column>
                    <column name="weightsV_0_address0">out, 5</column>
                    <column name="weightsV_0_q0">in, 4</column>
                    <column name="weightsV_10_address0">out, 5</column>
                    <column name="weightsV_10_q0">in, 4</column>
                    <column name="weightsV_11_address0">out, 5</column>
                    <column name="weightsV_11_q0">in, 4</column>
                    <column name="weightsV_12_address0">out, 5</column>
                    <column name="weightsV_12_q0">in, 4</column>
                    <column name="weightsV_13_address0">out, 5</column>
                    <column name="weightsV_13_q0">in, 4</column>
                    <column name="weightsV_14_address0">out, 5</column>
                    <column name="weightsV_14_q0">in, 4</column>
                    <column name="weightsV_15_address0">out, 5</column>
                    <column name="weightsV_15_q0">in, 4</column>
                    <column name="weightsV_16_address0">out, 5</column>
                    <column name="weightsV_16_q0">in, 4</column>
                    <column name="weightsV_17_address0">out, 5</column>
                    <column name="weightsV_17_q0">in, 4</column>
                    <column name="weightsV_18_address0">out, 5</column>
                    <column name="weightsV_18_q0">in, 4</column>
                    <column name="weightsV_19_address0">out, 5</column>
                    <column name="weightsV_19_q0">in, 4</column>
                    <column name="weightsV_1_address0">out, 5</column>
                    <column name="weightsV_1_q0">in, 4</column>
                    <column name="weightsV_20_address0">out, 5</column>
                    <column name="weightsV_20_q0">in, 4</column>
                    <column name="weightsV_21_address0">out, 5</column>
                    <column name="weightsV_21_q0">in, 4</column>
                    <column name="weightsV_22_address0">out, 5</column>
                    <column name="weightsV_22_q0">in, 4</column>
                    <column name="weightsV_23_address0">out, 5</column>
                    <column name="weightsV_23_q0">in, 4</column>
                    <column name="weightsV_24_address0">out, 5</column>
                    <column name="weightsV_24_q0">in, 4</column>
                    <column name="weightsV_25_address0">out, 5</column>
                    <column name="weightsV_25_q0">in, 4</column>
                    <column name="weightsV_26_address0">out, 5</column>
                    <column name="weightsV_26_q0">in, 4</column>
                    <column name="weightsV_27_address0">out, 5</column>
                    <column name="weightsV_27_q0">in, 4</column>
                    <column name="weightsV_28_address0">out, 5</column>
                    <column name="weightsV_28_q0">in, 4</column>
                    <column name="weightsV_29_address0">out, 5</column>
                    <column name="weightsV_29_q0">in, 4</column>
                    <column name="weightsV_2_address0">out, 5</column>
                    <column name="weightsV_2_q0">in, 4</column>
                    <column name="weightsV_30_address0">out, 5</column>
                    <column name="weightsV_30_q0">in, 4</column>
                    <column name="weightsV_31_address0">out, 5</column>
                    <column name="weightsV_31_q0">in, 4</column>
                    <column name="weightsV_3_address0">out, 5</column>
                    <column name="weightsV_3_q0">in, 4</column>
                    <column name="weightsV_4_address0">out, 5</column>
                    <column name="weightsV_4_q0">in, 4</column>
                    <column name="weightsV_5_address0">out, 5</column>
                    <column name="weightsV_5_q0">in, 4</column>
                    <column name="weightsV_6_address0">out, 5</column>
                    <column name="weightsV_6_q0">in, 4</column>
                    <column name="weightsV_7_address0">out, 5</column>
                    <column name="weightsV_7_q0">in, 4</column>
                    <column name="weightsV_8_address0">out, 5</column>
                    <column name="weightsV_8_q0">in, 4</column>
                    <column name="weightsV_9_address0">out, 5</column>
                    <column name="weightsV_9_q0">in, 4</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="tokens_stream">in, stream&lt;ap_uint&lt;4&gt; 0&gt;&amp;</column>
                    <column name="weightsQ">in, ap_uint&lt;4&gt;*</column>
                    <column name="weightsK">in, ap_uint&lt;4&gt;*</column>
                    <column name="weightsV">in, ap_uint&lt;4&gt;*</column>
                    <column name="output_stream">out, stream&lt;ap_uint&lt;4&gt; 0&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="tokens_stream">tokens_stream, interface, </column>
                    <column name="weightsQ">weightsQ_0_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_0_ce0, port, </column>
                    <column name="weightsQ">weightsQ_0_q0, port, </column>
                    <column name="weightsQ">weightsQ_1_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_1_ce0, port, </column>
                    <column name="weightsQ">weightsQ_1_q0, port, </column>
                    <column name="weightsQ">weightsQ_2_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_2_ce0, port, </column>
                    <column name="weightsQ">weightsQ_2_q0, port, </column>
                    <column name="weightsQ">weightsQ_3_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_3_ce0, port, </column>
                    <column name="weightsQ">weightsQ_3_q0, port, </column>
                    <column name="weightsQ">weightsQ_4_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_4_ce0, port, </column>
                    <column name="weightsQ">weightsQ_4_q0, port, </column>
                    <column name="weightsQ">weightsQ_5_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_5_ce0, port, </column>
                    <column name="weightsQ">weightsQ_5_q0, port, </column>
                    <column name="weightsQ">weightsQ_6_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_6_ce0, port, </column>
                    <column name="weightsQ">weightsQ_6_q0, port, </column>
                    <column name="weightsQ">weightsQ_7_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_7_ce0, port, </column>
                    <column name="weightsQ">weightsQ_7_q0, port, </column>
                    <column name="weightsQ">weightsQ_8_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_8_ce0, port, </column>
                    <column name="weightsQ">weightsQ_8_q0, port, </column>
                    <column name="weightsQ">weightsQ_9_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_9_ce0, port, </column>
                    <column name="weightsQ">weightsQ_9_q0, port, </column>
                    <column name="weightsQ">weightsQ_10_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_10_ce0, port, </column>
                    <column name="weightsQ">weightsQ_10_q0, port, </column>
                    <column name="weightsQ">weightsQ_11_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_11_ce0, port, </column>
                    <column name="weightsQ">weightsQ_11_q0, port, </column>
                    <column name="weightsQ">weightsQ_12_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_12_ce0, port, </column>
                    <column name="weightsQ">weightsQ_12_q0, port, </column>
                    <column name="weightsQ">weightsQ_13_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_13_ce0, port, </column>
                    <column name="weightsQ">weightsQ_13_q0, port, </column>
                    <column name="weightsQ">weightsQ_14_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_14_ce0, port, </column>
                    <column name="weightsQ">weightsQ_14_q0, port, </column>
                    <column name="weightsQ">weightsQ_15_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_15_ce0, port, </column>
                    <column name="weightsQ">weightsQ_15_q0, port, </column>
                    <column name="weightsQ">weightsQ_16_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_16_ce0, port, </column>
                    <column name="weightsQ">weightsQ_16_q0, port, </column>
                    <column name="weightsQ">weightsQ_17_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_17_ce0, port, </column>
                    <column name="weightsQ">weightsQ_17_q0, port, </column>
                    <column name="weightsQ">weightsQ_18_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_18_ce0, port, </column>
                    <column name="weightsQ">weightsQ_18_q0, port, </column>
                    <column name="weightsQ">weightsQ_19_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_19_ce0, port, </column>
                    <column name="weightsQ">weightsQ_19_q0, port, </column>
                    <column name="weightsQ">weightsQ_20_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_20_ce0, port, </column>
                    <column name="weightsQ">weightsQ_20_q0, port, </column>
                    <column name="weightsQ">weightsQ_21_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_21_ce0, port, </column>
                    <column name="weightsQ">weightsQ_21_q0, port, </column>
                    <column name="weightsQ">weightsQ_22_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_22_ce0, port, </column>
                    <column name="weightsQ">weightsQ_22_q0, port, </column>
                    <column name="weightsQ">weightsQ_23_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_23_ce0, port, </column>
                    <column name="weightsQ">weightsQ_23_q0, port, </column>
                    <column name="weightsQ">weightsQ_24_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_24_ce0, port, </column>
                    <column name="weightsQ">weightsQ_24_q0, port, </column>
                    <column name="weightsQ">weightsQ_25_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_25_ce0, port, </column>
                    <column name="weightsQ">weightsQ_25_q0, port, </column>
                    <column name="weightsQ">weightsQ_26_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_26_ce0, port, </column>
                    <column name="weightsQ">weightsQ_26_q0, port, </column>
                    <column name="weightsQ">weightsQ_27_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_27_ce0, port, </column>
                    <column name="weightsQ">weightsQ_27_q0, port, </column>
                    <column name="weightsQ">weightsQ_28_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_28_ce0, port, </column>
                    <column name="weightsQ">weightsQ_28_q0, port, </column>
                    <column name="weightsQ">weightsQ_29_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_29_ce0, port, </column>
                    <column name="weightsQ">weightsQ_29_q0, port, </column>
                    <column name="weightsQ">weightsQ_30_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_30_ce0, port, </column>
                    <column name="weightsQ">weightsQ_30_q0, port, </column>
                    <column name="weightsQ">weightsQ_31_address0, port, offset</column>
                    <column name="weightsQ">weightsQ_31_ce0, port, </column>
                    <column name="weightsQ">weightsQ_31_q0, port, </column>
                    <column name="weightsK">weightsK_0_address0, port, offset</column>
                    <column name="weightsK">weightsK_0_ce0, port, </column>
                    <column name="weightsK">weightsK_0_q0, port, </column>
                    <column name="weightsK">weightsK_1_address0, port, offset</column>
                    <column name="weightsK">weightsK_1_ce0, port, </column>
                    <column name="weightsK">weightsK_1_q0, port, </column>
                    <column name="weightsK">weightsK_2_address0, port, offset</column>
                    <column name="weightsK">weightsK_2_ce0, port, </column>
                    <column name="weightsK">weightsK_2_q0, port, </column>
                    <column name="weightsK">weightsK_3_address0, port, offset</column>
                    <column name="weightsK">weightsK_3_ce0, port, </column>
                    <column name="weightsK">weightsK_3_q0, port, </column>
                    <column name="weightsK">weightsK_4_address0, port, offset</column>
                    <column name="weightsK">weightsK_4_ce0, port, </column>
                    <column name="weightsK">weightsK_4_q0, port, </column>
                    <column name="weightsK">weightsK_5_address0, port, offset</column>
                    <column name="weightsK">weightsK_5_ce0, port, </column>
                    <column name="weightsK">weightsK_5_q0, port, </column>
                    <column name="weightsK">weightsK_6_address0, port, offset</column>
                    <column name="weightsK">weightsK_6_ce0, port, </column>
                    <column name="weightsK">weightsK_6_q0, port, </column>
                    <column name="weightsK">weightsK_7_address0, port, offset</column>
                    <column name="weightsK">weightsK_7_ce0, port, </column>
                    <column name="weightsK">weightsK_7_q0, port, </column>
                    <column name="weightsK">weightsK_8_address0, port, offset</column>
                    <column name="weightsK">weightsK_8_ce0, port, </column>
                    <column name="weightsK">weightsK_8_q0, port, </column>
                    <column name="weightsK">weightsK_9_address0, port, offset</column>
                    <column name="weightsK">weightsK_9_ce0, port, </column>
                    <column name="weightsK">weightsK_9_q0, port, </column>
                    <column name="weightsK">weightsK_10_address0, port, offset</column>
                    <column name="weightsK">weightsK_10_ce0, port, </column>
                    <column name="weightsK">weightsK_10_q0, port, </column>
                    <column name="weightsK">weightsK_11_address0, port, offset</column>
                    <column name="weightsK">weightsK_11_ce0, port, </column>
                    <column name="weightsK">weightsK_11_q0, port, </column>
                    <column name="weightsK">weightsK_12_address0, port, offset</column>
                    <column name="weightsK">weightsK_12_ce0, port, </column>
                    <column name="weightsK">weightsK_12_q0, port, </column>
                    <column name="weightsK">weightsK_13_address0, port, offset</column>
                    <column name="weightsK">weightsK_13_ce0, port, </column>
                    <column name="weightsK">weightsK_13_q0, port, </column>
                    <column name="weightsK">weightsK_14_address0, port, offset</column>
                    <column name="weightsK">weightsK_14_ce0, port, </column>
                    <column name="weightsK">weightsK_14_q0, port, </column>
                    <column name="weightsK">weightsK_15_address0, port, offset</column>
                    <column name="weightsK">weightsK_15_ce0, port, </column>
                    <column name="weightsK">weightsK_15_q0, port, </column>
                    <column name="weightsK">weightsK_16_address0, port, offset</column>
                    <column name="weightsK">weightsK_16_ce0, port, </column>
                    <column name="weightsK">weightsK_16_q0, port, </column>
                    <column name="weightsK">weightsK_17_address0, port, offset</column>
                    <column name="weightsK">weightsK_17_ce0, port, </column>
                    <column name="weightsK">weightsK_17_q0, port, </column>
                    <column name="weightsK">weightsK_18_address0, port, offset</column>
                    <column name="weightsK">weightsK_18_ce0, port, </column>
                    <column name="weightsK">weightsK_18_q0, port, </column>
                    <column name="weightsK">weightsK_19_address0, port, offset</column>
                    <column name="weightsK">weightsK_19_ce0, port, </column>
                    <column name="weightsK">weightsK_19_q0, port, </column>
                    <column name="weightsK">weightsK_20_address0, port, offset</column>
                    <column name="weightsK">weightsK_20_ce0, port, </column>
                    <column name="weightsK">weightsK_20_q0, port, </column>
                    <column name="weightsK">weightsK_21_address0, port, offset</column>
                    <column name="weightsK">weightsK_21_ce0, port, </column>
                    <column name="weightsK">weightsK_21_q0, port, </column>
                    <column name="weightsK">weightsK_22_address0, port, offset</column>
                    <column name="weightsK">weightsK_22_ce0, port, </column>
                    <column name="weightsK">weightsK_22_q0, port, </column>
                    <column name="weightsK">weightsK_23_address0, port, offset</column>
                    <column name="weightsK">weightsK_23_ce0, port, </column>
                    <column name="weightsK">weightsK_23_q0, port, </column>
                    <column name="weightsK">weightsK_24_address0, port, offset</column>
                    <column name="weightsK">weightsK_24_ce0, port, </column>
                    <column name="weightsK">weightsK_24_q0, port, </column>
                    <column name="weightsK">weightsK_25_address0, port, offset</column>
                    <column name="weightsK">weightsK_25_ce0, port, </column>
                    <column name="weightsK">weightsK_25_q0, port, </column>
                    <column name="weightsK">weightsK_26_address0, port, offset</column>
                    <column name="weightsK">weightsK_26_ce0, port, </column>
                    <column name="weightsK">weightsK_26_q0, port, </column>
                    <column name="weightsK">weightsK_27_address0, port, offset</column>
                    <column name="weightsK">weightsK_27_ce0, port, </column>
                    <column name="weightsK">weightsK_27_q0, port, </column>
                    <column name="weightsK">weightsK_28_address0, port, offset</column>
                    <column name="weightsK">weightsK_28_ce0, port, </column>
                    <column name="weightsK">weightsK_28_q0, port, </column>
                    <column name="weightsK">weightsK_29_address0, port, offset</column>
                    <column name="weightsK">weightsK_29_ce0, port, </column>
                    <column name="weightsK">weightsK_29_q0, port, </column>
                    <column name="weightsK">weightsK_30_address0, port, offset</column>
                    <column name="weightsK">weightsK_30_ce0, port, </column>
                    <column name="weightsK">weightsK_30_q0, port, </column>
                    <column name="weightsK">weightsK_31_address0, port, offset</column>
                    <column name="weightsK">weightsK_31_ce0, port, </column>
                    <column name="weightsK">weightsK_31_q0, port, </column>
                    <column name="weightsV">weightsV_0_address0, port, offset</column>
                    <column name="weightsV">weightsV_0_ce0, port, </column>
                    <column name="weightsV">weightsV_0_q0, port, </column>
                    <column name="weightsV">weightsV_1_address0, port, offset</column>
                    <column name="weightsV">weightsV_1_ce0, port, </column>
                    <column name="weightsV">weightsV_1_q0, port, </column>
                    <column name="weightsV">weightsV_2_address0, port, offset</column>
                    <column name="weightsV">weightsV_2_ce0, port, </column>
                    <column name="weightsV">weightsV_2_q0, port, </column>
                    <column name="weightsV">weightsV_3_address0, port, offset</column>
                    <column name="weightsV">weightsV_3_ce0, port, </column>
                    <column name="weightsV">weightsV_3_q0, port, </column>
                    <column name="weightsV">weightsV_4_address0, port, offset</column>
                    <column name="weightsV">weightsV_4_ce0, port, </column>
                    <column name="weightsV">weightsV_4_q0, port, </column>
                    <column name="weightsV">weightsV_5_address0, port, offset</column>
                    <column name="weightsV">weightsV_5_ce0, port, </column>
                    <column name="weightsV">weightsV_5_q0, port, </column>
                    <column name="weightsV">weightsV_6_address0, port, offset</column>
                    <column name="weightsV">weightsV_6_ce0, port, </column>
                    <column name="weightsV">weightsV_6_q0, port, </column>
                    <column name="weightsV">weightsV_7_address0, port, offset</column>
                    <column name="weightsV">weightsV_7_ce0, port, </column>
                    <column name="weightsV">weightsV_7_q0, port, </column>
                    <column name="weightsV">weightsV_8_address0, port, offset</column>
                    <column name="weightsV">weightsV_8_ce0, port, </column>
                    <column name="weightsV">weightsV_8_q0, port, </column>
                    <column name="weightsV">weightsV_9_address0, port, offset</column>
                    <column name="weightsV">weightsV_9_ce0, port, </column>
                    <column name="weightsV">weightsV_9_q0, port, </column>
                    <column name="weightsV">weightsV_10_address0, port, offset</column>
                    <column name="weightsV">weightsV_10_ce0, port, </column>
                    <column name="weightsV">weightsV_10_q0, port, </column>
                    <column name="weightsV">weightsV_11_address0, port, offset</column>
                    <column name="weightsV">weightsV_11_ce0, port, </column>
                    <column name="weightsV">weightsV_11_q0, port, </column>
                    <column name="weightsV">weightsV_12_address0, port, offset</column>
                    <column name="weightsV">weightsV_12_ce0, port, </column>
                    <column name="weightsV">weightsV_12_q0, port, </column>
                    <column name="weightsV">weightsV_13_address0, port, offset</column>
                    <column name="weightsV">weightsV_13_ce0, port, </column>
                    <column name="weightsV">weightsV_13_q0, port, </column>
                    <column name="weightsV">weightsV_14_address0, port, offset</column>
                    <column name="weightsV">weightsV_14_ce0, port, </column>
                    <column name="weightsV">weightsV_14_q0, port, </column>
                    <column name="weightsV">weightsV_15_address0, port, offset</column>
                    <column name="weightsV">weightsV_15_ce0, port, </column>
                    <column name="weightsV">weightsV_15_q0, port, </column>
                    <column name="weightsV">weightsV_16_address0, port, offset</column>
                    <column name="weightsV">weightsV_16_ce0, port, </column>
                    <column name="weightsV">weightsV_16_q0, port, </column>
                    <column name="weightsV">weightsV_17_address0, port, offset</column>
                    <column name="weightsV">weightsV_17_ce0, port, </column>
                    <column name="weightsV">weightsV_17_q0, port, </column>
                    <column name="weightsV">weightsV_18_address0, port, offset</column>
                    <column name="weightsV">weightsV_18_ce0, port, </column>
                    <column name="weightsV">weightsV_18_q0, port, </column>
                    <column name="weightsV">weightsV_19_address0, port, offset</column>
                    <column name="weightsV">weightsV_19_ce0, port, </column>
                    <column name="weightsV">weightsV_19_q0, port, </column>
                    <column name="weightsV">weightsV_20_address0, port, offset</column>
                    <column name="weightsV">weightsV_20_ce0, port, </column>
                    <column name="weightsV">weightsV_20_q0, port, </column>
                    <column name="weightsV">weightsV_21_address0, port, offset</column>
                    <column name="weightsV">weightsV_21_ce0, port, </column>
                    <column name="weightsV">weightsV_21_q0, port, </column>
                    <column name="weightsV">weightsV_22_address0, port, offset</column>
                    <column name="weightsV">weightsV_22_ce0, port, </column>
                    <column name="weightsV">weightsV_22_q0, port, </column>
                    <column name="weightsV">weightsV_23_address0, port, offset</column>
                    <column name="weightsV">weightsV_23_ce0, port, </column>
                    <column name="weightsV">weightsV_23_q0, port, </column>
                    <column name="weightsV">weightsV_24_address0, port, offset</column>
                    <column name="weightsV">weightsV_24_ce0, port, </column>
                    <column name="weightsV">weightsV_24_q0, port, </column>
                    <column name="weightsV">weightsV_25_address0, port, offset</column>
                    <column name="weightsV">weightsV_25_ce0, port, </column>
                    <column name="weightsV">weightsV_25_q0, port, </column>
                    <column name="weightsV">weightsV_26_address0, port, offset</column>
                    <column name="weightsV">weightsV_26_ce0, port, </column>
                    <column name="weightsV">weightsV_26_q0, port, </column>
                    <column name="weightsV">weightsV_27_address0, port, offset</column>
                    <column name="weightsV">weightsV_27_ce0, port, </column>
                    <column name="weightsV">weightsV_27_q0, port, </column>
                    <column name="weightsV">weightsV_28_address0, port, offset</column>
                    <column name="weightsV">weightsV_28_ce0, port, </column>
                    <column name="weightsV">weightsV_28_q0, port, </column>
                    <column name="weightsV">weightsV_29_address0, port, offset</column>
                    <column name="weightsV">weightsV_29_ce0, port, </column>
                    <column name="weightsV">weightsV_29_q0, port, </column>
                    <column name="weightsV">weightsV_30_address0, port, offset</column>
                    <column name="weightsV">weightsV_30_ce0, port, </column>
                    <column name="weightsV">weightsV_30_q0, port, </column>
                    <column name="weightsV">weightsV_31_address0, port, offset</column>
                    <column name="weightsV">weightsV_31_ce0, port, </column>
                    <column name="weightsV">weightsV_31_q0, port, </column>
                    <column name="output_stream">output_stream, interface, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/attention.cpp:22" status="invalid" parentFunction="print_matrix" variable="" isDirective="0" options="off =">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
        <Pragma type="stream" location="../../../../Desktop/CSE237C/project/attention.cpp:44" status="valid" parentFunction="attention" variable="K" isDirective="0" options="variable=K depth=32*32"/>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/attention.cpp:59" status="invalid" parentFunction="attention" variable="" isDirective="0" options="off =">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/attention.cpp:65" status="valid" parentFunction="attention" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../../../../Desktop/CSE237C/project/attention.cpp:69" status="valid" parentFunction="attention" variable="Q_stream" isDirective="0" options="variable=Q_stream depth=32"/>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/attention.cpp:83" status="valid" parentFunction="attention" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../Desktop/CSE237C/project/dotProd.cpp:15" status="warning" parentFunction="dotprod" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/dotProd.cpp:18" status="valid" parentFunction="dotprod" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../Desktop/CSE237C/project/dotProd.cpp:19" status="valid" parentFunction="dotprod" variable="" isDirective="0" options="variable = row1 type = complete"/>
        <Pragma type="array_partition" location="../../../../Desktop/CSE237C/project/dotProd.cpp:20" status="valid" parentFunction="dotprod" variable="" isDirective="0" options="variable = row2 type = complete"/>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/QKV.cpp:17" status="invalid" parentFunction="singleqk" variable="" isDirective="0" options="off=">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/QKVProj.cpp:15" status="invalid" parentFunction="project" variable="" isDirective="0" options="off=">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/QKVProj.cpp:42" status="valid" parentFunction="project" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../Desktop/CSE237C/project/QKVProj.cpp:54" status="invalid" parentFunction="project_all" variable="" isDirective="0" options="off=">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'off'"/>
        </Pragma>
    </PragmaReport>
</profile>

