$date
	Sat Dec 24 16:18:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module struct_lfsr_tb $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$var reg 3 # load [2:0] $end
$var reg 1 $ reset $end
$scope module L $end
$var wire 3 % _Q [2:0] $end
$var wire 1 " clk $end
$var wire 3 & load [2:0] $end
$var wire 1 ' p $end
$var wire 1 $ reset $end
$var wire 3 ( Q [2:0] $end
$scope module d0 $end
$var wire 1 ) D $end
$var wire 1 " clk $end
$var wire 1 $ clr $end
$var wire 1 * pr $end
$var reg 1 + Q $end
$var reg 1 , _Q $end
$upscope $end
$scope module d1 $end
$var wire 1 - D $end
$var wire 1 " clk $end
$var wire 1 $ clr $end
$var wire 1 . pr $end
$var reg 1 / Q $end
$var reg 1 0 _Q $end
$upscope $end
$scope module d2 $end
$var wire 1 ' D $end
$var wire 1 " clk $end
$var wire 1 $ clr $end
$var wire 1 1 pr $end
$var reg 1 2 Q $end
$var reg 1 3 _Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
13
02
11
10
0/
1.
0-
1,
0+
1*
0)
b0 (
0'
b111 &
b111 %
1$
b111 #
0"
b0 !
$end
#5
1"
#10
1)
1-
0,
1+
00
1/
b0 %
03
b111 !
b111 (
12
0"
0$
#15
1"
#20
0-
b100 %
13
b11 !
b11 (
02
01
0.
0*
0"
b0 #
b0 &
#25
1'
0)
b110 %
10
b1 !
b1 (
0/
1"
#30
0"
#35
0'
1-
1,
0+
b11 %
03
b100 !
b100 (
12
1"
#40
0"
#45
1'
1)
0-
00
1/
b101 %
13
b10 !
b10 (
02
1"
#50
0"
#55
0)
1-
0,
1+
10
0/
b10 %
03
b101 !
b101 (
12
1"
#60
0"
#65
1)
1,
0+
b1 %
00
b110 !
b110 (
1/
1"
#70
0"
#75
0'
b0 %
0,
b111 !
b111 (
1+
1"
#80
0"
#85
0-
b100 %
13
b11 !
b11 (
02
1"
#90
0"
#95
1'
0)
b110 %
10
b1 !
b1 (
0/
1"
#100
0"
