{"version":"1.1.0","info":[["/home/modulo/Documents/purdue/singlecyclecpu/version1/adder.sv",[[[[[["adder",[[0,0],[3,2]],[[0,7],[0,12]],[],["module"]],[6,9]],[[["a",[[1,4],[1,11]],[[1,10],[1,11]],["adder"],["port","input"]],["b",[[1,13],[1,14]],[[1,13],[1,14]],["adder"],["port","a"]],["cin",[[1,16],[1,19]],[[1,16],[1,19]],["adder"],["port","b"]],["s",[[2,4],[2,17]],[[2,16],[2,17]],["adder"],["port","wire"]],["cout",[[2,19],[2,23]],[[2,19],[2,23]],["adder"],["port","s"]]]]]]],null,0]],["/home/modulo/Documents/purdue/singlecyclecpu/version1/addertb.sv",[[[[[["addertb",[[1,0],[1,18]],[[1,7],[1,14]],[],["module"]],[54,0]],[[["a",[[3,2],[3,8]],[[3,7],[3,8]],["addertb"],["variable","reg"]],["b",[[4,2],[4,8]],[[4,7],[4,8]],["addertb"],["variable","reg"]],["cin",[[5,2],[5,10]],[[5,7],[5,10]],["addertb"],["variable","reg"]],["s",[[6,2],[6,8]],[[6,7],[6,8]],["addertb"],["variable","wire"]],["cout",[[7,2],[7,11]],[[7,7],[7,11]],["addertb"],["variable","wire"]],["add",[[10,2],[16,3]],[[10,8],[10,11]],["addertb"],["instance","adder"]]]]]]],null,0]]]}