#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LCD_Char_LCDPort */
LCD_Char_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_LCDPort__0__PORT EQU 2
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_LCDPort__1__PORT EQU 2
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_LCDPort__2__PORT EQU 2
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_LCDPort__3__PORT EQU 2
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_LCDPort__4__PORT EQU 2
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_LCDPort__5__PORT EQU 2
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_LCDPort__6__PORT EQU 2
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_Char_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PORT EQU 2
LCD_Char_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_LCDPort__SHIFT EQU 0
LCD_Char_LCDPort__SLW EQU CYREG_PRT2_SLW

/* Pin_Xres */
Pin_Xres__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Pin_Xres__0__MASK EQU 0x04
Pin_Xres__0__PC EQU CYREG_PRT0_PC2
Pin_Xres__0__PORT EQU 0
Pin_Xres__0__SHIFT EQU 2
Pin_Xres__AG EQU CYREG_PRT0_AG
Pin_Xres__AMUX EQU CYREG_PRT0_AMUX
Pin_Xres__BIE EQU CYREG_PRT0_BIE
Pin_Xres__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Xres__BYP EQU CYREG_PRT0_BYP
Pin_Xres__CTL EQU CYREG_PRT0_CTL
Pin_Xres__DM0 EQU CYREG_PRT0_DM0
Pin_Xres__DM1 EQU CYREG_PRT0_DM1
Pin_Xres__DM2 EQU CYREG_PRT0_DM2
Pin_Xres__DR EQU CYREG_PRT0_DR
Pin_Xres__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Xres__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Xres__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Xres__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Xres__MASK EQU 0x04
Pin_Xres__PORT EQU 0
Pin_Xres__PRT EQU CYREG_PRT0_PRT
Pin_Xres__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Xres__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Xres__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Xres__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Xres__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Xres__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Xres__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Xres__PS EQU CYREG_PRT0_PS
Pin_Xres__SHIFT EQU 2
Pin_Xres__SLW EQU CYREG_PRT0_SLW

/* Pin_Swdck */
Pin_Swdck__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_Swdck__0__MASK EQU 0x02
Pin_Swdck__0__PC EQU CYREG_PRT0_PC1
Pin_Swdck__0__PORT EQU 0
Pin_Swdck__0__SHIFT EQU 1
Pin_Swdck__AG EQU CYREG_PRT0_AG
Pin_Swdck__AMUX EQU CYREG_PRT0_AMUX
Pin_Swdck__BIE EQU CYREG_PRT0_BIE
Pin_Swdck__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Swdck__BYP EQU CYREG_PRT0_BYP
Pin_Swdck__CTL EQU CYREG_PRT0_CTL
Pin_Swdck__DM0 EQU CYREG_PRT0_DM0
Pin_Swdck__DM1 EQU CYREG_PRT0_DM1
Pin_Swdck__DM2 EQU CYREG_PRT0_DM2
Pin_Swdck__DR EQU CYREG_PRT0_DR
Pin_Swdck__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Swdck__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Swdck__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Swdck__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Swdck__MASK EQU 0x02
Pin_Swdck__PORT EQU 0
Pin_Swdck__PRT EQU CYREG_PRT0_PRT
Pin_Swdck__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Swdck__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Swdck__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Swdck__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Swdck__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Swdck__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Swdck__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Swdck__PS EQU CYREG_PRT0_PS
Pin_Swdck__SHIFT EQU 1
Pin_Swdck__SLW EQU CYREG_PRT0_SLW

/* Pin_Swdio */
Pin_Swdio__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_Swdio__0__MASK EQU 0x01
Pin_Swdio__0__PC EQU CYREG_PRT0_PC0
Pin_Swdio__0__PORT EQU 0
Pin_Swdio__0__SHIFT EQU 0
Pin_Swdio__AG EQU CYREG_PRT0_AG
Pin_Swdio__AMUX EQU CYREG_PRT0_AMUX
Pin_Swdio__BIE EQU CYREG_PRT0_BIE
Pin_Swdio__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Swdio__BYP EQU CYREG_PRT0_BYP
Pin_Swdio__CTL EQU CYREG_PRT0_CTL
Pin_Swdio__DM0 EQU CYREG_PRT0_DM0
Pin_Swdio__DM1 EQU CYREG_PRT0_DM1
Pin_Swdio__DM2 EQU CYREG_PRT0_DM2
Pin_Swdio__DR EQU CYREG_PRT0_DR
Pin_Swdio__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Swdio__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Swdio__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Swdio__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Swdio__MASK EQU 0x01
Pin_Swdio__PORT EQU 0
Pin_Swdio__PRT EQU CYREG_PRT0_PRT
Pin_Swdio__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Swdio__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Swdio__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Swdio__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Swdio__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Swdio__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Swdio__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Swdio__PS EQU CYREG_PRT0_PS
Pin_Swdio__SHIFT EQU 0
Pin_Swdio__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
