library ieee;
use ieee.numeric_std.all;
use ieee.std_logic_1164.all;
use work.all;

entity accumulator is
port(
clk:in std_logic;
fifo_out:in std_logic_vector(31 downto 0);
reset:in std_logic;
empty: in std_logic;



);

end entity accumulator

architecture main of accumulator is

COMPONENT fpadd_en
	PORT(clock : IN STD_LOGIC;
		 clk_en : IN STD_LOGIC;
		 aclr : IN STD_LOGIC;
		 dataa : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		 datab : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		 result : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END COMPONENT;

begin
end architecture main;