
*** Running vivado
    with args -log MP_1_Design_1_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MP_1_Design_1_rst_ps7_0_100M_0.tcl



****** Vivado v2017.1_sdx (64-bit)
  **** SW Build 1915620 on Thu Jun 22 17:54:58 MDT 2017
  **** IP Build 1908669 on Thu Jun 22 19:20:41 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1460] Use of init.tcl in C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Xilinx/SDx/2017.1/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source MP_1_Design_1_rst_ps7_0_100M_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 322.172 ; gain = 74.074
INFO: [Synth 8-638] synthesizing module 'MP_1_Design_1_rst_ps7_0_100M_0' [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ip/MP_1_Design_1_rst_ps7_0_100M_0/synth/MP_1_Design_1_rst_ps7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [C:/Xilinx/SDx/2017.1/Vivado/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'MP_1_Design_1_rst_ps7_0_100M_0' (7#1) [u:/Documents/CprE 488/Labs/Cpre488/MP-1/CPRE_488_MP-1/MP-1.srcs/sources_1/bd/MP_1_Design_1/ip/MP_1_Design_1_rst_ps7_0_100M_0/synth/MP_1_Design_1_rst_ps7_0_100M_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 362.500 ; gain = 114.402
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 362.500 ; gain = 114.402
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 684.691 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 684.691 ; gain = 436.594
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 684.691 ; gain = 436.594

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 684.691 ; gain = 436.594
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 684.691 ; gain = 436.594
