#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jul 21 19:23:52 2019
# Process ID: 24089
# Current directory: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds
# Command line: vivado -log build/vivado.log -jou build/vivado.jou -mode batch -source generate_bitstream.tcl
# Log file: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/vivado.log
# Journal file: /home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/vivado.jou
#-----------------------------------------------------------
source generate_bitstream.tcl
# cd ./build
# read_checkpoint post_route_opt_design.dcp
Command: read_checkpoint post_route_opt_design.dcp
WARNING: [Vivado 12-4167] The checkpoint part 'xc7a35ticsg324-1L' does not match the current project part 'xc7k70tfbv676-1'.
# link_design
Command: link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp part: xc7a35ticsg324-1L
Design is defaulting to dcp top: top_blink_leds
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2195.547 ; gain = 5.938 ; free physical = 663 ; free virtual = 11122
Restored from archive | CPU: 0.190000 secs | Memory: 1.108246 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2195.547 ; gain = 5.938 ; free physical = 663 ; free virtual = 11122
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2195.547 ; gain = 0.000 ; free physical = 664 ; free virtual = 11123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2201.484 ; gain = 704.617 ; free physical = 663 ; free virtual = 11122
# write_bitstream -force -file bitstream.bit
Command: write_bitstream -force -file bitstream.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35ti'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/oyaji/opt/xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bitstream.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/oyaji/work/fpga/firmwares/digilent_arty_A7-35T/blink_leds/build/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Jul 21 19:24:40 2019. For additional details about this file, please refer to the WebTalk help file at /home/oyaji/opt/xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2594.453 ; gain = 392.969 ; free physical = 628 ; free virtual = 11086
INFO: [Common 17-206] Exiting Vivado at Sun Jul 21 19:24:40 2019...
