Classic Timing Analyzer report for labfor_top
Sun Nov 26 21:44:17 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                    ; To                                                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.699 ns                         ; B2                                                                      ; sm_top:sm_top|sm_metafilter:f1|data[0]                                  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.820 ns                         ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; LED[0]                                                                  ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.834 ns                        ; A1                                                                      ; IND_1G                                                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -5.647 ns                        ; B2                                                                      ; sm_top:sm_top|sm_metafilter:f1|data[0]                                  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 273.52 MHz ( period = 3.656 ns ) ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                         ;                                                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                    ; To                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; 273.52 MHz ( period = 3.656 ns )                    ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 3.395 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 3.318 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 3.051 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.974 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.835 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.803 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.766 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.754 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; CLK        ; CLK      ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; CLK        ; CLK      ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; CLK        ; CLK      ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; CLK        ; CLK      ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; CLK        ; CLK      ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.692 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.689 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.677 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.634 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.610 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.557 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.536 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.533 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.497 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; CLK        ; CLK      ; None                        ; None                      ; 2.488 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.459 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[7]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.420 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.415 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[5]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; CLK        ; CLK      ; None                        ; None                      ; 2.408 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.348 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[6]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[22] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[21] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[20] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[19] ; CLK        ; CLK      ; None                        ; None                      ; 2.338 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[11] ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[10] ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[4]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[9]  ; CLK        ; CLK      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[12] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.297 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[14] ; CLK        ; CLK      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[25] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13] ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[24] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[17] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[16] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]  ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[15] ; CLK        ; CLK      ; None                        ; None                      ; 2.273 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                         ;                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------+
; tsu                                                                                          ;
+-------+--------------+------------+------+----------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                     ; To Clock ;
+-------+--------------+------------+------+----------------------------------------+----------+
; N/A   ; None         ; 5.699 ns   ; B2   ; sm_top:sm_top|sm_metafilter:f1|data[0] ; CLK      ;
+-------+--------------+------------+------+----------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                               ;
+-------+--------------+------------+-------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                    ; To     ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 6.820 ns   ; sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26] ; LED[0] ; CLK        ;
+-------+--------------+------------+-------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To     ;
+-------+-------------------+-----------------+------+--------+
; N/A   ; None              ; 13.834 ns       ; A1   ; IND_1G ;
; N/A   ; None              ; 13.720 ns       ; C1   ; IND_1G ;
; N/A   ; None              ; 13.717 ns       ; A1   ; IND_2B ;
; N/A   ; None              ; 13.704 ns       ; A1   ; IND_2F ;
; N/A   ; None              ; 13.669 ns       ; A1   ; IND_2D ;
; N/A   ; None              ; 13.668 ns       ; A1   ; IND_2E ;
; N/A   ; None              ; 13.635 ns       ; D2   ; IND_2A ;
; N/A   ; None              ; 13.610 ns       ; C1   ; IND_2B ;
; N/A   ; None              ; 13.604 ns       ; C1   ; IND_2F ;
; N/A   ; None              ; 13.600 ns       ; B1   ; IND_1G ;
; N/A   ; None              ; 13.556 ns       ; C1   ; IND_2E ;
; N/A   ; None              ; 13.553 ns       ; B1   ; IND_2A ;
; N/A   ; None              ; 13.545 ns       ; C1   ; IND_2D ;
; N/A   ; None              ; 13.485 ns       ; B1   ; IND_2B ;
; N/A   ; None              ; 13.483 ns       ; D2   ; IND_2B ;
; N/A   ; None              ; 13.478 ns       ; D2   ; IND_2F ;
; N/A   ; None              ; 13.471 ns       ; B1   ; IND_2F ;
; N/A   ; None              ; 13.467 ns       ; D2   ; LED[1] ;
; N/A   ; None              ; 13.436 ns       ; B1   ; IND_2E ;
; N/A   ; None              ; 13.436 ns       ; B1   ; IND_2D ;
; N/A   ; None              ; 13.422 ns       ; D2   ; IND_2D ;
; N/A   ; None              ; 13.395 ns       ; B1   ; LED[1] ;
; N/A   ; None              ; 13.381 ns       ; C1   ; IND_2A ;
; N/A   ; None              ; 13.347 ns       ; D2   ; IND_1D ;
; N/A   ; None              ; 13.347 ns       ; D2   ; IND_1B ;
; N/A   ; None              ; 13.295 ns       ; B1   ; IND_1B ;
; N/A   ; None              ; 13.270 ns       ; B1   ; IND_1D ;
; N/A   ; None              ; 13.265 ns       ; A1   ; IND_2C ;
; N/A   ; None              ; 13.261 ns       ; A1   ; IND_2G ;
; N/A   ; None              ; 13.215 ns       ; D2   ; IND_1C ;
; N/A   ; None              ; 13.213 ns       ; C1   ; LED[1] ;
; N/A   ; None              ; 13.163 ns       ; C1   ; IND_2G ;
; N/A   ; None              ; 13.163 ns       ; B1   ; IND_1C ;
; N/A   ; None              ; 13.161 ns       ; C1   ; IND_2C ;
; N/A   ; None              ; 13.149 ns       ; A1   ; IND_2A ;
; N/A   ; None              ; 13.093 ns       ; C1   ; IND_1D ;
; N/A   ; None              ; 13.090 ns       ; C1   ; IND_1B ;
; N/A   ; None              ; 13.036 ns       ; D2   ; IND_2G ;
; N/A   ; None              ; 13.035 ns       ; D2   ; IND_2C ;
; N/A   ; None              ; 13.033 ns       ; B1   ; IND_2C ;
; N/A   ; None              ; 13.033 ns       ; D2   ; IND_1A ;
; N/A   ; None              ; 13.032 ns       ; D2   ; LED[4] ;
; N/A   ; None              ; 13.030 ns       ; D2   ; LED[3] ;
; N/A   ; None              ; 13.027 ns       ; D2   ; LED[2] ;
; N/A   ; None              ; 13.026 ns       ; B1   ; IND_2G ;
; N/A   ; None              ; 13.021 ns       ; D2   ; IND_1F ;
; N/A   ; None              ; 13.003 ns       ; D2   ; LED[5] ;
; N/A   ; None              ; 12.986 ns       ; A1   ; LED[1] ;
; N/A   ; None              ; 12.980 ns       ; B1   ; IND_1A ;
; N/A   ; None              ; 12.968 ns       ; B1   ; IND_1F ;
; N/A   ; None              ; 12.965 ns       ; B1   ; LED[2] ;
; N/A   ; None              ; 12.958 ns       ; C1   ; IND_1C ;
; N/A   ; None              ; 12.945 ns       ; B1   ; LED[5] ;
; N/A   ; None              ; 12.943 ns       ; B1   ; LED[3] ;
; N/A   ; None              ; 12.941 ns       ; B1   ; LED[4] ;
; N/A   ; None              ; 12.886 ns       ; A1   ; IND_1B ;
; N/A   ; None              ; 12.861 ns       ; A1   ; IND_1D ;
; N/A   ; None              ; 12.780 ns       ; C1   ; LED[4] ;
; N/A   ; None              ; 12.779 ns       ; C1   ; IND_1A ;
; N/A   ; None              ; 12.777 ns       ; C1   ; LED[3] ;
; N/A   ; None              ; 12.773 ns       ; C1   ; LED[2] ;
; N/A   ; None              ; 12.767 ns       ; C1   ; IND_1F ;
; N/A   ; None              ; 12.754 ns       ; A1   ; IND_1C ;
; N/A   ; None              ; 12.749 ns       ; C1   ; LED[5] ;
; N/A   ; None              ; 12.698 ns       ; D2   ; LED[6] ;
; N/A   ; None              ; 12.631 ns       ; B1   ; LED[6] ;
; N/A   ; None              ; 12.572 ns       ; A1   ; IND_1A ;
; N/A   ; None              ; 12.560 ns       ; A1   ; IND_1F ;
; N/A   ; None              ; 12.556 ns       ; A1   ; LED[2] ;
; N/A   ; None              ; 12.547 ns       ; A1   ; LED[4] ;
; N/A   ; None              ; 12.544 ns       ; A1   ; LED[3] ;
; N/A   ; None              ; 12.537 ns       ; A1   ; LED[5] ;
; N/A   ; None              ; 12.445 ns       ; C1   ; LED[6] ;
; N/A   ; None              ; 12.222 ns       ; A1   ; LED[6] ;
+-------+-------------------+-----------------+------+--------+


+----------------------------------------------------------------------------------------------------+
; th                                                                                                 ;
+---------------+-------------+-----------+------+----------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                     ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------------+----------+
; N/A           ; None        ; -5.647 ns ; B2   ; sm_top:sm_top|sm_metafilter:f1|data[0] ; CLK      ;
+---------------+-------------+-----------+------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Sun Nov 26 21:44:16 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off labfor_top -c labfor_top --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 273.52 MHz between source register "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]" and destination register "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]" (period= 3.656 ns)
    Info: + Longest register to register delay is 3.395 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y11_N9; Fanout = 4; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]'
        Info: 2: + IC(1.189 ns) + CELL(0.423 ns) = 1.612 ns; Loc. = LC_X7_Y13_N2; Fanout = 2; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[1]~51'
        Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.690 ns; Loc. = LC_X7_Y13_N3; Fanout = 2; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[2]~49'
        Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 1.868 ns; Loc. = LC_X7_Y13_N4; Fanout = 6; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[3]~47'
        Info: 5: + IC(0.000 ns) + CELL(0.208 ns) = 2.076 ns; Loc. = LC_X7_Y13_N9; Fanout = 6; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[8]~37'
        Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 2.212 ns; Loc. = LC_X7_Y12_N4; Fanout = 6; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[13]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.208 ns) = 2.420 ns; Loc. = LC_X7_Y12_N9; Fanout = 6; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[18]~17'
        Info: 8: + IC(0.000 ns) + CELL(0.136 ns) = 2.556 ns; Loc. = LC_X7_Y11_N4; Fanout = 3; COMB Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[23]~7'
        Info: 9: + IC(0.000 ns) + CELL(0.839 ns) = 3.395 ns; Loc. = LC_X7_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
        Info: Total cell delay = 2.206 ns ( 64.98 % )
        Info: Total interconnect delay = 1.189 ns ( 35.02 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.768 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
            Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
            Info: Total cell delay = 2.180 ns ( 78.76 % )
            Info: Total interconnect delay = 0.588 ns ( 21.24 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.768 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
            Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y11_N9; Fanout = 4; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[0]'
            Info: Total cell delay = 2.180 ns ( 78.76 % )
            Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "sm_top:sm_top|sm_metafilter:f1|data[0]" (data pin = "B2", clock pin = "CLK") is 5.699 ns
    Info: + Longest pin to register delay is 8.430 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'B2'
        Info: 2: + IC(6.646 ns) + CELL(0.309 ns) = 8.430 ns; Loc. = LC_X7_Y10_N2; Fanout = 1; REG Node = 'sm_top:sm_top|sm_metafilter:f1|data[0]'
        Info: Total cell delay = 1.784 ns ( 21.16 % )
        Info: Total interconnect delay = 6.646 ns ( 78.84 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y10_N2; Fanout = 1; REG Node = 'sm_top:sm_top|sm_metafilter:f1|data[0]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
Info: tco from clock "CLK" to destination pin "LED[0]" through register "sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]" is 6.820 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 3.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y11_N7; Fanout = 2; REG Node = 'sm_top:sm_top|sm_clk_divider:sm_clk_divider|sm_register_we:r_cntr|q[26]'
        Info: 2: + IC(1.720 ns) + CELL(2.108 ns) = 3.828 ns; Loc. = PIN_128; Fanout = 0; PIN Node = 'LED[0]'
        Info: Total cell delay = 2.108 ns ( 55.07 % )
        Info: Total interconnect delay = 1.720 ns ( 44.93 % )
Info: Longest tpd from source pin "A1" to destination pin "IND_1G" is 13.834 ns
    Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_52; Fanout = 17; PIN Node = 'A1'
    Info: 2: + IC(8.294 ns) + CELL(0.292 ns) = 10.061 ns; Loc. = LC_X26_Y11_N4; Fanout = 1; COMB Node = 'sm_hex_display:digit_1|WideOr6~0'
    Info: 3: + IC(1.665 ns) + CELL(2.108 ns) = 13.834 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'IND_1G'
    Info: Total cell delay = 3.875 ns ( 28.01 % )
    Info: Total interconnect delay = 9.959 ns ( 71.99 % )
Info: th for register "sm_top:sm_top|sm_metafilter:f1|data[0]" (data pin = "B2", clock pin = "CLK") is -5.647 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.768 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 29; CLK Node = 'CLK'
        Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X7_Y10_N2; Fanout = 1; REG Node = 'sm_top:sm_top|sm_metafilter:f1|data[0]'
        Info: Total cell delay = 2.180 ns ( 78.76 % )
        Info: Total interconnect delay = 0.588 ns ( 21.24 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 8.430 ns
        Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_55; Fanout = 1; PIN Node = 'B2'
        Info: 2: + IC(6.646 ns) + CELL(0.309 ns) = 8.430 ns; Loc. = LC_X7_Y10_N2; Fanout = 1; REG Node = 'sm_top:sm_top|sm_metafilter:f1|data[0]'
        Info: Total cell delay = 1.784 ns ( 21.16 % )
        Info: Total interconnect delay = 6.646 ns ( 78.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Sun Nov 26 21:44:17 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


