Cadence Genus(TM) Synthesis Solution.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.11-s111_1, built Mon Apr 26 11:57:38 PDT 2021
Options: 
Date:    Sat May 10 20:48:50 2025
Host:    ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB) (16075552KB)
PID:     3607
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (11 seconds elapsed).

WARNING: This version of the tool is 1475 days old.
@genus:root: 1> source ../../syn/Script_syn_mcs4_genus.tcl
Sourcing '../../syn/Script_syn_mcs4_genus.tcl' (Sat May 10 20:50:04 EDT 2025)...
#@ Begin verbose source ../../syn/Script_syn_mcs4_genus.tcl
@file(Script_syn_mcs4_genus.tcl) 8: if {[file exists /proc/cpuinfo]} {
  sh grep "model name" /proc/cpuinfo
  sh grep "cpu MHz"    /proc/cpuinfo
}
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
model name	: Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz
cpu MHz		: 2499.998
cpu MHz		: 2499.998
cpu MHz		: 2499.998
cpu MHz		: 2499.998
@file(Script_syn_mcs4_genus.tcl) 13: puts "Hostname : [info hostname]"
Hostname : ip-10-16-10-154.rdius.us
@file(Script_syn_mcs4_genus.tcl) 20: set DESIGN mcs4
@file(Script_syn_mcs4_genus.tcl) 21: set Timing_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/
@file(Script_syn_mcs4_genus.tcl) 22: set LEF_Libs_Path /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/ 
@file(Script_syn_mcs4_genus.tcl) 24: set Liberty_List {slow_vdd1v0_basicCells.lib}
@file(Script_syn_mcs4_genus.tcl) 25: set LEF_List {gsclib045_tech.lef gsclib045_macro.lef gsclib045_multibitsDFF.lef}
@file(Script_syn_mcs4_genus.tcl) 27: set GEN_EFF medium
@file(Script_syn_mcs4_genus.tcl) 28: set MAP_OPT_EFF high
@file(Script_syn_mcs4_genus.tcl) 29: set DATE [clock format [clock seconds] -format "%b%d-%T"] 
@file(Script_syn_mcs4_genus.tcl) 30: set _OUTPUTS_PATH outputs_${DATE}
@file(Script_syn_mcs4_genus.tcl) 31: set _REPORTS_PATH reports_${DATE}
@file(Script_syn_mcs4_genus.tcl) 32: set _LOG_PATH logs_${DATE}
@file(Script_syn_mcs4_genus.tcl) 36: set RTL_FILE_LIST {mcs4.f}
@file(Script_syn_mcs4_genus.tcl) 37: set QRC_TECH_FILE {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch}
@file(Script_syn_mcs4_genus.tcl) 41: set_db init_lib_search_path "$Timing_Libs_Path $LEF_Libs_Path"
  Setting attribute of root '/': 'init_lib_search_path' = /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/ /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/
@file(Script_syn_mcs4_genus.tcl) 42: set_db / .script_search_path {../../syn} 
  Setting attribute of root '/': 'script_search_path' = ../../syn
@file(Script_syn_mcs4_genus.tcl) 43: set_db / .init_hdl_search_path {../../rtl/verilog} 
  Setting attribute of root '/': 'init_hdl_search_path' = ../../rtl/verilog
@file(Script_syn_mcs4_genus.tcl) 53: set_db / .information_level 11 
  Setting attribute of root '/': 'information_level' = 11
@file(Script_syn_mcs4_genus.tcl) 55: set_db hdl_track_filename_row_col true 
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
  Setting attribute of root '/': 'hdl_track_filename_row_col' = true
@file(Script_syn_mcs4_genus.tcl) 57: set_db lp_power_unit mW 
  Setting attribute of root '/': 'lp_power_unit' = mW
@file(Script_syn_mcs4_genus.tcl) 68: read_libs $Liberty_List

Threads Configured:3
Info    : Missing a function attribute in the output pin definition. [LBR-518]
        : Functionality is missing at pin 'Y' for the cell 'HOLDX1'. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing//slow_vdd1v0_basicCells.lib, Line 67517)

  Message Summary for Library slow_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
            Reading file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing//slow_vdd1v0_basicCells.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'slow_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Info    : An output library pin lacks a function attribute. [LBR-41]
        : Output pin 'HOLDX1/Y' has no function.
        : If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model (because one of its outputs does not have a valid function.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
@file(Script_syn_mcs4_genus.tcl) 70: puts "Liberty libraries have been read, check warnings"
Liberty libraries have been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 74: read_physical -lef $LEF_List
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HV' has no resistance value.
        : If this is the expected behavior, this message can be ignored.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_2x1_HV_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M2_M1_1x2_HV_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_VV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_NH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_M_SH' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_E' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_2x1_VH_W' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_N' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M3_M2_1x2_VH_S' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_HV' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned for resistance value. [PHYS-129]
        : Via 'M4_M3_VV' has no resistance value.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF2X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'DFF4X2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF2RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX1' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.
Warning : Duplicate macro definition. [PHYS-107]
        : Macro 'SPDFF4RX2' is already defined. Ignoring this definition in file '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef//gsclib045_multibitsDFF.lef'.

  According to lef_library, there are total 11 routing layers [ V(5) / H(6) ]

Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX1'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX1'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX2'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX2'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHX4'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFHXL'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX1'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADDFX2'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'CI' and 'S' in libcell 'ADDFX4'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADDFX4'.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX1 cannot be found in library.
        : Ensure that the proper library files are available and have been imported.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF2X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4RX2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell DFF4X2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL16 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL2 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL32 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL4 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL64 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FILL8 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell FSWX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDNX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWDX1 cannot be found in library.
Warning : Physical cell not defined in library. [PHYS-279]
        : The physical (LEF) cell HSWNX1 cannot be found in library.
@file(Script_syn_mcs4_genus.tcl) 76: puts "Abstract Physical libraries have been read, check warnings"
Abstract Physical libraries have been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 82: read_qrc $QRC_TECH_FILE

  According to qrc_tech_file, there are total 11 routing layers [ V(5) / H(6) ]

Done reading qrc_tech_file
@file(Script_syn_mcs4_genus.tcl) 84: puts "Parasitics library has been read, check warnings"
Parasitics library has been read, check warnings
@file(Script_syn_mcs4_genus.tcl) 95: read_hdl -language v2001 -f ../../rtl/verilog/mcs4.f
            Reading Verilog file '../../rtl/verilog/./common/clockgen.v'
            Reading Verilog file '../../rtl/verilog/./common/functions.vh'
            Reading Verilog file '../../rtl/verilog/./common/counter.v'
            Reading Verilog file '../../rtl/verilog/./common/timing_generator.v'
            Reading Verilog file '../../rtl/verilog/./common/timing_recovery.v'
            Reading Verilog file '../../rtl/verilog/./i4001/i4001.v'
            Reading Verilog file '../../rtl/verilog/./i4001/i4001_rom.v'
            Reading Verilog file '../../rtl/verilog/./i4002/i4002.v'
            Reading Verilog file '../../rtl/verilog/./i4002/i4002_ram.v'
            Reading Verilog file '../../rtl/verilog/./i4003/i4003.v'
            Reading Verilog file '../../rtl/verilog/./i4003/../common/functions.vh'
            Reading Verilog file '../../rtl/verilog/./i4004/alu.v'
            Reading Verilog file '../../rtl/verilog/./i4004/i4004.v'
            Reading Verilog file '../../rtl/verilog/./i4004/instruction_decode.v'
            Reading Verilog file '../../rtl/verilog/./i4004/instruction_pointer.v'
            Reading Verilog file '../../rtl/verilog/./i4004/scratchpad.v'
            Reading Verilog file '../../rtl/verilog/./i4004/timing_io.v'
            Reading Verilog file '../../rtl/verilog/./mcs4.v'
@file(Script_syn_mcs4_genus.tcl) 100: elaborate $DESIGN
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mcs4' from file '../../rtl/verilog/./mcs4.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'clockgen_SYSCLK_TCY50' from file '../../rtl/verilog/./common/clockgen.v'.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 68 in the file '../../rtl/verilog/./common/clockgen.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=5 B=5 Z=1) at line 68 in the file '../../rtl/verilog/./common/clockgen.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 68 in the file '../../rtl/verilog/./common/clockgen.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 68 in the file '../../rtl/verilog/./common/clockgen.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_ROM_NUMBER0_IO_OUTPUT15' from file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_recovery' from file '../../rtl/verilog/./common/timing_recovery.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
        : Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x12' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4001_ROM_NUMBER0_IO_OUTPUT15' in file '../../rtl/verilog/./i4001/i4001.v' on line 59.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
        : Verify that 'X' and 'Z' assignments in the HDL are as intended. If the HDL source line given for this assignment is not accurate, search backwards in the file for an explicit 'X' or 'Z' assignment that may have been propagated to the given location.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Info    : An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs. [CDFG-511]
        : in file '../../rtl/verilog/./i4001/i4001.v' on line 102.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 106 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 106 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 188 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 188 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=2 Z=1) at line 206 in the file '../../rtl/verilog/./i4001/i4001.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=2 Z=1) at line 206 in the file '../../rtl/verilog/./i4001/i4001.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4001_rom_ROM_NUMBER0' from file '../../rtl/verilog/./i4001/i4001_rom.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'rom_array' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 38.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4002' from file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a22' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'a32' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'm11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'm21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x11' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x12' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x21' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'x31' of instance 'timing_recovery' of module 'timing_recovery' inside module 'i4002' in file '../../rtl/verilog/./i4002/i4002.v' on line 56.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4002_ram_RAM_ARRAY_SIZE32' from file '../../rtl/verilog/./i4002/i4002_ram.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'ram_array' in module 'i4002_ram_RAM_ARRAY_SIZE32' in file '../../rtl/verilog/./i4002/i4002_ram.v' on line 55.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/nequal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'NE_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 88 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/nequal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 89 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 89 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 85 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 85 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 87 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 87 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 122 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 122 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 123 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 123 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 124 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 124 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 125 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=2 Z=1) at line 125 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 105 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=2 B=1 Z=1) at line 105 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 86 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=1 Z=1) at line 86 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/add_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 182 in the file '../../rtl/verilog/./i4002/i4002.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'ADD_UNS_OP' (pin widths: A=5 B=1 Z=5) at line 182 in the file '../../rtl/verilog/./i4002/i4002.v' will be considered in the following order: {'hdl_implementation:GB/add_unsigned/very_fast' (priority 1), 'hdl_implementation:GB/add_unsigned/medium' (priority 1), 'hdl_implementation:GB/add_unsigned/slow' (priority 1)}
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'oport' of instance 'ram_0' of module 'i4002' inside module 'mcs4' in file '../../rtl/verilog/./mcs4.v' on line 95.
Info    : Unused instance port. [ELABUTL-132]
        : Unused Port 'ram0_data2_out' of instance 'ram_0' of module 'i4002' inside module 'mcs4' in file '../../rtl/verilog/./mcs4.v' on line 95.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'i4004' from file '../../rtl/verilog/./i4004/i4004.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_io' from file '../../rtl/verilog/./i4004/timing_io.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'timing_generator' from file '../../rtl/verilog/./common/timing_generator.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instruction_decode' from file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 156.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 138.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 159.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 148.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 158.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '==' in file '../../rtl/verilog/./i4004/instruction_decode.v' on line 151.
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 123 in the file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 123 in the file '../../rtl/verilog/./i4004/instruction_decode.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 122 in the file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=4 Z=1) at line 122 in the file '../../rtl/verilog/./i4004/instruction_decode.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : An implementation was inferred. [CWD-19]
        : The implementation 'hdl_implementation:GB/equal_unsigned/very_fast' was inferred through the binding 'b1' for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=3 Z=1) at line 114 in the file '../../rtl/verilog/./i4004/instruction_decode.v'.
Info    : Sorted the set of valid implementations for synthetic operator. [CWD-36]
        : The implementations for the call to synthetic operator 'EQ_UNS_OP' (pin widths: A=4 B=3 Z=1) at line 114 in the file '../../rtl/verilog/./i4004/instruction_decode.v' will be considered in the following order: {'hdl_implementation:GB/equal_unsigned/very_fast' (priority 1)}
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'alu' from file '../../rtl/verilog/./i4004/alu.v'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 111.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 105.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 112.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 106.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 113.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 107.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 114.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '../../rtl/verilog/./i4004/alu.v' on line 108.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'instruction_pointer' from file '../../rtl/verilog/./i4004/instruction_pointer.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dram_array' in module 'instruction_pointer' in file '../../rtl/verilog/./i4004/instruction_pointer.v' on line 53.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'counter' from file '../../rtl/verilog/./common/counter.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'scratchpad' from file '../../rtl/verilog/./i4004/scratchpad.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'dram_array' in module 'scratchpad' in file '../../rtl/verilog/./i4004/scratchpad.v' on line 53.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[0]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
        : The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[1]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[2]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[3]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[4]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[5]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[6]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[7]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[8]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[9]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[10]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[11]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[12]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[13]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[14]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[15]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[16]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[17]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[18]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom_array[19]' in module 'i4001_rom_ROM_NUMBER0' in file '../../rtl/verilog/./i4001/i4001_rom.v' on line 49, column 21, hid = 0.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[0]' in module 'i4004'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[1]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[2]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data[3]' in module 'i4004'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[0]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[1]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[2]' in module 'mcs4'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'data_pad[3]' in module 'mcs4'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mcs4'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Rejected mux_rom_array[array_addr]_49_21 : has multidriven pins.

Completed Unified Mux Engine Tricks
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: mcs4, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: mcs4, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(Script_syn_mcs4_genus.tcl) 109: check_design


 	 Check Design Report (c)
	 ------------------- 
 Summary
 ------- 

              Name                       Total
----------------------------------------------
Unresolved References                        0
Empty Modules                                0
Unloaded Port(s)                             0
Unloaded Sequential Pin(s)                   5
Unloaded Combinational Pin(s)               18
Assigns                                     20
Undriven Port(s)                             0
Undriven Leaf Pin(s)                         0
Undriven hierarchical pin(s)             16384
Multidriven Port(s)                          8
Multidriven Leaf Pin(s)                     54
Multidriven hierarchical Pin(s)             55
Multidriven unloaded net(s)                  0
Constant Port(s)                             0
Constant Leaf Pin(s)                         0
Constant hierarchical Pin(s)               103
Preserved leaf instance(s)                   0
Preserved hierarchical instance(s)           0
Feedthrough Modules(s)                       0
Libcells with no LEF cell                    0
Physical (LEF) cells with no libcell        94
Subdesigns with long module name             0
Physical only instance(s)                    0
Logical only instance(s)                     0


  Done Checking the design.
@file(Script_syn_mcs4_genus.tcl) 118: read_sdc {../../syn/mcs4_constraints.sdc.tcl}
            Reading file '/users/iteso/iteso-s10043/designs/4004/syn_runs/10_05_25/../../syn/mcs4_constraints.sdc.tcl'
Statistics for commands executed by read_sdc:
 "all_outputs"              - successful      1 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "create_generated_clock"   - successful      2 , failed      0 (runtime  1.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      8 , failed      0 (runtime  0.00)
 "get_pins"                 - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      6 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      4 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      4 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.00)
 "set_load_unit"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
 "set_time_unit"            - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(Script_syn_mcs4_genus.tcl) 123: puts "The constraint file has been read, check messages"
The constraint file has been read, check messages
@file(Script_syn_mcs4_genus.tcl) 124: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 1> start_gui
invalid command name "start_gui"
[SUSPEND]genus:root: 1> gui_raise
Sourcing Preference file from /users/iteso/iteso-s10043/.cadence/genus/gui_sch.pref.tcl...
[SUSPEND]genus:root: 1> 
[SUSPEND]genus:root: 1> report_clocks
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 10 2025  08:51:34 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Info    : Multimode clock gating check is disabled. [TIM-1000]

 Clock Description
 ----------------- 

   Clock                                Clock    Source     No of   
   Name      Period   Rise    Fall      Domain  Pin/Port  Registers 
--------------------------------------------------------------------
 20MHz_CLK   50000.0   0.0   25000.0   domain_1   sysclk        854 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

            Network   Network   Source   Source     Setup        Setup    
  Clock     Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
   Name      Rise      Fall      Rise     Fall       Rise         Fall    
--------------------------------------------------------------------------
20MHz_CLK    2500.0    2500.0   2500.0   2500.0       2500.0       2500.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

     From         To        R->R      R->F      F->R      F->F  
----------------------------------------------------------------
  20MHz_CLK   20MHz_CLK   47500.0   22500.0   22500.0   47500.0 
[SUSPEND]genus:root: 1> report_units
Units
----------------------------------------
LIBRARY                slow_vdd1v0
Time_unit              :1000ps
Capacitive_load_unit   :1000.0fF
Resistance_unit        :1kohm
Voltage_unit           :1V
Current_unit           :1mA
Power_unit             :mW 

LIBRARY                physical_cells
Time_unit              :0ps
Capacitive_load_unit   :0.0fF
Resistance_unit        :
Voltage_unit           :
Current_unit           :
Power_unit             :mW 

GTD-INFO: Parsing file top.mtarpt...
GTD-INFO: 265 ../../syn/mcs4_constraints.sdc.tcl
GTD-INFO: 267 ../../syn/mcs4_constraints.sdc.tcl 8 8 set_time_unit
GTD-INFO: 267 ../../syn/mcs4_constraints.sdc.tcl 9 9 set_load_unit
GTD-INFO: 268 26 62 ../../syn/mcs4_constraints.sdc.tcl 2
GTD-INFO: 261 24
GTD-INFO: 262
GTD-INFO: 263
GTD-INFO: 264
    set_load_unit : 1
    set_time_unit : 1
[SUSPEND]genus:root: 1> 
[SUSPEND]genus:root: 1> report_timing_summary
    Removing cost_group 'clockgate'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/clockgate'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 10 2025  09:04:26 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

# SETUP                   WNS  TNS    FEP 
# ------------------------------------------
 View: ALL            40240.8  0.0      0 
    Group : in2out        N/A  N/A    N/A 
    Group : in2reg    40240.8  0.0      0 
    Group : reg2out   41291.5  0.0      0 
    Group : reg2reg   44807.5  0.0      0 

# ------------------------------------------
# DRV                        WNS  TNS  FEP 
# -------------------------------------------
 View: ALL                                 
    Check: max_transition    N/A  N/A    0 
    Check: max_capacitance   N/A  N/A    0 
    Check: max_fanout        N/A  N/A    0 

# -------------------------------------------
    Removing cost_group 'in2out'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/in2out'.
    Removing cost_group 'in2reg'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/in2reg'.
    Removing cost_group 'reg2out'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/reg2out'.
    Removing cost_group 'reg2reg'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/reg2reg'.
0
[SUSPEND]genus:root: 1> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 132: check_timing_intent -verbose
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:35:45 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Sequential data pins driven by a clock signal

The following sequential data pins are driven by a clock signal:                

pin:mcs4/i4004/alu_board/acc_reg[0]/d
pin:mcs4/i4004/alu_board/acc_reg[0]/sena
pin:mcs4/i4004/alu_board/acc_reg[1]/d
pin:mcs4/i4004/alu_board/acc_reg[1]/sena
pin:mcs4/i4004/alu_board/acc_reg[2]/d
pin:mcs4/i4004/alu_board/acc_reg[2]/sena
pin:mcs4/i4004/alu_board/acc_reg[3]/d
pin:mcs4/i4004/alu_board/acc_reg[3]/sena
pin:mcs4/i4004/alu_board/cy_reg/d
pin:mcs4/i4004/alu_board/cy_reg/sena
pin:mcs4/i4004/alu_board/n0550_reg/d
pin:mcs4/i4004/alu_board/n0550_reg/sena
pin:mcs4/i4004/alu_board/n0749_reg/sena
pin:mcs4/i4004/alu_board/n0750_reg/sena
pin:mcs4/i4004/alu_board/n0751_reg/sena
pin:mcs4/i4004/alu_board/n0870_reg/d
pin:mcs4/i4004/alu_board/n0870_reg/sena
pin:mcs4/i4004/alu_board/n0871_reg/d
pin:mcs4/i4004/alu_board/n0871_reg/sena
pin:mcs4/i4004/alu_board/n0872_reg/d
pin:mcs4/i4004/alu_board/n0872_reg/sena
pin:mcs4/i4004/alu_board/n0873_reg/d
pin:mcs4/i4004/alu_board/n0873_reg/sena
pin:mcs4/i4004/alu_board/tmp_reg[0]/d
pin:mcs4/i4004/alu_board/tmp_reg[0]/sena
pin:mcs4/i4004/alu_board/tmp_reg[1]/d
pin:mcs4/i4004/alu_board/tmp_reg[1]/sena
pin:mcs4/i4004/alu_board/tmp_reg[2]/d
pin:mcs4/i4004/alu_board/tmp_reg[2]/sena
pin:mcs4/i4004/alu_board/tmp_reg[3]/d
pin:mcs4/i4004/alu_board/tmp_reg[3]/sena
pin:mcs4/i4004/id_board/n0343_reg/sena
pin:mcs4/i4004/id_board/n0360_reg/sena
pin:mcs4/i4004/id_board/n0362_reg/sena
pin:mcs4/i4004/id_board/n0380_reg/sena
pin:mcs4/i4004/id_board/n0397_reg/sena
pin:mcs4/i4004/id_board/n0405_reg/sena
pin:mcs4/i4004/id_board/n0414_reg/sena
pin:mcs4/i4004/id_board/n0425_reg/sena
pin:mcs4/i4004/id_board/n0433_reg/sena
pin:mcs4/i4004/id_board/n0797_reg/sena
pin:mcs4/i4004/id_board/n0801_reg/sena
pin:mcs4/i4004/id_board/n0805_reg/sena
pin:mcs4/i4004/id_board/opa_reg[0]/d
pin:mcs4/i4004/id_board/opa_reg[0]/sena
pin:mcs4/i4004/id_board/opa_reg[1]/d
pin:mcs4/i4004/id_board/opa_reg[1]/sena
pin:mcs4/i4004/id_board/opa_reg[2]/d
pin:mcs4/i4004/id_board/opa_reg[2]/sena
pin:mcs4/i4004/id_board/opa_reg[3]/d
pin:mcs4/i4004/id_board/opa_reg[3]/sena
pin:mcs4/i4004/id_board/opr_reg[0]/d
pin:mcs4/i4004/id_board/opr_reg[0]/sena
pin:mcs4/i4004/id_board/opr_reg[1]/d
pin:mcs4/i4004/id_board/opr_reg[1]/sena
pin:mcs4/i4004/id_board/opr_reg[2]/d
pin:mcs4/i4004/id_board/opr_reg[2]/sena
pin:mcs4/i4004/id_board/opr_reg[3]/d
pin:mcs4/i4004/id_board/opr_reg[3]/sena
pin:mcs4/i4004/ip_board/addr_ptr_0/master_reg/sena
pin:mcs4/i4004/ip_board/addr_ptr_0/slave_reg/sena
pin:mcs4/i4004/ip_board/addr_rfsh_0/master_reg/sena
pin:mcs4/i4004/ip_board/addr_rfsh_0/slave_reg/sena
pin:mcs4/i4004/ip_board/carry_in_reg/sena
pin:mcs4/i4004/ip_board/carry_out_reg/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][0]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][10]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][11]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][1]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][2]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][3]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][4]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][5]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][6]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][7]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][8]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[0][9]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][0]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][10]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][11]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][1]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][2]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][3]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][4]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][5]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][6]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][7]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][8]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[1][9]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][0]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][10]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][11]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][1]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][2]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][3]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][4]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][5]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][6]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][7]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][8]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[2][9]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][0]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][10]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][11]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][1]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][2]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][3]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][4]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][5]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][6]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][7]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][8]/sena
pin:mcs4/i4004/ip_board/dram_array_reg[3][9]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[0]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[0]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[10]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[10]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[11]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[11]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[1]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[1]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[2]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[2]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[3]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[3]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[4]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[4]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[5]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[5]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[6]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[6]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[7]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[7]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[8]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[8]/sena
pin:mcs4/i4004/ip_board/dram_temp_reg[9]/d
pin:mcs4/i4004/ip_board/dram_temp_reg[9]/sena
pin:mcs4/i4004/ip_board/incr_in_reg[0]/d
pin:mcs4/i4004/ip_board/incr_in_reg[0]/sena
pin:mcs4/i4004/ip_board/incr_in_reg[1]/d
pin:mcs4/i4004/ip_board/incr_in_reg[1]/sena
pin:mcs4/i4004/ip_board/incr_in_reg[2]/d
pin:mcs4/i4004/ip_board/incr_in_reg[2]/sena
pin:mcs4/i4004/ip_board/incr_in_reg[3]/d
pin:mcs4/i4004/ip_board/incr_in_reg[3]/sena
pin:mcs4/i4004/ip_board/n0374_reg/sena
pin:mcs4/i4004/ip_board/n0384_reg/sena
pin:mcs4/i4004/ip_board/n0416_reg/sena
pin:mcs4/i4004/ip_board/n0438_reg/sena
pin:mcs4/i4004/ip_board/n0517_reg/sena
pin:mcs4/i4004/sp_board/din_n_reg[0]/d
pin:mcs4/i4004/sp_board/din_n_reg[0]/sena
pin:mcs4/i4004/sp_board/din_n_reg[1]/d
pin:mcs4/i4004/sp_board/din_n_reg[1]/sena
pin:mcs4/i4004/sp_board/din_n_reg[2]/d
pin:mcs4/i4004/sp_board/din_n_reg[2]/sena
pin:mcs4/i4004/sp_board/din_n_reg[3]/d
pin:mcs4/i4004/sp_board/din_n_reg[3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[0][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[1][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[2][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[3][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[4][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[5][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[6][7]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][0]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][1]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][2]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][3]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][4]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][5]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][6]/sena
pin:mcs4/i4004/sp_board/dram_array_reg[7][7]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[0]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[0]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[1]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[1]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[2]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[2]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[3]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[3]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[4]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[4]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[5]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[5]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[6]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[6]/sena
pin:mcs4/i4004/sp_board/dram_temp_reg[7]/d
pin:mcs4/i4004/sp_board/dram_temp_reg[7]/sena
pin:mcs4/i4004/sp_board/n0592_reg/sena
pin:mcs4/i4004/sp_board/n0615_reg/sena
pin:mcs4/i4004/sp_board/reg_rfsh_0/master_reg/sena
pin:mcs4/i4004/sp_board/reg_rfsh_0/slave_reg/sena
pin:mcs4/i4004/sp_board/row_reg[0]/d
pin:mcs4/i4004/sp_board/row_reg[0]/sena
pin:mcs4/i4004/sp_board/row_reg[1]/d
pin:mcs4/i4004/sp_board/row_reg[1]/sena
pin:mcs4/i4004/sp_board/row_reg[2]/d
pin:mcs4/i4004/sp_board/row_reg[2]/sena
pin:mcs4/i4004/tio_board/L_reg/sena
pin:mcs4/i4004/tio_board/data_out_reg[0]/d
pin:mcs4/i4004/tio_board/data_out_reg[0]/sena
pin:mcs4/i4004/tio_board/data_out_reg[1]/d
pin:mcs4/i4004/tio_board/data_out_reg[1]/sena
pin:mcs4/i4004/tio_board/data_out_reg[2]/d
pin:mcs4/i4004/tio_board/data_out_reg[2]/sena
pin:mcs4/i4004/tio_board/data_out_reg[3]/d
pin:mcs4/i4004/tio_board/data_out_reg[3]/sena
pin:mcs4/i4004/tio_board/n0278_reg/sena
pin:mcs4/i4004/tio_board/n0685_reg/sena
pin:mcs4/i4004/tio_board/n0699_reg/sena
pin:mcs4/i4004/tio_board/n0707_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a11_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a12_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a21_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a22_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a31_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/a32_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/m11_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/m12_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/m21_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/m22_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/sync_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x11_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x12_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x21_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x22_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x31_reg/sena
pin:mcs4/i4004/tio_board/timing_generator/x32_reg/sena
pin:mcs4/ram_0/char_num_reg[0]/d
pin:mcs4/ram_0/char_num_reg[0]/sena
pin:mcs4/ram_0/char_num_reg[1]/d
pin:mcs4/ram_0/char_num_reg[1]/sena
pin:mcs4/ram_0/char_num_reg[2]/d
pin:mcs4/ram_0/char_num_reg[2]/sena
pin:mcs4/ram_0/char_num_reg[3]/d
pin:mcs4/ram_0/char_num_reg[3]/sena
pin:mcs4/ram_0/io_reg/sena
pin:mcs4/ram_0/opa_reg[0]/d
pin:mcs4/ram_0/opa_reg[0]/sena
pin:mcs4/ram_0/opa_reg[1]/d
pin:mcs4/ram_0/opa_reg[1]/sena
pin:mcs4/ram_0/opa_reg[2]/d
pin:mcs4/ram_0/opa_reg[2]/sena
pin:mcs4/ram_0/opa_reg[3]/d
pin:mcs4/ram_0/opa_reg[3]/sena
pin:mcs4/ram_0/oport_reg[0]/d
pin:mcs4/ram_0/oport_reg[0]/sena
pin:mcs4/ram_0/oport_reg[1]/d
pin:mcs4/ram_0/oport_reg[1]/sena
pin:mcs4/ram_0/oport_reg[2]/d
pin:mcs4/ram_0/oport_reg[2]/sena
pin:mcs4/ram_0/oport_reg[3]/d
pin:mcs4/ram_0/oport_reg[3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[0][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[0][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[0][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[0][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[0][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[0][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[0][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[0][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[10][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[10][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[10][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[10][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[10][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[10][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[10][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[10][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[11][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[11][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[11][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[11][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[11][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[11][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[11][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[11][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[12][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[12][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[12][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[12][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[12][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[12][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[12][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[12][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[13][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[13][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[13][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[13][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[13][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[13][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[13][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[13][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[14][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[14][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[14][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[14][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[14][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[14][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[14][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[14][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[15][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[15][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[15][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[15][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[15][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[15][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[15][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[15][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[16][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[16][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[16][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[16][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[16][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[16][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[16][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[16][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[17][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[17][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[17][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[17][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[17][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[17][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[17][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[17][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[18][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[18][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[18][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[18][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[18][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[18][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[18][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[18][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[19][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[19][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[19][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[19][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[19][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[19][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[19][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[19][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[1][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[1][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[1][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[1][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[1][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[1][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[1][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[1][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[20][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[20][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[20][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[20][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[20][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[20][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[20][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[20][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[21][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[21][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[21][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[21][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[21][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[21][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[21][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[21][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[22][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[22][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[22][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[22][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[22][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[22][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[22][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[22][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[23][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[23][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[23][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[23][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[23][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[23][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[23][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[23][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[24][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[24][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[24][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[24][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[24][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[24][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[24][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[24][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[25][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[25][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[25][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[25][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[25][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[25][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[25][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[25][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[26][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[26][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[26][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[26][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[26][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[26][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[26][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[26][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[27][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[27][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[27][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[27][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[27][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[27][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[27][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[27][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[28][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[28][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[28][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[28][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[28][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[28][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[28][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[28][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[29][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[29][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[29][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[29][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[29][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[29][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[29][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[29][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[2][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[2][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[2][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[2][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[2][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[2][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[2][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[2][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[30][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[30][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[30][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[30][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[30][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[30][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[30][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[30][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[31][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[31][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[31][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[31][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[31][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[31][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[31][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[31][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[3][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[3][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[3][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[3][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[3][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[3][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[3][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[3][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[4][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[4][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[4][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[4][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[4][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[4][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[4][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[4][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[5][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[5][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[5][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[5][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[5][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[5][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[5][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[5][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[6][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[6][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[6][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[6][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[6][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[6][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[6][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[6][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[7][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[7][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[7][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[7][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[7][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[7][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[7][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[7][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[8][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[8][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[8][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[8][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[8][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[8][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[8][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[8][3]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[9][0]/d
pin:mcs4/ram_0/ram0/ram_array_reg[9][0]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[9][1]/d
pin:mcs4/ram_0/ram0/ram_array_reg[9][1]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[9][2]/d
pin:mcs4/ram_0/ram0/ram_array_reg[9][2]/sena
pin:mcs4/ram_0/ram0/ram_array_reg[9][3]/d
pin:mcs4/ram_0/ram0/ram_array_reg[9][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[0][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[0][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[0][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[0][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[0][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[0][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[0][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[0][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[10][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[10][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[10][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[10][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[10][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[10][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[10][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[10][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[11][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[11][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[11][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[11][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[11][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[11][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[11][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[11][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[12][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[12][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[12][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[12][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[12][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[12][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[12][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[12][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[13][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[13][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[13][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[13][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[13][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[13][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[13][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[13][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[14][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[14][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[14][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[14][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[14][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[14][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[14][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[14][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[15][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[15][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[15][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[15][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[15][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[15][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[15][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[15][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[16][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[16][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[16][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[16][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[16][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[16][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[16][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[16][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[17][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[17][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[17][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[17][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[17][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[17][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[17][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[17][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[18][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[18][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[18][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[18][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[18][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[18][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[18][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[18][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[19][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[19][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[19][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[19][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[19][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[19][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[19][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[19][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[1][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[1][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[1][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[1][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[1][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[1][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[1][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[1][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[20][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[20][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[20][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[20][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[20][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[20][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[20][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[20][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[21][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[21][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[21][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[21][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[21][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[21][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[21][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[21][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[22][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[22][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[22][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[22][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[22][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[22][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[22][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[22][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[23][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[23][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[23][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[23][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[23][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[23][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[23][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[23][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[24][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[24][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[24][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[24][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[24][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[24][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[24][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[24][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[25][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[25][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[25][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[25][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[25][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[25][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[25][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[25][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[26][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[26][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[26][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[26][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[26][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[26][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[26][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[26][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[27][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[27][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[27][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[27][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[27][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[27][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[27][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[27][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[28][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[28][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[28][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[28][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[28][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[28][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[28][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[28][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[29][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[29][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[29][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[29][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[29][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[29][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[29][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[29][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[2][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[2][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[2][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[2][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[2][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[2][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[2][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[2][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[30][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[30][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[30][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[30][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[30][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[30][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[30][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[30][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[31][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[31][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[31][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[31][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[31][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[31][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[31][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[31][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[3][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[3][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[3][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[3][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[3][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[3][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[3][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[3][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[4][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[4][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[4][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[4][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[4][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[4][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[4][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[4][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[5][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[5][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[5][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[5][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[5][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[5][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[5][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[5][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[6][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[6][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[6][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[6][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[6][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[6][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[6][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[6][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[7][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[7][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[7][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[7][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[7][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[7][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[7][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[7][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[8][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[8][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[8][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[8][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[8][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[8][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[8][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[8][3]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[9][0]/d
pin:mcs4/ram_0/ram1/ram_array_reg[9][0]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[9][1]/d
pin:mcs4/ram_0/ram1/ram_array_reg[9][1]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[9][2]/d
pin:mcs4/ram_0/ram1/ram_array_reg[9][2]/sena
pin:mcs4/ram_0/ram1/ram_array_reg[9][3]/d
pin:mcs4/ram_0/ram1/ram_array_reg[9][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[0][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[0][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[0][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[0][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[0][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[0][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[0][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[0][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[10][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[10][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[10][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[10][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[10][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[10][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[10][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[10][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[11][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[11][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[11][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[11][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[11][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[11][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[11][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[11][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[12][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[12][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[12][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[12][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[12][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[12][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[12][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[12][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[13][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[13][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[13][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[13][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[13][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[13][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[13][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[13][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[14][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[14][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[14][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[14][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[14][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[14][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[14][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[14][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[15][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[15][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[15][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[15][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[15][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[15][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[15][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[15][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[16][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[16][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[16][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[16][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[16][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[16][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[16][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[16][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[17][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[17][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[17][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[17][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[17][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[17][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[17][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[17][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[18][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[18][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[18][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[18][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[18][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[18][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[18][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[18][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[19][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[19][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[19][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[19][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[19][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[19][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[19][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[19][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[1][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[1][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[1][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[1][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[1][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[1][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[1][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[1][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[20][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[20][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[20][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[20][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[20][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[20][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[20][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[20][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[21][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[21][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[21][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[21][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[21][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[21][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[21][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[21][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[22][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[22][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[22][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[22][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[22][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[22][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[22][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[22][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[23][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[23][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[23][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[23][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[23][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[23][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[23][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[23][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[24][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[24][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[24][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[24][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[24][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[24][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[24][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[24][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[25][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[25][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[25][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[25][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[25][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[25][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[25][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[25][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[26][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[26][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[26][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[26][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[26][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[26][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[26][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[26][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[27][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[27][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[27][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[27][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[27][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[27][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[27][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[27][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[28][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[28][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[28][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[28][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[28][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[28][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[28][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[28][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[29][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[29][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[29][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[29][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[29][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[29][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[29][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[29][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[2][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[2][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[2][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[2][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[2][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[2][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[2][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[2][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[30][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[30][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[30][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[30][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[30][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[30][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[30][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[30][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[31][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[31][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[31][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[31][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[31][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[31][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[31][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[31][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[3][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[3][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[3][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[3][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[3][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[3][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[3][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[3][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[4][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[4][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[4][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[4][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[4][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[4][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[4][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[4][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[5][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[5][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[5][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[5][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[5][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[5][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[5][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[5][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[6][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[6][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[6][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[6][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[6][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[6][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[6][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[6][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[7][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[7][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[7][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[7][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[7][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[7][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[7][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[7][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[8][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[8][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[8][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[8][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[8][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[8][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[8][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[8][3]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[9][0]/d
pin:mcs4/ram_0/ram2/ram_array_reg[9][0]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[9][1]/d
pin:mcs4/ram_0/ram2/ram_array_reg[9][1]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[9][2]/d
pin:mcs4/ram_0/ram2/ram_array_reg[9][2]/sena
pin:mcs4/ram_0/ram2/ram_array_reg[9][3]/d
pin:mcs4/ram_0/ram2/ram_array_reg[9][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[0][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[0][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[0][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[0][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[0][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[0][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[0][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[0][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[10][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[10][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[10][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[10][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[10][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[10][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[10][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[10][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[11][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[11][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[11][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[11][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[11][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[11][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[11][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[11][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[12][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[12][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[12][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[12][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[12][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[12][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[12][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[12][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[13][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[13][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[13][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[13][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[13][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[13][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[13][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[13][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[14][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[14][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[14][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[14][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[14][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[14][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[14][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[14][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[15][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[15][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[15][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[15][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[15][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[15][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[15][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[15][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[16][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[16][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[16][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[16][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[16][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[16][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[16][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[16][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[17][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[17][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[17][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[17][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[17][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[17][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[17][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[17][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[18][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[18][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[18][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[18][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[18][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[18][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[18][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[18][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[19][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[19][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[19][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[19][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[19][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[19][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[19][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[19][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[1][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[1][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[1][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[1][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[1][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[1][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[1][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[1][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[20][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[20][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[20][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[20][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[20][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[20][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[20][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[20][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[21][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[21][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[21][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[21][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[21][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[21][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[21][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[21][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[22][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[22][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[22][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[22][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[22][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[22][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[22][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[22][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[23][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[23][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[23][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[23][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[23][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[23][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[23][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[23][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[24][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[24][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[24][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[24][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[24][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[24][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[24][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[24][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[25][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[25][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[25][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[25][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[25][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[25][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[25][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[25][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[26][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[26][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[26][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[26][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[26][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[26][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[26][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[26][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[27][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[27][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[27][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[27][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[27][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[27][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[27][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[27][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[28][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[28][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[28][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[28][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[28][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[28][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[28][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[28][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[29][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[29][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[29][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[29][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[29][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[29][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[29][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[29][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[2][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[2][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[2][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[2][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[2][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[2][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[2][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[2][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[30][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[30][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[30][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[30][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[30][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[30][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[30][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[30][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[31][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[31][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[31][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[31][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[31][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[31][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[31][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[31][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[3][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[3][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[3][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[3][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[3][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[3][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[3][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[3][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[4][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[4][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[4][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[4][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[4][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[4][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[4][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[4][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[5][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[5][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[5][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[5][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[5][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[5][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[5][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[5][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[6][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[6][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[6][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[6][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[6][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[6][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[6][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[6][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[7][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[7][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[7][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[7][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[7][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[7][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[7][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[7][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[8][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[8][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[8][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[8][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[8][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[8][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[8][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[8][3]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[9][0]/d
pin:mcs4/ram_0/ram3/ram_array_reg[9][0]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[9][1]/d
pin:mcs4/ram_0/ram3/ram_array_reg[9][1]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[9][2]/d
pin:mcs4/ram_0/ram3/ram_array_reg[9][2]/sena
pin:mcs4/ram_0/ram3/ram_array_reg[9][3]/d
pin:mcs4/ram_0/ram3/ram_array_reg[9][3]/sena
pin:mcs4/ram_0/ram_sel_reg/d
pin:mcs4/ram_0/ram_sel_reg/sena
pin:mcs4/ram_0/reg_num_reg[0]/d
pin:mcs4/ram_0/reg_num_reg[0]/sena
pin:mcs4/ram_0/reg_num_reg[1]/d
pin:mcs4/ram_0/reg_num_reg[1]/sena
pin:mcs4/ram_0/src_ram_sel_reg/d
pin:mcs4/ram_0/timing_recovery/a11_reg/sena
pin:mcs4/ram_0/timing_recovery/a12_reg/sena
pin:mcs4/ram_0/timing_recovery/a21_reg/sena
pin:mcs4/ram_0/timing_recovery/a22_reg/sena
pin:mcs4/ram_0/timing_recovery/a31_reg/sena
pin:mcs4/ram_0/timing_recovery/a32_reg/sena
pin:mcs4/ram_0/timing_recovery/m11_reg/sena
pin:mcs4/ram_0/timing_recovery/m12_reg/sena
pin:mcs4/ram_0/timing_recovery/m21_reg/sena
pin:mcs4/ram_0/timing_recovery/m22_reg/sena
pin:mcs4/ram_0/timing_recovery/x11_reg/sena
pin:mcs4/ram_0/timing_recovery/x12_reg/sena
pin:mcs4/ram_0/timing_recovery/x21_reg/sena
pin:mcs4/ram_0/timing_recovery/x22_reg/sena
pin:mcs4/ram_0/timing_recovery/x31_reg/sena
pin:mcs4/ram_0/timing_recovery/x32_reg/sena
pin:mcs4/rom_0/chipsel_reg/d
pin:mcs4/rom_0/chipsel_reg/sena
pin:mcs4/rom_0/data_out_reg[0]/sena
pin:mcs4/rom_0/data_out_reg[1]/sena
pin:mcs4/rom_0/data_out_reg[2]/sena
pin:mcs4/rom_0/data_out_reg[3]/sena
pin:mcs4/rom_0/extbusdrive_reg/sena
pin:mcs4/rom_0/fetch_addr_reg[0]/d
pin:mcs4/rom_0/fetch_addr_reg[0]/sena
pin:mcs4/rom_0/fetch_addr_reg[1]/d
pin:mcs4/rom_0/fetch_addr_reg[1]/sena
pin:mcs4/rom_0/fetch_addr_reg[2]/d
pin:mcs4/rom_0/fetch_addr_reg[2]/sena
pin:mcs4/rom_0/fetch_addr_reg[3]/d
pin:mcs4/rom_0/fetch_addr_reg[3]/sena
pin:mcs4/rom_0/fetch_addr_reg[4]/d
pin:mcs4/rom_0/fetch_addr_reg[4]/sena
pin:mcs4/rom_0/fetch_addr_reg[5]/d
pin:mcs4/rom_0/fetch_addr_reg[5]/sena
pin:mcs4/rom_0/fetch_addr_reg[6]/d
pin:mcs4/rom_0/fetch_addr_reg[6]/sena
pin:mcs4/rom_0/fetch_addr_reg[7]/d
pin:mcs4/rom_0/fetch_addr_reg[7]/sena
pin:mcs4/rom_0/io_out_reg[0]/d
pin:mcs4/rom_0/io_out_reg[0]/sena
pin:mcs4/rom_0/io_out_reg[1]/d
pin:mcs4/rom_0/io_out_reg[1]/sena
pin:mcs4/rom_0/io_out_reg[2]/d
pin:mcs4/rom_0/io_out_reg[2]/sena
pin:mcs4/rom_0/io_out_reg[3]/d
pin:mcs4/rom_0/io_out_reg[3]/sena
pin:mcs4/rom_0/n0128_reg/sena
pin:mcs4/rom_0/n0135_reg/d
pin:mcs4/rom_0/n0135_reg/sena
pin:mcs4/rom_0/n0161_reg/d
pin:mcs4/rom_0/n0161_reg/sena
pin:mcs4/rom_0/srcff_reg/d
pin:mcs4/rom_0/srcff_reg/sena
pin:mcs4/rom_0/timing_recovery/a11_reg/sena
pin:mcs4/rom_0/timing_recovery/a12_reg/sena
pin:mcs4/rom_0/timing_recovery/a21_reg/sena
pin:mcs4/rom_0/timing_recovery/a22_reg/sena
pin:mcs4/rom_0/timing_recovery/a31_reg/sena
pin:mcs4/rom_0/timing_recovery/a32_reg/sena
pin:mcs4/rom_0/timing_recovery/m11_reg/sena
pin:mcs4/rom_0/timing_recovery/m12_reg/sena
pin:mcs4/rom_0/timing_recovery/m21_reg/sena
pin:mcs4/rom_0/timing_recovery/m22_reg/sena
pin:mcs4/rom_0/timing_recovery/x11_reg/sena
pin:mcs4/rom_0/timing_recovery/x12_reg/sena
pin:mcs4/rom_0/timing_recovery/x21_reg/sena
pin:mcs4/rom_0/timing_recovery/x22_reg/sena
pin:mcs4/rom_0/timing_recovery/x31_reg/sena
pin:mcs4/rom_0/timing_recovery/x32_reg/sena
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:mcs4/io_pad[0]
hnet:mcs4/io_pad[1]
hnet:mcs4/io_pad[2]
hnet:mcs4/io_pad[3]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design.  Either no paths in the design satisfy the exception's path             
specification, or all paths that satisfy the path specification also satisfy an 
exception with a higher priority.  You can improve runtime and memory usage by  
removing these exceptions if they are not truly needed.  To see if there is a   
path in the design that satisfies the path specification for an exception, or   
to see what other exception is overriding an exception because of priority, use 
the command:                                                                    
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:mcs4/CLK_DIV1
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays.  As a result the  
timing paths leading from the ports have no timing constraints derived from     
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:mcs4/data_pad[0]
port:mcs4/data_pad[1]
port:mcs4/data_pad[2]
port:mcs4/data_pad[3]
port:mcs4/io_pad[0]
port:mcs4/io_pad[1]
port:mcs4/io_pad[2]
port:mcs4/io_pad[3]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays.  As a result the 
timing paths leading to the ports have no timing constraints derived from clock 
waveforms.  The'external_delay' command is used to create new external delays.  

port:mcs4/data_pad[0]
port:mcs4/data_pad[1]
port:mcs4/data_pad[2]
port:mcs4/data_pad[3]
port:mcs4/io_pad[0]
port:mcs4/io_pad[1]
port:mcs4/io_pad[2]
port:mcs4/io_pad[3]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set.   
As a result the transition on the ports will be assumed as zero. The            
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:mcs4/data_pad[0]
port:mcs4/data_pad[1]
port:mcs4/data_pad[2]
port:mcs4/data_pad[3]
port:mcs4/io_pad[0]
port:mcs4/io_pad[1]
port:mcs4/io_pad[2]
port:mcs4/io_pad[3]
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set. As a result the load   
on the ports will be assumed as zero. The 'external_pin_cap' attribute is used  
to add and external pin cap.                                                    

port:mcs4/cmram0_pad
port:mcs4/cmram1_pad
port:mcs4/cmram2_pad
port:mcs4/cmram3_pad
port:mcs4/cmrom_pad
port:mcs4/data_pad[0]
port:mcs4/data_pad[1]
port:mcs4/data_pad[2]
port:mcs4/data_pad[3]
port:mcs4/io_pad[0]
port:mcs4/io_pad[1]
port:mcs4/io_pad[2]
port:mcs4/io_pad[3]
port:mcs4/sync_pad
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                 1404
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       4
 Timing exceptions with no effect                                 1
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           8
 Outputs without clocked external delays                          8
 Inputs without external driver/transition                        8
 Outputs without external load                                   14
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:       1447

@file(Script_syn_mcs4_genus.tcl) 134: puts "The Timing Lint report has been generated, check results"
The Timing Lint report has been generated, check results
@file(Script_syn_mcs4_genus.tcl) 135: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: 0> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 138: report clocks
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:36:17 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

   Clock                                Clock    Source     No of   
   Name      Period   Rise    Fall      Domain  Pin/Port  Registers 
--------------------------------------------------------------------
 20MHz_CLK   50000.0   0.0   25000.0   domain_1   sysclk        854 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

            Network   Network   Source   Source     Setup        Setup    
  Clock     Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
   Name      Rise      Fall      Rise     Fall       Rise         Fall    
--------------------------------------------------------------------------
20MHz_CLK    2500.0    2500.0   2500.0   2500.0       2500.0       2500.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

     From         To        R->R      R->F      F->R      F->F  
----------------------------------------------------------------
  20MHz_CLK   20MHz_CLK   47500.0   22500.0   22500.0   47500.0 
@file(Script_syn_mcs4_genus.tcl) 139: puts "The report clocks command has been executed, check clock specs"
The report clocks command has been executed, check clock specs
@file(Script_syn_mcs4_genus.tcl) 140: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -1> report_clocks -generated
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:36:40 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

   Clock                                    Clock        Source        No of     Master  Master Source           
   Name      Period     Rise      Fall      Domain      Pin/Port     Registers   Clock      Pin/Port    Waveform 
-----------------------------------------------------------------------------------------------------------------
 CLK_DIV1   100000.0       0.0   50000.0   domain_1   clockgen/clk1          0 20MHz_CLK        sysclk           
 CLK_DIV2   100000.0   50000.0       0.0   domain_1   clockgen/clk2          0 20MHz_CLK        sysclk           

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

           Network   Network   Source   Source     Setup        Setup    
  Clock    Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
  Name      Rise      Fall      Rise     Fall       Rise         Fall    
-------------------------------------------------------------------------
CLK_DIV1       0.0       0.0      0.0      0.0          0.0          0.0 
CLK_DIV2       0.0       0.0      0.0      0.0          0.0          0.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

    From        To        R->R       R->F       F->R       F->F   
------------------------------------------------------------------
  CLK_DIV1   CLK_DIV1   100000.0    50000.0    50000.0   100000.0 
  CLK_DIV1   CLK_DIV2    50000.0   100000.0   100000.0    50000.0 
  CLK_DIV2   CLK_DIV1    50000.0   100000.0   100000.0    50000.0 
  CLK_DIV2   CLK_DIV2   100000.0    50000.0    50000.0   100000.0 
[SUSPEND]genus:root: -1> report_clocks
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:37:00 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

   Clock                                Clock    Source     No of   
   Name      Period   Rise    Fall      Domain  Pin/Port  Registers 
--------------------------------------------------------------------
 20MHz_CLK   50000.0   0.0   25000.0   domain_1   sysclk        854 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

            Network   Network   Source   Source     Setup        Setup    
  Clock     Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
   Name      Rise      Fall      Rise     Fall       Rise         Fall    
--------------------------------------------------------------------------
20MHz_CLK    2500.0    2500.0   2500.0   2500.0       2500.0       2500.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

     From         To        R->R      R->F      F->R      F->F  
----------------------------------------------------------------
  20MHz_CLK   20MHz_CLK   47500.0   22500.0   22500.0   47500.0 
[SUSPEND]genus:root: -1> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:38:06 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

  Clock    Period  
-------------------
20MHz_CLK  50000.0 
CLK_DIV1  100000.0 
CLK_DIV2  100000.0 


   Cost     Critical         Violating 
  Group    Path Slack  TNS     Paths   
---------------------------------------
20MHz_CLK     40240.8   0.0          0 
CLK_DIV1     No paths   0.0            
CLK_DIV2      44546.3   0.0          0 
default      No paths   0.0            
---------------------------------------
Total                   0.0          0 

Instance Count
--------------
Leaf Instance Count             2229 
Physical Instance count            0 
Sequential Instance Count        854 
Combinational Instance Count    1376 
Hierarchical Instance Count      110 

Area
----
Cell Area                          58702.590
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    58702.590
Net Area                           10.378
Total Area (Cell+Physical+Net)     58712.968

Max Fanout                         854 (sysclk)
Min Fanout                         0 (rom_addr[11])
Average Fanout                     0.4
Terms to net ratio                 1.4117
Terms to instance ratio            12.9394
Runtime                            2406.903216 seconds
Elapsed Runtime                    96556 seconds
Genus peak memory usage            1085.20 
Innovus peak memory usage          no_value 
Hostname                           ip-10-16-10-154.rdius.us
[SUSPEND]genus:root: -1> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 169: set_db / .syn_generic_effort $GEN_EFF
  Setting attribute of root '/': 'syn_generic_effort' = medium
@file(Script_syn_mcs4_genus.tcl) 170: syn_generic
      Running additional step before syn_gen...

Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[0]' in module 'i4001_rom_ROM_NUMBER0'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven signal.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[1]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[2]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[3]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[4]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[5]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[6]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[7]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[8]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[9]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[10]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[11]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[12]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[13]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[14]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[15]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[16]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[17]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[18]' in module 'i4001_rom_ROM_NUMBER0'.
Info    : Undriven signal detected. [ELABUTL-130]
        : Assuming a logic '0' value for undriven bits of signal 'rom_array[19]' in module 'i4001_rom_ROM_NUMBER0'.
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.003s)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 4 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/oport_reg[0]', 'ram_0/oport_reg[1]', 'ram_0/oport_reg[2]', 
'ram_0/oport_reg[3]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 4 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/ram0/mux_ram_array[addr2]_62_24', 
'ram_0/ram1/mux_ram_array[addr2]_62_24', 
'ram_0/ram2/mux_ram_array[addr2]_62_24', 
'ram_0/ram3/mux_ram_array[addr2]_62_24'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'mcs4' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.026s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Combinational hierarchical instances are merged. [GLO-46]
        : Combinational hierarchical instances that have less than or equal to 10 cells are merged. Please use the 'comb_seq_merge_message_threshold' root attribute to see the affected instances.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 10, runtime: 0.027s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Rejected mux_row_100_13 : has multidriven pins.

Rejected mux_data_in_138_18 : has multidriven pins.

Rejected mux_189_32 : has multidriven pins.

Rejected mux_data_out_88_17 : has multidriven pins.

Rejected mux_io_out_217_18 : has multidriven pins.

Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.002s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.375s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.043s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 2, runtime: 0.002s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.015s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.005s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed clip mux common data inputs (accepts: 1, rejects: 0, runtime: 0.126s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: mcs4, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Number of big hc bmuxes before = 4
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 8 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'rom_0/fetch_addr_reg[0]', 'rom_0/fetch_addr_reg[1]', 
'rom_0/fetch_addr_reg[2]', 'rom_0/fetch_addr_reg[3]', 
'rom_0/fetch_addr_reg[4]', 'rom_0/fetch_addr_reg[5]', 
'rom_0/fetch_addr_reg[6]', 'rom_0/fetch_addr_reg[7]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance. 
Following instance is deleted as they do not drive any primary output:
'rom_0/mux_137_23'.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'mcs4'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram0' in module 'i4002' is ungrouped to improve datapath connectivity.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram1' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram2' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram3' in module 'i4002' is ungrouped to improve datapath connectivity.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'mcs4'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_6_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
      Timing increment_unsigned...
      Timing increment_unsigned_21...
      Timing increment_unsigned_30...
      Timing increment_unsigned_39...
      Timing increment_unsigned_48...
      Timing increment_unsigned_57...
      Timing increment_unsigned_66...
      Timing increment_unsigned_75...
CDN_DP_region_6_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_6_0_c0 in i4002: area: 6217453620 ,dp = 2 mux = 12 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 25000
 skipped
CDN_DP_region_6_0_c1 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c2 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c3 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c4 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c5 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c6 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_6_0_c7 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_6_0_c7 in i4002: area: 6196087800 ,dp = 2 mux = 12 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 6196087800.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_6_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       6217453620         6196087800         6196087800         6196087800         6196087800         6196087800         6196087800         6196087800  
##>            WNS        +40334.10          +40334.10          +40334.10          +40334.10          +40334.10          +40334.10          +40334.10          +40334.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_6_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             6217453620 (      )    40334.10 (        )             0 (        )              
##> rewrite                        START             6308258355 ( +1.46)    40215.50 ( -118.60)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             6548623830 ( +3.81)    40215.50 (   +0.00)             0 (       0)           0  
##>                                  END             6217453620 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6217453620 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6217453620 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6217453620 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             6217453620 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.09)    40334.10 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.09)    40334.10 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>                                  END             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             6222795075 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( -0.43)    40334.10 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             6196087800 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             6196087800 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>create_score                    START             6196087800 ( +0.00)    40334.10 (   +0.00)             0 (       0)              
##>                                  END             6196087800 ( +0.00)    40334.10 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_6_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_6_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_11_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_11_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_11_0_c0 in scratchpad: area: 1148412825 ,dp = 1 mux = 5 sg = slow         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 25000
 skipped
CDN_DP_region_11_0_c1 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c2 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c3 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c4 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c5 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c6 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_11_0_c7 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_11_0_c7 in scratchpad: area: 1148412825 ,dp = 0 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1148412825.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_11_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1148412825         1148412825         1148412825         1148412825         1148412825         1148412825         1148412825         1148412825  
##>            WNS        +45600.60          +45600.60          +45600.60          +45600.60          +45600.60          +45600.60          +45600.60          +45600.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_11_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1148412825 (      )    45600.60 (        )             0 (        )              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>create_score                    START             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)              
##>                                  END             1148412825 ( +0.00)    45600.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_11_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_11_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_9_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c7' to a form more suitable for further optimization.
      Timing increment_unsigned_144...
      Timing increment_unsigned_144_154...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c1' to a form more suitable for further optimization.
      Timing increment_unsigned_144_165...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c2' to a form more suitable for further optimization.
      Timing increment_unsigned_144_176...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c3' to a form more suitable for further optimization.
      Timing increment_unsigned_144_187...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c4' to a form more suitable for further optimization.
      Timing increment_unsigned_144_198...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c5' to a form more suitable for further optimization.
      Timing increment_unsigned_144_209...
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_9_0_c6' to a form more suitable for further optimization.
      Timing increment_unsigned_144_220...
CDN_DP_region_9_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_9_0_c0 in instruction_pointer: area: 1399461210 ,dp = 3 mux = 6 sg = slow         worst_clk_period: -4592024953797707187895614604694687790586054701697545485330417530096332485795825410456655839322393574989938596669150224502771702493071407115664387105662206528896429369552937760710884401820168276801416882358609584615030698138422424440980495558300611864327684188548218816221413376.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 25000
 skipped
CDN_DP_region_9_0_c1 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c2 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c3 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c4 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c5 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c6 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_9_0_c7 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_9_0_c7 in instruction_pointer: area: 1233876105 ,dp = 1 mux = 5 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 1233876105.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_9_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       1399461210         1233876105         1233876105         1233876105         1233876105         1233876105         1233876105         1233876105  
##>            WNS        +41977.50          +41977.50          +41977.50          +41977.50          +41977.50          +41977.50          +41977.50          +41977.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_9_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             1399461210 (      )    41977.50 (        )             0 (        )              
##> rewrite                        START             1479583035 ( +5.73)    41977.50 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END             1730631420 (+16.97)    41977.50 (   +0.00)             0 (       0)           0  
##>                                  END             1399461210 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1399461210 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1399461210 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>  rewrite                       START             1399461210 ( +0.00)    41977.50 (   +0.00)             0 (       0)              (a,csaa) inc_with_select --> inc_ci
##>                                  END             1308656475 ( -6.49)    41977.50 (   +0.00)             0 (       0)           0  
##>                                  END             1308656475 ( -6.49)    41977.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1308656475 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( -0.82)    41977.50 (   +0.00)             0 (       0)           0  
##>                                  END             1297973565 ( -7.25)    41977.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START             1297973565 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( -3.29)    41977.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>                                  END             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>                                  END             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START             1255241925 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( -1.70)    41977.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START             1233876105 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START             1233876105 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>create_score                    START             1233876105 ( +0.00)    41977.50 (   +0.00)             0 (       0)              
##>                                  END             1233876105 ( +0.00)    41977.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_9_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_9_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
      Timing increment_unsigned_226...
      Timing increment_unsigned_230...
      Timing increment_unsigned_234...
      Timing increment_unsigned_238...
      Timing increment_unsigned_242...
      Timing increment_unsigned_246...
      Timing increment_unsigned_250...
CDN_DP_region_1_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_0_c0 in clockgen_SYSCLK_TCY50: area: 128194920 ,dp = 1 mux = 0 sg = slow         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_1_0_c1 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = fast         worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c2 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c3 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c4 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c5 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c6 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_1_0_c7 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
Best config: CDN_DP_region_1_0_c7 in clockgen_SYSCLK_TCY50: area: 106829100 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
  Smallest config area : 106829100.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        128194920          106829100          106829100          106829100          106829100          106829100          106829100          106829100  
##>            WNS        +46478.50          +46478.50          +46478.50          +46478.50          +46478.50          +46478.50          +46478.50          +46478.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              128194920 (      )    46478.50 (        )             0 (        )              
##> rewrite                        START              218999655 (+70.83)    46447.40 (  -31.10)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END              459365130 (+109.76)    46453.60 (   +6.20)             0 (       0)           0  
##>                                  END              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              128194920 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +4.17)    46478.50 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +4.17)    46478.50 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##> csa_opto                       START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>                                  END              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START              133536375 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              106829100 (-20.00)    46478.50 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>create_score                    START              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)              
##>                                  END              106829100 ( +0.00)    46478.50 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[1]' in 'i4001_rom_ROM_NUMBER0' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[2]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[3]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[4]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[5]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[6]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rom_data_reg[0]' and 'rom_data_reg[7]' in 'i4001_rom_ROM_NUMBER0' have been merged.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 7 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'rom_store/rom_data_reg[1]', 'rom_store/rom_data_reg[2]', 
'rom_store/rom_data_reg[3]', 'rom_store/rom_data_reg[4]', 
'rom_store/rom_data_reg[5]', 'rom_store/rom_data_reg[6]', 
'rom_store/rom_data_reg[7]'.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'mcs4'.
      Removing temporary intermediate hierarchies under mcs4
Number of big hc bmuxes after = 4
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: mcs4, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: mcs4, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.002s)
              Optimizing muxes in design 'clockgen_SYSCLK_TCY50'.
              Post blast muxes in design 'clockgen_SYSCLK_TCY50'.
              Optimizing muxes in design 'i4001_ROM_NUMBER0_IO_OUTPUT15'.
              Post blast muxes in design 'i4001_ROM_NUMBER0_IO_OUTPUT15'.
              Optimizing muxes in design 'i4002'.
              Post blast muxes in design 'i4002'.
              Optimizing muxes in design 'timing_io'.
              Post blast muxes in design 'timing_io'.
              Optimizing muxes in design 'instruction_pointer'.
              Post blast muxes in design 'instruction_pointer'.
              Optimizing muxes in design 'scratchpad'.
              Post blast muxes in design 'scratchpad'.
              Optimizing muxes in design 'alu'.
              Post blast muxes in design 'alu'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: mcs4, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.195s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                Message Text                                                                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250    |Info    |    4 |Processing multi-dimensional arrays.                                                                                                         |
| CDFG-511    |Info    |    3 |An 'X' or 'Z' value propagated to a conditional statement can cause a simulation mismatch between the original and the synthesized designs.  |
|             |        |      |Verify that 'X' and 'Z' assignments in the HDL are as intended. If the HDL source line given for this assignment is not accurate, search     |
|             |        |      | backwards in the file for an explicit 'X' or 'Z' assignment that may have been propagated to the given location.                            |
| CDFG-738    |Info    |    7 |Common subexpression eliminated.                                                                                                             |
| CDFG-739    |Info    |    7 |Common subexpression kept.                                                                                                                   |
| CDFG2G-622  |Warning |    8 |Signal or variable has multiple drivers.                                                                                                     |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                           |
| CWD-19      |Info    |   85 |An implementation was inferred.                                                                                                              |
| CWD-36      |Info    |   20 |Sorted the set of valid implementations for synthetic operator.                                                                              |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                   |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                              |
| DPOPT-3     |Info    |    4 |Implementing datapath configurations.                                                                                                        |
| DPOPT-4     |Info    |    4 |Done implementing datapath configurations.                                                                                                   |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                          |
| ELAB-2      |Info    |   14 |Elaborating Subdesign.                                                                                                                       |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                     |
| ELABUTL-125 |Warning | 2048 |Undriven signal detected.                                                                                                                    |
|             |        |      |The undriven signal handling can be controlled by setting the attribute 'hdl_unconnected_value' before syn_generic command.                  |
| ELABUTL-130 |Info    | 2048 |Undriven signal detected.                                                                                                                    |
|             |        |      |The 'hdl_unconnected_value' attribute controls treatment of undriven signal.                                                                 |
| ELABUTL-132 |Info    |   44 |Unused instance port.                                                                                                                        |
|             |        |      |Please check the reported scenario of unconnected instance port to ensure that it matches the design intent.                                 |
| GLO-32      |Info    |    3 |Deleting sequential instances not driving any primary outputs.                                                                               |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary      |
|             |        |      | outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated    |
|             |        |      | set the message attribute 'truncate' to false to see the complete list.                                                                     |
| GLO-34      |Info    |    2 |Deleting instances not driving any primary outputs.                                                                                          |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any  |
|             |        |      | primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the     |
|             |        |      | message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the          |
|             |        |      | 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                     |
| GLO-42      |Info    |    7 |Equivalent sequential instances have been merged.                                                                                            |
|             |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the    |
|             |        |      | 'optimize_merge_seq' instance attribute to 'false'.                                                                                         |
| GLO-46      |Info    |    1 |Combinational hierarchical instances are merged.                                                                                             |
| GLO-51      |Info    |    4 |Hierarchical instance automatically ungrouped.                                                                                               |
|             |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the      |
|             |        |      | root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances |
|             |        |      | or modules to 'false'.                                                                                                                      |
| LBR-9       |Warning |   20 |Library cell has no output pins defined.                                                                                                     |
|             |        |      |Add the missing output pin(s)                                                                                                                |
|             |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not    |
|             |        |      | have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked   |
|             |        |      | to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you  |
|             |        |      | query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for |
|             |        |      | the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin)        |
|             |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                          |
| LBR-41      |Info    |    1 |An output library pin lacks a function attribute.                                                                                            |
|             |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                              |
|             |        |      | (because one of its outputs does not have a valid function.                                                                                 |
| LBR-155     |Info    |  792 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                     |
|             |        |      |The 'timing_sense' attribute will be respected.                                                                                              |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                   |
| LBR-162     |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                      |
|             |        |      |Setting the 'timing_sense' to non_unate.                                                                                                     |
| LBR-412     |Info    |    1 |Created nominal operating condition.                                                                                                         |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                             |
|             |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                 |
| LBR-518     |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                   |
| MESG-10     |Warning |    2 |Unknown message ID.                                                                                                                          |
| PHYS-107    |Warning |   16 |Duplicate macro definition.                                                                                                                  |
| PHYS-129    |Info    |  119 |Via with no resistance will have a value of '0.0' assigned for resistance value.                                                             |
|             |        |      |If this is the expected behavior, this message can be ignored.                                                                               |
| PHYS-279    |Warning |   94 |Physical cell not defined in library.                                                                                                        |
|             |        |      |Ensure that the proper library files are available and have been imported.                                                                   |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                 |
| RTLOPT-40   |Info    |    7 |Transformed datapath macro.                                                                                                                  |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                    |
| TUI-58      |Info    |    5 |Removed object.                                                                                                                              |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mcs4'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_68_67' of datapath component 'increment_unsigned_226'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_ADD_UNS_OP' of datapath component 'increment_unsigned_144_154'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[31][2]'. The constant is '0'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[31][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[30][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[29][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[28][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[27][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[27][2]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[27][1]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[27][0]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[26][3]'. The constant is '0'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'ram_0/ram3_ram_array_reg[26][2]'. The constant is '0'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[20][0]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[20][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[20][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[20][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[21][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[21][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[21][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[21][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[22][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[22][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[22][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[22][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[23][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[23][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[23][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[23][3]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[24][0]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[24][1]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[24][2]'.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'ram_0/ram3_ram_array_reg[24][3]'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'inc_add_182_36' of datapath component 'increment_unsigned_21'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4001_ROM_NUMBER0_IO_OUTPUT15' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_0' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_rfsh_0' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_ptr_0' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_ptr_1' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'addr_rfsh_1' in module 'instruction_pointer' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_1' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'reg_rfsh_2' in module 'scratchpad' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_generator' in module 'timing_io' would be automatically ungrouped.
          There are 9 hierarchical instances automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'timing_recovery' in module 'i4002' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'tio_board' in module 'i4004' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_store' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rom_0' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004' in module 'mcs4' would be automatically ungrouped.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 53 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/ram3_ram_array_reg[20][0]', 'ram_0/ram3_ram_array_reg[20][1]', 
'ram_0/ram3_ram_array_reg[20][2]', 'ram_0/ram3_ram_array_reg[20][3]', 
'ram_0/ram3_ram_array_reg[21][0]', 'ram_0/ram3_ram_array_reg[21][1]', 
'ram_0/ram3_ram_array_reg[21][2]', 'ram_0/ram3_ram_array_reg[21][3]', 
'ram_0/ram3_ram_array_reg[22][0]', 'ram_0/ram3_ram_array_reg[22][1]', 
'ram_0/ram3_ram_array_reg[22][2]', 'ram_0/ram3_ram_array_reg[22][3]', 
'ram_0/ram3_ram_array_reg[23][0]', 'ram_0/ram3_ram_array_reg[23][1]', 
'ram_0/ram3_ram_array_reg[23][2]', 'ram_0/ram3_ram_array_reg[23][3]', 
'ram_0/ram3_ram_array_reg[24][0]', 'ram_0/ram3_ram_array_reg[24][1]', 
'ram_0/ram3_ram_array_reg[24][2]', 'ram_0/ram3_ram_array_reg[24][3]', 
'ram_0/ram3_ram_array_reg[25][0]', 'ram_0/ram3_ram_array_reg[25][1]', 
'ram_0/ram3_ram_array_reg[25][2]', 'ram_0/ram3_ram_array_reg[25][3]', 
'ram_0/ram3_ram_array_reg[26][0]', 'ram_0/ram3_ram_array_reg[26][1]', 
'ram_0/ram3_ram_array_reg[26][2]', 'ram_0/ram3_ram_array_reg[26][3]', 
'ram_0/ram3_ram_array_reg[27][0]', 'ram_0/ram3_ram_array_reg[27][1]', 
'ram_0/ram3_ram_array_reg[27][2]', 'ram_0/ram3_ram_array_reg[27][3]', 
'ram_0/ram3_ram_array_reg[28][0]', 'ram_0/ram3_ram_array_reg[28][1]', 
'ram_0/ram3_ram_array_reg[28][2]', 'ram_0/ram3_ram_array_reg[28][3]', 
'ram_0/ram3_ram_array_reg[29][0]', 'ram_0/ram3_ram_array_reg[29][1]', 
'ram_0/ram3_ram_array_reg[29][2]', 'ram_0/ram3_ram_array_reg[29][3]', 
'ram_0/ram3_ram_array_reg[30][0]', 'ram_0/ram3_ram_array_reg[30][1]', 
'ram_0/ram3_ram_array_reg[30][2]', 'ram_0/ram3_ram_array_reg[30][3]', 
'ram_0/ram3_ram_array_reg[31][0]', 'ram_0/ram3_ram_array_reg[31][1]', 
'ram_0/ram3_ram_array_reg[31][2]', 'ram_0/ram3_ram_array_reg[31][3]', 
'rom_0_rom_out_reg[0]', 'rom_0_rom_out_reg[1]', 'rom_0_rom_out_reg[2]', 
'rom_0_rom_out_reg[3]', 'rom_store_rom_data_reg[0]'.
Warning : Message truncated because it exceeds the maximum length of 4096 characters. [MESG-6]
        : Info portion of message 'GLO-32' truncated to length 4096 from 5219
        : By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 144 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'ram_0/ram0_ram_array_reg[20][0]', 'ram_0/ram0_ram_array_reg[20][1]', 
'ram_0/ram0_ram_array_reg[20][2]', 'ram_0/ram0_ram_array_reg[20][3]', 
'ram_0/ram0_ram_array_reg[21][0]', 'ram_0/ram0_ram_array_reg[21][1]', 
'ram_0/ram0_ram_array_reg[21][2]', 'ram_0/ram0_ram_array_reg[21][3]', 
'ram_0/ram0_ram_array_reg[22][0]', 'ram_0/ram0_ram_array_reg[22][1]', 
'ram_0/ram0_ram_array_reg[22][2]', 'ram_0/ram0_ram_array_reg[22][3]', 
'ram_0/ram0_ram_array_reg[23][0]', 'ram_0/ram0_ram_array_reg[23][1]', 
'ram_0/ram0_ram_array_reg[23][2]', 'ram_0/ram0_ram_array_reg[23][3]', 
'ram_0/ram0_ram_array_reg[24][0]', 'ram_0/ram0_ram_array_reg[24][1]', 
'ram_0/ram0_ram_array_reg[24][2]', 'ram_0/ram0_ram_array_reg[24][3]', 
'ram_0/ram0_ram_array_reg[25][0]', 'ram_0/ram0_ram_array_reg[25][1]', 
'ram_0/ram0_ram_array_reg[25][2]', 'ram_0/ram0_ram_array_reg[25][3]', 
'ram_0/ram0_ram_array_reg[26][0]', 'ram_0/ram0_ram_array_reg[26][1]', 
'ram_0/ram0_ram_array_reg[26][2]', 'ram_0/ram0_ram_array_reg[26][3]', 
'ram_0/ram0_ram_array_reg[27][0]', 'ram_0/ram0_ram_array_reg[27][1]', 
'ram_0/ram0_ram_array_reg[27][2]', 'ram_0/ram0_ram_array_reg[27][3]', 
'ram_0/ram0_ram_array_reg[28][0]', 'ram_0/ram0_ram_array_reg[28][1]', 
'ram_0/ram0_ram_array_reg[28][2]', 'ram_0/ram0_ram_array_reg[28][3]', 
'ram_0/ram0_ram_array_reg[29][0]', 'ram_0/ram0_ram_array_reg[29][1]', 
'ram_0/ram0_ram_array_reg[29][2]', 'ram_0/ram0_ram_array_reg[29][3]', 
'ram_0/ram0_ram_array_reg[30][0]', 'ram_0/ram0_ram_array_reg[30][1]', 
'ram_0/ram0_ram_array_reg[30][2]', 'ram_0/ram0_ram_array_reg[30][3]', 
'ram_0/ram0_ram_array_reg[31][0]', 'ram_0/ram0_ram_array_reg[31][1]', 
'ram_0/ram0_ram_array_reg[31][2]', 'ram_0/ram0_ram_array_reg[31][3]', 
'ram_0/ram1_ram_array_reg[20][0]', 'ram_0/ram1_ram_array_reg[20][1]', 
'ram_0/ram1_ram_array_reg[20][2]', 'ram_0/ram1_ram_array_reg[20][3]', 
'ram_0/ram1_ram_array_reg[21][0]', 'ram_0/ram1_ram_array_reg[21][1]', 
'ram_0/ram1_ram_array_reg[21][2]', 'ram_0/ram1_ram_array_reg[21][3]', 
'ram_0/ram1_ram_array_reg[22][0]', 'ram_0/ram1_ram_array_reg[22][1]', 
'ram_0/ram1_ram_array_reg[22][2]', 'ram_0/ram1_ram_array_reg[22][3]', 
'ram_0/ram1_ram_array_reg[23][0]', 'ram_0/ram1_ram_array_reg[23][1]', 
'ram_0/ram1_ram_array_reg[23][2]', 'ram_0/ram1_ram_array_reg[23][3]', 
'ram_0/ram1_ram_array_reg[24][0]', 'ram_0/ram1_ram_array_reg[24][1]', 
'ram_0/ram1_ram_array_reg[24][2]', 'ram_0/ram1_ram_array_reg[24][3]', 
'ram_0/ram1_ram_array_reg[25][0]', 'ram_0/ram1_ram_array_reg[25][1]', 
'ram_0/ram1_ram_array_reg[25][2]', 'ram_0/ram1_ram_array_reg[25][3]', 
'ram_0/ram1_ram_array_reg[26][0]', 'ram_0/ram1_ram_array_reg[26][1]', 
'ram_0/ram1_ram_array_reg[26][2]', 'ram_0/ram1_ram_array_reg[26][3]', 
'ram_0/ram1_ram_array_reg[27][0]', 'ram_0/ram1_ram_array_reg[27][1]', 
'ram_0/ram1_ram_array_reg[27][2]', 'ram_0/ram1_ram_array_reg[27][3]', 
'ram_0/ram1_ram_array_reg[28][0]', 'ram_0/ram1_ram_array_reg[28][1]', 
'ram_0/ram1_ram_array_reg[28][2]', 'ram_0/ram1_ram_array_reg[28][3]', 
'ram_0/ram1_ram_array_reg[29][0]', 'ram_0/ram1_ram_array_reg[29][1]', 
'ram_0/ram1_ram_array_reg[29][2]', 'ram_0/ram1_ram_array_reg[29][3]', 
'ram_0/ram1_ram_array_reg[30][0]', 'ram_0/ram1_ram_array_reg[30][1]', 
'ram_0/ram1_ram_array_reg[30][2]', 'ram_0/ram1_ram_array_reg[30][3]', 
'ram_0/ram1_ram_array_reg[31][0]', 'ram_0/ram1_ram_array_reg[31][1]', 
'ram_0/ram1_ram_array_reg[31][2]', 'ram_0/ram1_ram_array_reg[31][3]', 
'ram_0/ram2_ram_array_reg[20][0]', 'ram_0/ram2_ram_array_reg[20][1]', 
'ram_0/ram2_ram_array_reg[20][2]', 'ram_0/ram2_ram_array_reg[20][3]', 
'ram_0/ram2_ram_array_reg[21][0]', 'ram_0/ram2_ram_array_reg[21][1]', 
'ram_0/ram2_ram_array_reg[21][2]', 'ram_0/ram2_ram_array_reg[21][3]', 
'ram_0/ram2_ram_array_reg[22][0]', 'ram_0/ram2_ram_array_reg[22][1]', 
'ram_0/ram2_ram_array_reg[22][2]', 'ram_0/ram2_ram_array_reg[22][3]', 
'ram_0/ram2_ram_array_reg[23][0]', 'ram_0/ram2_ram_array_reg[23][1]', 
'ram_0/ram2_ram_array_reg[23][2]', 'ram_0/ram2_ram_array_reg[23][3]', 
'ram_0/ram
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
new_area=5341455  new_slack=42018.90  new_is_better=0
new_area=293780025  new_slack=46507.50  new_is_better=1
new_area=7007988960  new_slack=41464.20  new_is_better=0
new_area=1976338350  new_slack=41426.80  new_is_better=0
new_area=3626847945  new_slack=42016.50  new_is_better=0
new_area=2724142050  new_slack=42016.50  new_is_better=0
new_area=875998620  new_slack=39967.40  new_is_better=1
new_area=53841866400  new_slack=39981.20  new_is_better=0
        Done preparing the circuit
          Structuring (delay-based) mcs4...
          Done structuring (delay-based) mcs4
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) clockgen_SYSCLK_TCY50...
            Starting partial collapsing (xors only) clockgen_SYSCLK_TCY50
            Finished partial collapsing.
            Starting partial collapsing  clockgen_SYSCLK_TCY50
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) clockgen_SYSCLK_TCY50
        Mapping component clockgen_SYSCLK_TCY50...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                                                                  Message Text                                                                    |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info    |    3 |A datapath component has been ungrouped.                                                                                                          |
| GLO-12 |Info    |  197 |Replacing a flip-flop with a logic constant 0.                                                                                                    |
|        |        |      |To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to    |
|        |        |      | 'false'. You can also see the complete list of deleted sequential with command 'report sequential -deleted' (on Reason 'constant0').             |
| GLO-32 |Info    |    2 |Deleting sequential instances not driving any primary outputs.                                                                                    |
|        |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs   |
|        |        |      | anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message |
|        |        |      | attribute 'truncate' to false to see the complete list.                                                                                          |
| GLO-45 |Info    |  196 |Replacing the synchronous part of an always feeding back flip-flop with a logic constant.                                                         |
|        |        |      |To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute                             |
|        |        |      | 'optimize_constant_feedback_seq' controls this optimization.                                                                                     |
| GLO-51 |Info    |   14 |Hierarchical instance automatically ungrouped.                                                                                                    |
|        |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the           |
|        |        |      | root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or   |
|        |        |      | modules to 'false'.                                                                                                                              |
| MESG-6 |Warning |    1 |Message truncated because it exceeds the maximum length of 4096 characters.                                                                       |
|        |        |      |By default messages are limited to 4096 characters. All characters after the 4096 character limit are truncated. To remove this limit, set the    |
|        |        |      | message attribute 'truncate' to 'false'. However, this may dramatically increase the size of the log file.                                       |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.                                                                                            |
|        |        |      |The requested number of cpus are not available on machine.                                                                                        |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group '20MHz_CLK' target slack:  1273 ps
Target path end-point (Port: mcs4/cmram0_pad)

      Pin                   Type          Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock 20MHz_CLK) <<<  launch                               0 R 
                       latency                                  
i4004_id_board
  opr_reg[3]/clk                                                
  opr_reg[3]/q    (u)  unmapped_d_flop         9  9.0           
  g895/in_3                                                     
  g895/z          (u)  unmapped_complex4       2  2.0           
  g859/in_1                                                     
  g859/z          (u)  unmapped_complex2       1  1.0           
  g820/in_0                                                     
  g820/z          (u)  unmapped_complex2       1  1.0           
  g792/in_1                                                     
  g792/z          (u)  unmapped_nand2          1  1.0           
  g910/in_0                                                     
  g910/z          (u)  unmapped_nor2           5  5.0           
i4004_id_board/com_n 
i4004_alu_board/com_n 
  g1749/in_3                                                    
  g1749/z         (u)  unmapped_complex4       3  3.6           
i4004_alu_board/cmram0 
cmram0_pad        <<<  interconnect                             
                       out port                                 
(O_DELAY_2_1)          ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)      capture                          50000 R 
                       latency                                  
                       uncertainty                              
----------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Start-point  : i4004_id_board/opr_reg[3]/clk
End-point    : cmram0_pad

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 39096ps.
 
Cost Group 'CLK_DIV2' target slack:  1348 ps
Target path end-point (Pin: /in)

            Pin                            Type         Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock 20MHz_CLK)               <<<    launch                             0 R 
                                       latency                                
mux_ctl_0xi
  i4004_tio_board_poc_reg/clk                                                 
  i4004_tio_board_poc_reg/q     (u)    unmapped_d_flop      17 20.0           
mux_ctl_0xi/cdn_pp_marker16390_in 
preserved pin                 <<< (b)                                         
(clk_gating_check_3)                   ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_DIV2)                       capture                        50000 R 
------------------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/clk
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 42036ps.
 
          Performing post-condense optimization ...

Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_id_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_alu_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_ip_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'i4004_sp_board' in module 'mcs4' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'ram_0' in module 'mcs4' would be automatically ungrouped.
          There are 5 hierarchical instances automatically ungrouped.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   636        100.0
Excluded from State Retention     636        100.0
    - Will not convert            636        100.0
      - Preserved                   0          0.0
      - Power intent excluded     636        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_1'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_2'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_3'.
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_4'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16396/in_0'.
        : Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16474/in_1'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16474/in_0'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g16454/in_0'.
PBS_Generic_Opt-Post - Elapsed_Time 22, CPU_Time 30.39805499999966
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) | 100.0(100.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) | 100.0(100.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      2438     57587       407
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      3136     13356       634
##>G:Misc                              22
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       23
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'mcs4' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(Script_syn_mcs4_genus.tcl) 171: puts "Runtime & Memory after 'syn_generic'"
Runtime & Memory after 'syn_generic'
@file(Script_syn_mcs4_genus.tcl) 173: puts "The generic synthesis has been executed, check messages"
The generic synthesis has been executed, check messages
@file(Script_syn_mcs4_genus.tcl) 174: suspend

Execution has been suspended temporarily.
Enter 'resume' to continue.
Enter 'stop_suspend' to stop script execution
[SUSPEND]genus:root: -2> resume

Resuming...@file(Script_syn_mcs4_genus.tcl) 176: write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_generic.v
#@ End verbose source ../../syn/Script_syn_mcs4_genus.tcl
@genus:root: -2> set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
1 high
@genus:root: -1> syn_map
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'mcs4' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) |  62.8(  5.7) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:18(00:06:06) |  37.2( 94.3) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) |  62.8(  5.7) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:18(00:06:06) |  37.2( 94.3) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
      Mapping 'mcs4'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) mcs4...
          Done structuring (delay-based) mcs4
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
          Structuring (delay-based) clockgen_SYSCLK_TCY50...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) clockgen_SYSCLK_TCY50
        Mapping component clockgen_SYSCLK_TCY50...
 
Global mapping target info
==========================
Cost Group '20MHz_CLK' target slack:  1274 ps
Target path end-point (Port: mcs4/cmram0_pad)

             Pin                          Type          Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock 20MHz_CLK)               <<<  launch                               0 R 
                                     latency                                  
mux_ctl_0xi
  i4004_id_board_opr_reg[3]/clk                                               
  i4004_id_board_opr_reg[3]/q   (u)  unmapped_d_flop         9  9.0           
  g16873/in_3                                                                 
  g16873/z                      (u)  unmapped_complex4       2  2.0           
  i4004_id_board_g859/in_1                                                    
  i4004_id_board_g859/z         (u)  unmapped_complex2       1  1.0           
  i4004_id_board_g820/in_1                                                    
  i4004_id_board_g820/z         (u)  unmapped_complex2       1  1.0           
  i4004_id_board_g792/in_1                                                    
  i4004_id_board_g792/z         (u)  unmapped_nand2          1  1.0           
  g16726/in_0                                                                 
  g16726/z                      (u)  unmapped_or2            5  5.0           
  g16709/in_0                                                                 
  g16709/z                      (u)  unmapped_nand4          2  2.0           
  g16710/in_0                                                                 
  g16710/z                      (u)  unmapped_not            2  2.6           
mux_ctl_0xi/cmram0_pad 
cmram0_pad                      <<<  interconnect                             
                                     out port                                 
(O_DELAY_2_1)                        ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)                    capture                          50000 R 
                                     latency                                  
                                     uncertainty                              
------------------------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Start-point  : mux_ctl_0xi/i4004_id_board_opr_reg[3]/clk
End-point    : cmram0_pad

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 39126ps.
 
Cost Group 'CLK_DIV2' target slack:  1348 ps
Target path end-point (Pin: /in)

            Pin                            Type         Fanout Load Arrival   
                                                               (fF)   (ps)    
------------------------------------------------------------------------------
(clock 20MHz_CLK)               <<<    launch                         50000 R 
                                       latency                                
mux_ctl_0xi
  i4004_tio_board_poc_reg/clk                                                 
  i4004_tio_board_poc_reg/q     (u)    unmapped_d_flop      19 22.0           
  g16393/in_0                                                                 
  g16393/z                      (u)    unmapped_not          1  1.0           
mux_ctl_0xi/cdn_pp_marker16568_in 
preserved pin                 <<< (b)                                         
(clk_gating_check_5)                   ext delay                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_DIV2)                       capture                       100000 F 
------------------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/clk
End-point    : preserved pin

(u) : Net has unmapped pin(s).
(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 42076ps.
 
Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
          Restructuring (delay-based) clockgen_SYSCLK_TCY50...
          Done restructuring (delay-based) clockgen_SYSCLK_TCY50
        Optimizing component clockgen_SYSCLK_TCY50...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                        Type      Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock 20MHz_CLK)                     launch                              50000 R 
                                      latency                     +5000   55000 R 
mux_ctl_0xi
  i4004_tio_board_poc_reg/CK                                 2500    +0   55000 R 
  i4004_tio_board_poc_reg/QN          DFFSX1          6 11.9  255 +1638   56638 R 
mux_ctl_0xi/cdn_pp_marker16568_in 
preserved pin                <<< (b)                                 +0   56638 R 
(clk_gating_check_5)                  ext delay                      +0   56638 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_DIV2)                      capture                            100000 F 
----------------------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Timing slack :   43362ps 
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/CK
End-point    : preserved pin

(b) : Timing paths are broken.

           Pin                    Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock 20MHz_CLK)               launch                                    0 R 
                                latency                       +5000    5000 R 
(I_DELAY)                       ext delay                     +5000   10000 F 
poc_pad                         in port          13 21.6  286  +146   10146 F 
mux_ctl_0xi/poc_pad 
  g18650/A                                                       +0   10146   
  g18650/Y                      CLKINVX8          1  2.0   66  +129   10275 R 
  g18647/S0                                                      +0   10275   
  g18647/Y                      MX2X1             3  5.0  121  +209   10484 R 
  g18641/A                                                       +0   10484   
  g18641/Y                      OR2X1             6  6.7  151  +198   10683 R 
  g18637/B                                                       +0   10683   
  g18637/Y                      OR2X1             4  4.8  112  +180   10862 R 
  g18627/B                                                       +0   10862   
  g18627/Y                      OR2X1             4  5.6  128  +170   11032 R 
  g18570/B                                                       +0   11032   
  g18570/Y                      NOR2X1            4  4.8  164  +154   11186 F 
  g18417/A1                                                      +0   11186   
  g18417/Y                      AO22X1            1  1.9   68  +234   11420 F 
  g18384/C0                                                      +0   11420   
  g18384/Y                      AOI221X1          1  2.0  209  +172   11592 R 
  g18305/C                                                       +0   11592   
  g18305/Y                      NAND3X1           1  1.8  226  +245   11837 F 
  g18217/C                                                       +0   11837   
  g18217/Y                      OR4X1             1  1.9   82  +355   12192 F 
  g18194/D                                                       +0   12192   
  g18194/Y                      NOR4BX1           1  2.0  267  +195   12387 R 
  g18159/C                                                       +0   12387   
  g18159/Y                      NAND3X1           1  2.0  244  +283   12671 F 
  ram_0_g88/A                                                    +0   12671   
  ram_0_g88/Y                   TBUFX2           10 15.8  204  +295   12966 F 
  g18015/B                                                       +0   12966   
  g18015/Y                      NOR2X1            2  2.8  167  +201   13166 R 
  g17949/B                                                       +0   13166   
  g17949/Y                      MX2X1             2  3.4   88  +268   13435 R 
  g17818/A                                                       +0   13435   
  g17818/Y                      AND4X1            4  4.8  137  +421   13856 R 
  g17598/A1                                                      +0   13856   
  g17598/Y                      AO22X1            1  1.9   62  +258   14114 R 
  ram_0_char_num_reg[0]/D  <<<  DFFHQX1                          +0   14114   
  ram_0_char_num_reg[0]/CK      setup                    2500  -577   13537 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)               capture                               50000 R 
                                latency                       +5000   55000 R 
                                uncertainty                   -2500   52500 R 
------------------------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Timing slack :   38963ps 
Start-point  : poc_pad
End-point    : mux_ctl_0xi/ram_0_char_num_reg[0]/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 9584        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
     20MHz_CLK              1274    38963             50000 
      CLK_DIV2              1348    43362             50000 

 
Global incremental target info
==============================
Cost Group '20MHz_CLK' target slack:   950 ps
Target path end-point (Port: mcs4/cmram0_pad)

             Pin                       Type       Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock 20MHz_CLK)              <<<  launch                          0 R 
                                    latency                             
mux_ctl_0xi
  i4004_id_board_opr_reg[3]/CK                                          
  i4004_id_board_opr_reg[3]/Q       SDFFQX2            6  7.9           
  g18744/A                                                              
  g18744/Y                          CLKINVX4           5  5.8           
  g18391/B                                                              
  g18391/Y                          AND4X1             2  3.0           
  g18178/C                                                              
  g18178/Y                          AND3XL             1  2.4           
  g18117/C0                                                             
  g18117/Y                          AOI211X2           5  6.2           
  g18091/AN                                                             
  g18091/Y                          NAND2BX1           1  1.8           
  g18067/AN                                                             
  g18067/Y                          NAND3BX2           2  3.3           
  g18057/A                                                              
  g18057/Y                          CLKINVX2           2  2.6           
mux_ctl_0xi/cmram0_pad 
cmram0_pad                     <<<  interconnect                        
                                    out port                            
(O_DELAY_2_1)                       ext delay                           
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)                   capture                     50000 R 
                                    latency                             
                                    uncertainty                         
------------------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Start-point  : mux_ctl_0xi/i4004_id_board_opr_reg[3]/CK
End-point    : cmram0_pad

The global mapper estimates a slack for this path of 38180ps.
 
Cost Group 'CLK_DIV2' target slack:   997 ps
Target path end-point (Pin: /in)

            Pin                        Type      Fanout Load Arrival   
                                                        (fF)   (ps)    
-----------------------------------------------------------------------
(clock 20MHz_CLK)              <<<    launch                   50000 R 
                                      latency                          
mux_ctl_0xi
  i4004_tio_board_poc_reg/CK                                           
  i4004_tio_board_poc_reg/QN          DFFSX1          6 11.9           
mux_ctl_0xi/cdn_pp_marker16568_in 
preserved pin                <<< (b)                                   
(clk_gating_check_5)                  ext delay                        
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock CLK_DIV2)                      capture                 100000 F 
-----------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/CK
End-point    : preserved pin

(b) : Timing paths are broken.

The global mapper estimates a slack for this path of 41972ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
            Pin                        Type      Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock 20MHz_CLK)                     launch                              50000 R 
                                      latency                     +5000   55000 R 
mux_ctl_0xi
  i4004_tio_board_poc_reg/CK                                 2500    +0   55000 R 
  i4004_tio_board_poc_reg/QN          DFFSX1          6  8.7  190 +1601   56601 R 
mux_ctl_0xi/cdn_pp_marker16568_in 
preserved pin                <<< (b)                                 +0   56601 R 
(clk_gating_check_5)                  ext delay                      +0   56601 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK_DIV2)                      capture                            100000 F 
----------------------------------------------------------------------------------
Cost Group   : 'CLK_DIV2' (path_group 'CLK_DIV2')
Timing slack :   43399ps 
Start-point  : mux_ctl_0xi/i4004_tio_board_poc_reg/CK
End-point    : preserved pin

(b) : Timing paths are broken.

           Pin                    Type       Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(clock 20MHz_CLK)               launch                                    0 R 
                                latency                       +5000    5000 R 
(I_DELAY)                       ext delay                     +5000   10000 R 
poc_pad                         in port          13 17.1  190   +97   10097 R 
mux_ctl_0xi/poc_pad 
  g18650/A                                                       +0   10097   
  g18650/Y                      INVX1             1  2.0   92  +151   10248 F 
  g18647/S0                                                      +0   10248   
  g18647/Y                      MX2X1             3  5.0  121  +240   10488 R 
  g18641/A                                                       +0   10488   
  g18641/Y                      OR2X1             6  6.7  151  +198   10687 R 
  g18637/B                                                       +0   10687   
  g18637/Y                      OR2X1             4  4.8  112  +180   10867 R 
  g18627/B                                                       +0   10867   
  g18627/Y                      OR2X1             4  5.6  128  +170   11036 R 
  g18570/B                                                       +0   11036   
  g18570/Y                      NOR2X1            4  4.8  162  +154   11190 F 
  g18417/A1                                                      +0   11190   
  g18417/Y                      AO22X1            1  1.9   68  +233   11424 F 
  g18384/C0                                                      +0   11424   
  g18384/Y                      AOI221X1          1  2.0  209  +172   11596 R 
  g18305/C                                                       +0   11596   
  g18305/Y                      NAND3X1           1  1.8  226  +245   11840 F 
  g18217/C                                                       +0   11840   
  g18217/Y                      OR4X1             1  1.9   82  +355   12196 F 
  g18194/D                                                       +0   12196   
  g18194/Y                      NOR4BX1           1  2.0  267  +195   12390 R 
  g18159/C                                                       +0   12390   
  g18159/Y                      NAND3X1           1  2.3  268  +297   12688 F 
  ram_0_g88/A                                                    +0   12688   
  ram_0_g88/Y                   TBUFX3           10 16.6  148  +270   12958 F 
  g18015/B                                                       +0   12958   
  g18015/Y                      NOR2X1            2  2.8  162  +171   13129 R 
  g17949/B                                                       +0   13129   
  g17949/Y                      MX2X1             2  3.0   81  +261   13390 R 
  g17818/A                                                       +0   13390   
  g17818/Y                      AND4X1            4  4.8  138  +417   13807 R 
  g17598/A1                                                      +0   13807   
  g17598/Y                      AO22X1            1  1.9   62  +258   14065 R 
  ram_0_char_num_reg[0]/D  <<<  DFFHQX1                          +0   14065   
  ram_0_char_num_reg[0]/CK      setup                    2500  -577   13488 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock 20MHz_CLK)               capture                               50000 R 
                                latency                       +5000   55000 R 
                                uncertainty                   -2500   52500 R 
------------------------------------------------------------------------------
Cost Group   : '20MHz_CLK' (path_group '20MHz_CLK')
Timing slack :   39012ps 
Start-point  : poc_pad
End-point    : mux_ctl_0xi/ram_0_char_num_reg[0]/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                 Message Text                                                                   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GLO-51   |Info    |    5 |Hierarchical instance automatically ungrouped.                                                                                                  |
|          |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the         |
|          |        |      | root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or |
|          |        |      | modules to 'false'.                                                                                                                            |
| LBR-155  |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                        |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                 |
| PA-7     |Info    |    2 |Resetting power analysis results.                                                                                                               |
|          |        |      |All computed switching activities are removed.                                                                                                  |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                    |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.                                                                                          |
|          |        |      |The requested number of cpus are not available on machine.                                                                                      |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                                                                                                              |
| SYNTH-4  |Info    |    1 |Mapping.                                                                                                                                        |
| TIM-501  |Info    |    4 |Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false  |
|          |        |      | and can be reset to other values either false or clock_gating depends on the enable signal.                                                    |
|          |        |      |Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not                                        |
| TUI-58   |Info    |    4 |Removed object.                                                                                                                                 |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                9373        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
     20MHz_CLK               950    39012             50000 
      CLK_DIV2               997    43399             50000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   636        100.0
Excluded from State Retention     636        100.0
    - Will not convert            636        100.0
      - Preserved                   0          0.0
      - Power intent excluded     636        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
Info    : Removed object. [TUI-58]
        : Removed external_delay 'external_delay:mcs4/clk_gating_check_5'.
Info    : Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false and can be reset to other values either false or clock_gating depends on the enable signal. [TIM-501]
        : The pin is 'g18149/B0'.
PBS_Techmap-Global Mapping - Elapsed_Time 19, CPU_Time 42.65629900000022
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) |  33.4(  5.4) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:18(00:06:06) |  19.8( 89.9) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:41(26:57:16) |  00:00:42(00:00:19) |  46.8(  4.7) |   23:46:12 (May11) |  623.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Forcing flat compare. [CFM-212]
        : The design hierarchies are too small to qualify for hierarchical comparison. Set the attribute wlec_hier_comp_threshold accordingly for hier compare
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/mcs4/fv_map.fv.json' for netlist 'fv/mcs4/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/mcs4/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) |  32.7(  5.4) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:18(00:06:06) |  19.3( 89.5) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:41(26:57:16) |  00:00:42(00:00:19) |  45.8(  4.6) |   23:46:12 (May11) |  623.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:02(00:00:02) |   2.1(  0.5) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.019941999999900872
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) |  32.7(  5.4) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:18(00:06:06) |  19.3( 89.5) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:41(26:57:16) |  00:00:42(00:00:19) |  45.9(  4.6) |   23:46:12 (May11) |  623.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:02(00:00:02) |   2.1(  0.5) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:mcs4 ... 

IOPT-REDREM: Performing redundancy removal: Detected 2 redundant wires. CPU time 0.128 seconds.

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) |  32.7(  5.4) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:18(00:06:06) |  19.3( 89.5) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:41(26:57:16) |  00:00:42(00:00:19) |  45.9(  4.6) |   23:46:12 (May11) |  623.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:02(00:00:02) |   2.1(  0.5) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX1' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX2' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'S' in libcell 'ADDFHX4' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'CI' and 'S' in libcell 'ADDFHXL' is 'neg_unate', but unateness determined from function is 'non_unate'.
-------------------------------------------------------------------------------
 hi_fo_buf                  9371        0         0      4682       80      276

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9371        0         0      4682       80      276

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   9371        0         0      4682       80      276

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.020997999999963213
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) |  32.7(  5.4) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:18(00:06:06) |  19.4( 89.3) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:41(26:57:16) |  00:00:42(00:00:19) |  45.9(  4.6) |   23:46:12 (May11) |  623.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:02(00:00:02) |   2.2(  0.5) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:19) |  00:00:00(00:00:01) |  -0.0(  0.2) |   23:46:15 (May11) |  623.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:10(26:50:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:25 (May11) |  407.6 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:30(00:00:22) |  32.7(  5.4) |   23:39:47 (May11) |  634.7 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:41(26:50:51) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:39:47 (May11) |  634.7 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:18(00:06:06) |  19.4( 89.3) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:40:59(26:56:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:45:53 (May11) |  620.0 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:41(26:57:16) |  00:00:42(00:00:19) |  45.9(  4.6) |   23:46:12 (May11) |  623.2 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:02(00:00:02) |   2.2(  0.5) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:00(00:00:00) |  -0.0(  0.0) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:46:14 (May11) |  623.2 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:19) |  00:00:00(00:00:01) |  -0.0(  0.2) |   23:46:15 (May11) |  623.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:43(26:57:19) |  00:00:00(00:00:00) |   0.0(  0.0) |   23:46:15 (May11) |  623.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      3136     13356       620
##>M:Pre Cleanup                        0         -         -      3136     13356       620
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      1888      6828       623
##>M:Const Prop                         0     39011         0      1888      6828       623
##>M:Cleanup                            1     39011         0      1887      6827       623
##>M:MBCI                               0         -         -      1887      6827       623
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              19
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       22
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'mcs4'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@genus:root: 0> #puts "Runtime & Memory after 'syn_map'"
@genus:root: 1> time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:48:56 (May10) |  167.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:44(26:57:20) |  00:41:38(26:57:20) | 100.0(100.0) |   23:46:16 (May11) |  623.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@genus:root: 2> puts "The Mapped synthesis has been executed, check messages"
The Mapped synthesis has been executed, check messages
@genus:root: 3> #suspend
@genus:root: 4> #
@genus:root: 5> write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_mapped.v
@genus:root: 6> set_db / .syn_map_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_map_effort' = high
1 high
@genus:root: 7> syn_map
##Generic Timing Info for library domain: _default_ typical gate delay: 139.0 ps std_slew: 17.9 ps std_load: 1.0 fF
Error   : Invalid usage of synthesis command. [SYNTH-27] [syn_map]
        : Command "syn_map" should not be run on a design that has been already synthesized to mapped gates. For optimizing it further, run syn_opt command with appropriate options.
        : Synthesis commands should be run on a design with suitable state. For example, 'syn_map -physical' should not be run on a design with unplaced generic gates. In this case, 'syn_generic -physical' should be run before 'syn_map -physical' or 'syn_map' should be run without '-physical' option.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
1
@genus:root: 8> #puts "Runtime & Memory after 'syn_map'"
@genus:root: 9> time_info MAPPED
stamp 'MAPPED' being created for table 'default'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:06(00:00:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:48:56 (May10) |  167.3 MB | init
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:44(26:57:20) |  00:41:38(26:57:20) |  99.8( 99.9) |   23:46:16 (May11) |  623.2 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:41:49(26:58:31) |  00:00:05(00:01:11) |   0.2(  0.1) |   23:47:27 (May11) |  625.3 MB | MAPPED
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: default, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
@genus:root: 10> puts "The Mapped synthesis has been executed, check messages"
The Mapped synthesis has been executed, check messages
@genus:root: 11> #suspend
@genus:root: 12> #
@genus:root: 13> write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_mapped.v
@genus:root: 14> history
     1  source ../../syn/Script_syn_mcs4_genus.tcl
     2  start_gui
     3  gui_raise
     4  report_clocks
     5  report_units
     6  report_timing_summary
     7  resume
     8  resume
     9  report_clocks -generated
    10  report_clocks
    11  report_qor
    12  resume
    13  resume
    14  set_db / .syn_map_effort $MAP_OPT_EFF
    15  syn_map
    16  time_info MAPPED
    17  puts "The Mapped synthesis has been executed, check messages"
    18  write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_mapped.v
    19  set_db / .syn_map_effort $MAP_OPT_EFF
    20  syn_map
    21  time_info MAPPED
    22  puts "The Mapped synthesis has been executed, check messages"
    23  write_hdl  > ${_OUTPUTS_PATH}/${DESIGN}_mapped.v
    24  history
@genus:root: 15> set_db / .syn_opt_effort $MAP_OPT_EFF
  Setting attribute of root '/': 'syn_opt_effort' = high
1 high
@genus:root: 16> syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 6.600 ohm (from qrc_tech_file)
Site size           : 1.910 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       qrc_tech_file
------------------------------------------------
METAL_1         H         0.00        0.000210  
METAL_2         V         1.00        0.000174  
METAL_3         H         1.00        0.000174  
METAL_4         V         1.00        0.000174  
METAL_5         H         1.00        0.000174  
METAL_6         V         1.00        0.000174  
METAL_7         H         1.00        0.000175  
METAL_8         V         1.00        0.000176  
METAL_9         H         1.00        0.001240  
METAL_10        V         1.00        0.000529  
METAL_11        H         1.00        0.000686  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       qrc_tech_file
-------------------------------------------------
METAL_1         H         0.00         1.226667  
METAL_2         V         1.00         0.755000  
METAL_3         H         1.00         0.755000  
METAL_4         V         1.00         0.755000  
METAL_5         H         1.00         0.755000  
METAL_6         V         1.00         0.755000  
METAL_7         H         1.00         0.755000  
METAL_8         V         1.00         0.267500  
METAL_9         H         1.00         0.267500  
METAL_10        V         1.00         0.097273  
METAL_11        H         1.00         0.095455  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
Metal1          H         0.00         0.060000  
Metal2          V         1.00         0.080000  
Metal3          H         1.00         0.080000  
Metal4          V         1.00         0.080000  
Metal5          H         1.00         0.080000  
Metal6          V         1.00         0.080000  
Metal7          H         1.00         0.080000  
Metal8          V         1.00         0.080000  
Metal9          H         1.00         0.080000  
Metal10         V         1.00         0.220000  
Metal11         H         1.00         0.220000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'mcs4' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  9371        0         0      4682       80      276
IOPT-REDREM: Performing redundancy removal: Detected 0 redundant wires. CPU time 0.102 seconds.

-------------------------------------------------------------------------------
 const_prop                 9371        0         0      4682       80      276
 simp_cc_inputs             9365        0         0      4679       80      275
-------------------------------------------------------------------------------
 hi_fo_buf                  9365        0         0      4679       80      275

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9365        0         0      4679       80      275

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   9365        0         0      4679       80      275
 incr_max_trans             9850        0         0         0       80       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        73  (        0 /        0 )  0.00
        plc_star        73  (        0 /        0 )  0.00
        drc_bufs       146  (       73 /       73 )  0.21
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap               9881        0         0         0       22       15
 incr_max_cap               9879        0         0         0       22       15

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        22  (        0 /        0 )  0.00
        plc_star        22  (        0 /        0 )  0.00
      drc_buf_sp        39  (        0 /       17 )  0.01
        drc_bufs        39  (        5 /       17 )  0.04
        drc_fopt        17  (        0 /        0 )  0.00
        drc_bufb        17  (        0 /        0 )  0.00
      simple_buf        17  (        0 /        0 )  0.00
             dup        17  (        0 /        0 )  0.00
       crit_dnsz         6  (        5 /        5 )  0.01
       crit_upsz        12  (        0 /        0 )  0.01

 incr_max_fo                9952        0         0         0       22        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         7  (        0 /        0 )  0.00
        plc_star         7  (        0 /        0 )  0.00
      drc_buf_sp        14  (        7 /        7 )  0.05
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9952        0         0         0       22        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  9952        0         0         0       22        0
 undup                      9948        0         0         0       22        0
 rem_buf                    9817        0         0         0       22        0
 rem_inv                    9522        0         0         0       22        0
 merge_bi                   9454        0         0         0       22        0
 rem_inv_qb                 9450        0         0         0       22        0
 io_phase                   9447        0         0         0       22        0
 gate_comp                  9443        0         0         0       22        0
 glob_area                  9414        0         0         0       22        0
 area_down                  9386        0         0         0       19        0
 rem_buf                    9382        0         0         0       19        0
 rem_inv                    9379        0         0         0       19        0
 merge_bi                   9378        0         0         0       19        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.01
         rem_buf        69  (       53 /       54 )  0.38
         rem_inv       241  (      158 /      167 )  0.77
        merge_bi        74  (       46 /       46 )  0.28
      rem_inv_qb        18  (        2 /        2 )  0.04
    seq_res_area        17  (        0 /        0 )  16.30
        io_phase         8  (        4 /        4 )  0.03
       gate_comp        11  (        2 /        2 )  0.15
       gcomp_mog         0  (        0 /        0 )  0.05
       glob_area        24  (       16 /       24 )  0.27
       area_down        49  (       24 /       24 )  0.36
      size_n_buf         2  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf        16  (        2 /        3 )  0.07
         rem_inv        60  (        2 /        7 )  0.17
        merge_bi        29  (        1 /        1 )  0.08
      rem_inv_qb         9  (        0 /        0 )  0.02

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9378        0         0         0       19        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   9378        0         0         0       19        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00

 incr_max_cap               9370        0         0         0        2        0
 incr_max_cap               9370        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st        25  (        0 /        0 )  0.00
        plc_star        25  (        0 /        0 )  0.00
        drc_bufs        46  (        0 /       21 )  0.00
        drc_fopt        25  (        0 /        0 )  0.01
        drc_bufb        25  (        0 /        0 )  0.00
      simple_buf        25  (        0 /        0 )  0.00
             dup        25  (        0 /        0 )  0.00
       crit_dnsz         8  (        0 /        0 )  0.01
       crit_upsz        25  (       18 /       18 )  0.08


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9370        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  9370        0         0         0        0        0
 undup                      9368        0         0         0        0        0
 glob_area                  9365        0         0         0        0        0
 area_down                  9363        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.01
         rem_buf        14  (        0 /        1 )  0.04
         rem_inv        57  (        0 /        5 )  0.14
        merge_bi        28  (        0 /        0 )  0.07
      rem_inv_qb         9  (        0 /        0 )  0.02
        io_phase         4  (        0 /        0 )  0.01
       gate_comp         9  (        0 /        0 )  0.11
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        19  (        6 /       19 )  0.27
       area_down        44  (        3 /        3 )  0.24
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 9363        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   9363        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    | Sev  |Count |                                                                  Message Text                                                                    |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CFM-1    |Info  |    1 |Wrote dofile.                                                                                                                                     |
| CFM-5    |Info  |    1 |Wrote formal verification information.                                                                                                            |
| CFM-212  |Info  |    1 |Forcing flat compare.                                                                                                                             |
| CPI-506  |Info  |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded.                                                                  |
| LBR-155  |Info  |  528 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                          |
|          |      |      |The 'timing_sense' attribute will be respected.                                                                                                   |
| PA-7     |Info  |    4 |Resetting power analysis results.                                                                                                                 |
|          |      |      |All computed switching activities are removed.                                                                                                    |
| SYNTH-5  |Info  |    1 |Done mapping.                                                                                                                                     |
| SYNTH-7  |Info  |    1 |Incrementally optimizing.                                                                                                                         |
| SYNTH-27 |Error |    1 |Invalid usage of synthesis command.                                                                                                               |
|          |      |      |Synthesis commands should be run on a design with suitable state. For example, 'syn_map -physical' should not be run on a design with unplaced    |
|          |      |      | generic gates. In this case, 'syn_generic -physical' should be run before 'syn_map -physical' or 'syn_map' should be run without '-physical'     |
|          |      |      | option.                                                                                                                                          |
| TIM-501  |Info  |    1 |Resetting the break_timing_paths attribute of a pin removes exceptions set on the pin. break_timing_paths attribute has default value of false    |
|          |      |      | and can be reset to other values either false or clock_gating depends on the enable signal.                                                      |
|          |      |      |Do the analysis and apply the case analysis on the pin whether you want to break the timing paths or not                                          |
| TUI-58   |Info  |    1 |Removed object.                                                                                                                                   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'mcs4'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@genus:root: 17> report_timing_summary
    Removing cost_group 'clockgate'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/clockgate'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:49:24 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

# SETUP                   WNS  TNS    FEP 
# ------------------------------------------
 View: ALL            38429.0  0.0      0 
    Group : in2out        N/A  N/A    N/A 
    Group : in2reg    38429.0  0.0      0 
    Group : reg2out   39393.3  0.0      0 
    Group : reg2reg   41884.1  0.0      0 

# ------------------------------------------
# DRV                        WNS  TNS  FEP 
# -------------------------------------------
 View: ALL                                 
    Check: max_transition    N/A  N/A    0 
    Check: max_capacitance   N/A  N/A    0 
    Check: max_fanout        N/A  N/A    0 

# -------------------------------------------
    Removing cost_group 'in2out'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/in2out'.
    Removing cost_group 'in2reg'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/in2reg'.
    Removing cost_group 'reg2out'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/reg2out'.
    Removing cost_group 'reg2reg'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/reg2reg'.
0
@genus:root: 18> report_qor
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:50:13 pm
  Module:                 mcs4
  Technology libraries:   slow_vdd1v0 1.0
                          physical_cells 
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

  Clock    Period  
-------------------
20MHz_CLK  50000.0 
CLK_DIV1  100000.0 
CLK_DIV2  100000.0 


   Cost     Critical         Violating 
  Group    Path Slack  TNS     Paths   
---------------------------------------
20MHz_CLK     38429.0   0.0          0 
CLK_DIV1     No paths   0.0            
CLK_DIV2     No paths   0.0            
default      No paths   0.0            
---------------------------------------
Total                   0.0          0 

Instance Count
--------------
Leaf Instance Count             1828 
Physical Instance count            0 
Sequential Instance Count        636 
Combinational Instance Count    1192 
Hierarchical Instance Count        1 

Area
----
Cell Area                          6865.308
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    6865.308
Net Area                           2498.189
Total Area (Cell+Physical+Net)     9363.497

Max Fanout                         636 (sysclk)
Min Fanout                         1 (cmram1_pad)
Average Fanout                     3.1
Terms to net ratio                 4.0761
Terms to instance ratio            4.0717
Runtime                            2540.668293 seconds
Elapsed Runtime                    97283 seconds
Genus peak memory usage            1239.40 
Innovus peak memory usage          no_value 
Hostname                           ip-10-16-10-154.rdius.us
GTD-INFO: 228 sch
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/mux_188_32/g5' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/mux_188_32/g5' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/ram3/mux_ram_array[addr]_61_24/g2' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/ram3/mux_ram_array[addr]_61_24/g2' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/g89' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/g89' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/mux_reg_data_in_202_15/g2' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/g89' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/mux_reg_data_in_202_15/g2' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/mux_reg_data_in_202_15/g2' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/ram3/mux_ram_array[addr]_61_24/g2' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
Error   : A required object parameter could not be found. [TUI-61] [select_obj]
        : An object of type 'fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst' named 'ram_0/ram3/mux_ram_array[addr]_61_24/g2' could not be found.
  select_obj: select object(s) in layout viewer 

Usage: select_obj <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+

    <fpobject|region|blockage|hnet|port|pin|hpin|inst|hinst>+:
        object(s) to select 
@genus:root: 19> 
@genus:root: 19> report_timing
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:55:40 pm
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (38429 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    4553                  
             Slack:=   38429                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  poc_pad                 -       -     R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18661/Y                (a)     A->Y  F     INVX2         12 12.4   193   196   10290    (-,-) 
  g18647__5107/Y          -       S0->Y R     MX2X1          3  5.0   122   280   10570    (-,-) 
  g18641__9945/Y          -       A->Y  R     OR2X1          6  6.7   151   199   10769    (-,-) 
  g18636__8428/Y          -       B->Y  R     OR2X1          4  5.0   116   182   10951    (-,-) 
  g18621__2883/Y          -       B->Y  R     OR2X1          4  8.0   177   199   11151    (-,-) 
  g18524__2883/Y          -       B->Y  F     NOR2X1         3  4.3   164   176   11327    (-,-) 
  drc_bufs19755/Y         -       A->Y  R     CLKINVX1       1  2.4    84   129   11456    (-,-) 
  drc_bufs19754/Y         -       A->Y  F     CLKINVX2       2  3.2    62    77   11534    (-,-) 
  g18384__4733/Y          -       A1->Y R     AOI221X1       1  2.0   209   211   11744    (-,-) 
  g18305__1705/Y          -       C->Y  F     NAND3X1        1  1.8   226   245   11989    (-,-) 
  g18217__2398/Y          -       C->Y  F     OR4X1          1  1.9    82   355   12344    (-,-) 
  g18194__1705/Y          -       D->Y  R     NOR4BX1        1  2.0   267   195   12539    (-,-) 
  g18159__9315/Y          -       C->Y  F     NAND3X1        1  2.0   244   283   12823    (-,-) 
  ram_0_g88__6131/Y       -       A->Y  F     TBUFXL         2  4.9   228   290   13113    (-,-) 
  drc_bufs19893/Y         -       A->Y  R     INVX1          2  3.0   107   172   13285    (-,-) 
  drc_bufs19891/Y         -       A->Y  F     INVX1          8  9.0   250   195   13480    (-,-) 
  g18015__6783/Y          -       B->Y  R     NOR2X1         2  2.8   172   226   13706    (-,-) 
  g17949__9945/Y          -       B->Y  R     MX2X1          2  3.0    81   266   13973    (-,-) 
  g17818__5526/Y          -       A->Y  R     AND4X1         4  4.8   138   417   14390    (-,-) 
  g17601__1881/Y          -       A1->Y R     AO22X1         1  1.9    62   259   14648    (-,-) 
  ram_0_char_num_reg[3]/D <<<     -     R     DFFHQX1        1    -     -     0   14648    (-,-) 
#------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.

@genus:root: 20> report_timing -split_delay
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:56:37 pm
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (38429 ps) Setup Check with Pin ram_0_char_num_reg[3]/CK->D
          Group: 20MHz_CLK
     Startpoint: (R) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_char_num_reg[3]/D
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0           95     
       Src Latency:+    2500         2500     
       Net Latency:+    2500 (I)     2500 (I) 
           Arrival:=   55000         5095     
                                              
             Setup:-    -577                  
       Uncertainty:-    2500                  
     Required Time:=   53077                  
      Launch Clock:-    5095                  
       Input Delay:-    5000                  
         Data Path:-    4553                  
             Slack:=   38429                  

Exceptions/Constraints:
  input_delay             5000            I_DELAY 

#------------------------------------------------------------------------------------------
#      Timing Point       Flags   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  poc_pad                 -       R     (arrival)     13 16.7   186     0   10095    (-,-) 
  g18661/A                -       R     INVX2         13    -     -     0   10095    (-,-) 
  g18661/Y                (a)     F     INVX2         12 12.4   193   196   10290    (-,-) 
  g18647__5107/S0         -       F     MX2X1         12    -     -     0   10290    (-,-) 
  g18647__5107/Y          -       R     MX2X1          3  5.0   122   280   10570    (-,-) 
  g18641__9945/A          -       R     OR2X1          3    -     -     0   10570    (-,-) 
  g18641__9945/Y          -       R     OR2X1          6  6.7   151   199   10769    (-,-) 
  g18636__8428/B          -       R     OR2X1          6    -     -     0   10769    (-,-) 
  g18636__8428/Y          -       R     OR2X1          4  5.0   116   182   10951    (-,-) 
  g18621__2883/B          -       R     OR2X1          4    -     -     0   10951    (-,-) 
  g18621__2883/Y          -       R     OR2X1          4  8.0   177   199   11151    (-,-) 
  g18524__2883/B          -       R     NOR2X1         4    -     -     0   11151    (-,-) 
  g18524__2883/Y          -       F     NOR2X1         3  4.3   164   176   11327    (-,-) 
  drc_bufs19755/A         -       F     CLKINVX1       3    -     -     0   11327    (-,-) 
  drc_bufs19755/Y         -       R     CLKINVX1       1  2.4    84   129   11456    (-,-) 
  drc_bufs19754/A         -       R     CLKINVX2       1    -     -     0   11456    (-,-) 
  drc_bufs19754/Y         -       F     CLKINVX2       2  3.2    62    77   11534    (-,-) 
  g18384__4733/A1         -       F     AOI221X1       2    -     -     0   11534    (-,-) 
  g18384__4733/Y          -       R     AOI221X1       1  2.0   209   211   11744    (-,-) 
  g18305__1705/C          -       R     NAND3X1        1    -     -     0   11744    (-,-) 
  g18305__1705/Y          -       F     NAND3X1        1  1.8   226   245   11989    (-,-) 
  g18217__2398/C          -       F     OR4X1          1    -     -     0   11989    (-,-) 
  g18217__2398/Y          -       F     OR4X1          1  1.9    82   355   12344    (-,-) 
  g18194__1705/D          -       F     NOR4BX1        1    -     -     0   12344    (-,-) 
  g18194__1705/Y          -       R     NOR4BX1        1  2.0   267   195   12539    (-,-) 
  g18159__9315/C          -       R     NAND3X1        1    -     -     0   12539    (-,-) 
  g18159__9315/Y          -       F     NAND3X1        1  2.0   244   283   12823    (-,-) 
  ram_0_g88__6131/A       -       F     TBUFXL         1    -     -     0   12823    (-,-) 
  ram_0_g88__6131/Y       -       F     TBUFXL         2  4.9   228   290   13113    (-,-) 
  drc_bufs19893/A         -       F     INVX1          1    -     -     0   13113    (-,-) 
  drc_bufs19893/Y         -       R     INVX1          2  3.0   107   172   13285    (-,-) 
  drc_bufs19891/A         -       R     INVX1          2    -     -     0   13285    (-,-) 
  drc_bufs19891/Y         -       F     INVX1          8  9.0   250   195   13480    (-,-) 
  g18015__6783/B          -       F     NOR2X1         8    -     -     0   13480    (-,-) 
  g18015__6783/Y          -       R     NOR2X1         2  2.8   172   226   13706    (-,-) 
  g17949__9945/B          -       R     MX2X1          2    -     -     0   13706    (-,-) 
  g17949__9945/Y          -       R     MX2X1          2  3.0    81   266   13973    (-,-) 
  g17818__5526/A          -       R     AND4X1         2    -     -     0   13973    (-,-) 
  g17818__5526/Y          -       R     AND4X1         4  4.8   138   417   14390    (-,-) 
  g17601__1881/A1         -       R     AO22X1         4    -     -     0   14390    (-,-) 
  g17601__1881/Y          -       R     AO22X1         1  1.9    62   259   14648    (-,-) 
  ram_0_char_num_reg[3]/D <<<     R     DFFHQX1        1    -     -     0   14648    (-,-) 
#------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.


Commands:


Attributes:


Commands:


Attributes:

@genus:root: 21> man report_timing
@genus:root: 22> report_timing_summary
    Removing cost_group 'clockgate'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/clockgate'.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 11 2025  11:59:12 pm
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

# SETUP                   WNS  TNS    FEP 
# ------------------------------------------
 View: ALL            38429.0  0.0      0 
    Group : in2out        N/A  N/A    N/A 
    Group : in2reg    38429.0  0.0      0 
    Group : reg2out   39393.3  0.0      0 
    Group : reg2reg   41884.1  0.0      0 

# ------------------------------------------
# DRV                        WNS  TNS  FEP 
# -------------------------------------------
 View: ALL                                 
    Check: max_transition    N/A  N/A    0 
    Check: max_capacitance   N/A  N/A    0 
    Check: max_fanout        N/A  N/A    0 

# -------------------------------------------
    Removing cost_group 'in2out'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/in2out'.
    Removing cost_group 'in2reg'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/in2reg'.
    Removing cost_group 'reg2out'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/reg2out'.
    Removing cost_group 'reg2reg'.
Info    : Removed object. [TUI-58]
        : Removed cost_group 'cost_group:mcs4/reg2reg'.
0
@genus:root: 23> exit
Normal exit.