{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542773204095 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542773204100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 23:06:43 2018 " "Processing started: Tue Nov 20 23:06:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542773204100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773204100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off moving_background -c moving_background " "Command: quartus_map --read_settings_files=on --write_settings_files=off moving_background -c moving_background" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773204101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542773204431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542773204432 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "moving_background.v(113) " "Verilog HDL Module Instantiation warning at moving_background.v(113): ignored dangling comma in List of Port Connections" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 113 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542773213165 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "moving_background.v(130) " "Verilog HDL Module Instantiation warning at moving_background.v(130): ignored dangling comma in List of Port Connections" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 130 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1542773213165 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 moving_background.v(235) " "Verilog HDL Expression warning at moving_background.v(235): truncated literal to match 5 bits" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1542773213165 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 moving_background.v(239) " "Verilog HDL Expression warning at moving_background.v(239): truncated literal to match 5 bits" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 239 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1542773213165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw Draw moving_background.v(322) " "Verilog HDL Declaration information at moving_background.v(322): object \"draw\" differs only in case from object \"Draw\" in the same scope" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 322 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1542773213165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moving_background.v 7 7 " "Using design file moving_background.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 moving_background " "Found entity 1: moving_background" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773213166 ""} { "Info" "ISGN_ENTITY_NAME" "2 combined " "Found entity 2: combined" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773213166 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath " "Found entity 3: datapath" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773213166 ""} { "Info" "ISGN_ENTITY_NAME" "4 control " "Found entity 4: control" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773213166 ""} { "Info" "ISGN_ENTITY_NAME" "5 rand_0 " "Found entity 5: rand_0" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773213166 ""} { "Info" "ISGN_ENTITY_NAME" "6 rand_1 " "Found entity 6: rand_1" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 410 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773213166 ""} { "Info" "ISGN_ENTITY_NAME" "7 random " "Found entity 7: random" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542773213166 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1542773213166 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn moving_background.v(47) " "Verilog HDL Implicit Net warning at moving_background.v(47): created implicit net for \"resetn\"" {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542773213166 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init moving_background.v(348) " "Verilog HDL error at moving_background.v(348): object \"init\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "moving_background.v" "" { Text "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/moving_background.v" 348 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542773213167 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/output_files/moving_background.map.smsg " "Generated suppressed messages file C:/Users/5308/Desktop/Computer_Organization_verilog--CSC258/Project/milestone#1/output_files/moving_background.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773213181 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542773213218 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 23:06:53 2018 " "Processing ended: Tue Nov 20 23:06:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542773213218 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542773213218 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542773213218 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773213218 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542773214448 ""}
