#$language = "JScript"
#$interface = "1.0"


var DEBUG_BIT = false;
//var DEBUG_BIT = true;

var DEBUG_BYTE = false;
//var DEBUG_BYTE = true;



function main()
{
	var sPorts = crt.Dialog.Prompt("Please input Port Number\r\n\r\n"
		+ "Split by \"-\" or \",\", for example: 1-2,23-24", "Port Number", "1-48");
	if (sPorts == "")
	{
		return;
	}

	var aPort = portStrParse(sPorts);
	if (aPort.length == 0)
	{
		return;
	}

	var sRegs = crt.Dialog.Prompt("Please input Register\r\n\r\n"
		+ "for example:\r\n"
		+ "(1) all\r\n"
		+ "(2) 1.0000,31.f041", "Register", "all");
	if (sRegs == "")
	{
		return;
	}

	var aReg = regStrParse(sRegs);
	if (aReg.length == 0)
	{
		return;
	}

	//Creat log file
	var oFso = new ActiveXObject("Scripting.FileSystemObject");
	var sTime = timeStamp().replace(/:/g, "");
	oStream = oFso.openTextFile("M88X3580_RegDetail_Log_"+sTime+".txt", 2, true);

	crt.Screen.Synchronous = true;
	cliSend("", "#");
	var jSysInfo = sysInfo();

	//д��־
	oStream.writeLine("SecureCRT Log: " + crt.session.LogFileName);
	oStream.writeLine("Script File: " + crt.ScriptFullName);
	oStream.writeLine("Time: " + dateStamp() + "  " + timeStamp());
	oStream.writeLine("DUT: " + jSysInfo.sSn);
	oStream.writeLine("Port Number: " + sPorts);
	oStream.writeLine("Register: " + sRegs);
	oStream.writeLine();
	oStream.writeLine(jSysInfo.sSysInfo);


	crt.Screen.Send("\n");
	crt.Screen.WaitForStrings("#", "lcsh#", 1);
	switch (crt.Screen.MatchIndex)
	{
		case 0:
			crt.Dialog.MessageBox("Scripte should run with Swtich# or lcsh# prompt.", "Error", 16|0);
			return;
		case 1:
			cliSend("start shell", "Password:");
			cliSend("\41\100\43", "$");
			cliSend("lcsh", "lcsh#");
			break;
		case 2:
			break;
	}

	var sMessage = "";

	for(var i = 0; i < aPort.length; i++)
	{
		var nPort = aPort[i];

		for(var j = 0; j < aReg.length; j++)
		{
			var nDevice = aReg[j][0];
			var sRegister = aReg[j][1];
			
			var sRecord = marvellRegDetail(nPort, nDevice, sRegister);
			sMessage += sRecord;
			oStream.write(sRecord);
			if(sRecord.indexOf(",L") != -1)
			{
				var sRecord = marvellRegDetail(nPort, nDevice, sRegister);
				sMessage += sRecord;
				oStream.write(sRecord);
			}
		}
	}
	
	cliSend("exit", "$");
	cliSend("exit", "#");

	//Close log file
	oStream.Close();
}

function sysInfo()
{
	var sSysInfo, sVersion, sImage, sSn;

	sSysInfo = cliSend("show version", "#");
	sSysInfo.match(/(Version \d+\.\d+\.\d+\.\d+)/g);
	sVersion = RegExp.$1;
	sSysInfo.match(/The current running image is (\S+)/g);
	sImage = RegExp.$1;
	sSysInfo.match(/System serial number is (\S+)/g);
	sSn = RegExp.$1;

	return({"sSysInfo": sSysInfo, "sVersion": sVersion, "sImage": sImage, "sSn": sSn});
}

function marvellRegDetail(nPort, nDevice, sRegister)
{
	for(var i = 0; i < marvell_regs.length; i++)
	{
		if((nDevice != marvell_regs[i][0]) || (sRegister != marvell_regs[i][1]))
		{
			continue;
		}

		var sRegName = marvell_regs[i][2];
		var sVal = xgphyRead(nPort, marvell_regs[i][0], marvell_regs[i][1]);
		var sRet = "";
		
		if(sVal == null)
		{
			sRet = "port " + nPort + "\t" + nDevice + "." + sRegister.slice(2) + " = null";
			sRet += "\n";
			return(sRet);
		}

		sRet += "port " + nPort + "\t" + nDevice + "." + sRegister.slice(2)
					+ " = 0x" + strTail("0000" + parseInt(sVal, 16).toString(16), 4) + "\t\t" + sRegName;
		sRet += "\n";

		var Reg = new marvelRegister();
		Reg.Parse(marvell_regs[i], sVal);
		sRet += "\tBits\tMode\tReset\tValue\t\tDescription\n";
		for(var j = 0; j < Reg.bitFields.length; j++)
		{
			sRet += "\t"
				+ Reg.bitFields[j].bits + ((Reg.bitFields[j].bits.length > 3) ? "\t" : "\t\t")
				+ Reg.bitFields[j].rw + ((Reg.bitFields[j].rw.length > 3) ? "\t" : "\t\t")
				+ Reg.bitFields[j].reset + ((Reg.bitFields[j].reset.length > 3) ? "\t" : "\t\t")
				+ ((Reg.bitFields[j].bits == "15:0") ? ("0x" + strTail("0000" + (parseInt(Reg.bitFields[j].value, 2).toString(16)), 4) + "\t\t")
					: (Reg.bitFields[j].value + ((Reg.bitFields[j].value.length > 7) ? "\t" : ((Reg.bitFields[j].value.length > 3) ? "\t\t" : "\t\t\t"))))
				+ ((Reg.bitFields[j].brief == "") ? "" : Reg.bitFields[j].brief)
				+ ((Reg.bitFields[j].detail == "") ? "" : ("\n\t\t\t\t\t\t\t\t\t\t" + Reg.bitFields[j].detail))
				+ ((Reg.bitFields[j].desc == "") ? "" : ("\n\t\t\t\t\t\t\t\t\t\t" + Reg.bitFields[j].desc));
			sRet += "\n";
		}

		return(sRet);
	}
}

function bitField()
{
	this.bits = "";
	this.rw = "";
	this.reset = "";
	this.brief = "";
	this.detail = "";
	this.range = "";
	this.value = "";
	this.desc = "";

	this.Parse = function(aBit, sxValue)
	{
		this.bits = aBit[0];
		this.rw = aBit[1];
		this.reset = aBit[2];
		this.brief = aBit[3];

		if(aBit.length > 4)
		{
			this.detail = aBit[4];
		}

		if(aBit.length > 5)
		{
			this.range = new Array(aBit[5].length);
			for(var i = 0; i < aBit[5].length; i++)
			{
				this.range[i] = aBit[5][i];
			}
		}

		var sbValue = strTail("0000000000000000" + parseInt(sxValue, 16).toString(2), 16);
		var aBounds = this.bits.split(":");
		this.value = (aBounds.length > 1) ? sbValue.slice(15 - aBounds[0], 16 - aBounds[1])
										: sbValue.charAt(15 - aBounds[0]);

		for(var i = 0; i < this.range.length; i++)
		{
			if(this.range[i].indexOf(this.value) == 0)
			{
				this.desc = this.range[i];
				break;
			}
		}

		if(DEBUG_BIT)
		{
			crt.Dialog.MessageBox(
				"this.bits:\t" + this.bits
				+ "\r\nrw:\t" + this.rw
				+ "\r\nreset:\t" + this.reset
				+ "\r\nbrief:\t" + this.brief
				+ "\r\ndetail:\t" + this.detail
				+ "\r\nrange:\t" + this.range
				+ "\r\nvalue:\t" + this.value
				+ "\r\ndesc:\t" + this.desc
				);
		}
	}
}

function marvelRegister()
{
	this.regDev = 0;
	this.regAddr = "";
	this.regName = "";
	this.bitFields;

	this.Parse = function(register, sxValue)
	{
		this.regDev = register[0];
		this.regAddr = register[1];
		this.regName = register[2];

		if(DEBUG_BYTE)
		{
			crt.Dialog.MessageBox(
				"regDev:\t\t" + this.regDev
				+ "\r\nregAddr:\t\t" + this.regAddr
				+ "\r\nregName:\t" + this.regName
				);
		}

		this.bitFields = new Array(register[3].length);

		for(var i = 0; i < register[3].length; i++)
		{
			this.bitFields[i] = new bitField();
			this.bitFields[i].Parse(register[3][i], sxValue);
		}
	}
}

function portStrParse(sStr)
{
	var aPort = new Array();
	var sFormed = sStr.replace(/\s*/g, "");
	var aA = sFormed.split(",");

	for(var i = 0; i < aA.length; i++)
	{
		var aB = aA[i].split("-");

		if(aB.length > 1)
		{
			var aC = aB.sort();
			var nStart = parseInt(aC[0], 10);
			var nEnd = parseInt(aC[1], 10);

			if (isNaN(nStart) || (nStart < 1) || (nStart > 48) || (String(nStart).indexOf(".") > -1)
				|| isNaN(nEnd) || (nEnd < 1) || (nEnd > 48) || (String(nEnd).indexOf(".") > -1))
			{
				continue;
			}

			for(var j = nStart; j <= nEnd; j++)
			{
				if (inArray(aPort, j) == -1)
				{
					aPort.push(j);
				}
			}
		}
		else
		{
 			if (isNaN(aB[0]) || (aB[0] < 1) || (aB[0] > 48) || (String(aB[0]).indexOf(".") > -1))
 			{
 				continue;
 			}
			if (inArray(aPort, aB[0]) == -1)
			{
				aPort.push(aB[0]);
			}
		}
	}

	return(aPort);
}

function regStrParse(sStr)
{
	var aReg = new Array();
	var sFormed = sStr.replace(/\s*/g, "");

	if (sFormed == "all")
	{
		return(marvell_regs);
	}

	var temReg = sFormed.match(/[0-9]{1,2}\.[0-9a-fA-F]{1,4}/g);

	for(var i = 0; i < temReg.length; i++)
	{
		var tempSplit = temReg[i].split(".");
		aReg.push([tempSplit[0], "0x" + strTail("0000" + tempSplit[1], 4)]);
	}

	return(aReg);
}

//=======================================================================================
// Utility Functions
//=======================================================================================

function cliSend(cmd, cliPrompt, timeout)
{
	var sRet;

	timeout = (typeof(timeout) == "undefined") ? 300 : timeout;

	do{
		crt.Screen.Send(cmd + "\n");
		sRet = crt.Screen.ReadString(cliPrompt, timeout);
	}while((crt.Screen.MatchIndex == 0) || (sRet.match(/(%\s+(Invalid|Unrecognized|Incomplete|Ambiguous))/g) != null));

	return(sRet);
}

function xgphyRead(nPort, nDevice, snReg)
{
	if((typeof(nPort) != "number") || (typeof(nDevice) != "number"))
	{
		return(null);
	}

	var sxReg = (typeof(snReg) == 'string') ? snReg : ("0x" + strTail("0000" + parseInt(snReg, 10).toString(16), 4));

	crt.Screen.Send("read xgphy "+nPort+" "+nDevice+" "+sxReg+"\n");

	var sResponse;

	do{
		sResponse = crt.Screen.ReadString("lcsh#");
	}while(sResponse.match(/(0x\S{8}):\s+(0x\S{8})/g) == null);

	if(parseInt(sxReg, 16) != parseInt(RegExp.$1, 16))
	{
		return(null);
	}

	return(RegExp.$2);
}

function xgphyWrite(nPort, nDevice, snReg, snVal)
{
	if((typeof(nPort) != "number") || (typeof(nDevice) != "number"))
	{
		return(null);
	}

	var sxReg = (typeof(snReg) == 'string') ? snReg : ("0x" + strTail("0000" + parseInt(snReg, 10).toString(16), 4));
	var sxVal = (typeof(snVal) == 'string') ? snVal : ("0x" + strTail("0000" + parseInt(snVal, 10).toString(16), 4));

	crt.Screen.Send("write xgphy "+nPort+" "+nDevice+" "+sxReg+" "+sxVal+"\n");
	crt.Screen.WaitForString("write xgphy "+nPort+" "+nDevice+" "+sxReg+" "+sxVal+"\r\n");
	crt.Screen.WaitForString("lcsh#");
}

function dateStamp()
{
	var s = "";
	var d = new Date();
	s += d.getYear() + "/";
	s += strTail("00" + (d.getMonth() + 1), 2) + "/";
	s += strTail("00" + d.getDate(), 2);
	return(s);
}

function timeStamp()
{
	var s = "";
	var c = ":";
	var d = new Date();
	s += strTail("00" + d.getHours(), 2) + c;
	s += strTail("00" + d.getMinutes(), 2) + c;
	s += strTail("00" + d.getSeconds(), 2) + c;
	s += strTail("00" + d.getMilliseconds(), 3);
	return(s);
}

function strTail(str, len)
{
	return str.substring(str.length - len);
}

function inArray(array, item)
{
	for (var i = 0, n = array.length; i < n; i++)
	{
		if (array[i] == item)
		{
			return i;
		}
	}
	return -1;
}

var marvell_regs = new Array(
[1, "0x0000", "PMA/PMD Control 1",
	[["15", "R/W,SC", "0x1", "Software Reset",
		"This register will soft reset the copper unit.",
			["1 = Reset",
			"0 = Normal"]],
	["14", "R/W", "0x0", "Reserved. Set to 0."],
	["13", "R/W", "0x1", "Speed Select",
		"Retain A change in this bit while 7.0000.12 is 0 will cause Auto-Negotiation to restart. [bit 6, bit 13],00 = 10 Mbps,01 = 100 Mbps,10 = 1000 Mbps (also sets 7.0.12 to 1),11 = Bits 5:2 determine the speed (also sets 7.0.13:12 to 11b)."],
	["12", "R/W", "0x0", "Reserved. Set to 0."],
	["11", "R/W", "0x0", "Low Power",
		"Retain This register will power down the copper unit.",
			["1 = Low Power mode",
			"0 = Normal"]],
	["10:7", "R/W", "0x0", "Reserved. Set to 0s."],
	["6", "R/W", "0x1", "Speed Select",
		"Retain A change in this bit while 7.0000.12 is 0 will cause Auto-Negotiation to restart. [bit 6, bit 13],00 = 10 Mbps,01 = 100 Mbps,10 = 1000 Mbps (also sets 7.0.12 to 1), 11 = Bits 5:2 determine the speed (also sets 7.0.13:12 to 11b)."],
	["5:2", "R/W", "0x0", "Speed Select",
		"Retain A change in this bit while 7.0000.12 is 0 will cause Auto-Negotiation to restart. These bits are only valid if bits 13/6 are 11b.",
		["0000 = 10 Gbps (88X3540 only)",
		"0110 = 2.5 Gbps",
		"0111 = 5 Gbps"]],
	["1", "R/W", "0x0", "Reserved. Set to 0."],
	["0", "R/W", "0x0", "PMA Loopback", "",
			["1 = Drop link and loop data back in NGBASE-T PMA toward the MAC.",
			"0 = Normal operation"]]]],
[1, "0x0001", "PMA/PMD Status 1",
	[["15:8", "RO", "0x00", "Reserved. Set to 00000000."],
	["7", "RO", "0x0", "Fault",
		"Bit 1.0001.7 = 1.0008.11 OR 1.0008.10",
			["1 = There is a fault condition.",
			"0 = There is no fault condition."]],
	["6:3", "RO", "0x0", "Reserved. Set to 0000."],
	["2", "RO,LL", "0x0", "Link Status",
		"Bit 1.0001.2 is the inverse of 1.0008.10.",
			["1 = PMA/PMD link is up.",
			"0 = PMA/PMD link is down."]],
	["1", "RO", "0x1", "Low Power Ability", "",
			["1 = PMA/PMD supports low power."]],
	["0", "RO", "0x0", "Reserved. Set to 0."]]],
[1, "0x0002", "PMA/PMD Device Identifier 1",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"Set to 0000000000101011. Marvell OUI is 0x005043."]]],
[1, "0x0003", "PMA/PMD Device Identifier 2",
	[["15:10", "RO", "0x02", "Organizationally Unique Identifier Bit 19:24",
		"Set to 000010."],
	["9:4", "RO", "0x3c", "Model Number", "Set to 111100."],
	["3:0", "RO", "0x0", "Revision Number",
		"Rev Number Contact Marvell FAEs for information on the device revision number."]]],
[1, "0x0004", "PMA/PMD Speed Ability",
	[["15", "RO", "0x0", "Reserved. Set to 0."],
	["14", "RO", "0x1", "5G Capable", "",
			["1 = PMA/PMD is capable of operating at 5 Gbps."]],
	["13", "RO", "0x1", "2.5G Capable", "",
			["1 = PMA/PMD is capable of operating at 2.5 Gbps."]],
	["12:7", "RO", "0x00", "Reserved. Set to 000000."],
	["6", "RO", "0x1", "10M Capable", "",
			["1 = PMA/PMD is capable of operating at 10 Mbps."]],
	["5", "RO", "0x1", "100M Capable", "",
			["1 = PMA/PMD is capable of operating at 100 Mbps"]],
	["4", "RO", "0x1", "1000M Capable", "",
			["1 = PMA/PMD is capable of operating at 1000 Mbps."]],
	["3:1", "RO", "0x0", "Reserved. Set to 000."],
	["0", "RO", "0x1", "10G Capable", "",
			["1 = PMA/PMD is capable of operating at 10 Gbps (88X3540 only)."]]]],
[1, "0x0005", "PMA/PMD Devices In Package 1",
	[["15:8", "RO", "0x00", "Reserved. Set to 00000000."],
	["7", "RO", "0x1", "Auto-Negotiation Present", "",
			["1 = Auto-Negotiation is present in the package."]],
	["6", "RO", "0x0", "Reserved. Set to 0."],
	["5", "RO", "0x0", "DTE XS Present", "",
			["1 = DTE XS is present in the package.",
			"0 = DTE XS is not present in the package."]],
	["4", "RO", "0x1", "PHY XS Present", "",
			["1 = PHY XS is present in the package.",
			"0 = PHY XS is not present in the package."]],
	["3", "RO", "0x1", "PCS Present", "",
			["1 = PCS is present in the package.",
			"0 = PCS is not present in the package."]],
	["2", "RO", "0x0", "WIS Present", "",
			["1 = WIS is present in the package.",
			"0 = WIS is not present in the package."]],
	["1", "RO", "0x1", "PMD/PMA Present", "",
			["1 = PMA/PMD is present in the package.",
			"0 = PMA/PMD is not present in the package."]],
	["0", "RO", "0x0", "Clause 22 Registers Present", "",
			["1 = Clause 22 registers are present in the package.",
			"0 = Clause 22 registers are not present in the package."]]]],
[1, "0x0006", "PMA/PMD Devices In Package 2",
	[["15", "RO", "0x1", "Vendor Specific Device 2 Present", "",
			["1 = A vendor-specific device 2 is present.",
			"0 = A vendor-specific device 2 is not present."]],
	["14", "RO", "0x1", "Vendor Specific Device 1 Present", "",
			["1 = A vendor-specific device 1 is present.",
			"0 = A vendor-specific device 1 is not present."]],
	["13:0", "RO", "0x0000", "Reserved. Set to 00000000000000."]]],
[1, "0x0007", "10G PMA/PMD Control 2",
	[["15:6", "R/W", "0x000", "Reserved. Set to 000000000000."],
	["5:0", "R/W", "0x09", "PMA/PMD Type",
		"Refer to IEEE Clause 45.2.1.6 for details. This register is ignored by the PHY. Actual PMA/PMD used is determined by Auto-Negotiations or PHY mode select.",
			["001001 = 10GBASE-T",
			"110001 = 5GBASE-T",
			"110000 = 2.5GBASE-T"]]]],
[1, "0x0008", "10G PMA/PMD Status 2",
	[["15:14", "RO", "0x2", "Device Present", "",
			["10 = The device is responding to this address."]],
	["13", "RO", "0x0", "Transmit Fault Ability", "",
			["1 = PMA/PMD has the ability to detect a fault condition on the transmit path.",
			"0 = PMA/PMD does not have the ability to detect a fault condition on the transmit path."]],
	["12", "RO", "0x1", "Receive Fault Ability", "",
			["1 = PMA/PMD has the ability to detect a fault condition on the receive path.",
			"0 = PMA/PMD does not have the ability to detect a fault condition on the receive path."]],
	["11", "RO,LH", "0x0", "Transmit Fault", "",
			["1 = There is a fault condition on the transmit path.",
			"0 = There is no fault condition on the transmit path."]],
	["10", "RO,LH", "0x0", "Receive Fault", "",
			["1 = Fault condition on the receive path.",
			"0 = No fault condition on the receive path."]],
	["9", "RO", "0x1", "Extended Abilities", "",
			["1 = PMA/PMD Extended abilities listed in 1.11",
			"0 = No extended abilities listed in 1.11"]],
	["8", "RO", "0x1", "PMD Transmit Disable Ability", "",
			["1 = PMD has the ability to disable the transmit path.",
			"0 = PMD does not have the ability to disable the transmit path."]],
	["7", "RO", "0x0", "10GBASE-SR Ability", "",
			["1 = Able",
			"0 = Not able"]],
	["6", "RO", "0x0", "10GBASE-LR Ability", "",
			["1 = Able",
			"0 = Not able"]],
	["5", "RO", "0x0", "10GBASE-ER Ability", "",
			["1 = Able",
			"0 = Not able"]],
	["4", "RO", "0x0", "10GBASE-LX4 Ability", "",
			["1 = Able",
			"0 = Not able"]],
	["3", "RO", "0x0", "10GBASE-SW Ability", "",
			["1 = Able",
			"0 = Not able"]],
	["2", "RO", "0x0", "10GBASE-LW Ability", "",
			["1 = Able",
			"0 = Not able"]],
	["1", "RO", "0x0", "10GBASE-EW Ability", "",
			["1 = Able",
			"0 = Not able"]],
	["0", "RO", "0x1", "PMA Loopback Ability", "",
			["1 = Able",
			"0 = Not able"]]]],
[1, "0x0009", "10G PMA Transmit Disable",
	[["15:5", "R/W", "0x000", "Reserved. Set to 00000000000."],
	["4", "R/W", "0x0", "PMA Transmit Disable Pair D", "",
			["0 = Enable the transmitter.",
			"1 = Disable the transmitter."]],
	["3", "R/W", "0x0", "PMA Transmit Disable Pair C", "",
			["0 = Enable the transmitter.",
			"1 = Disable the transmitter."]],
	["2", "R/W", "0x0", "PMA Transmit Disable Pair B", "",
			["0 = Enable the transmitter.",
			"1 = Disable the transmitter."]],
	["1", "R/W", "0x0", "PMA Transmit Disable Pair A", "",
			["0 = Enable the transmitter.",
			"1 = Disable the transmitter."]],
	["0", "R/W", "0x0", "Global PMA Transmit Disable (All Pairs)", "",
			["0 = Enable the transmitters.",
			"1 = Disable the transmitters."]]]],
[1, "0x000a", "10G PMA/PMD Signal Detect",
	[["15:5", "RO", "0x000", "Reserved. Set to 00000000000."],
	["4", "RO", "0x0", "Reserved", "This bit has no effect.",
			["0 = Signal is not detected on receive lane 3."]],
	["3", "RO", "0x0", "Reserved", "This bit has no effect.",
			["0 = Signal is not detected on receive lane 2."]],
	["2", "RO", "0x0", "Reserved", "This bit has no effect.",
			["0 = Signal is not detected on receive lane 1."]],
	["1", "RO", "0x0", "Reserved", "This bit has no effect.",
			["0 = Signal is not detected on receive lane 0."]],
	["0", "RO", "0x0", "Global PMD Receive Signal Detect",
		"The NGBASE-T signal is on line.",
			["1 = Signal has been detected on receive.",
			"0 = Signal has not been detected on receive."]]]],
[1, "0x000b", "PMA/PMD Extended Ability",
	[["15", "RO", "0x0", "Reserved. Set to 0."],
	["14", "RO", "0x1",
		"2.5/5GBASE-T",
			["1 = PMA/PMD has 2.5G/5G Extended Abilities in 1.21."]],
	["13:9", "RO", "0x00", "Reserved. Set to 00000."],
	["8", "RO", "0x1", "10BASE-T", "",
			["1 = PMA/PMD is able to perform 10BASE-T."]],
	["7", "RO", "0x1", "100BASE-TX", "",
			["1 = PMA/PMD is able to perform 100BASE-TX."]],
	["6", "RO", "0x0", "1000BASE-KX", "",
			["0 = PMA/PMD is not able to perform 1000BASE-KX."]],
	["5", "RO", "0x1", "1000BASE-T", "",
			["1 = PMA/PMD is able to perform 1000BASE-T."]],
	["4", "RO", "0x0", "10GBASE-KR", "",
			["0 = PMA/PMD is not able to perform 10GBASE-KR."]],
	["3", "RO", "0x0", "10GBASE-KX4", "",
			["0 = PMA/PMD is not able to perform 10GBASE-KX4."]],
	["2", "RO", "0x1", "10GBASE-T", "",
			["1 = PMA/PMD is able to perform 10GBASE-T (88X3540 only)."]],
	["1", "RO", "0x0", "10GBASE-LRM", "",
			["0 = PMA/PMD is not able to perform 10GBASE-LRM."]],
	["0", "RO", "0x0", "10GBASE-CX4", "",
			["0 = PMA/PMD is not able to perform 10GBASE-CX4."]]]],
[1, "0x000e", "PMA/PMD Package Identifier 1",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"Set to 0000000000101011. Marvell OUI is 0x005043."]]],
[1, "0x000f", "PMA/PMD Package Identifier 2",
	[["15:10", "RO", "0x02", "Organizationally Unique Identifier Bit 19:24",
		"Set to 000010."],
	["9:4", "RO", "0x0", "Model Number", "This is the same as 1.0003.9:4."],
	["3:0", "RO", "0x0", "Revision Number", "This is the same as 1.0003.3:0."]]],
[1, "0x0015", "2.5/5G PMA/PMD Extended Ability",
	[["15:2", "RO", "0x0000", "Reserved. Set to 0."],
	["1", "RO", "0x1", "5GBASE-T Ability", "",
			["1 = PMA/PMD is not able to perform 5GBASE-T."]],
	["0", "RO", "0x1", "2.5GBASE-T Ability", "",
			["1 = PMA/PMD is not able to perform 2.5GBASE-T."]]]],
[1, "0x0081", "MultiGBASE-T Status Register Valid",
	[["15:1", "RO", "0x0000", "Reserved. Set to 000000000000000."],
	["0", "RO", "0x0", "Link Partner Information Valid", "",
			["1 = The link partner information is valid.",
			"0 = The link partner information is not valid."]]]],
[1, "0x0082", "MultiGBASE-T Pair Swap and Polarity",
	[["15:12", "RO", "0x0", "Reserved. Set to 0000."],
	["11", "RO", "0x0", "Pair D Polarity",
		"If register 1.0082.1 = 1, then this bit reflects the condition on. MDIP/N[2], otherwise this bit reflects the condition on MDIP/N[3]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair D is reversed.",
			"0 = Polarity of Pair D is not reversed."]],
	["10", "RO", "0x0", "Pair C Polarity",
		"If register 1.0082.1 = 1, then this bit reflects the condition on. MDIP/N[3], otherwise this bit reflects the condition on MDIP/N[2]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair C is reversed.",
			"0 = Polarity of Pair C is not reversed."]],
	["9", "RO", "0x0", "Pair B Polarity",
		"If register 1.0082.0 = 1, then this bit reflects the condition on. MDIP/N[0], otherwise this bit reflects the condition on MDIP/N[1]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair B is reversed.",
			"0 = Polarity of Pair B is not reversed."]],
	["8", "RO", "0x0", "Pair A Polarity",
		"If register 1.0082.0 = 1, then this bit reflects the condition on. MDIP/N[1], otherwise this bit reflects the condition on MDIP/N[0]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair A is reversed.",
			"0 = Polarity of Pair A is not reversed."]],
	["7:2", "RO", "0x00", "Reserved. Set to 000000."],
	["1:0", "RO", "0x3", "MDI/MDIX Transmit Configuration", "",
			["00 = Pair A/B Crossover and Pair C/D Crossover",
			"01 = Reserved",
			"10 = Reserved",
			"11 = No Crossover"]]]],
[1, "0x0083", "MultiGBASE-T Tx Power Level Setting",
	[["15:13", "RO", "0x0", "Link Partner Tx Power Level Setting",
		"1.0083.15:13 is valid only if 1.0081.0 is set to 1.",
			["000 = 0 dB",
			"001 = 2 dB",
			"010 = 4 dB",
			"011 = 6 dB",
			"100 = 8 dB",
			"101 = 10 dB",
			"110 = 12 dB",
			"111 = 14 dB"]],
	["12:10", "RO", "0x0", "Tx Power Level Setting", "",
			["000 = 0 dB",
			"001 = 2 dB",
			"010 = 4 dB",
			"011 = 6 dB",
			"100 = 8 dB",
			"101 = 10 dB",
			"110 = 12 dB",
			"111 = 14 dB"]],
	["9:1", "RO", "0x0", "Reserved. Set to 000000000."],
	["0", "R/W", "0x0", "Short Reach Mode", "",
			["1 = PHY is operating in short reach mode.",
			"0 = PHY is not operating in short reach mode."]]]],
[1, "0x0084", "MultiGBASE-T Test Mode",
	[["15:13", "R/W", "0x0", "Test Mode Control", "",
			["000 = Normal operation",
			"001 = Test Mode 1",
			"010 = Test Mode 2",
			"011 = Test Mode 3",
			"100 = Test Mode 4",
			"101 = Test Mode 5",
			"110 = Test Mode 6",
			"111 = Test Mode 7"]],
	["12:10", "R/W", "0x0", "Transmitter Test Frequencies", "",
			["000 = Reserved",
			"001 = Dual Tone 1",
			"010 = Dual Tone 2",
			"011 = Reserved",
			"100 = Dual Tone 3",
			"101 = Dual Tone 4",
			"110 = Dual Tone 5",
			"111 = Reserved"]],
	["9:0", "R/W", "0x000", "Reserved. Set to 0000000000."]]],
[1, "0x0085", "MultiGBASE-T SNR Operating Margin Channel A",
	[["15:0", "RO", "0x0000", "SNR Operating Margin Channel A",
		"Each bit represents 0.1 dB."]]],
[1, "0x0086", "MultiGBASE-T SNR Operating Margin Channel B",
	[["15:0", "RO", "0x0000", "SNR Operating Margin Channel B",
		"Each bit represents 0.1 dB."]]],
[1, "0x0087", "MultiGBASE-T SNR Operating Margin Channel C",
	[["15:0", "RO", "0x0000", "SNR Operating Margin Channel C",
		"Each bit represents 0.1 dB."]]],
[1, "0x0088", "MultiGBASE-T SNR Operating Margin Channel D",
	[["15:0", "RO", "0x0000", "SNR Operating Margin Channel D",
		"Each bit represents 0.1 dB."]]],
[1, "0x0089", "MultiGBASE-T Minimum Margin Channel A",
	[["15:0", "RO,RS", "0xffff", "Minimum Margin Channel A",
		"Each bit represents 0.1 dB."]]],
[1, "0x008a", "MultiGBASE-T Minimum Margin Channel B",
	[["15:0", "RO,RS", "0xffff", "Minimum Margin Channel B",
		"Each bit represents 0.1 dB."]]],
[1, "0x008b", "MultiGBASE-T Minimum Margin Channel C",
	[["15:0", "RO,RS", "0xffff", "Minimum Margin Channel C",
		"Each bit represents 0.1 dB."]]],
[1, "0x008c", "MultiGBASE-T Minimum Margin Channel D",
	[["15:0", "RO,RS", "0xffff", "Minimum Margin Channel D",
		"Each bit represents 0.1 dB."]]],
[1, "0x008d", "MultiGBASE-T Rx Signal Power Channel A",
	[["15:0", "RO", "0x0000", "Rx Signal Power Channel A",
		"Each bit represents 0.1 dBm."]]],
[1, "0x008e", "MultiGBASE-T Rx Signal Power Channel B",
	[["15:0", "RO", "0x0000", "Rx Signal Power Channel B",
		"Each bit represents 0.1 dBm."]]],
[1, "0x008f", "MultiGBASE-T Rx Signal Power Channel C",
	[["15:0", "RO", "0x0000", "Rx Signal Power Channel C",
		"Each bit represents 0.1 dBm."]]],
[1, "0x0090", "MultiGBASE-T Rx Signal Power Channel D",
	[["15:0", "RO", "0x0000", "Rx Signal Power Channel D",
		"Each bit represents 0.1 dBm."]]],
[1, "0x0091", "MultiGBASE-T Skew Delay Channel B",
	[["15", "RO", "0x0", "Reserved. Set to 0."],
	["14:8", "RO", "0x00", "Skew Delay Channel B"],
	["7:0", "RO", "0x00", "Reserved. Set to 00000000."]]],
[1, "0x0092", "MultiGBASE-T Skew Delay Channel C and D",
	[["15", "RO", "0x0", "Reserved. Set to 0."],
	["14:8", "RO", "0x00", "Skew Delay Channel D"],
	["7", "RO", "0x0", "Reserved. Set to 0."],
	["6:0", "RO", "0x00", "Skew Delay Channel C"]]],
[1, "0x0093", "NGBASE-T Fast Retrain Status and Control",
	[["15:11", "RO,RC", "0x00", "Link Partner Fast Retrain Count",
		"This counts number of fast retrains requested by the link partner. This clears on read, does not rollover."],
	["10:6", "RO,RC", "0x00", "LD Fast Retrain Count", 
		"This counts the number of fast retrains requested by local device. This clears on read, does not rollover."],
	["5", "RO", "0x0", "Reserved. Set to 0."],
	["4", "RO", "0x1", "Fast Retrain Ability", "",
			["1 = Fast Retrain capability is supported.",
			"0 = Fast Retrain capability is not supported."]],
	["3", "RO", "0x0", "Fast Retrain Negotiated", "",
			["1 = Fast was negotiated (LD and link partner both advertised fast retrain).",
			"0 = Fast Retrain was not negotiated."]],
	["2:1", "R/W", "0x1", "Fast Retrain Signal Type", "",
			["00 = PHY signals IDLE during fast retrain.",
			"01 = PHY signals Local Fault during fast retrain.",
			"10 = PHY signals Link Interruption during fast retrains.",
			"11 = Reserved"]],
	["0", "R/W", "0x0", "Fast Retrain Enable", "",
			["1 = Fast retrain is enabled.",
			"0 = Fast retrain is disabled."]]]],
[1, "0xc000", "XG Extended Control Register",
	[["15", "R/W,SC", "0x0", "Special Software Reset",
		"This bit will hardware reset the XG module.",
			["1 = Reset",
			"0 = Normal"]],
	["14", "R/W", "0x0", "Dynamic Power Scaling Disable",
		"This bit will disable power scaling and fully enable FEXT and echo cancellers.",
			["1 = Disable",
			"0 = Normal operation"]],
	["13", "RO", "0x0", "Link Partner Short Reach Mode", "",
			["1 = The link partner is operating in short reach mode.",
			"0 = The link partner is not operating in short reach mode."]],
	["12", "R/W", "0x0", "NBASE-T Latency R/W 0x0 Retain", "",
			["1 = High latency (default, reduced power)",
			"0 = Low latency"]],
	["11", "R/W", "0x0", "XG Line Loopback", "",
			["1 = Set XG module to loop data back towards line.",
			"0 = Normal operation"]],
	["10", "R/W", "0x0", "NBASE-T Disable", "",
			["1 = Disable NBASE-T OUI advertisement page (MP5).",
			"0 = Enable NBASE-T OUI advertisement page."]],
	["9", "R/W", "0x0", "Reserved. Set to 0."],
	["8", "R/W", "0x0", "EMI Canceller Disable", "",
			["1 = Disable EMI cancellation.",
			"0 = Enable EMI cancellation."]],
	["7", "R/W", "0x0", "CMN Canceller Disable", "",
			["1 = Disable common mode noise cancellation.",
			"0 = Enable common mode noise cancellation."]],
	["6", "R/W", "0x1", "Reserved", "Reserved, set to 1."],
	["5:4", "R/W", "0x2", "AEC Mode", "",
			["11 = Reserved",
			"10 = Analog echo canceller is enabled when required.",
			"01 = Analog echo canceller is forced on.",
			"00 = Analog echo canceller is force off."]],
	["3", "R/W", "0x0", "Reserved. Set to 0."],
	["2", "R/W", "0x0", "FEXT Mode", "",
			["1 = FEXT Canceller is always enabled.",
			"0 = FEXT Canceller is enabled when required."]],
	["1", "R/W", "0x0", "Reserved. Set to 0."],
	["0", "R/W", "0x0", "Swap ABCD", "",
			["1 = Swap pairs ABCD to DCBA.",
			"0 = Do not swap pairs."]]]],
[1, "0xc001", "XG Extended Status Register",
	[["15", "RO,LH", "0x0", "Short Reach Fault", "",
			["1 = The link failed to train in short reach mode because cable is too long.",
			"0 = There is no short reach fault."]],
	["14:12", "RO", "0x0", "Reserved. Set to 000."],
	["11:8", "RO", "0x0", "XG Mode[3:0]",
		"This is 4-bit code describing XG module mode of operation.",
		["0000 = during reset/power-on init, state is 0 for power on, non-zero for AN",
		"0001 = during 10GBASE-T/5G/2.5G training/data",
		"0010 = T-unit powered-down/low power mode",
		"0011 = during a test mode",
		"0100 = during 1000BASE-T training/data",
		"0101 = during 100BASE-T training/data",
		"0110 = during 10BASE-T training/data",
		"1000 = device has no T unit/copper ability",
		"1001 = during 5G training, only on X33X0/E20X0/E21X0/X35X0 devices",
		"1010 = during 2.5G training, only on X33X0/E20X0/E21X0/X35X0 devices",
		"1011 = while loading the serdes firmware, only on X35X0 PHYs"]],
	["7:0", "RO", "0x00", "XG State[7:0]",
		"This is 8-bit code describing XG module state within operating mode."]]],
[1, "0xc003", "MDIO Test 1",
	[["15:0", "R/W", "0x0000", "Test[15:0]", 
		"R/W the register to test MDIO reliability. This has no effect on operation."]]],
[1, "0xc004", "MDIO Test 2",
	[["15:0", "R/W", "0x0000", "Test[15:0]",
		"R/W the register to test MDIO reliability. This has no effect on operation."]]],
[1, "0xc005", "MDIO Test 3",
	[["15:0", "R/W", "0x0000", "Test[15:0]",
		"R/W the register to test MDIO reliability. This has no effect on operation."]]],
[1, "0xc008", "XG Misc Control/Status",
	[["15:12", "R/W", "0x0", "Reserved. Set to 00000."],
	["11", "R/W", "0x0", "Long Reach Mode Enable", "",
			["1 = Enable 2.5G Long Reach mode.",
			"0 = 2.5G Long Reach Mode is not activated."]],
	["10", "R/W", "0x0", "Power Management Interrupt Enable", "",
			["1 = Enable power_management interrupt signal to cause a interrupt to controller.",
			"0 = Disable power_management interrupt signal to cause a interrupt to controller."]],
	["9", "R/W", "0x0", "External SW Interrupt Enable", "",
			["1 = Enable external SW interrupt from 1.C008.1.",
			"0 = Disable external SW interrupt from 1.C008.1."]],
	["8", "R/W", "0x0", "External HW Interrupt Enable", "",
			["1 = Enable external HW interrupt request to processor.",
			"0 = Disable external HW interrupt request to processor."]],
	["7:4", "R/W", "0x8", "XG TX Level",
		"This sets the NGBASE-T transmit power level."],
	["3", "RO,LH", "0x0", "External Soft Reset Status", "",
			["1 = External soft reset had appeared on the soft reset input.",
			"0 = No external soft reset appeared."]],
	["2", "RO,LH", "0x0", "Power Management Interrupt Status", "",
			["1 = Power Management interrupt request appeared.",
			"0 = No AFED/Power Management interrupt request appeared."]],
	["1", "R/W,SC", "0x0", "External SW Interrupt Request", "",
			["1 = This causes an interrupt request to be sent to the XG controller if 1.C009 is high.",
			"0 = There is no external SW interrupt request."]],
	["0", "RO,LH", "0x0", "External HW Interrupt Status", "",
			["1 = An external HW interrupt request appeared on the interrupt input.",
			"0 = No external HW interrupt request appeared on the interrupt input."]]]],
[1, "0xc00b", "Test Control",
	[["15:6", "R/W", "0x000", "Reserved. Set to 0."],
	["5", "R/W", "0x0", "Packet Generator Injection to XG Rx", "",
			["1 = Packet generator output is injected into XG Rx signal of the MAC side.",
			"0 = Packet generator output injection to XG Rx is disabled."]],
	["4", "R/W", "0x0", "Packet Generator Injection to PCS Tx", "",
			["1 = Packet generator output is injected into PCS Tx signal of the line side.",
			"0 = Packet generator output injection to PCS Tx is disabled."]],
	["3", "R/W", "0x0", "Packet Checker Selection", "",
			["1 = Packet checker input connected to XG Tx signal from the MAC side.",
			"0 = Packet checker input connected to PCS Rx signal from the line side."]],
	["2", "R/W", "0x0", "Echo Test Start", "",
			["1 = This starts the NGBASE-T echo test (1.C00C.14=1 indicates that the test is complete).",
			"0 = This quits the echo test and returns to normal mode once then echo test has been selected (no effect otherwise)."]],
	["1:0", "R/W", "0x0", "Reserved. Set to 0."]]],
[1, "0xc00c", "Test Status",
	[["15", "RO", "0x0", "BIST Progress", "BIST is in process, should be true only during reset time or echo test time",
			["1 = The power-up BIST is in progress.",
			"0 = No BIST is in progress."]],
	["14", "RO", "0x0", "Echo Test Complete Flag", "Non-fatal BIST status, echo test is done",
			["1 = The echo test is complete, results valid for reading.",
			"0 = The echo test is in progress (1.C00B.2=1), or not selected."]],
	["13", "RO", "0x0", "SERDES firmware load is in progress.", ""],
	["12", "RO", "0x0", "SERDES firmware reload skipped.", "Info-only BIST,  Serdes load in process, T unit firmware not loaded yet"],
	["11", "RO", "0x0", "SERDES firmware load failed, fatal error.", "Info-only BIST, last reset was caused by a T unit processor reset, Serdes firmware load skipped"],
	["10", "RO", "0x0", "Reserved.", "Fatal BIST, Serdes firmware load failed, T unit firmware will not load"],
	["9", "RO", "0x0", "The device is not supported, fatal error.", "BIST will not run, wrong firmware for this device, firmware will not run"],
	["8", "RO", "0x0", "Reserved.", "BIST will not run, no copper unit in this device"],
	["7", "RO", "0x0", "BIST is waiting for low power condition to clear.", "Non-fatal BIST status, BIST is waiting for low power condition to clear before running"],
	["6", "RO", "0x0", "The firmware corrected an ECC error.", "Non-fatal BIST status, sw corrected an ECC RAM error. Note: on engineering-builds this is fatal."],
	["5", "RO", "0x0", "Software error, fatal error.", "Fatal BIST Software Error, only valid on engineering builds"],
	["4", "RO", "0x0", "RTOS failed.", "Fatal BIST Couldn't allocate OS resources"],
	["3", "RO", "0x0", "ENX failed, fatal error.", "Fatal BIST status, XG ENX test failed"],
	["2", "RO", "0x0", "PMA failed, fatal error.", "Fatal BIST status, XG PMA test failed"],
	["1", "RO", "0x0", "Checksums exceeded.", "Non-fatal BIST status, indicates 2 or more tries to load from SPI flash was needed"],
	["0", "RO", "0x0", "Abnormal restart.", "Non-fatal BIST status, last reset was caused by a processor error. Note: on engineering-builds this is fatal."]]],
[1, "0xc00d", "Cable Diagnostics Control/Status",
	[["15", "R/W", "0x0", "Start Cable Test", "",
			["1 = Start running cable diagnostics (SC only when bit 12 = 0).",
			"0 = This removes cable diagnostics mode when bit 12 = 1."]],
	["14", "R/W", "0x0", "Reserved. Set to 0."],
	["13", "R/W", "0x0", "Disable Inter-pair Short Test", "",
			["1 = This disables checking for inter-pair shorts.",
			"0 = This enables checking for inter-pair shorts."]],
	["12", "R/W,SC", "0x0", "Break Link", "",
			["1 = This drops link if the link is up and runs full diagnostics (stays in diag mode).",
			"0 = This will not break the link. This reports length only if the link is up at 10/5/2.5G rate."]],
	["11", "RO", "0x0", "Test Status", "",
			["1 = The test is in progress.",
			"0 = The test is complete."]],
	["10:0", "R/W", "0x000", "Reserved. Set to 00000000000."]]],
[1, "0xc00e", "Cable Diagnostics Results 1",
	[["15:12", "RO", "0x0", "Results Pair D", "Termination Code for Pair D"],
	["11:8", "RO", "0x0", "Results Pair C", "Termination Code for Pair C"],
	["7:4", "RO", "0x0", "Results Pair B", "Termination Code for Pair B"],
	["3:0", "RO", "0x0", "Results Pair A", "Termination Code for Pair A"]]],
[1, "0xc00f", "Cable Diagnostics Results 2",
	[["15:8", "RO", "0x00", "Length Pair D", "Length for Pair D in meters"],
	["7:0", "RO", "0x00", "Length Pair C", "Length for Pair C in meters"]]],
[1, "0xc010", "Cable Diagnostics Results 3",
	[["15:8", "RO", "0x00", "Length Pair B", "Length for Pair B in meters"],
	["7:0", "RO", "0x00", "Length Pair A", "Length for Pair A in meters"]]],
[1, "0xc011", "Firmware Revision 1",
	[["15:8", "RO", "0x00", "Firmware Revision A",
		"Reports firmware revision in format A.B.C.D. These represent part A, major revision number"],
	["7:0", "RO", "0x00", "Firmware Revision B",
		"Reports firmware revision in format A.B.C.D. These represent part B, minor revision number"]]],
[1, "0xc012", "Firmware Revision 1",
	[["15:8", "RO", "0x00", "Firmware Revision C",
		"Reports firmware revision in format A.B.C.D. These represent part C, incremental (sub-minor revision)"],
	["7:0", "RO", "0x00", "Firmware Revision D",
		"Reports firmware revision in format A.B.C.D. These represent part D, test build number. 0 represents a released build."]]],
[1, "0xc031", "1G Misc Control",
	[["15:11", "R/W", "0x00", "Reserved R/W", "Set to 0s."],
	["10", "R/W", "0x0", "1G Fast Link Drop Enable", "",
			["1 = Enable",
			"0 = Disable"]],
	["9:8", "R/W", "0x0", "1G Fast Link Drop Timer",
		"This sets a delay timer for 1G fast link drop:",
			["00 = 0s",
			"01 = 10.06 to 8.8 ms",
			"10 = 20.13 to 18.87 ms",
			"11 = 20.13 to 18.87 ms"]],
	["7:0", "R/W", "0x00", "Reserved. Set to 0s."]]],
[1, "0xc032", "MultiGig Receiver Status",
	[["15:12", "R/W", "0x00", "Reserved. Set to 0s."],
	["11", "RO", "0x0", "Pair D Polarity",
		"If register 1.0082.1 = 1, then this bit reflects the condition on. MDIP/N[2], otherwise this bit reflects the condition on MDIP/N[3]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair D is reversed.",
			"0 = Polarity of Pair D is not reversed."]],
	["10", "RO", "0x0", "Pair C Polarity",
		"If register 1.0082.1 = 1, then this bit reflects the condition on. MDIP/N[3], otherwise this bit reflects the condition on MDIP/N[2]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair C is reversed.",
			"0 = Polarity of Pair C is not reversed."]],
	["9", "RO", "0x0", "Pair B Polarity",
		"If register 1.0082.0 = 1, then this bit reflects the condition on. MDIP/N[0], otherwise this bit reflects the condition on MDIP/N[1]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair B is reversed.",
			"0 = Polarity of Pair B is not reversed."]],
	["8", "RO", "0x0", "Pair A Polarity",
		"If register 1.0082.0 = 1, then this bit reflects the condition on. MDIP/N[1], otherwise this bit reflects the condition on MDIP/N[0]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair A is reversed.",
			"0 = Polarity of Pair A is not reversed."]],
	["7:2", "RO", "0x0", "Reserved. Set to 000000."],
	["1:0", "RO", "0x3", "MDI/MDIX Transmit Configuration",
		"The no crossover case is where the receiver is configured as follows: MDIP/N[0] = Pair A. MDIP/N[1] = Pair B. MDIP/N[2] = Pair C. MDIP/N[3] = Pair D all bits are RO, HW Rst 0, SW Rst 0.",
			["00 = Pair A/B Crossover and Pair C/D Crossover",
			"01 = Pair C/D Crossover Only",
			"10 = Pair A/B Crossover Only",
			"11 = No Crossover"]]]],
[1, "0xc033", "EEE Buffer Control",
	[["15:8", "R/W", "0x12", "XGMII Enter Timeout",
		"This is the LPI enter timer when the port speed is 10/5/2.5 Gbps. The time unit is in us. The default is 18 us."],
	["7:2", "R/W", "0x00", "Reserved. Set to 000000."],
	["1", "R/W", "0x0", "EEE Enable",
		"This mode is only valid when T Unit EEE is enabled.",
			["0 = EEE disable",
			"1 = EEE enable"]],
	["0", "R/W", "0x0", "LPI Mode", "",
			["0 = Transparent Mode (Slave EEE-aware)",
			"1 = Legacy Mode (Master), Enable EEE Buffer"]]]],
[1, "0xc034", "NBASE-T Downshift Control",
	[["15:6", "R/W", "0x000", "Reserved. Set to 0000000000."],
	["4", "R/W", "0x0", "Downshift Enable", "",
			["1 = Enable Downshift.",
			"0 = Disable Downshift."]],
	["3:0", "R/W", "0x2", "Downshift Threshold",
		"This is the number of link attempts allowed before changing advertised speed."]]],
[1, "0xc035", "NBASE-T Downshift Status",
	[["15:13", "RO", "0x0", "Reserved. Set to 000."],
	["12:9", "RO", "0x0", "Downshift Count",
		"Number of link attempts at the current advertised speed"],
	["8:4", "RO", "0x00", "Reserved. Set to 000000."],
	["3", "RO", "0x0", "Downshift from 10G", "",
			["1 = Downshift occurred from 10G to lower speed",
			"0 = No downshift from 10G occurred"]],
	["2", "RO", "0x0", "Downshift from 5G", "",
			["1 = Downshift occurred from 5G to lower speed",
			"0 = No downshift from 5G occurred"]],
	["1", "RO", "0x0", "Downshift from 2.5G", "",
			["1 = Downshift occurred from 2.5G to lower speed",
			"0 = No downshift from 2.5G occurred"]],
	["0", "RO", "0x0", "Downshift from 1G", "",
			["1 = Downshift occurred from 1G to lower speed",
			"0 = No downshift from 1G occurred"]]]],
[1, "0xc050", "Boot Status",
	[["15:11", "RO", "0x00", "Reserved. Set to 00000."],
	["10", "RO", "0x0", "Header Section", "",
			["1 = Status bits correspond to the second section/header.",
			"0 = Status bits correspond to the first section/header."]],
	["9:8", "RO", "0x0", "UPC Reset Cause", "",
			["1 = Watchdog or processor self reset occurred.",
			"0 = Processor was reset externally (boot status may have not been cleared)."]],
	["7", "RO", "0x0", "SPI Transfer in Progress", "",
			["1 = An SPI transfer from flash to RAM is in progress.",
			"0 = No SPI transfer from flash to RAM is in progress."]],
	["6", "R/W", "0x0", "Application Code Downloaded Indication", "",
			["1 = Written by host to indicate RAM now contains valid code ready to be executed.",
			"0 = Flash is being used or boot code is waiting on RAM download from host."]],
	["5", "RO", "0x0", "Checksum Good", "",
			["1 = Code loaded from flash to RAM has a good checksum.",
			"0 = Checksum has not been performed or failed (see section and fatal error)."]],
	["4", "RO", "0x0", "Application Code Started", "",
			["1 = Set to 1 by application code in RAM once it starts executing.",
			"0 = Application code in RAM has not yet started."]],
	["3", "RO", "0x0", "Complete Indication", "",
			["1 = Boot code has run to completion.",
			"0 = Boot code is running or waiting."]],
	["2:1", "RO", "0x0", "Progress",
		"This indicates progress/state of boot code:",
			["00 = Boot code is in the initial stage.",
			"01 = Waiting on download to RAM from host.",
			"10 = Starting to do a checksum over RAM following SPI/flash upload.",
			"11 = Jumping to application code in RAM."]],
	["0", "RO", "0x0", "Fatal Error", "",
			["1 = A fatal error has occurred. Boot code halted.",
			"0 = No fatal error has occurred."]]]],
[1, "0xc055", "XG Link Drop Control",
	[["15:4", "R/W", "0x000", "Reserved. Set to 0x000."],
	["3", "R/W", "0x0", "Clear Count", "",
			["1 = Clear the link drop counter if 1.C055.0 (Enable) is '1' AND 1.C055.2 (Clear Mode) is '0'.",
			"0 = The link drop counter can increment if enabled via 1.C055.0 (Enable)."]],
	["2", "R/W", "0x1", "Clear Mode", "",
			["1 = The link drop counter clears when it is read.",
			"0 = The link drop counter clears only by setting 1.C055.3 - Clear Count bit of this register."]],
	["1", "R/W", "0x0", "Rollover", "",
			["1 = The link drop counter will roll over when it reaches 0xffff and a subsequent link drop occurs.",
			"0 = The link drop counter will saturate at 0xffff."]],
	["0", "R/W", "0x0", "Enable", "",
			["1 = The link drop counter is enabled for counting and clearing.",
			"0 = The link drop counter is disabled. It will not increment nor can it be cleared when disabled."]]]],
[1, "0xc056", "XG Link Drop Count",
	[["15:0", "RO", "0x0000", "Link Drop Count"]]],
[3, "0xd800", "PTP Clock Enable Register",
	[["15:9", "R/W", "0x00", "Reserved"],
	["8", "R/W", "0x0", "PTP Clock Enable", "",
			["1 = This enables the clock going into the PTP block.",
			"0 = This shuts down the clock going into the PTP block."]],
	["7", "R/W", "0x0", "ENX ADAPT Clock Enable", "",
			["1 = This enables the clock going into the ENX_ADAPT block.",
			"0 = This shuts down the clock going into the ENX_ADAPT block."]],
	["6", "R/W", "0x0", "ENX MULT Clock Enable", "",
			["1 = This enables the clock going into the ENX_MULT block.",
			"0 = This shuts down the clock going into the ENX_MULT block."]],
	["5", "R/W", "0x0", "ENX IFFT Clock Enable", "",
			["1 = This enables the clock going into the ENX_IFFT block.",
			"0 = This shuts down the clock going into the ENX_IFFT block."]],
	["4", "R/W", "0x0", "ENX FFT Clock Enable", "",
			["1 = This enables the clock going into the ENX_FFT block.",
			"0 = This shuts down the clock going into the ENX_FFT block."]],
	["3", "R/W", "0x0", "PMR Clock Enable", "",
			["1 = This enables the clock going into the 10G PMA Rx block.",
			"0 = This shuts down the clock going into the PMA Rx block."]],
	["2", "R/W", "0x0", "PMR Clock Enable", "",
			["1 = This enables the clock going into the 10G PMA Tx block.",
			"0 = This shuts down the clock going into the PMA Tx block."]],
	["1", "R/W", "0x0", "LDPD Clock Enable", "",
			["1 = This enables the clock going into the 10G LDPD block.",
			"0 = This shuts down the clock going into the LDPD block."]],
	["0", "R/W", "0x0", "PCS Clock Enable", "",
			["1 = This enables the clock going into the 10G PCS block.",
			"0 = This shuts down the clock going into the PCS block."]]]],
[3, "0xd801", "PTP Reset Control Register",
	[["15", "R/W", "0x1", "Reset CLKD4 Enable",
		"This enables PMR_RESET_N, bit3, to reset CLKD4 logic. The default is enabled."],
	["14", "R/W", "0x1", "Reset PMR Enable",
		"Enable PMR_RESET_N, bit3, to reset PMR data path logic. The default is enabled."],
	["13:7", "R/W", "0x7f", "Reserved"],
	["6", "R/W", "0x1", "PMR Reset Enable",
		"This is the active low reset for the PTP block."],
	["5", "R/W", "0x0", "AFED Reset Enable",
		"This is the active low reset for the AFED/Power Management block."],
	["4", "R/W", "0x1", "ENX Reset Enable",
		"This is the active low reset for the ENX block."],
	["3", "R/W", "0x1", "PMR Reset Enable",
		"This is the active low reset for the 10G PMA Rx block."],
	["2", "R/W", "0x1", "PMT Reset Enable",
		"This is the active low reset for the 10G PMA Tx block."],
	["1", "R/W", "0x1", "LDPD Reset Enable",
		"This is the active low reset for the LDPD block."],
	["0", "R/W", "0x1", "PCS Reset Enable",
		"This is the active low reset for the 10G PCS block."]]],
[3, "0xd822", "PTP Control 0 Register",
	[["15:14", "RO", "0x0", "Jumbo Mode",
		"This controls the PTP IP Jumbo mode input."],
	["13", "R/W", "0x0", "Preamble Check",
		"This controls the PTP IP Preamble Check input."],
	["12", "R/W", "0x0", "IGR Preempt Enable",
		"This controls the PTP IP IGR Preempt Enable input."],
	["11", "R/W", "0x0", "Keep Scan After",
		"This controls the PTP IP Keep Scan After input."],
	["10:9", "R/W", "0x0", "TCAM Mode",
		"This controls the PTP IP TCAM inputs."],
	["8", "R/W", "0x0", "Speed Overwrite",
		"Set this to use this CSR to overwrite PTP port_speed."],
	["7:5", "R/W", "0x0", "Port Speed",
		"When SPD_OW is set, the controls the PTP IP port_speed[2:0] input.",
			["000 = 10M",
			"001 = 100M",
			"010 = 1G",
			"111 = 10G",
			"110 = 2.5G (and ALT_SPD=1)",
			"111 = 5G (and ALT_SPD=1)"]],
	["4", "R/W", "0x0", "Alt Speed",
		"When SPD_OW is set, the controls the PTP IP alt_speed input."],
	["3:0", "R/W", "0x0", "TOD Control",
		"This controls the time-of-day (TOD) clocks."]]],
[3, "0xd823", "PTP Control 1 Register",
	[["15", "R/W", "0x0", "Reduce PTP",
		"This controls the PTP IP Reduce PTP input."],
	["14", "R/W", "0x0", "PHY Active",
		"This controls the PTP IP PHY Active input."],
	["13", "R/W", "0x0", "Test Speedup",
		"This controls the PTP IP Test Speedup input."],
	["12", "R/W", "0x0", "One Step Enable",
		"This controls the PTP IP One Step Enable input."],
	["11", "R/W", "0x0", "PTP External Clock",
		"This controls the PTP IP PTP External Clock input."],
	["10", "R/W", "0x0", "Management2 INV Clock",
		"This controls the PTP IP Management2 INV Clock input."],
	["9", "R/W", "0x0", "Reduce PTP TS",
		"This controls the PTP IP Reduce PTP TS input."],
	["8", "R/W", "0x0", "Reduce PTP 1588",
		"This controls the PTP IP Reduce PTP 1588 input."],
	["7", "R/W", "0x0", "PMA Clock Select Enable",
		"Set to use this CSR to overwrite AFED PMA Clock Select input."],
	["6", "R/W", "0x0", "PMA Clock Overwrite Enable",
		"Set to use this CSR to overwrite AFED PMA Clock Enable input."],
	["5:4", "R/W", "0x0", "PMA Clock Select",
		"When PMA_CLKSEL_OW is set, this field overwrites AFED PMA Clock Select inputs.",
			["00 = Reference clock",
			"10 = 1G/100M/10M",
			"11 = 10G/5G/2.5G"]],
	["3", "R/W", "0x0", "PMA Clock Enable",
		"When the PMA Clock Enable bit is set, this field overwrites AFED PMA Clock Enable input."],
	["2", "R/W", "0x0", "Reserved"],
	["1", "R/W", "0x0", "Soft Reset PTP",
		"Set this bit to perform a soft reset to PTP IP. An internal CSR may stay unchanged during soft reset."],
	["0", "R/W", "0x1", "Bypass PTP", 
		"Set this bit to make XGMII/GMII path to bypass PTP at the PTP Wrap block."]]],
[3, "0xd826", "PTP MACA0 Register[15:0]",
	[["15:0", "R/W", "0x0", "MAC A0", "The controls the PTP IP MAC register [15:0] inputs."]]],
[3, "0xd827", "PTP MACA1 Register",
	[["15:0", "R/W", "0x0", "MAC A1", "The controls the PTP IP MAC register [31:16] inputs."]]],
[3, "0xd828", "PTP MACA2 Register",
	[["15:0", "R/W", "0x0", "MAC A2", "The controls the PTP IP MAC register [47:32] inputs."]]],
[3, "0x0000", "PCS Control 1",
	[["15", "R/W,SC", "0x1", "Software Reset",
		"This register will soft reset the copper unit.",
			["1 = Reset",
			"0 = Normal"]],
	["14", "R/W", "0x0", "Loopback",
		"T Unit Deep MAC Loopback. Register 3.0000.14 is physically identical to register T22.0.14.",
			["1 = Loopback",
			"0 = Normal"]],
	["13", "RO", "0x1", "Speed Select", "",
			["1 = Operation is at 10 Gbps and above."]],
	["12", "RO", "0x0", "Reserved. Set to 0."],
	["11", "R/W", "0x0", "Low Power",
		"This register will power down the copper unit.",
			["1 = Low Power mode",
			"0 = Normal"]],
	["10", "RO", "0x0", "Clock Stop Enable",
		"This bit has no effect. Write as 0."],
	["9:7", "R/W", "0x0", "Reserved. Set to 000."],
	["6", "RO", "0x1", "Speed Select", "",
			["1 = Operation is at 10 Gbps and above."]],
	["5:2", "RO", "0x0", "Speed Select",
		"This register is ignored by the PHY. The actual PCS used is determined by Auto-Negotiations or PMA mode select.",
			["0000 = Operation at 10 Gbps",
			"1000 = 5 Gbps",
			"0111 = 2.5 Gbps"]],
	["1:0", "RO", "0x0", "Reserved. Set to 00."]]],
[3, "0x0001", "PCS Status 1",
	[["15:12", "RO", "0x0", "Reserved. Set to 0000."],
	["11", "RO,LH", "0x0", "Tx LPI Received", "",
			["1 = Tx LPI was received.",
			"0 = No Tx LPI was received."]],
	["10", "RO,LH", "0x0", "Rx LPI Received", "",
			["1 = Rx LPI was received.",
			"0 = No Rx LPI was received."]],
	["9", "RO", "0x0", "Tx LPI Indication", "",
			["1 = Tx LPI is being received.",
			"0 = No Tx LPI is being received."]],
	["8", "RO", "0x0", "Rx LPI Indication", "",
			["1 = Rx LPI is being received.",
			"0 = No Rx LPI is being received."]],
	["7", "RO", "0x0", "Fault", "",
			["1 = There is a fault condition.",
			"0 = There is no fault condition."]],
	["6", "RO", "0x0", "Clock Stop Capable", "",
			["1 = The MAC may stop the clock during LPI.",
			"0 = The clock is not stoppable."]],
	["5:3", "RO", "0x0", "Reserved. Set to 0000."],
	["2", "RO,LL", "0x0", "Link Status", "",
			["1 = PCS link is up.",
			"0 = PCS link is down."]],
	["1", "RO", "0x1", "Low Power Ability", "",
			["1 = PCS supports low power."]],
	["0", "RO", "0x0", "Reserved. Set to 0"]]],
[3, "0x0002", "PCS Device Identifier 1",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"Set to 0000000000101011. Marvell OUI is 0x005043."]]],
[3, "0x0003", "PCS Device Identifier 2",
	[["15:10", "RO", "0x02", "Organizationally Unique Identifier Bit 19:24",
		"Set to 000010."],
	["9:4", "RO", "0x3c", "Model Number", "Set to 111100."],
	["3:0", "RO", "0x0", "Revision Number",
		"Rev Number"]]],
[3, "0x0004", "PCS Speed Ability",
	[["15:8", "RO", "0x00", "Reserved. Set to 000000000000000."],
	["7", "RO", "0x1", "5G Capable", "",
			["1 = This is capable of operating at 5G."]],
	["6", "RO", "0x1", "2.5G Capable", "",
			["1 = This is capable of operating at 2.5G."]],
	["5:1", "RO", "0x00", "Reserved. Set to 000000000000000."],
	["0", "RO", "0x1", "10G Capable", "",
			["1 = This is capable of operating at 10G (88X3540 only)."]]]],
[3, "0x0005", "PCS Devices In Package 1",
	[["15:8", "RO", "0x00", "Reserved. Set to 00000000."],
	["7", "RO", "0x1", "Auto-Negotiation Present", "",
			["1 = Auto-Negotiation is present in the package."]],
	["6", "RO", "0x0", "Reserved. Set to 0."],
	["5", "RO", "0x0", "DTE XS Present", "",
			["1 = DTE XS is present in the package.",
			"0 = DTE XS is not present in the package."]],
	["4", "RO", "0x1", "PHY XS Present", "",
			["1 = PHY XS is present in the package.",
			"0 = PHY XS is not present in the package."]],
	["3", "RO", "0x1", "PCS Present", "",
			["1 = PCS is present in the package.",
			"0 = PCS is not present in the package."]],
	["2", "RO", "0x0", "WIS Present", "",
			["1 = WIS is present in the package.",
			"0 = WIS is not present in the package."]],
	["1", "RO", "0x1", "PMD/PMA Present", "",
			["1 = PMA/PMD is present in the package.",
			"0 = PMA/PMD is not present in the package."]],
	["0", "RO", "0x0", "Clause 22 Registers Present", "",
			["1 = Clause 22 registers are present in the package.",
			"0 = Clause 22 registers are not present in the package."]]]],
[3, "0x0006", "PCS Devices In Package 2",
	[["15", "RO", "0x1", "Vendor Specific Device 2 Present", "",
			["1 = A vendor-specific Device 2 is present.",
			"0 = A vendor-specific Device 2 is not present."]],
	["14", "RO", "0x1", "Vendor Specific Device 1 Present", "",
			["1 = A vendor-specific Device 1 is present.",
			"0 = A vendor-specific Device 1 is not present."]],
	["13:0", "RO", "0x0000", "Reserved. Set to 00000000000000."]]],
[3, "0x0007", "PCS Control 2",
	[["15:4", "RO", "0x000", "Reserved. Set to 000000000000."],
	["3:0", "RO", "0xb", "PCS Type Selection",
		"This register is ignored by the PHY. The actual PCS used is determined by Auto-Negotiations or PMA mode select.",
			["0011 = 10GBASE-T PCS type",
			"1011 = 5GBASE-T PCS type",
			"1010 = 2.5GBASE-T PCS type"]]]],
[3, "0x0008", "PCS Status 2",
	[["15:14", "RO", "0x2", "Device Present", "",
			["10 = The device responding to this address."]],
	["13", "RO", "0x1", "5GBASE-T Capable", "",
			["1 = PCS is able to support 5GBASE-T."]],
	["12", "RO", "0x1", "2.5GBASE-T Capable", "",
			["1 = PCS is able to support 2.5GBASE-T."]],
	["11", "RO,LH", "0x0", "Transmit Fault", "",
			["1 = There is a fault on the transmit path.",
			"0 = There is no fault on the transmit path."]],
	["10", "RO,LH", "0x0", "Receive Fault", "",
			["1 = There is a fault on the receive path.",
			"0 = There is no fault on the receive path."]],
	["9:4", "RO", "0x00", "Reserved. Set to 0000000."],
	["3", "RO", "0x1", "10GBASE-T Capable", "",
			["1 = PCS is able to support 10GBASE-T PCS types (88X3540 only).",
			"0 = PCS is not able to support 10GBASE-T PCS types."]],
	["2", "RO", "0x0", "10GBASE-W Capable", "",
			["1 = PCS is able to support 10GBASE-W PCS types.",
			"0 = PCS is not able to support 10GBASE-W PCS types."]],
	["1", "RO", "0x0", "10GBASE-X Capable", "",
			["1 = PCS is able to support 10GBASE-X PCS types.",
			"0 = PCS is not able to support 10GBASE-X PCS types."]],
	["0", "RO", "0x0", "10GBASE-R Capable", "",
			["1 = PCS is able to support 10GBASE-R PCS types.",
			"0 = PCS is not able to support 10GBASE-R PCS types."]]]],
[3, "0x000e", "PCS Package Identifier 1",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"Set to 0000000000101011. Marvell OUI is 0x005043."]]],
[3, "0x000f", "PCS Package Identifier 2",
	[["15:10", "RO", "0x02", "Organizationally Unique Identifier Bit 19:24",
		"Set to 000010."],
	["9:4", "RO", "0x0", "Model Number",
		"This is the same as 3.0003.9:4."],
	["3:0", "RO", "0x0", "Revision Number",
		"This is the same as 3.0003.3:0."]]],
[3, "0x0014", "EEE Capability 1 Register",
	[["15:7", "RO", "0x000", "Reserved. Set to 000000000."],
	["6", "RO", "0x0", "10GBASE-KR", "",
			["1 = EEE is supported.",
			"0 = EEE is not supported."]],
	["5", "RO", "0x0", "10GBASE-KX4", "",
			["1 = EEE is supported.",
			"0 = EEE is not supported."]],
	["4", "RO", "0x0", "1000BASE-KX", "",
			["1 = EEE is supported.",
			"0 = EEE is not supported."]],
	["3", "RO", "0x1", "10GBASE-T", "",
			["1 = EEE is supported (88X3540 only).",
			"0 = EEE is not supported."]],
	["2", "RO", "0x1", "1000BASE-T", "",
			["1 = EEE is supported.",
			"0 = EEE is not supported."]],
	["1", "RO", "0x1", "100BASE-TX", "",
			["1 = EEE is supported.",
			"0 = EEE is not supported."]],
	["0", "RO", "0x0", "Reserved. Set to 0."]]],
[3, "0x0015", "EEE Capability 2 Register",
	[["15:2", "RO", "0x0000", "Reserved. Set to 0."],
	["1", "RO", "0x1", "5GBASE-T EEE", "",
			["1 = EEE is supported for 5GBASE-T."]],
	["0", "RO", "0x1", "2.5GBASE-T EEE", "",
			["1 = EEE is supported for 2.5GBASE-T."]]]],
[3, "0x0016", "EEE Wake Error Counter",
	[["15:0", "RO,NR", "0x0000", "Wake Error Count",
		"This counts of the number of wake faults since last read. This counter clears on read and does not rollover."]]],
[3, "0x0020", "NGBASE-T PCS Status 1",
	[["15:13", "RO", "0x0", "Reserved. Set to 000."],
	["12", "RO", "0x0", "NGBASE-T Receive Link Status", "",
			["1 = The NGBASE-T PCS receive link is up.",
			"0 = The NGBASE-T PCS receive link is down."]],
	["11:3", "RO", "0x000", "Reserved. Set to 000."],
	["2", "RO", "0x0", "PRBS31 Pattern Testing Ability", "",
			["0 = PCS is not able to support PRBS31 pattern testing."]],
	["1", "RO", "0x0", "NGBASE-T PCS High Bit Error Rate", "",
			["1 = High BER is reported.",
			"0 = High BER is not reported."]],
	["0", "RO", "0x0", "NGBASE-T PCS Block Lock", "",
			["1 = This is locked to received blocks.",
			"0 = This is not locked to received blocks."]]]],
[3, "0x0021", "NGBASE-T PCS Status 2",
	[["15", "RO,LL", "0x0", "Latched Block Lock", "",
			["1 = PCS has block lock.",
			"0 = PCS does not have block lock."]],
	["14", "RO,LH", "0x0", "Latched High Bit Error Rate", "",
			["1 = PCS has reported High BER.",
			"0 = PCS has not reported High BER."]],
	["13:8", "RO,NR", "0x00", "Bit Error Rate Counter",
		"The counter clears on read. The counter will peg at all 1s."],
	["7:0", "RO,NR", "0x00", "Errored Blocks Counter",
		"The counter clears on read. The counter will peg at all 1s."]]],
[3, "0x8000", "Copper Specific Control Register 1",
	[["15", "R/W", "0x0", "Disable Link Pulses", "",
			["1 = Disable link pulse.",
			"0 = Enable link pulse."]],
	["14", "R/W", "0x0", "RG Loopback Power Down Enable", "",
			["1 = Power down receive data path to force the link down when MAC loopback is enabled.",
			"0 = Receive data path is not powered down, keeping the link up during MAC loopback."]],
	["13:10", "R/W", "0x0", "Reserved. Set to 0000."],
	["9:8", "R/W", "0x0", "Energy Detect", "",
			["00 = Off",
			"01 = Off",
			"10 = Sense only on receive (Energy Detect).",
			"11 = Sense and periodically transmit NLP (Energy Detect+TM)."]],
	["7", "R/W", "0x0", "Reserved. Set to 0."],
	["6:5", "R/W", "0x3", "MDI Crossover Mode",
		"Changes to these bits are disruptive to the normal operation; so, any changes to these registers must be followed by a software reset to take effect.",
			["00 = Manual MDI configuration",
			"01 = Manual MDIX configuration",
			"10 = Reserved",
			"11 = Enable automatic crossover for all modes."]],
	["4:2", "R/W", "0x0", "Reserved. Set to 000."],
	["1", "R/W", "0x0", "10BASE-T Polarity Reversal Disable",
		"If polarity is disabled, then the polarity is forced to be normal in 10BASE-T.",
			["1 = Polarity reversal is disabled.",
			"0 = Polarity reversal is enabled."]],
	["0", "R/W", "0x0", "Reserved. Set to 0."]]],
[3, "0x8001", "Copper Specific Control Register 2",
	[["15", "R/W", "0x0", "1000BASE-T TX_TCLK Enable", "",
			["1 = Enable",
			"0 = Disable"]],
	["14:10", "R/W", "0x00", "Reserved. Set to 00000."],
	["9", "R/W", "0x0", "10 BT Polarity Force", "",
			["1 = Force negative polarity for receive only.",
			"0 = Normal operation"]],
	["8:5", "R/W", "0x0", "Reserved. Set to 00000."],
	["4", "R/W", "0x0", "Direct Connection to refclk_sel afe_analog"],
	["3", "R/W", "0x0", "Reverse MDIP/N[3] Transmit Polarity", "",
			["0 = Normal Transmit Polarity",
			"1 = Reverse Transmit Polarity"]],
	["2", "R/W", "0x0", "Reverse MDIP/N[2] Transmit Polarity", "",
			["0 = Normal Transmit Polarity",
			"1 = Reverse Transmit Polarity"]],
	["1", "R/W", "0x0", "Reverse MDIP/N[1] Transmit Polarity", "",
			["0 = Normal Transmit Polarity",
			"1 = Reverse Transmit Polarity"]],
	["0", "R/W", "0x0", "Reverse MDIP/N[0] Transmit Polarity", "",
			["0 = Normal Transmit Polarity",
			"1 = Reverse Transmit Polarity"]]]],
[3, "0x8002", "Copper Specific Control Register 3",
	[["15:14", "R/W", "0x1", "Transmit FIFO Depth", "",
			["00 = 2 kB +/-100 ppm",
			"01 = 10 kB +/-100 ppm",
			"10 = 20 kB +/-100 ppm",
			"11 = 40 kB +/-100 ppm"]],
	["13", "R/W", "0x0", "LPI Idle Generation",
		"When set to 1, force LP IDLE symbols to 1G/100M/10M Transmit path."],
	["12:11", "R/W", "0x0", "LPI Tx Control",
		"During 1G EEE mode, these bits sets the wait time to pass LP IDLE to the line after link up.",
			["00 = Wait 1s.",
			"01 = Wait 0.5s.",
			"10 = Wait 0s."]],
	["10", "R/W", "0x0", "Disable Preemption Detection for EXGMII Rx Bus Nibble to Byte Alignment",
			["1 = Disable preemption detection in 100M.",
			"0 = Enable preemption detection in 100M (default)."]],
	["9:6", "R/W", "0x2", "Txfifo Idle Limit",
		"When set to 1, this sets the minus idle preserved in IPG in ppm compensation FIFO."],
	["5", "R/W", "0x0", "Line Loopback",
		"T Unit Shallow Line Loopback for 1000/100/10 mode. This bit has no effect for rate above 1000BASE-T mode, use 1.C000.11.",
			["1 = Line loopback",
			"0 = Normal operation"]],
	["4", "R/W", "0x1", "Block Carrier Extension Bit", "",
			["1 = Enable Block Carrier Extension.",
			"0 = Disable Block Carrier Extension."]],
	["3:2", "R/W", "0x0", "100 MB Test Select", "",
			["00 = Normal operation",
			"01 = Normal operation",
			"10 = Select 112 ns sequence.",
			"11 = Select 16 ns sequence."]],
	["1", "R/W", "0x0", "Force Copper Link Good",
		"If link is forced to be good, then the link state machine is bypassed and the link is always up. Auto-Negotiation (7.2000.12) should be disabled for this bit to take effect. This bit has no effect when in 1000BASE-T or above mode.",
			["1 = Force link is good.",
			"0 = Normal operation"]],
	["0", "R/W", "0x0", "Disable Jabber",
		"Jabber has effect only in 10BASE-T half-duplex mode.",
			["1 = Disable the jabber function.",
			"0 = Enable the jabber function."]]]],
[3, "0x8003", "Copper Specific Control Register 4",
	[["15:13", "R/W", "0x0", "Reserved. Set to 000."],
	["12", "R/W", "0x0", "Reverse Auto-Negotiation Enable", "",
			["1 = Enable Reverse Auto-Negotiation.",
			"0 = Disable Reverse Auto-Negotiation."]],
	["11:0", "R/W", "0x0", "Reserved. Set to 00."]]],
[3, "0x8008", "Copper Specific Status Register 1",
	[["15:14", "RO", "0x3", "Speed",
		"These status bits are valid only after resolved bit 3.8008.11 = 1. The resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.",
			["11 = MultiGBASE-T (see bits 3:2)",
			"10 = 1000 Mbps",
			"01 = 100 Mbps",
			"00 = 10 Mbps"]],
	["13", "RO", "0x0", "Duplex",
		"Retain This status bit is valid only after resolved bit 3.8008.11 = 1. The resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.",
			["1 = Full duplex",
			"0 = Half duplex"]],
	["12", "RO,LH", "0x0", "Page Received", "",
			["1 = The page is received.",
			"0 = The page is not received."]],
	["11", "RO", "0x0", "Speed and Duplex Resolved",
		"When Auto-Negotiation is not enabled 3.8008.11 = 1, set as follows:",
			["1 = Resolved",
			"0 = Not resolved"]],
	["10", "RO", "0x0", "Copper Link (Real Time)", "",
			["1 = The link is up.",
			"0 = The link is down."]],
	["9", "RO", "0x0", "Transmit Pause Enabled",
		"This is a reflection of the MAC pause resolution. This bit is for information purposes and is not used by the device. This status bit is valid only after resolved bit 3.8008.11 = 1. Theresolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.",
			["1 = Transmit pause is enabled.",
			"0 = Transmit pause is disabled."]],
	["8", "RO", "0x0", "Receive Pause Enabled",
		"This is a reflection of the MAC pause resolution. This bit is for information purposes and is not used by the device. This status bit is valid only after resolved bit 3.8008.11 = 1. The resolved bit is set when Auto-Negotiation is completed or Auto- Negotiation is disabled.",
			["1 = Receive pause is enabled.",
			"0 = Receive pause is disabled."]],
	["7", "RO", "0x0", "Reserved. Set to 0."],
	["6", "RO", "0x1", "Auto-Negotiation MDI Crossover Status",
		"This status bit is valid only after resolved bit 3.8008.11 = 1. The resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled. This bit is 0 or 1 depending on what is written to 3.8000.6:5 in manual configuration mode. This bit reflects the crossover status after Auto-Negotiation is completed. For the crossover status in of the actual link, see register 1.0082.1:0.",
			["1 = MDIX",
			"0 = MDI"]],
	["5", "RO", "0x0", "Downshift Status", "",
			["1 = Downshift",
			"0 = No downshift"]],
	["4", "RO", "0x0", "Copper Energy Detect Status", "",
			["1 = Sleep",
			"0 = Active"]],
	["3:2", "RO", "0x0", "Speed Status", "",
			["11 = 10G (88X3540 only)",
			"10 = 5G",
			"01 = 2.5G"]],
	["1", "RO", "0x0", "10BASE-T Polarity (Real Time)",
		"Polarity reversal can be disabled by writing to register 3.8000.1. For 1000BASE-T and above rate, polarity of all pairs are shown in register 1.0082.11:8.",
			["1 = Reversed",
			"0 = Normal"]],
	["0", "RO", "0x0", "Reserved. Set to 0."]]],
[3, "0x8009", "Copper Specific Status Register 2",
	[["15:1", "RO", "0x0000", "Reserved. Set to 000000000000000."],
	["0", "RO", "0x0", "Jabber (Real Time)", "",
			["1 = Jabber",
			"0 = No jabber"]]]],
[3, "0x800a", "Receive Error Counter LSB",
	[["15:0", "RO", "0x0000", "Receive Error Count LSB",
		"This counts the number of false carrier and symbol errors bytes.The register does not clear on read.This is cleared only when register 3.8030.0 transitions from 0 to 1."]]],
[3, "0x800b", "Receive Error Counter MSB",
	[["15:0", "RO", "0x0000", "Receive Error Count MSB",
		"The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1. This must read register 3.800A first to update register 3.800B. This insures the 32-bit read is atomic."]]],
[3, "0x8010", "Copper Specific Interrupt Enable Register 1",
	[["15", "R/W", "0x0", "Auto-Negotiation Error Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["14", "R/W", "0x0", "Speed Changed Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["13", "R/W", "0x0", "Duplex Changed Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["12", "R/W", "0x0", "Page Received Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["11", "R/W", "0x0", "Auto-Negotiation Completed Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["10", "R/W", "0x0", "Link Status Changed Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["9:7", "R/W", "0x0", "Reserved. Set to 000."],
	["6", "R/W", "0x0", "Auto-Negotiation MDI Crossover Changed Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["5", "R/W", "0x0", "Reserved", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["4", "R/W", "0x0", "Energy Detect Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["3", "R/W", "0x0", "FLP Exchange Complete but No Link Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["2", "R/W", "0x0", "Reserved. Set to 0."],
	["1", "R/W", "0x0", "Reserved", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["0", "R/W", "0x0", "Reserved. Set to 0."]]],
[3, "0x8011", "Copper Specific Interrupt Register 1",
	[["15", "RO,LH", "0x0", "Copper Auto-Negotiation Error",
		"An error occurs if the MASTER/SLAVE does not resolve, parallel detect fault, no common HCD, or the link does not come up after negotiation is completed.",
			["1 = There is an Auto-Negotiation error.",
			"0 = There is no Auto-Negotiation error."]],
	["14", "RO,LH", "0x0", "Copper Speed Changed", "",
			["1 = The speed has changed.",
			"0 = The speed has not changed."]],
	["13", "RO,LH", "0x0", "Copper Duplex Changed", "",
			["1 = The duplex has changed.",
			"0 = The duplex has not changed."]],
	["12", "RO,LH", "0x0", "Copper Page Received", "The Copper Page has been received."],
	["11", "RO,LH", "0x0", "Copper Auto-Negotiation Completed", "",
			["1 = Auto-Negotiation has completed.",
			"0 = Auto-Negotiation has not completed."]],
	["10", "RO,LH", "0x0", "Copper Link Status Changed", "",
			["1 = Link status has changed.",
			"0 = Link status has not changed."]],
	["9:7", "RO", "0x0", "Reserved. Set to 000."],
	["6", "RO,LH", "0x0", "Auto-Negotiation MDI Crossover Changed", "",
			["1 = Crossover has changed.",
			"0 = Crossover has not changed."]],
	["5", "RO,LH", "0x0", "Reserved", "",
			["1 = Downshift has been detected.",
			"0 = No downshift has been detected."]],
	["4", "RO,LH", "0x0", "Energy Detect Changed", "",
			["1 = The Energy Detect state has changed.",
			"0 = No Energy Detect state change has been detected."]],
	["3", "RO,LH", "0x0", "FLP Exchange Complete but No Link", "",
			["1 = FLP Exchange has completed, but the link was not established.",
			"0 = No event has been detected."]],
	["2", "RO", "0x0", "Reserved. Set to 0."],
	["1", "RO,LH", "0x0", "Reserved", "",
			["1 = Polarity has changed.",
			"0 = Polarity has not changed."]],
	["0", "R/W", "0x0", "Reserved. Set to 0."]]],
[3, "0x8030", "Packet Generation Control",
	[["15", "R/W", "0x0", "1st Fragment Packet Enable", "",
			["1 = 1st fragment packet enable"]],
	["14:8", "R/W", "0x00", "Reserved. Set to 00000000."],
	["7:4", "R/W", "0x0", "Internal Packet Generation Control", "",
			["0000 = No mask",
			"0001 = No mask",
			"0010 = Invert every other word",
			"0011 = 2 no invert, 2 invert",
			"0100 = Left shift byte",
			"0101 = Right shift byte",
			"0110 = Left shift word",
			"0111 = Right shift word",
			"1000 = Increment byte",
			"1001 = Decrement byte",
			"1010 = Pseudo-random byte",
			"1011 = Pseudo-random word",
			"1100 = Reserved",
			"1101 = Reserved",
			"1110 = Reserved",
			"1111 = Reserved"]],
	["3", "R/W", "0x0", "CRC Generation Enable", "",
			["0 = On",
			"1 = Off"]],
	["2", "R/W", "0x0", "Packet Generator Enable", "",
			["1 = Enable",
			"0 = Disable"]],
	["1", "R/W", "0x0", "CRC Checker Enable", "",
			["1 = Enable",
			"0 = Disable"]],
	["0", "R/W,SC", "0x0", "Counter Reset",
		"This bit self clears after counters are cleared.",
			["1 = Clear counters.",
			"0 = Normal operation"]]]],
[3, "0x8031", "XOR Mask 0-1/Packet Generation LSB",
	[["15:8", "R/W", "0x00", "XOR Mask Byte 1/Byte 1", "",
			["0 = No XOR",
			"1 = XOR/Byte 1"]],
	["7:0", "R/W", "0x00", "XOR Mask Byte 0/Byte 0", "",
			["0 = No XOR",
			"1 = XOR/Byte 0"]]]],
[3, "0x8032", "XOR Mask 2-3/Packet Generation MSB",
	[["15:8", "R/W", "0x00", "XOR Mask Byte 3/Byte 3", "",
			["0 = No XOR",
			"1 = XOR/Byte 3"]],
	["7:0", "R/W", "0x00", "XOR Mask Byte 2/Byte 2", "",
			["0 = No XOR",
			"1 = XOR/Byte 2"]]]],
[3, "0x8033", "Packet Generation Length",
	[["15:0", "R/W", "0x0000", "Number of Bytes in Packet", "",
			["0000 = Random length between 60 bytes to 1522 bytes",
			"0001 = Random length between 60 bytes to 0x0FFF bytes",
			"0002 = Random length between 60 bytes to 0x1FFF bytes",
			"0003 = Random length between 60 bytes to 0x3FFF bytes",
			"0004 = Random length between 60 bytes to 0x7FFF bytes",
			"0005 = Random length between 60 bytes to 0xFFFF bytes",
			"0006 = Undefined",
			"0007 = Undefined",
			"0008 to ffff = Length in number of bytes"]]]],
[3, "0x8034", "Packet Generation Burst Sequence",
	[["15:0", "R/W", "0x0000", "Number of Packets to Send", "",
			["0000 = Stop generation.",
			"0001 to fffe = This indicates the number of packets to send.",
			"ffff = Continuous"]]]],
[3, "0x8035", "Packet Generation IPG",
	[["15", "R/W", "0x0", "Random IPG", "",
			["0 = Fixed IPG per bits 14:0",
			"1 = Random IPG from 5 bytes to value specified per bits 14:0"]],
	["14:0", "R/W", "0x0002", "IPG Duration", "Each bit equals 4 bytes of idle."]]],
[3, "0x8036", "Transmit Packet Counter LSB",
	[["15:0", "RO", "0x0000", "Transmit Count LSB",
		"This counts the total number of packets transmitted.The register does not clear on read.This is cleared only when register 3.8030.0 transitions from 0 to 1."]]],
[3, "0x8037", "Transmit Packet Counter MSB",
	[["15:0", "RO", "0x0000", "Transmit Count MSB",
		"The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1. This must read register 3.8036 first to update register 3.8037.This insures the 32-bit read is atomic."]]],
[3, "0x8038", "Transmit Byte Counter LSB",
	[["15:0", "RO", "0x0000", "Transmit Byte Count LSB",
		"This counts the total number of bytes in frame (including preamble) transmitted. Otherwise, it does not increment. The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1."]]],
[3, "0x8039", "Transmit Byte Counter MSB",
	[["15:0", "RO", "0x0000", "Transmit Byte Count MSB",
		"The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1. This must read register 3.8038 first to update register 3.8039. This insures the 32-bit read is atomic."]]],
[3, "0x803a", "Receive Packet Counter LSB",
	[["15:0", "RO", "0x0000", "Receive Count LSB",
		"This counts the total number of packets received. Otherwise, it does not increment. The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1."]]],
[3, "0x803b", "Receive Packet Counter MSB",
	[["15:0", "RO", "0x0000", "Receive Count MSB",
		"The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1. This must read register 3.803A first to update register 3.803B. This insures the 32-bit read is atomic."]]],
[3, "0x803c", "Receive Byte Count LSB",
	[["15:0", "RO", "0x0000", "Byte Count LSB",
		"This counts the total number of bytes in frame (including preamble) received. Otherwise, it does not increment. The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1."]]],
[3, "0x803d", "Receive Byte Count MSB",
	[["15:0", "RO", "0x0000", "Byte Count MSB",
		"The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1. This must read register 3.803C first to update register 3.803D. This insures the 32-bit read is atomic."]]],
[3, "0x803f", "Receive Packet Error Count LSB",
	[["15:0", "RO", "0x0000", "Packet Error Count LSB",
		"This counts the number of packets with CRC received. Otherwise, it does not increment. The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1."]]],
[3, "0x803f", "Receive Packet Error Count MSB",
	[["15:0", "RO", "0x0000", "Packet Error Count MSB",
		"The register does not clear on read. This is cleared only when register 3.8030.0 transitions from 0 to 1. This must read register 3.803E first to update register 3.803F. This insures the 32-bit read is atomic."]]],
[3, "0x8042", "Temperature Sensor",
	[["15:8", "R/W", "0x7f", "Reserved", "Reserved. Do not modify."],
	["7:0", "RO", "0x0", "Temperature Sensor", "Temperature in degree C = bits 7:0 - 75. For example, for 100oC the value is 10101111."]]],
[3, "0x8109", "1G PMA Transmit Disable",
	[["15:1", "RO", "0x0000", "Reserved. Set to 0000."],
	["0", "R/W", "0x0", "Global PMA Transmit Disable (All Pairs)", "",
			["0 = Enable transmitters.",
			"1 = Disable transmitters."]]]],
[3, "0x810a", "1G PMA/PMD Signal Detect",
	[["15:1", "RO", "0x0000", "Reserved. Set to 0000."],
	["0", "RO", "0x0", "Global PMD Receive Signal Detect", "100/1000/1GBASE-T - signal is on line.",
			["1 = Signal is detected on receive.",
			"0 = Signal is not detected on receive."]]]],
[3, "0x8182", "1G Pair Swap and Polarity",
	[["15:12", "RO", "0x0", "Reserved. Set to 0000."],
	["11", "RO", "0x0", "1G Pair D Polarity",
		"If register 1.0082.1 = 1, then this bit reflects the condition on MDIP/N[2], otherwise this bit reflects the condition on MDIP/N[3]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair D is reversed.",
			"0 = Polarity of Pair D is not reversed."]],
	["10", "RO", "0x0", "1G Pair C Polarity",
		"If register 1.0082.1 = 1, then this bit reflects the condition on MDIP/N[3], otherwise this bit reflects the condition on MDIP/N[2]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair C is reversed",
			"0 = Polarity of Pair C is not reversed"]],
	["9", "RO", "0x0", "1G Pair B Polarity",
		"If register 1.0082.0 = 1, then this bit reflects the condition on MDIP/N[0], otherwise this bit reflects the condition on MDIP/N[1]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair B is reversed.",
			"0 = Polarity of Pair B is not reversed."]],
	["8", "RO", "0x0", "1G Pair A Polarity",
		"If register 1.0082.0 = 1, then this bit reflects the condition on MDIP/N[1], otherwise this bit reflects the condition on MDIP/N[0]. This bit should be ignored in 10/100BASE-T.",
			["1 = Polarity of Pair A is reversed.",
			"0 = Polarity of Pair A is not reversed."]],
	["7:2", "RO", "0x00", "Reserved. Set to 000000."],
	["1:0", "RO", "0x3", "MDI/MDIX Receiver Configuration", "The no crossover case is where the receiver is configured as follows: MDIP/N[0] = Pair A, MDIP/N[1] = Pair B, MDIP/N[2] = Pair C, MDIP/N[3] = Pair D",
			["00 = Pair A/B Crossover and Pair C/D Crossover",
			"01 = Pair C/D Crossover Only",
			"10 = Pair A/B Crossover Only",
			"11 = No Crossover"]]]],
[3, "0xdc8b", "Multi-G PPM FIFO Status",
	[["15:2", "RO", "0x0000", "Reserved", ""],
	["1", "RO", "0x0", "PPM FIFO Overflow Flag", "PPM FIFO overflow interrupt flag"],
	["0", "RO", "0x0", "PPM FIFO Underflow Flag", "PPM FIFO underflow interrupt flag"]]],
[3, "0xdc8c", "Multi-G PPM FIFO Control",
	[["15:14", "R/W", "0x2", "PPM FIFO Depth Sel",
		"This selects the setting on the FIFO depth to support different packet sizes.",
			["00 = 10 kB",
			"01 = 15 kB",
			"10 = 20 kB",
			"11 = 25 kB"]],
	["13:10", "RO", "0x0", "Reserved. Set to 0000."],
	["9", "R/W", "0x0", "Full Watermark Overwrite", "Overwrite enable for PPMFIFO_FULL_WATERMARK"],
	["8:5", "R/W", "0x0", "Full Watermark",
		"Setting for PPM FIFO full watermark. This is valid when 3.DC8C.9 is set to 1. Internally, the non-readable default setting of full watermark is 9."],
	["4", "R/W", "0x0", "High Watermark Overwrite",
		"Overwrite enable for PPMFIFO_HIGH_WATERMARK"],
	["3:0", "R/W", "0x0", "High Watermark",
		"Setting for PPM FIFO high watermark. This is valid when 3.DC8C.4 is set to 1. Internally, the non-readable default setting of high watermark is 7."]]],
[3, "0xdc90", "Multi-G Packet Generation Control",
	[["15", "RO", "0x0", "Reserved. Set to 0."],
	["14", "R/W", "0x0", "Reserved. Set to 0."],
	["13:12", "R/W", "0x0", "Reserved. Set to 00."],
	["11:8", "R/W", "0x1", "Reserved. Set to 0001."],
	["7", "RO", "0x0", "Reserved. Set to 0."],
	["6", "R/W", "0x0", "Packet Generator Byte Counter Clear",
		"Packet generator byte counter clear. This is valid if packet generator_READ_CLEAR_MODE (3.DC90.4) is 0."],
	["5", "R/W", "0x0", "Packet Generator Packet Counter Clear",
		"Packet generator pkt counter clear. This is valid if packet generator_READ_CLEAR_MODE (3.DC90.4) is 0."],
	["4", "R/W", "0x1", "Packet Generator Read Clear Mode",
		"Packet generator read-clear mode for byte, pkt, and error counter read. If in read-clear mode, then all packet generator counters will be clear on read access. The content of counters will be latched on shadow register to allow the user to access them when the LSB register of the counter is accessed. The internal counter will be clear and start counting again. If 3.DCA0.2 is 0, then all counters will be cleared by 3.DCA0.3.",
			["0 = Not in read-clear mode",
			"1 = In read-clear mode"]],
	["3", "R/W", "0x0", "Reserved. Set to 0."],
	["2", "R/W", "0x0", "Reserved. Set to 0."],
	["1", "R/W", "0x0", "Packet Generator Enable", "Packet generator enable"],
	["0", "R/W", "0x0", "Packet Generator Clock Enable", "Packet generator clock enable"]]],
[3, "0xdc91", "Multi-G Packet Generation Control 1",
	[["15:8", "RO", "0x00", "Reserved. Set to 00000000"],
	["7:4", "R/W", "0x0", "Internal Packet Generation Control", "",
			["0000 = No mask",
			"0001 = No mask",
			"0010 = Invert every other word",
			"0011 = 2 no invert, 2 invert",
			"0100 = Left shift byte",
			"0101 = Right shift byte",
			"0110 = Left shift word",
			"0111 = Right shift word",
			"1000 = Increment byte",
			"1001 = Decrement byte",
			"1010 = Pseudo-random byte",
			"1011 = Pseudo-random word",
			"1100 = Reserved",
			"1101 = Reserved",
			"1110 = Reserved",
			"1111 = Reserved"]],
	["3", "R/W", "0x0", "Reserved. Set to 0."],
	["2:0", "RO", "0x0", "Reserved. Set to 000."]]],
[3, "0xdc92", "Multi-G Packet Generation Initial Data MSB",
	[["15:0", "R/W", "0x0000", "Packet Generator Initial Data MSB",
		"MSB 16 bits of initial data."]]],
[3, "0xdc93", "Multi-G Packet Generation Initial Data LSB",
	[["15:0", "R/W", "0x0000", "Packet Generator Initial Data LSB",
		"LSB 16 bits of initial data."]]],
[3, "0xdc94", "Multi-G Packet Generation Length",
	[["15:0", "R/W", "0x0000", "Number of Bytes in Packet", "",
			["0000 = Random length between 64 bytes to 1518 bytes",
			"0001 = Random length between 64 bytes to 0x0FFF bytes",
			"0002 = Random length between 64 bytes to 0x1FFF bytes",
			"0003 = Random length between 64 bytes to 0x3FFF bytes",
			"0004 = Random length between 64 bytes to 0x7FFF bytes",
			"0005 = Random length between 64 bytes to 0xFFFF bytes",
			"0006 = Fixed length 64 bytes",
			"0007 = Fixed length 64 bytes",
			"0008 to ffff = Length in number of bytes"]]]],
[3, "0xdc95", "Multi-G Packet Generation Burst Sequence",
	[["15:0", "R/W", "0x0000", "Number of Packets to Send",
		"The number of packets to send.",
			["0000 = Stop generation.",
			"0001 to fffe = This indicates the number of packets to send.",
			"ffff = Continuous"]]]],
[3, "0xdc96", "Multi-G Packet Generation IPG",
	[["15", "R/W", "0x0", "Random IPG", "",
			["0 = Fixed IPG per bits depends on 3.DC96.14:0",
			"1 = Random IPG from 5 bytes to value specified per bits 14:0"]],
	["14:0", "R/W", "0x0000", "IPG Duration", "Each bit equals 4 bytes of idle."]]],
[3, "0xdc97", "Multi-G Transmit Packet Counter LSB",
	[["15:0", "RO", "0x0000", "Packet Generator Packet Count LSB of 48-bit Counter",
		"The lowest 16 bits of the PKTGEN packet counter (48 bits)."]]],
[3, "0xdc98", "Multi-G Transmit Packet Counter Mid-16 Bit",
	[["15:0", "RO", "0x0000", "Packet Generator Packet Count Middle-16 bit of 48-bit Counter",
		"The middle 16 bits of the PKTGEN packet counter (48 bits)."]]],
[3, "0xdc99", "Multi-G Transmit Packet Counter MSB",
	[["15:0", "RO", "0x0000", "Packet Generator Packet Count MSB of 48-bit Counter",
		"The highest 16 bits of the PKTGEN packet counter (48 bits)."]]],
[3, "0xdc9a", "Multi-G Transmit Byte Counter LSB",
	[["15:0", "RO", "0x0000", "Packet Generator Byte Count LSB of 48-bit Counter",
		"The lowest 16 bits of the PKTGEN byte counter (48 bits)."]]],
[3, "0xdc9b", "Multi-G Transmit Byte Counter Mid-16 Bit",
	[["15:0", "RO", "0x0000", "Packet Generator Byte Count Middle-16 Bit of 48-bit Counter",
		"The middle 16 bits of the PKTGEN byte counter (48 bits)."]]],
[3, "0xdc9c", "Multi-G Transmit Byte Counter MSB",
	[["15:0", "RO", "0x0000", "Packet Generator Byte Count MSB of 48-bit Counter",
		"The highest 16 bits of the PKTGEN byte counter (48 bits)."]]],
[3, "0xdca0", "Multi-G Packet Checker Control",
	[["15", "RO", "0x0", "Reserved. Set to 0."],
	["14", "R/W", "0x0", "Reserved. Set to 0."],
	["13:12", "R/W", "0x0", "Reserved. Set to 00."],
	["11:8", "R/W", "0x1", "Reserved. Set to 0001."],
	["7:4", "RO", "0x0", "Reserved. Set to 0000."],
	["3", "R/W", "0x0", "Packet Checker Clear",
		"Packet Checker pkt, byte, and error counters clear. This is valid if packet checker_READ_CLEAR_MODE (3.DCA0.2) is 0."],
	["2", "R/W", "0x1", "Packet Checker Read Clear Mode",
		"Packet Checker read-clear mode for byte, pkt, and error counter read. If in read-clear mode, all packet checker counters will be clear on read access. The content of counters will be latched on shadow register to allow the user to access them when the LSB register of the counter is accessed. The internal counter will be clear and start counting again. If 3.DCA0.2 is 0, then all counters will be cleared by 3.DCA0.3",
			["0 = Not in read-clear mode",
			"1 = In read-clear mode"]],
	["1", "R/W", "0x0", "Packet Checker Enable",
		"Packet Checker enable"],
	["0", "R/W", "0x0", "Packet Checker Clock Enable",
		"Packet Checker clock enable"]]],
[3, "0xdca1", "Multi-G Receive Packet Counter LSB",
	[["15:0", "RO", "0x0000", "Packet Checker Receive Count LSB of 48-bit Counter",
		"The lowest 16 bits of the PKTCHK packet counter (48 bits)."]]],
[3, "0xdca2", "Multi-G Receive Packet Counter Mid-16 Bit",
	[["15:0", "RO", "0x0000", "Packet Checker Receive Count Middle-16 Bit of 48-bit Counter",
		"The middle 16 bits of the PKTCHK packet counter (48 bits)."]]],
[3, "0xdca3", "Multi-G Receive Packet Counter MSB",
	[["15:0", "RO", "0x0000", "Packet Checker Receive Count MSB of 48-bit Counter",
		"The highest 16 bits of the PKTCHK packet counter (48 bits)."]]],
[3, "0xdca4", "Multi-G Receive Byte Counter LSB",
	[["15:0", "RO", "0x0000", "Packet Checker Byte Count LSB of 48-bit Counter",
		"The lowest 16 bits of the PKTCHK byte counter (48 bits)."]]],
[3, "0xdca5", "Multi-G Receive Byte Counter Mid-16 Bit",
	[["15:0", "RO", "0x0000", "Packet checker Byte Count Middle-16 Bit of 48-bit Counter",
		"The middle 16 bits of the PKTCHK byte counter (48 bits)."]]],
[3, "0xdca6", "Multi-G Receive Byte Counter MSB",
	[["15:0", "RO", "0x0000", "Packet Checker Byte Count MSB of 48-bit Counter",
		"The highest 16 bits of the PKTCHK byte counter (48 bits)."]]],
[3, "0xdca7", "Multi-G Receive Error Counter LSB",
	[["15:0", "RO", "0x0000", "Packet Error Count LSB of 48-bit Counter",
		"The lowest 16 bits of the PKTCHK ERR counter (48 bits)."]]],
[3, "0xdca8", "Multi-G Receive Error Counter Mid-16 Bit",
	[["15:0", "RO", "0x0000", "Packet Error Count Middle-16 Bit of 48-bit Counter",
		"The middle 16 bits of the PKTCHK ERR counter (48 bits)."]]],
[3, "0xdca9", "Multi-G Receive Error Counter MSB",
	[["15:0", "RO", "0x0000", "Packet Error Count MSB of 48-bit Counter",
		"The highest 16 bits of the PKTCHK ERR counter (48 bits)."]]],
[7, "0x0000", "Auto-Negotiation Control",
	[["15", "R/W,SC", "0x1", "Reset",
		"This register will perform a software reset of the T Unit.",
			["1 = Reset",
			"0 = Normal"]],
	["14", "R/W", "0x0", "Reserved. Set to 0."],
	["13", "R/W", "0x1", "Extended Next Page Control",
		"A change in this bit will cause Auto-Negotiation to restart. If 7.0000.13 and 7.0010.12 are not both enabled then 10/5/2.5GBASE-T will not be advertised.",
			["1 = Extended Next Pages are enabled (forced to 1 if 1.0.13/6 is 10G).",
			"0 = Extended Next Pages are disabled."]],
	["12", "R/W", "0x1", "Auto-Negotiation Enable",
		"A change in this bit will cause Auto-Negotiation to restart. Register 7.0000.12 is physically identical to register T22.0.12.",
			["1 = Enable Auto-Negotiation Process (forced to 1 if 1.0.13/6 is 1G or 10G).",
			"0 = Disable Auto-Negotiation Process."]],
	["11:10", "R/W", "0x0", "Reserved", "Retain Set to 00."],
	["9", "R/W,SC", "0x0", "Restart Auto-Negotiation",
		"Setting this bit will cause Auto-Negotiation to restart. Register 7.0000.9 is physically identical to register T22.0.9. Any test mode selected will be cleared (except Test Modes 3/7).",
			["1 = Restart Auto-Negotiation Process.",
			"0 = Normal operation"]],
	["8:0", "R/W", "0x000", "Reserved. Set to 00000000."]]],
[7, "0x0001", "Auto-Negotiation Status",
	[["15:8", "RO", "0x00", "Reserved. Set to 00000000."],
	["7", "RO", "0x0", "Extended Page Status",
		"This bit is set only if register 7.0000.13 and 7.0010.12 are both set to 1 and the link partner advertises the extended next page capability.",
			["1 = Extended Next Page will be used.",
			"0 = Extended Next Page will not be used."]],
	["6", "RO,LH", "0x0", "Page Received",
		"This bit is set when a new link code word has been received and is stored in registers 7.0019, 7.001A, and 7.001B if extended next pages are used, and in register 7.0019 if regular next pages are used.",
			["1 = A New Page has been received.",
			"0 = A New Page has not been received."]],
	["5", "RO", "0x0", "Auto-Negotiation Complete", "",
			["1 = Auto-Negotiation process is complete.",
			"0 = Auto-Negotiation process is not complete."]],
	["4", "RO,LH", "0x0", "Remote Fault", "",
			["1 = A remote fault condition has been detected.",
			"0 = A remote fault condition has not been detected."]],
	["3", "RO", "0x1", "Auto-Negotiation Ability", "",
			["1 = The PHY is able to perform Auto-Negotiation."]],
	["2", "RO,LL","0x0", "Link Status",
		"This register bit indicates whether link status was down since the last read. For the current link status, read this register backto-back.",
			["1 = The link is up.",
			"0 = The link is down."]],
	["1:0", "RO", "0x0", "Reserved. Set to 00."]]],
[7, "0x0002", "Auto-Negotiation Device Identifier 1",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"Set to 0000000000101011. Marvell OUI is 0x005043."]]],
[7, "0x0003", "Auto-Negotiation Device Identifier 2",
	[["15:10", "RO", "0x02", "Organizationally Unique Identifier Bit 19:24", 
		"Set to 000010."],
	["9:4", "RO", "0x3c", "Model Number", "Set to 111100."],
	["3:0", "RO", "0x0", "Revision Number", "Rev Number. Contact FAEs for information on the device revision number."]]],
[7, "0x0005", "Auto-Negotiation Devices In Package 1",
	[["15:8", "RO", "0x00", "Reserved. Set to 0000000000."],
	["7", "RO", "0x1", "Auto-Negotiation Present", "",
			["1 = Auto-Negotiation is present in the package."]],
	["6", "RO", "0x0", "Reserved. Set to 0."],
	["5", "RO", "0x0", "DTE XS Present", "",
			["1 = DTE XS is present in the package.",
			"0 = DTE XS is not present in the package."]],
	["4", "RO", "0x1", "PHY XS Present", "",
			["1 = PHY XS is present in the package.",
			"0 = PHY XS is not present in the package."]],
	["3", "RO", "0x1", "PCS Present", "",
			["1 = PCS is present in the package.",
			"0 = PCS is not present in the package."]],
	["2", "RO", "0x0", "WIS Present", "",
			["1 = WIS is present in the package.",
			"0 = WIS is not present in the package."]],
	["1", "RO", "0x1", "PMD/PMA Present", "",
			["1 = PMA/PMD is present in the package.",
			"0 = PMA/PMD is not present in the package."]],
	["0", "RO", "0x0", "Clause 22 Registers Present", "",
			["1 = Clause 22 registers are present in the package.",
			"0 = Clause 22 registers are not present in the package."]]]],
[7, "0x0006", "Auto-Negotiation Devices In Package 2",
	[["15", "RO", "0x1", "Vendor Specific Device 2 Present", "",
			["1 = A vendor-specific device 2 is present.",
			"0 = A vendor-specific device 2 is not present."]],
	["14", "RO", "0x1", "Vendor Specific Device 1 Present", "",
			["RO 0x1 0x1 1 = A vendor-specific device 1 is present.",
			"0 = A vendor-specific device 1 is not present."]],
	["13:0", "RO", "0x0000", "Reserved. Set to 00000000000000."]]],
[7, "0x000e", "Auto-Negotiation Package Identifier 1",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"Set to 0000000000101011. Marvell OUI is 0x005043."]]],
[7, "0x000f", "Auto-Negotiation Package Identifier 2",
	[["15:10", "RO", "0x02", "Organizationally Unique Identifier Bit 19:24", "Set to 000010."],
	["9:4", "RO", "0x0", "Model Number", "This is the same as 7.0003.9:4."],
	["3:0", "RO", "0x0", "Revision Number", "This is the same as 7.0003.3:0."]]],
[7, "0x0010", "Auto-Negotiation Advertisement Register 1",
	[["15", "R/W", "0x0", "Next Page",
		"If 1000BASE-T is advertised or extended next page is advertised and enabled, then the required next pages are automatically transmitted. Register 7.0010.15 should be set to 0 if no additional next pages are needed.",
			["1 = Advertise",
			"0 = Not advertised"]],
	["14", "RO", "0x0", "Ack", "This must be 0."],
	["13", "R/W", "0x0", "Remote Fault", "",
			["1 = Set remote fault bit.",
			"0 = Do not set remote fault bit."]],
	["12", "R/W", "0x1", "Extended Next Page",
		"If 7.0000.13 and 7.0010.12 are not both enabled, then NGBASE-T will not be advertised.",
			["1 = Extended next page capable",
			"0 = Extended next page not capable"]],
	["11", "R/W", "0x0", "Asymmetric Pause", "",
			["1 = Asymmetric pause",
			"0 = No asymmetric pause"]],
	["10", "R/W", "0x0", "Pause", "",
			["1 = MAC PAUSE is implemented",
			"0 = MAC PAUSE is not implemented"]],
	["9", "R/W", "0x0", "100BASE-T4", "",
			["0 = This is not capable of 100BASE-T4."]],
	["8", "R/W", "0x01", "100BASE-TX Full Duplex", "",
			["1 = Advertise",
			"0 = Not advertised"]],
	["7", "R/W", "0x01", "100BASE-TX Half Duplex", "",
			["1 = Advertise",
			"0 = Not advertised"]],
	["6", "R/W", "0x01", "10BASE-TX Full Duplex", "",
			["1 = Advertise",
			"0 = Not advertised"]],
	["5", "R/W", "0x01", "10BASE-TX Half Duplex", "",
			["1 = Advertise",
			"0 = Not advertised"]],
	["4:0", "R/W", "0x01", "Selector Field",
		"Selector field mode",
			["00001 = 802.3"]]]],
[7, "0x0013", "Link Partner Base Page Ability Register 1",
	[["15", "RO", "0x0", "Next Page",
		"Received Code Word Bit 15",
			["1 = The link partner is capable of next page.",
			"0 = The link partner is not capable of next page."]],
	["14", "RO", "0x0", "Acknowledge",
		"Received Code Word Bit 14",
			["1 = The link partner received the link code word."]],
	["13", "RO", "0x0", "Remote Fault",
		"Received Code Word Bit 13",
			["1 = The link partner has detected remote fault.",
			"0 = The link partner has not detected remote fault."]],
	["12", "RO", "0x0", "Extended Next Page",
		"Received Code Word Bit 12",
			["1 = Extended next page will be used.",
			"0 = Extended next page will not be used."]],
	["11", "RO", "0x0", "Asymmetric Pause",
		"Received Code Word Bit 11",
			["1 = The link partner requests asymmetric pause.",
			"0 = The link partner does not request asymmetric pause."]],
	["10", "RO", "0x0", "Pause Capable",
		"Received Code Word Bit 10",
			["1 = The link partner is capable of pause operation.",
			"0 = The link partner is not capable of pause operation."]],
	["9", "RO", "0x0", "100BASE-T4 Capability",
		"Received Code Word Bit 9",
			["1 = The link partner is 100BASE-T4 capable.",
			"0 = The link partner is not 100BASE-T4 capable."]],
	["8", "RO", "0x0", "100BASE-TX Full Duplex Capability",
		"Received Code Word Bit 8",
			["1 = The link partner is 100BASE-TX full duplex capable.",
			"0 = The link partner is not 100BASE-TX full duplex capable."]],
	["7", "RO", "0x0", "100BASE-TX Half Duplex Capability",
		"Received Code Word Bit 7",
			["1 = The link partner is 100BASE-TX half duplex capable.",
			"0 = The link partner is not 100BASE-TX half duplex capable."]],
	["6", "RO", "0x0", "10BASE-T Full Duplex Capability",
		"Received Code Word Bit 6",
			["1 = The link partner is 10BASE-T full duplex capable.",
			"0 = The link partner is not 10BASE-T full duplex capable."]],
	["5", "RO", "0x0", "10BASE-T Half Duplex Capability",
		"Received Code Word Bit 5",
			["1 = The link partner is 10BASE-T half duplex capable.",
			"0 = The link partner is not 10BASE-T half duplex capable."]],
	["4:0", "RO", "0x00", "Selector Field", "Received Code Word Bit 4:0"]]],
[7, "0x0016", "Next Page Transmit Register/Extended Next Page Transmit Register",
	[["15", "R/W", "0x0", "Next Page", "Transmit Code Word Bit 15"],
	["14", "RO", "0x0", "Reserved", "Transmit Code Word Bit 14"],
	["13", "R/W", "0x1", "Message Page Mode", "Transmit Code Word Bit 13"],
	["12", "R/W", "0x0", "Acknowledge2", "Transmit Code Word Bit 12"],
	["11", "RO", "0x0", "Toggle", "Transmit Code Word Bit 11"],
	["10:0", "R/W", "0x001", "Message/Unformatted Field", "Transmit Code Word Bit 10:0"]]],
[7, "0x0017", "Extended Next Page Transmit Register Unformatted Code Field U0 to U15",
	[["15:0", "R/W", "0x0000", "Unformatted Field", "U15 to U0"]]],
[7, "0x0018", "Extended Next Page Transmit Register Unformatted Code Field U16 to U31",
	[["15:0", "R/W", "0x0000", "Unformatted Field", "U31 to U16"]]],
[7, "0x0019", "Link Partner Next Page Register/Link Partner Extended Next Page Ability Register",
	[["15", "RO", "0x0", "Next Page", "Receive Code Word Bit 15"],
	["14", "RO", "0x0", "Acknowledge", "Receive Code Word Bit 14"],
	["13", "RO", "0x0", "Message Page", "Receive Code Word Bit 13"],
	["12", "RO", "0x0", "Acknowledge2", "Receive Code Word Bit 12"],
	["11", "RO", "0x0", "Toggle", "Receive Code Word Bit 11"],
	["10:0", "RO", "0x000", "Message/Unformatted Field", "Receive Code Word Bit 10:0"]]],
[7, "0x001a", "Link Partner Extended Next Page Ability Register Unformatted Code Field U0 to U15",
	[["15:0", "R/W", "0x0000", "Unformatted Field", "U15 to U0"]]],
[7, "0x001b", "Link Partner Extended Next Page Ability Register Unformatted Code Field U16 to U31",
	[["15:0", "R/W", "0x0000", "Unformatted Field", "U31 to U16"]]],
[7, "0x0020", "MultiGBASE-T Auto-Negotiation Control 1 Register",
	[["15", "R/W", "0x0", "MASTER/SLAVE Manual Configuration Enable", "",
			["1 = Manual MASTER/SLAVE configuration",
			"0 = Automatic MASTER/SLAVE configuration"]],
	["14", "R/W", "0x0", "MASTER/SLAVE Configuration Value", "",
			["1 = Manual configure as MASTER.",
			"0 = Manual configure as SLAVE."]],
	["13", "R/W", "0x0", "Port Type",
		"This bit is ignored if Register 7.0020.15 or T22.9.12 is equal to 1.",
			["1 = Multi-port device (MASTER)",
			"0 = Single-port device (SLAVE)"]],
	["12", "R/W", "0x1", "10GBASE-T Full Duplex Capability", "",
			["1 = Advertise PHY as 10GBASE-T capable (88X3540 only).",
			"0 = Do not advertise PHY as 10GBASE-T capable."]],
	["11:9", "RO", "0x0", "Reserved. Set to 000000000."],
	["8", "R/W", "0x1", "5GBASE-T Ability", "",
			["1 = Advertise PHY as 5GBASE-T capable.",
			"0 = Do not advertise PHY as 5GBASE-T capable."]],
	["7", "R/W", "0x1", "2.5GBASE-T Ability", "",
			["1 = Advertise PHY as 2.5GBASE-T capable.",
			"0 = Do not advertise PHY as 2.5GBASE-T capable."]],
	["6", "R/W", "0x0", "5GBASE-T Fast Retrain Ability", "",
			["1 = Advertise PHY as 5GBASE-T fast retrain capable.",
			"0 = Do not advertise PHY as 5GBASE-T fast retrain capable."]],
	["5", "R/W", "0x0", "2.5GBASE-T Fast Retrain Ability", "",
			["1 = Advertise PHY as 2.5GBASE-T fast retrain capable.",
			"0 = Do not advertise PHY as 2.5GBASE-T fast retrain capable."]],
	["4:3", "RO", "0x0", "Reserved. Set to 000000000."],
	["2", "RO", "0x0", "PMA Training", "This is not supported, set to 0."],
	["1", "R/W", "0x0", "10GBASE-T Fast Retrain Ability", "",
			["1 = Advertise PHY as supporting Fast Retrain",
			"0 = Do not advertise Fast Retrain ability"]],
	["0", "R/W", "0x1", "Loop Timing Ability", "This is not supported (PHY always advertises loop timing ability)"]]],
[7, "0x0021", "MultiGBASE-T Auto-Negotiation Status 1 Register",
	[["15", "RO,LH", "0x0", "MASTER/SLAVE Configuration Fault",
		"This register bit will clear on read.",
			["1 = A MASTER/SLAVE configuration fault is detected",
			"0 = No MASTER/SLAVE configuration fault is detected"]],
	["14", "RO", "0x0", "MASTER/SLAVE Configuration Resolution", "",
			["1 = The Local PHY configuration is resolved to MASTER.",
			"0 = The Local PHY configuration is resolved to SLAVE."]],
	["13", "RO", "0x0", "Local Receiver Status", "",
			["1 = Local Receiver is OK.",
			"0 = Local Receiver is not OK."]],
	["12", "RO", "0x0", "Remote Receiver Status", "",
			["1 = Remote Receiver is OK.",
			"0 = Remote Receiver is not OK."]],
	["11", "RO", "0x0", "Link Partner 10GBASE-T Full Duplex Capability",
		"This bit is valid only when 7.0001.6 = 1.",
			["1 = The link partner is capable of 10GBASE-T full duplex.",
			"0 = The link partner is not capable of 10GBASE-T full duplex."]],
	["10", "RO", "0x0", "Link Partner Loop Timing Ability", "",
			["1 = The link partner is capable of loop timing.",
			"0 = The link partner is not capable of loop timing."]],
	["9", "RO", "0x0", "Link Partner PMA Training", "",
			["1 = The link partner expects PHY to reset PMA training PRBS on every training frame.",
			"0 = The link partner expects PHY PMA training PRBS to run continuously without resetting."]],
	["8:7", "RO", "0x0", "Reserved. Set to 0000000."],
	["6", "RO", "0x0", "Link Partner 5GBASE-T Capability", "",
			["1 = The link partner is capable of 5GBASE-T.",
			"0 = The link partner is not capable of 5GBASE-T."]],
	["5", "RO", "0x0", "Link Partner 2.5GBASE-T Capability", "",
			["1 = The link partner is capable of 2.5GBASE-T.",
			"0 = The link partner is not capable of 2.5GBASE-T."]],
	["4", "RO", "0x0", "Link Partner 5GBASE-T Fast Retrain Ability", "",
			["1 = The link partner is capable of 5GBASE-T fast retrain.",
			"0 = The link partner is not capable of 5GBASE-T fast retrain."]],
	["3", "RO", "0x0", "Link Partner 2.5GBASE-T Fast Retrain Ability", "",
			["1 = The link partner is capable of 2.5GBASE-T fast retrain.",
			"0 = The link partner is not capable of 2.5GBASE-T fast retrain."]],
	["2", "RO", "0x0", "Reserved. Set to 0000000."],
	["1", "RO", "0x0", "10GBASE-T Link Partner Fast Retrain Ability", "",
			["1 = The link partner is capable of Fast Retrain.",
			"0 = The link partner is not capable of Fast Retrain."]],
	["0", "RO", "0x0", "Reserved. Set to 0."]]],
[7, "0x003c", "EEE Advertisement 1 Register",
	[["15:4", "R/W", "0x000", "Reserved. Set as 000000000000."],
	["3", "R/W", "0x0", "10GBASE-T EEE", "",
			["1 = Advertise 10GBASE-T EEE ability.",
			"0 = Do not advertise 10GBASE-T EEE ability."]],
	["2", "R/W", "0x0", "1000BASE-T EEE", "",
			["1 = Advertise 1000BASE-T EEE ability.",
			"0 = Do not advertise 1000BASE-T EEE ability."]],
	["1", "R/W", "0x0", "100BASE-TX EEE", "",
			["1 = Advertise 100BASE-TX EEE ability.",
			"0 = Do not advertise 100BASE-TX EEE ability."]],
	["0", "R/W", "0x0", "Reserved. Set as 0."]]],
[7, "0x003d", "EEE LP Ability 1 Register",
	[["15:4", "RO", "0x000", "Reserved. Set as 000000000000."],
	["3", "RO", "0x0", "10GBASE-T EEE", "",
			["1 = The link partner advertised 10GBASE-T EEE ability.",
			"0 = The link partner did not advertise 10GBASE-T EEE ability."]],
	["2", "RO", "0x0", "1000BASE-T EEE", "",
			["1 = The link partner advertised 1000BASE-T EEE ability.",
			"0 = The link partner did not advertise 1000BASE-T EEE ability."]],
	["1", "RO", "0x0", "100BASE-TX EEE", "",
			["1 = The link partner advertised 100BASE-TX EEE ability.",
			"0 = The link partner did not advertise 100BASE-TX EEE ability."]],
	["0", "RO", "0x0", "Reserved. Set as 0."]]],
[7, "0x003e", "EEE Advertisement 2 Register",
	[["15:2", "R/W", "0x0000", "Reserved. Set as 000000000000."],
	["1", "R/W", "0x0", "5GBASE-T EEE", "",
			["1 = Advertise 5GBASE-T EEE ability.",
			"0 = Do not advertise 5GBASE-T EEE ability."]],
	["0", "R/W", "0x0", "2.5GBASE-T EEE", "",
			["1 = Advertise 2.5GBASE-TX EEE ability.",
			"0 = Do not advertise 2.5GBASE-TX EEE ability."]]]],
[7, "0x003f", "EEE LP Ability2 Register",
	[["15:2", "RO", "0x0000", "Reserved. Set as 000000000000"],
	["1", "RO", "0x0", "5GBASE-T EEE", "",
			["1 = The link partner advertised 5GBASE-T EEE ability.",
			"0 = The link partner did not advertise 5GBASE-T EEE ability."]],
	["0", "RO", "0x0", "2.5GBASE-T EEE", "",
			["1 = The link partner advertised 2.5GBASE-TX EEE ability.",
			"0 = The link partner did not advertise 2.5GBASE-TX EEE ability."]]]],
[7, "0x0040", "MultiGBASE-T AN Control 2 Register",
	[["15:4", "R/W", "0x000", "Reserved. Set as 000000000000."],
	["3", "R/W", "0x1", "2.5GBASE-T THP Bypass Request", "",
			["1 = Request the link partner to initially reset THP during fast retrain.",
			"0 = Request the link partner not to initially reset THP during fast retrain."]],
	["2", "R/W", "0x1", "5GBASE-T THP Bypass Request R/W 0x1 Retain", "",
			["1 = Request the link partner to initially reset THP during fast retrain.",
			"0 = Request the link partner not to initially reset THP during fast retrain."]],
	["1:0", "RO", "0x0", "Reserved. Set as 0."]]],
[7, "0x0041", "MultiGBASE-T AN Status 2 Register",
	[["15:4", "RO", "0x000", "Reserved. Set as 000000000000."],
	["3", "RO", "0x0", "Link Partner 2.5GBASE-T THP Bypass Request", "",
			["1 = The link partner requests LD to initially reset THP during fast retrain.",
			"0 = The link partner requests LD not to initially reset THP during fast retrain."]],
	["2", "RO", "0x0", "Link Partner 5GBASE-T THP Bypass Request", "",
			["1 = The link partner requests LD to initially reset THP during fast retrain.",
			"0 = The link partner requests LD not to initially reset THP during fast retrain."]],
	["1:0", "RO", "0x0", "Reserved RO 0x0 0x0 Set as 0."]]],
[7, "0x8000", "10/100/1000 Auto-Negotiation Control/Status Register",
	[["15:13", "R/W", "0x0", "Test Mode",
		"After exiting the test mode, a hardware reset or software reset should be issued to ensure normal operation. A restart of Auto-Negotiation will clear these bits.",
			["000 = Normal Mode",
			"001 = Test Mode 1 - Transmit Waveform Test",
			"010 = Test Mode 2 - Transmit Jitter Test (MASTER mode)",
			"011 = Test Mode 3 - Transmit Jitter Test (SLAVE mode)",
			"100 = Test Mode 4 - Transmit Distortion Test",
			"101 = Reserved",
			"110 = Reserved",
			"111 = Reserved"]],
	["12:11", "R/W", "0x0", "Reserved. Set to 00."],
	["10", "R/W", "0x0", "Isolate", "This bit has no effect."],
	["9", "R/W", "0x1", "1000BASE-T Full Duplex", "",
			["1 = Advertise",
			"0 = Not advertised"]],
	["8", "R/W", "0x1", "1000BASE-T Half Duplex", "",
			["1 = Advertise",
			"0 = Not advertised"]],
	["7", "R/W", "0x0", "Collision Test", "This bit has no effect."],
	["6:5", "R/W", "0x0", "Reserved. Set to 00"],
	["4", "R/W", "0x1", "Duplex Mode",
		"A change in this bit while 7.0000.12 is 0 will cause Auto-Negotiation to restart.",
			["1 = Full duplex",
			"0 = Half Duplex"]],
	["3:2", "R/W", "0x0", "Reserved. Set to 00."],
	["1", "RO,LH", "0x0", "Jabber Detect", "",
			["1 = Jabber condition detected",
			"0 = Jabber condition not detected"]],
	["0", "RO,LH", "0x0", "Parallel Detection Fault",
		"Register 7.8000.0 is not valid until the Auto-Negotiation complete bit (register 7.0001.5) indicates it is completed.",
			["1 = A fault has been detected via the Parallel Detection function",
			"0 = A fault has not been detected via the Parallel Detection function"]]]],
[7, "0x8001", "10/100/1000 Auto-Negotiation Status Register",
	[["15", "RO,LH", "0x0", "1000BASE-T MASTER/SLAVE Configuration Fault",
		"This register bit will clear on read.",
			["1 = A MASTER/SLAVE configuration fault is detected.",
			"0 = No MASTER/SLAVE configuration fault is detected."]],
	["14", "RO", "0x0", "1000BASE-T MASTER/SLAVE Configuration Resolution", "",
			["1 = The Local PHY configuration is resolved to MASTER.",
			"0 = The Local PHY configuration is resolved to SLAVE."]],
	["13", "RO", "0x0", "1000BASE-T Local Receiver Status", "",
			["1 = Local Receiver is OK.",
			"0 = Local Receiver is not OK."]],
	["12", "RO", "0x0", "1000BASE-T Remote Receiver Status", "",
			["1 = Remote Receiver is OK.",
			"0 = Remote Receiver is not OK."]],
	["11", "RO", "0x0", "Link Partner 1000BASE-T Full Duplex Capability", "",
			["1 = The link partner is capable of 1000BASE-T full duplex.",
			"0 = The link partner is not capable of 1000BASE-T full duplex."]],
	["10", "RO", "0x0", "Link Partner 1000BASE-T Half Duplex Capability", "",
			["1 = The link partner is capable of 1000BASE-T half duplex.",
			"0 = The link partner is not capable of 1000BASE-T half duplex."]],
	["9", "RO", "0x0", "Link Partner Next Page Able",
		"Register 7.8001.9 is not valid until the Auto-Negotiation complete bit (Reg 7.0001.5) indicates completed.",
			["1 = The link partner is Next Page able.",
			"0 = The link partner is not Next Page able."]],
	["8", "RO", "0x0", "Link Partner Auto-Negotiation Able",
		"Register 7.8001.8 is not valid until the Auto-Negotiation complete bit (register 7.0001.5) indicates completed.",
			["1 = The link partner is Auto-Negotiation able.",
			"0 = The link partner is not Auto-Negotiation able."]],
	["7:0", "RO,RC", "0x00", "Idle Error Count",
		"MSB of Idle Error Counter. These register bits report the idle error count since the last time this register was read. The counter pegs at 11111111 and will not roll over."]]],
[7, "0x8002", "10/100/1000 Ability Register",
	[["15", "RO", "0x0", "100BASE-T4",
		"This protocol is not available.",
			["0 = The PHY is not able to perform 100BASE-T4."]],
	["14", "RO", "0x1", "100BASE-X Full Duplex", "",
			["1 = The PHY is able to perform full-duplex 100BASE-X."]],
	["13", "RO", "0x1", "100BASE-X Half Duplex", "",
			["1 = The PHY is able to perform half-duplex 100BASE-X."]],
	["12", "RO", "0x1", "10 Mbps Full Duplex", "",
			["1 = The PHY is able to perform full-duplex 10BASE-T."]],
	["11", "RO", "0x1", "10 Mbps Half Duplex", "",
			["1 = The PHY is able to perform half-duplex 10BASE-T."]],
	["10", "RO", "0x0", "100BASE-T2 Full Duplex",
		"This protocol is not available.",
			["0 = The PHY is not able to perform full duplex."]],
	["9", "RO", "0x0", "100BASE-T2 Half Duplex",
		"This protocol is not available.",
			["0 = The PHY is not able to perform half duplex."]],
	["8", "RO", "0x1", "Extended Status", "",
			["1 = Extended status information in register 15"]],
	["7", "RO", "0x0", "Reserved. Set to 0."],
	["6", "RO", "0x1", "MF Preamble Suppression", "",
			["1 = The PHY accepts management frames with preamble suppressed."]],
	["5", "RO", "0x1", "Extended Capability", "",
			["1 = Extended register capabilities"]],
	["4", "RO", "0x1", "Local Next Page Able", "",
			["1 = The local device is Next Page able.",
			"0 = The local device is not Next Page able."]],
	["3", "RO", "0x0", "1000BASE-X Full Duplex", "",
			["0 = This is not 1000BASE-X full duplex capable."]],
	["2", "RO", "0x0", "1000BASE-X Half Duplex", "",
			["0 = This is not 1000BASE-X half duplex capable."]],
	["1", "RO", "1000BASE-T Full Duplex", "",
			["1 = This is 1000BASE-T full duplex capable."]],
	["0", "RO", "0x1", "1000BASE-T Half Duplex", "",
			["1 = This is 1000BASE-T half duplex capable."]]]],
[7, "0x800c", "Marvell Negotiated Fast Retrain Advertisement Register",
	[["15:1", "R/W", "0x0000", "Reserved", ""],
	["0", "R/W", "0x0", "Negotiated Fast Retrain Enable", "",
			["1 = Advertise Negotiated Fast Retrain.",
			"0 = Do not advertise Negotiated Fast Retrain."]]]],
[7, "0x800d", "Marvell Negotiated Fast Retrain Status Register",
	[["15", "RO", "0x0", "Reserved", ""],
	["14", "RO", "0x0", "NFR Transmit Disable Resolution", "",
			["1 = Disable the transmitter at the start of NFR.",
			"0 = Do not disable the transmitter at the start of NFR."]],
	["13", "RO", "0x0", "NFR Extended Timer Resolution", "",
			["1 = Extended maxwait enabled, 200 ms timeout",
			"0 = Extended maxwait not enabled, 30 ms timeout"]],
	["12:10", "RO", "0x0", "Fast Retrain Resolution", "",
			["000 = Disable",
			"001 = IEEE fast retrain",
			"010 = Negotiated fast retrain"]],
	["9", "RO", "0x0", "Link Partner Negotiated Fast Retrain Transmit Disable", "",
			["1 = The link partner requested TX disable prior to fast retrain.",
			"0 = The link partner did not request TX disable prior to fast retrain."]],
	["8", "RO", "0x0", "Link Partner Negotiated Fast Retrain Extended Timer", "",
			["1 = The link partner requests extended maxwait.",
			"0 = The link partner did not request extended maxwait."]],
	["7", "RO", "0x0", "Link Partner Negotiated Fast Retrain THP Request", "",
			["1 = The link partner requested THP enabled during NFR.",
			"0 = The link partner requested THP disabled during NFR."]],
	["6:4", "RO", "0x0", "Link Partner Negotiated Fast Retrain Version",
		"Link Partner NFR Version. This is only valid after AN completes."],
	["3:1", "RO", "0x0", "Link Partner Negotiated Fast Retrain Opcode",
		"This is only valid after AN completes.",
			["100 = Negotiated Fast Retrain"]],
	["0", "RO", "0x0", "Link Partner Negotiated Fast Retrain Ability", "",
			["1 = The link partner supports negotiated fast retrain.",
			"0 = The link partner does not support negotiated fast retrain."]]]],
[4, "0xf003", "SERDES Control Register 1",
	[["15:13", "RO", "0x0", "Reserved. Set to 0s."],
	["12", "R/W", "0x0", "Host Loopback",
		"H Unit Shallow MAC Loopback",
			["1 = Enable loopback.",
			"0 = Normal operation"]],
	["11", "RO", "0x0", "Reserved"],
	["10", "R/W", "0x0", "Reserved", "This is not used."],
	["9", "RO", "0x0", "Reserved"],
	["8", "R/W", "0x0", "Reserved", "This is not used."],
	["7", "R/W", "0x0", "Reserved", "This is not used."],
	["6", "R/W", "0x0", "Reserved", "This is not used."],
	["5:4", "R/W", "0x0", "Reserved", "This is not used."],
	["3:2", "R/W", "0x0", "Reserved", "Update This is not used."],
	["1:0", "R/W", "0x0", "Reserved. Set to 0s."]]],
[4, "0xf004", "SERDES Control Register 2",
	[["15:3", "RO", "0x0000", "Reserved. Set to 0s."],
	["2", "R/W", "0x1", "Interrupt Polarity", "",
			["0 = int_s active low",
			"1 = int_s active high"]],
	["1", "R/W", "0x0", "Reserved", "This is not used."],
	["0", "R/W", "0x0", "Reserved", "This is not used."]]],
[4, "0xf00a", "FIFO and CRC Interrupt Enable",
	[["15:3", "R/W", "0x0000", "Reserved. Set to 0."],
	["2", "R/W", "0x0", "CRC Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["1", "R/W", "0x0", "FIFO Overflow Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["0", "R/W", "0x0", "FIFO Underflow Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]]]],
[4, "0xf00b", "FIFO and CRC Interrupt Status",
	[["15:3", "RO", "0x0000", "Reserved", ""],
	["2", "RO,LH", "0x0", "CRC Interrupt Status",
		"This interrupt will be set only if the packet checker is enabled.",
			["1 = A CRC error was detected.",
			"0 = A CRC error was not detected."]],
	["1", "RO,LH", "0x0", "FIFO Overflow Status", "",
			["1 = A FIFO overflow occurred.",
			"0 = A FIFO overflow did not occur."]],
	["0", "RO,LH", "0x0", "FIFO Underflow Status", "",
			["1 = A FIFO underflow occurred.",
			"0 = A FIFO underflow did not occur."]]]],
[4, "0xf00c", "PPM FlFO Control 1",
	[["15:14", "R/W", "0x0", "PPM FIFO Depth",
		"All depths at +/-100 ppm",
			["00 = 2 kB",
			"01 = 10 kB",
			"10 = 20 kB",
			"11 = 40 kB"]],
	["13", "R/W", "0x1", "PPM FIFO Depth Block",
		"When set to 1, depth will not change when reset is issued."],
	["12:10", "RO", "0x0", "Reserved. Set to 0s."],
	["9", "R/W", "0x0", "Override PPM FIFO Full Water Mark", "",
			["1 = Override full water mark.",
			"0 = Do not override full water mark."]],
	["8:5", "R/W", "0x0", "PPM FIFO Full Water Mark",
		"Retain Manual full water mark"],
	["4", "R/W", "0x0", "Override PPM FIFO High Water Mark", "",
			["1 = Override high water mark.",
			"0 = Do not override high water mark."]],
	["3:0", "R/W", "0x0", "PPM FIFO High Water Mark",
		"Retain Manual high water mark"]]],
[4, "0xf00e", "PPM FlFO Status",
	[["15:13", "RO", "0x0", "Reserved. Set to 0s."],
	["12", "R/W,SC", "0x0", "PPM FIFO Clear Overflow Flag", "Clear overflow flag."],
	["11", "RO,LH", "0x0", "PPM FIFO Overflow Flag", "Latched high overflow flag."],
	["10", "R/W,SC", "0x0", "PPM FIFO Clear Empty Flag", "Clear empty flag."],
	["9", "RO,LH", "0x0", "PPM FIFO Empty Flag", "Latched high empty flag."],
	["8", "R/W,SC", "0x0", "FIFO Entry Snapshot", "",
			["1 = Take a snapshot of the write/read side FIFO entries"]],
	["7:4", "RO", "0x0", "Number of Words in FIFO Synchronized to Read Clock",
		"This is the number of words in FIFO in read clock domain."],
	["3:0", "RO", "0x0", "Number of Words in FIFO Synchronized to Write Clock",
		"This is the number of words in FIFO in write clock domain."]]],
[4, "0xf010", "Packet Generation Control 1",
	[["15", "R/W", "0x0", "Read Clear", "",
			["1= Enable clear on read.",
			"0 = Use 4.F010.6 to clear counters."]],
	["14:7", "R/W", "0x00", "Reserved. Set to 0s."],
	["6", "R/W", "0x0", "Pkt-Gen/Chk Counter Reset",
		"This bit clears counters. This bit is not self-clear, need to write back to zero by the user.",
			["1 = Clear counters.",
			"0 = Normal operation"]],
	["5:3", "RO", "0x0", "Reserved"],
	["2", "R/W", "0x0", "Use SFD in Checker", "",
			["0 = Look for SFD before starting CRC checking",
			"1 = Start CRC checking after the first 8 bytes in packet"]],
	["1", "R/W", "0x0", "Transmit Test Pattern Enable", "",
			["1 = Pkt generator enable",
			"0 = Disable"]],
	["0", "R/W", "0x0", "Receive Test Pattern Enable", "",
			["1 = Pkt checker enable",
			"0 = Disable"]]]],
[4, "0xf011", "Packet Generation Control 2",
	[["15:8", "RO", "0x00", "Reserved. Set to 0s."],
	["7:4", "R/W", "0x0", "Internal Packet Generation Control", "",
			["0000 = No Mask",
			"0001 = No Mask",
			"0010 = Invert every other word",
			"0011 = 2 no invert, 2 invert",
			"0100 = Left shift byte",
			"0101 = Right shift byte",
			"0110 = Left shift word",
			"0111 = Right shift word",
			"1000 = Increment byte",
			"1001 = Decrement byte",
			"1010 = Pseudo-random byte",
			"1011 = Pseudo-random word",
			"1100 = Reserved",
			"1101 = Reserved",
			"1110 = Reserved",
			"1111 = Reserved"]],
	["3", "R/W", "0x0", "CRC Generation", "",
			["0 = On",
			"1 = Off"]],
	["2:0", "RO", "0x0", "Reserved. Set to 0s."]]],
[4, "0xf016", "Packet Generation Length",
	[["15:0", "R/W", "0x0000", "Number of Bytes in Frame", "",
			["0000 = Random length between 64 bytes to 1518 bytes",
			"0001 = Random length between 64 bytes to 0x0FFF bytes",
			"0002 = Random length between 64 bytes to 0x1FFF bytes",
			"0003 = Random length between 64 bytes to 0x3FFF bytes",
			"0004 = Random length between 64 bytes to 0x7FFF bytes",
			"0005 = Random length between 64 bytes to 0xFFFF bytes",
			"0006 = Undefined",
			"0007 = Undefined",
			"0008 to ffff = Length in number of bytes"]]]],
[4, "0xf017", "Packet Generation Burst Sequence",
	[["15:0", "R/W", "0x0000", "Number of Packets to Send", "",
			["0000 = Stop generation.",
			"0001 to fffe = This indicates the number of packets to send.",
			"ffff = Continuous"]]]],
[4, "0xf018", "Packet Generation IPG",
	[["15", "R/W", "0x0", "Random IPG", "",
			["0 = Fixed IPG per bits 14:0",
			"1 = Random IPG from 5 bytes to value specified per bits 14:0"]],
	["14:0", "R/W", "0x0002", "IPG Duration", "Each bit equals 4 bytes of idle"]]],
[4, "0xf01b", "Transmit Packet Counter [15:0]",
	[["15:0", "RO", "0x0000", "Transmit Count [15:0]",
		"This counts the total number of packets transmitted.If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read."]]],
[4, "0xf01c", "Transmit Packet Counter [31:16]",
	[["15:0", "RO", "0x0000", "Transmit Count [31:16]",
		"If 4.F010.15 = 0 then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1 then register clear on read. This must read register 4.F01B first in order to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf01d", "Transmit Packet Counter [47:32]",
	[["15:0", "RO", "0x0000", "Transmit Count [47:32]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F01B first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf01e", "Transmit Byte Counter [15:0]",
	[["15:0", "RO", "0x0000", "Transmit Byte Count [15:0]",
		"This counts the total number of bytes in frame (including preamble) transmitted. If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read."]]],
[4, "0xf01f", "Transmit Byte Counter [31:16]",
	[["15:0", "RO", "0x0000", "Transmit Byte Count [13:16]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F01E first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf020", "Transmit Byte Counter [47:32]",
	[["15:0", "RO", "0x0000", "Transmit Byte Count [47:32]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F01E first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf021", "Receive Packet Counter [15:0]",
	[["15:0", "RO", "0x0000", "Receive Count [15:0]",
		"This counts the total number of packets received. If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read."]]],
[4, "0xf022", "Receive Packet Counter [31:16]",
	[["15:0", "RO", "0x0000", "Receive Count [31:16]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F021 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf023", "Receive Packet Counter [47:32]",
	[["15:0", "RO", "0x0000", "Receive Count [47:32]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F021 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf024", "Receive Byte Count [15:0]",
	[["15:0", "RO", "0x0000", "Byte Count [15:0]",
		"This counts the total number of bytes in frame (including preamble) received. If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read."]]],
[4, "0xf025", "Receive Byte Count [31:16]",
	[["15:0", "RO", "0x0000", "Byte Count [31:16]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F024 first to update this register. This ensures that the 48 bit read is atomic."]]],
[4, "0xf026", "Receive Byte Count [47:32]",
	[["15:0", "RO", "0x0000", "Byte Count [47:32]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F024 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf027", "Receive Packet Error Count [15:0]",
	[["15:0", "RO", "0x0000", "Packet Error Count [15:0]",
		"This counts the number of packets with CRC Error received. If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read."]]],
[4, "0xf028", "Receive Packet Error Count [31:16]",
	[["15:0", "RO", "0x0000", "Packet Error Count [31:16]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F027 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf029", "Receive Packet Error Count [47:32]",
	[["15:0", "RO", "0x0000", "Packet Error Count [47:32]",
		"If 4.F010.15 = 0, then register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then register clear on read. This must read register 4.F027 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf02a", "Link Drop Count [15:0]",
	[["15:0", "RO", "0x0000", "Link Drop Count [15:0]",
		"This counts the number of link drop received. If 4.F010.15 = 0, then the register does not clear on read. This is cleared only when register 4.F010.6 transitions from 0 to 1. If 4.F010.15 = 1, then the register clears on read."]]],
[4, "0xf030", "PRBS Control1",
	[["15:14", "R/W", "0x0", "Reserved. Set to 0s."],
	["13", "R/W", "0x0", "Read Clear", "",
			["1= Enable clear on read.",
			"0 = Use 4.F030.6 to clear counters."]],
	["12", "R/W", "0x0", "PRBS Overwrite", "",
			["1 = Enable overwrite.",
			"0 = Disable overwrite."]],
	["11:9", "R/W", "0x0", "PRBS", "",
			["000 = 10 bits",
			"001 = 20 bits",
			"010 = 32 bits",
			"011 = 64 bits",
			"100 = 66 bits"]],
	["8", "RO", "0x0", "PRBS Lock", "",
			["1 = PRBS is locked.",
			"0 = PRBS is not locked."]],
	["7", "R/W", "0x0", "Immediate Error Count Enable", "",
			["1 = Count PRBS errors before locking.",
			"0 = Wait until PRBS locks before counting."]],
	["6", "R/W,SC", "0x0", "PRBS Counter Reset",
		"This bit self clears after counters are cleared.",
			["1 = Clear counters.",
			"0 = Normal operation"]],
	["5", "R/W", "0x0", "Transmit Test Pattern Enable",
		"Test enabled only if the appropriate mode is selected.",
			["1 = Enable",
			"0 = Disable"]],
	["4", "R/W", "0x0", "Receive Test Pattern Enable",
		"Test enabled only if the appropriate mode is selected. NOTE:There is no receive checking done for IEEE 48.A.1, 48.A.2, and 48.A.3.",
			["1 = Enable",
			"0 = Disable"]],
	["3:0", "R/W", "0x0", "PRBS Type", "",
			["0000 = IEEE 49.2.8 - PRBS 31",
			"0001 = PRBS 7",
			"0010 = PRBS 9 IEEE 83.7",
			"0011 = PRBS 23",
			"0100 = PRBS 31 Inverted",
			"0101 = PRBS 7 Inverted",
			"1000 = PRBS 15",
			"1001 = PRBS 15 Inverted",
			"0110 = PRBS 9 Inverted",
			"0111 = PRBS 23 Inverted",
			"1100 = High-frequency pattern",
			"1101 = Low-frequency pattern",
			"1110 = Mixed-frequency pattern",
			"1111 = Square-wave pattern"]]]],
[4, "0xf031", "PRBS Symbol Tx Counter [15:0]",
	[["15:0", "RO", "0x0000", "Transmit Count [15:0]",
		"This increments by 1 for every bit transmitted per lane. If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read."]]],
[4, "0xf032", "PRBS Symbol Tx Counter [31:16]",
	[["15:0", "RO", "0x0000", "Transmit Count [31:16]",
		"If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read. This must read register 4.F031 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf033", "PRBS Symbol Tx Counter [47:32]",
	[["15:0", "RO", "0x0000", "Transmit Count [47:32]",
		"If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read. This must read register 4.F031 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf034", "PRBS Symbol Rx Counter [15:0]",
	[["15:0", "RO", "0x0000", "Receive Count [15:0]",
		"Increments by 1 for every bit received per lane. If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read."]]],
[4, "0xf035", "PRBS Symbol Rx Counter [31:16]",
	[["15:0", "RO", "0x0000", "Receive Error Count [31:16]",
		"If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read. This must read register 4.F034 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf036", "PRBS Symbol Rx Counter [47:32]",
	[["15:0", "RO", "0x0000", "Receive Error Count [47:32]",
		"If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read. This must read register 4.F034 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf037", "PRBS Error Count [15:0]",
	[["15:0", "RO", "0x0000", "Lane Error Count [15:0]",
		"Increments by 1 for every bit error received per lane. If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read."]]],
[4, "0xf038", "PRBS Error Count [31:16]",
	[["15:0", "RO", "0x0000", "Lane Error Count [31:16]",
		"If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read. This must read register 4.F037 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0xf039", "PRBS Error Count [47:32]",
	[["15:0", "RO", "0x0000", "Lane Error Count [47:32]",
		"If 4.F030.13 = 0, then register does not clear on read. This is cleared only when register 4.F030.6 transitions from 0 to 1. If 4.F030.13 = 1, then register clear on read. This must read register 4.F037 first to update this register. This ensures that the 48-bit read is atomic."]]],
[4, "0x1000", "10GBASE-R PCS Control 1",
	[["15", "R/W,SC", "0x0", "Software Reset",
		"This register will soft reset all PCS/PMA and associated registers of this interface.",
			["1 = Reset",
			"0 = Normal"]],
	["14", "R/W", "0x0", "Loopback",
		"H Unit Deep Line Loopback",
			["1 = Loopback",
			"0 = Normal"]],
	["13", "RO", "0x1", "Reserved"],
	["12", "RO", "0x0", "Reserved"],
	["11", "R/W", "0x0", "Low Power",
		"This device has no strap for low power. All low power bits should be changed accordingly. This register will power down all PCS/PMA of this interface.Initial power state is a function of hardware configuration.",
			["1 = Power down",
			"0 = Normal"]],
	["10", "R/W", "0x0", "Reserved"],
	["9:7", "RO", "0x0", "Reserved"],
	["6", "RO", "0x1", "Reserved"],
	["5:2", "RO", "0x0", "Reserved"],
	["1:0", "RO", "0x0", "Reserved"]]],
[4, "0x1001", "10GBASE-R PCS Status 1",
	[["15:12", "RO", "0x0", "Reserved"],
	["11", "RO,LH", "0x0", "TX Link Partner Idle Received", "",
			["1 = Tx PCS has received link partner idle.",
			"0 = The link partner idle is not received."]],
	["10", "RO,LH", "0x0", "Rx Link Partner Idle Received", "",
			["1 = Rx PCS has received link partner idle.",
			"0 = The link partner idle is not received."]],
	["9", "RO", "0x0", "Tx Link Partner Idle Indication", "",
			["1 = Tx PCS is currently receiving link partner idle.",
			"0 = Tx PCS is not currently receiving link partner idle."]],
	["8", "RO", "0x0", "Rx Link Partner Idle Indication", "",
			["1 = Rx PCS is currently receiving link partner idle.",
			"0 = Rx PCS is not currently receiving link partner idle."]],
	["7", "RO", "0x0", "Fault", "",
			["1 = There is a fault condition.",
			"0 = There is no fault condition."]],
	["6", "RO", "0x0", "Clock Stop Capable", "",
			["0 = The clock is not stoppable."]],
	["5:3", "RO", "0x0", "Reserved", ""],
	["2", "RO,LL", "0x0", "Link Status", "",
			["1 = PCS link is up.",
			"0 = PCS link is down."]],
	["1", "RO", "0x1", "Low Power Ability", "",
			["1 = PCS supports low power."]],
	["0", "RO", "0x0", "Reserved"]]],
[4, "0x1002", "PCS Device Identifier 1",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"0000000000101011. Marvell OUI is 0x005043."]]],
[4, "0x1003", "PCS Device Identifier 2",
	[["15:10", "RO", "0x2", "Organizationally Unique Identifier Bit 19:24"],
	["9:4", "RO", "0x3c", "Model Number", "111100"],
	["3:0", "RO", "0x0", "Revision Number",
		"Rev Number - Contact FAEs for information on the device revision number."]]],
[4, "0x1004", "PCS Speed Ability",
	[["15:9", "RO", "0x00", "Reserved"],
	["8", "RO", "0x0", "100G Capable", "",
			["0 = Not capable of operating at 100Gbps"]],
	["7", "RO", "0x0", "40G Capable", "",
			["0 = Not capable of operating at 40Gbps"]],
	["6:2", "RO", "0x00", "Reserved"],
	["1", "RO", "0x0", "10PASS-TS/2BASE-TL Capable", "",
			["0 = Not capable of operating as the 10P/2B PCS"]],
	["0", "RO", "0x1", "10G Capable", "",
			["1 = Capable of operating at 10Gbps"]]]],
[4, "0x1005", "PCS Devices In Package 1",
	[["15:11", "RO", "0x00", "Reserved"],
	["10", "RO", "0x0", "Separated PMA (3)", "",
			["1 = Separated PMA (3) is present in the package.",
			"0 = Separated PMA (3) is not present in the package."]],
	["9", "RO", "0x0", "Separated PMA (2)", "",
			["1 = Separated PMA (2) is present in the package.",
			"0 = Separated PMA (2) is not present in the package."]],
	["8", "RO", "0x0", "Separated PMA (1)", "",
			["1 = Separated PMA (1) is present in the package.",
			"0 = Separated PMA (1) is not present in the package."]],
	["7", "RO", "0x0", "Auto-Negotiation Present", "",
			["1 = Auto-negotiation is present in the package.",
			"0 = Auto-negotiation is not present in the package."]],
	["6", "RO", "0x0", "TC Present", "",
			["1 = TC is present in the package.",
			"0 = TC is not present in the package."]],
	["5", "RO", "0x0", "DTE XS Present", "",
			["1 = DTE XS is present in the package.",
			"0 = DTE XS is not present in the package."]],
	["4", "RO", "0x0", "PHY XS Present", "",
			["1 = PHY XS is present in the package.",
			"0 = PHY XS is not present in the package."]],
	["3", "RO", "0x0", "PCS Present", "",
			["1 = PCS is present in the package.",
			"0 = PCS is not present in the package."]],
	["2", "RO", "0x0", "WIS Present", "",
			["1 = WIS is present in the package.",
			"0 = WIS is not present in the package."]],
	["1", "RO", "0x0", "PMD/PMA Present", "",
			["1 = PMA/PMD is present in the package.",
			"0 = PMA/PMD is not present in the package."]],
	["0", "RO", "0x0", "Clause 22 Registers Present", "",
			["1 = Clause 22 registers are present in the package.",
			"0 = Clause 22 registers are not present in the package."]]]],
[4, "0x1006", "PCS Devices In Package 2",
	[["15", "RO", "0x1", "Marvell Specific Device 2 Present", "",
			["1 = Marvell specific device 2 present",
			"0 = Marvell specific device 2 not present"]],
	["14", "RO", "0x1", "Marvell Specific Device 1 Present", "",
			["1 = Marvell specific device 1 present",
			"0 = Marvell specific device 1 not present"]],
	["13", "RO", "0x0", "Clause 22 Extension Present", "",
			["1 = Clause 22 extension present",
			"0 = Clause 22 extension not present"]],
	["12:0", "RO", "0x0000", "Reserved"]]],
[4, "0x1008", "10GBASE-R PCS Status 2",
	[["15:14", "RO", "0x2", "Device Present", "",
			["10 = The device responding to this address."]],
	["13:12", "RO", "0x0", "Reserved"],
	["11", "RO,LH", "0x0", "Transmit Fault", "",
			["1 = There is a fault on the transmit path.",
			"0 = There is no fault on the transmit path."]],
	["10", "RO,LH", "0x0", "Receive Fault", "",
			["1 = There is a fault on the receive path.",
			"0 = There is no fault on the receive path."]],
	["9:1", "RO", "0x000", "Reserved", "000000000"],
	["0", "RO", "0x1", "10GBASE-R Capable", "",
			["1 = PCS is able to support 10GBASE-R PCS types."]]]],
[4, "0x100e", "PCS Package Identifier 1",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"0000000000101011. Marvell OUI is 0x005043."]]],
[4, "0x100f", "PCS Package Identifier 2",
	[["15:10", "RO", "0x02", "Organizationally Unique Identifier Bit 19:24"],
	["9:4", "RO", "0x3c", "Model Number", "111100"],
	["3:0", "RO", "0x0", "Revision Number", "Rev Number - Contact FAEs for information on the device revision number."]]],
[4, "0x1020", "10GBASE-R PCS Status 1",
	[["15:13", "RO", "0x0", "Reserved"],
	["12", "RO", "0x0", "10GBASE-R Receive Link Status", "",
			["1 = 10GBASE-R PCS receive link is up.",
			"0 = 10GBASE-R PCS receive link is down."]],
	["11:4", "RO", "0x00", "Reserved"],
	["3", "RO", "0x1", "PRBS9 Pattern Testing Ability", "",
			["1 = PCS is able to support PRBS9 pattern testing.",
			"0 = PCS is not able to support PRBS9 pattern testing."]],
	["2", "RO", "0x1", "PRBS31 Pattern Testing Ability", "",
			["1 = PCS is able to support PRBS31 pattern testing.",
			"0 = PCS is not able to support PRBS31 pattern testing."]],
	["1", "RO", "0x0", "10GBASE-R PCS High Bit Error Rate", "",
			["1 = 10GBASE-R PCS is reporting high BER.",
			"0 = 10GBASE-R PCS is not reporting high BER."]],
	["0", "RO", "0x0", "10GBASE-R PCS Block Lock", "",
			["1 = 10GBASE-R PCS is locked to received block.",
			"0 = 10GBASE-R PCS is not locked."]]]],
[4, "0x1021", "10GBASE-R PCS Status 2",
	[["15", "RO,LL", "0x0", "Latched Block Lock", "",
			["1 = PCS has block lock.",
			"0 = PCS does not have block lock."]],
	["14", "RO,LH", "0x0", "Latched High Bit Error Rate", "",
			["1 = PCS has reported high BER.",
			"0 = PCS has not reported high BER."]],
	["13:8", "RO", "0x0", "Bit Error Rate Counter", "The counter clears on read and will peg at all 1s."],
	["7:0", "RO", "0x00", "Errored Blocks Counter", "The counter clears on read and will peg at all 1s."]]],
[4, "0x1022", "10GBASE-R PCS Test Pattern Seed A 0",
	[["15:0", "R/W", "0x0000", "Test Pattern Seed A 0", "Test Pattern Seed A bits 0 to 15"]]],
[4, "0x1023", "10GBASE-R PCS Test Pattern Seed A 1",
	[["15:0", "R/W", "0x0000", "Test Pattern Seed A 1", "Test Pattern Seed A bits 16 to 31"]]],
[4, "0x1024", "10GBASE-R PCS Test Pattern Seed A 2",
	[["15:0", "R/W", "0x0000", "Test Pattern Seed A 2", "Test Pattern Seed A bits 32 to 47"]]],
[4, "0x1025", "10GBASE-R PCS Test Pattern Seed A 3",
	[["15:10 ", "RO", "0x00", "Reserved", "000000"],
	["9:0", "R/W", "0x000", "Test Pattern Seed A 3", "Test Pattern Seed A bits 48 to 57"]]],
[4, "0x1026", "10GBASE-R PCS Test Pattern Seed B 0",
	[["15:0", "R/W", "0x0000", "Test Pattern Seed B 0", "Test Pattern Seed B bits 0 to 15"]]],
[4, "0x1027", "10GBASE-R PCS Test Pattern Seed B 1",
	[["15:0", "R/W", "0x0000", "Test Pattern Seed B 1", "Test Pattern Seed B bits 16 to 31"]]],
[4, "0x1028", "10GBASE-R PCS Test Pattern Seed B 2",
	[["15:0", "R/W", "0x0000", "Test Pattern Seed B 2", "Test Pattern Seed B bits 32 to 47"]]],
[4, "0x1029", "10GBASE-R PCS Test Pattern Seed B 3",
	[["15:10", "RO", "0x00", "Reserved", "000000"],
	["9:0", "R/W", "0x000", "Test Pattern Seed B 3", "Test Pattern Seed B bits 48 to 57"]]],
[4, "0x102a", "10GBASE-R PCS Test Pattern Control",
	[["15:7", "RO", "0x000", "Reserved"],
	["6", "R/W", "0x0", "PRBS9 Transmit Test Pattern Enable", "",
			["1 = Enable On Transmit Path",
			"0 = Disable On Transmit Path"]],
	["5", "R/W", "0x0", "PRBS31 Receive Test Pattern Enable", "",
			["1 = Enable On Receive Path",
			"0 = Disable On Receive Path"]],
	["4", "R/W", "0x0", "PRBS31 Transmit Test Pattern Enable", "",
			["1 = Enable On Transmit Path",
			"0 = Disable On Transmit Path"]],
	["3", "R/W", "0x0", "Transmit Test Pattern Enable", "",
			["1 = Enable",
			"0 = Disable"]],
	["2", "R/W", "0x0", "Receive Test Pattern Enable", "",
			["1 = Enable",
			"0 = Disable"]],
	["1", "R/W", "0x0", "Test Pattern Select", "",
			["1 = Square-wave",
			"0 = Pseudo-random"]],
	["0", "R/W", "0x0", "Data Pattern Select", "",
			["1 = Zeros Data Pattern",
			"0 = LF Data Pattern"]]]],
[4, "0x102b", "10GBASE-R PCS Test Pattern Error Counter",
	[["15:0", "RO", "0x0000", "Test Pattern Error Counter",
		"Test Pattern Error Counter The counter clears on read and will peg at all 1s. In pseudo-random test mode, it counts block errors. In PRBS31 test mode, it counts bit errors at the PRBS31 pattern checker output."]]],
[4, "0x9000", "10GBASE-R Interrupt Enable Register",
	[["15:12", "R/W", "0x0", "Reserved. Set to 0"],
	["11", "R/W", "0x0", "Local Fault Transmitted Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["10", "R/W", "0x0", "Local Fault Received Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["9:4", "R/W", "0x00", "Reserved. Set to 0"],
	["3", "R/W", "0x0", "Reserved. Set to 0"],
	["2", "R/W", "0x0", "Link Status Change Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["1", "R/W", "0x0", "High BER Change Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["0", "R/W", "0x0", "Block Lock Change Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]]]],
[4, "0x9001", "10GBASE-R Interrupt Status Register",
	[["15:12", "RO,LH", "0x0", "Reserved. Set to 0."],
	["11", "RO,LH", "0x0", "Local Fault Transmitted Interrupt", "",
			["1 = A local fault was transmitted.",
			"0 = No local fault was transmitted."]],
	["10", "RO,LH", "0x0", "Local Fault Received Interrupt", "",
			["1 = A local fault was received.",
			"0 = No local fault was received."]],
	["9:4", "RO,LH", "0x00", "Reserved. Set to 0."],
	["3", "RO,LH", "0x0", "Reserved. Set to 0."],
	["2", "RO,LH", "0x0", "Link Status Change Detected", "",
			["1 = A link status changed detected.",
			"0 = A link status changed not detected."]],
	["1", "RO,LH", "0x0", "High BER Change Interrupt", "",
			["1 = Change was detected.",
			"0 = No change was detected."]],
	["0", "RO,LH", "0x0", "Block Lock Change Interrupt", "",
			["1 = Change was detected.",
			"0 = No change was detected."]]]],
[4, "0x9002", "10GBASE-R PCS Real Time Status Register",
	[["15:12", "RO", "0x0", "Reserved. Set to 0."],
	["11", "RO", "0x0", "Local Fault Transmitted Status", "",
			["1 = A local fault is transmitted.",
			"0 = No local fault is transmitted."]],
	["10", "RO", "0x0", "Local Fault Received Status", "",
			["1 = A local fault is received.",
			"0 = No local fault is received."]],
	["9:5", "RO", "0x00", "Reserved. Set to 0."],
	["4", "RO", "0x0", "Jit_0_lock", "",
			["1 = JIT 0 lock is achieved."]],
	["3", "RO", "0x0", "Jit_lf_lock", "",
			["1 = JIT local fault lock is achieved."]],
	["2", "RO", "0x0", "Link Status"],
	["1", "RO", "0x0", "High BER Status", "",
			["1 = High BER",
			"0 = No high BER"]],
	["0", "RO", "0x0", "Block Lock Status", "",
			["1 = Block lock is achieved.",
			"0 = No block lock is achieved."]]]],
[4, "0x9003", "10GBASE-R PCS Misc Control",
	[["15:8", "RO", "0x00", "Reserved. Set to 0."],
	["7:2", "RO", "0x00", "Rx_skew_r", "This is the number of bit slip to obtain block lock."],
	["1", "R/W", "0x0", "Scrambler_bypass", "",
			["1 = Bypass PCSR scrambler.",
			"0 = Normal (data go through srambler)"]],
	["0", "R/W", "0x0", "LPI Legacy Mode", "",
			["1 = PCS passes LPI symbol.",
			"0 = PCS converts LPI to Error symbol."]]]],
[4, "0x2000", "1000BASE-X/SGMII Control Register",
	[["15", "R/W,SC", "0x0", "Reset",
		"This register will soft reset all PCS/PMA and associated registers of this interface.",
			["1 = Reset",
			"0 = Normal"]],
	["14", "R/W", "0x0", "Loopback",
		"H Unit Deep Line Loopback",
			["1 = Loopback",
			"0 = Normal"]],
	["13", "R/W", "0x0", "SGMII Speed (LSB)",
		"This register is used to control SGMII speed only. (bit 6, bit 13) 00 = 10 Mbps, 01 = 100 Mbps, 10 = 1000 Mbps"],
	["12", "R/W", "0x1", "1000BASE-X Auto-Negotiation Enable",
		"If the value of this bit is changed, then the link will be broken and 1000BASE-X Auto-Negotiation restarted (bit 4.2000.9 is set to 1).",
			["1 = Enable Auto-Negotiation process.",
			"0 = Disable Auto-Negotiation process."]],
	["11", "R/W", "0x0", "Power Down", "This register will power down all PCS/PMA of this interface. Initial power state is a function of hardware configuration.",
			["1 = Power Down",
			"0 = Normal"]],
	["10", "RO", "0x0", "Isolate",
		"The core bus is embedded hence this function is not supported"],
	["9", "R/W,SC", "0x1", "Restart 1000BASE-X Negotiation",
		"Update Auto-Negotiation automatically restarts after hardware reset, software reset (4.2000.15) or change in Auto-Negotiation enable (4.2000.12) regardless of whether the restart bit (4.2000.9) is set. The bit is set when Auto-Negotiation is enabled or disabled in 4.2000.12.",
			["1 = Restart Auto-Negotiation process.",
			"0 = Normal operation"]],
	["8", "RO", "0x1", "Duplex Mode",
		"Writing this bit has no effect since only full duplex mode is supported.",
			["1 = Full duplex",
			"0 = Half duplex"]],
	["7", "R/W", "0x0", "Collision Test",
		"No effect since half-duplex not supported.",
			["1 = Enable COL signal test.",
			"0 = Disable COL signal test."]],
	["6", "R/W", "0x0", "SGMII Speed Selection (MSB)", "This register is used to control SGMII speed only. (bit 6, bit 13) 00 = 10 Mbps, 01 = 100 Mbps, 10 = 1000 Mbps"],
	["5:0", "RO", "0x00", "Reserved", "This is always 0."]]],
[4, "0x2001", "1000BASE-X/SGMII Status Register",
	[["15", "RO", "0x0", "100BASE-T4", "",
			["0 = The PHY is not able to perform 100BASE-T4."]],
	["14", "RO", "0x0", "100BASE-X Full Duplex", "",
			["0 = The PHY is not able to perform full-duplex 100BASE-X."]],
	["13", "RO", "0x0", "100BASE-X Half Duplex", "",
			["0 = The PHY is not able to perform half-duplex 100BASE-X."]],
	["12", "RO", "0x0", "10 Mbps Full Duplex", "",
			["0 = The PHY is not able to perform full-duplex 10BASE-T."]],
	["11", "RO", "0x0", "10 Mbps Half Duplex", "",
			["0 = The PHY is not able to perform half-duplex 10BASE-T."]],
	["10", "RO", "0x0", "100BASE-T2 Full Duplex", "",
			["0 = The PHY is not able to perform full duplex."]],
	["9", "RO", "0x0", "100BASE-T2 Half Duplex", "",
			["0 = The PHY is not able to perform half duplex."]],
	["8", "RO", "0x1", "Extended Status", "",
			["1 = Extended status information in register 4.200F."]],
	["7", "RO", "0x0", "Reserved RO 0x0 0x0 This must always be 0."],
	["6", "RO", "0x1", "MF Preamble Suppression", "",
			["1 = The PHY accepts management frames with preamble suppressed."]],
	["5", "RO", "0x0", "1000BASE-X Auto-Negotiation Complete",
		"Bit is not set when link is up due of Fiber Auto-Negotiation Bypass or if Auto-Negotiation is disabled.",
			["1 = Auto-Negotiation process is complete.",
			"0 = Auto-Negotiation process is not complete."]],
	["4", "RO,LH", "0x0", "1000BASE-X Remote Fault",
		"This bit is always 0 in SGMII modes.",
			["1 = A remote fault condition has been detected.",
			"0 = A remote fault condition has not been detected."]],
	["3", "RO", "0x0", "Auto-Negotiation Ability", "",
			["1 = The PHY is able to perform Auto-Negotiation.",
			"0 = The PHY is not able to perform Auto-Negotiation."]],
	["2", "RO,LL", "0x0", "1000BASE-X Link Status",
		"This register bit indicates when link was lost since the last read. For the current link status, read this register back-to-back.",
			["1 = The link is up.",
			"0 = The link is down."]],
	["1", "RO,LH", "0x0", "Reserved", "This must be 0."],
	["0", "RO", "0x1", "Extended Capability", "",
			["1 = Extended register capabilities"]]]],
[4, "0x2002", "PHY Identifier",
	[["15:0", "RO", "0x002b", "Organizationally Unique Identifier Bit 3:18",
		"0x002B - Marvell OUI is 00-50-43."]]],
[4, "0x2003", "PHY Identifier",
	[["15:10", "RO", "0x03", "Organizationally Unique Identifier Bit 19:24", "000011"],
	["9:4", "RO", "0x1b", "Model Number", "011011"],
	["3:0", "RO", "0x0", "Revision Number", "Rev Number. Contact Marvell FAEs for information on the device revision number."]]],
[4, "0x2004", "SGMII (Media side) Auto-Negotiation Advertisement Register",
	[["15", "RO", "0x0", "Link Status", "",
			["0 = The link is not up on the attached interface.",
			"1 = The link is up on the attached interface."]],
	["14", "RO", "0x0", "Reserved"],
	["13", "RO", "0x0", "Reserved"],
	["12", "RO", "0x0", "Duplex Status", "",
			["0 = The interface has resolved to half duplex.",
			"1 = The interface has resolved to full duplex."]],
	["11:10", "RO", "0x0", "Speed[1:0]", "",
			["00 = The interface speed is 10 Mbps.",
			"01 = The interface speed is 100 Mbps.",
			"10 = The interface speed is 1000 Mbps.",
			"11 = Reserved"]],
	["9", "RO", "0x0", "EEE", "EEE mode capability",
			["0 = Disabled",
			"1 = Enabled"]],
	["8", "RO", "0x0", "Clock Stop During LPI",
		"This bit shows whether clock is stopped during LPI.",
			["0 = Disabled",
			"1 = Enabled"]],
	["7:1", "RO", "0x00", "Reserved"],
	["0", "RO", "0x1", "Reserved", "Always set to 1 per the SGMII Specification."]]],
[4, "0x2005", "SGMII (Media side) Link Partner Ability Register",
	[["15", "RO", "0x0", "Reserved", "This must be 0."],
	["14", "RO", "0x0", "Acknowledge",
		"The register bit is cleared when link goes down and loaded when a base page is received. Received Code Word Bit 14. This must receive 00_0000_0000_0001 per SGMII Specification.",
			["1 = Link partner received link code word.",
			"0 = Link partner has not received link code word"]],
	["13:0", "RO", "0x0000", "Reserved", "Received Code Word Bits 13:0"]]],
[4, "0x2006", "1000BASE-X Auto-Negotiation Expansion Register",
	[["15:4", "RO", "0x000", "Reserved", "This must be 00000000000."],
	["3", "RO", "0x0", "Link Partner Next Page Able",
		"In SGMII mode, this bit is always 0. In 1000BASE-X mode, register 4.2006.3 is set when a base page is received and the received link control word has bit 15 set to 1. The bit is cleared when the link goes down.",
			["1 = Link Partner is Next Page able",
			"0 = Link Partner is not Next Page able"]],
	["2", "RO", "0x1", "Local Next Page Able", "",
			["1 = Local Device is Next Page able"]],
	["1", "RO,LH", "0x0", "Page Received",
		"Register 4.2006.1 is set when a valid page is received.",
			["1 = A New Page has been received",
			"0 = A New Page has not been received"]],
	["0", "RO", "0x0", "Link Partner Auto-Negotiation Able",
		"This bit is set when there is sync status, the fiber receiver has received 3 non-zero matching valid configuration code groups and Auto-negotiation is enabled in register 4.2000.12",
			["1 = The link partner is Auto-Negotiation able.",
			"0 = The link partner is not Auto-Negotiation able."]]]],
[4, "0x2007", "1000BASE-X Next Page Transmit Register",
	[["15", "R/W", "0x0", "Next Page",
		"A write to register 7 implicitly sets a variable in the Auto-Negotiation state machine indicating that the next page has been loaded. Register 7 only has effect in the 1000BASE-X mode. Transmit Code Word Bit 15"],
	["14", "RO", "0x0", "Reserved", "Transmit Code Word Bit 14"],
	["13", "R/W", "0x1", "Message Page Mode", "Transmit Code Word Bit 13"],
	["12", "R/W", "0x0", "Acknowledge2", "Transmit Code Word Bit 12"],
	["11", "RO", "0x0", "Toggle", "Transmit Code Word Bit 11. This bit is internally set to the opposite value each time a page is received"],
	["10:0", "R/W", "0x001", "Message/Unformatted Field", "Transmit Code Word Bit 10:0"]]],
[4, "0x2008", "1000BASE-X Link Partner Next Page Register",
	[["15", "RO", "0x0", "Next Page", "Register 8 only has effect in the 1000BASE-X mode. The register is loaded only when a next page is received from the link partner. It is cleared each time the link goes down. Received Code Word Bit 15"],
	["14", "RO", "0x0", "Acknowledge", "Received Code Word Bit 14"],
	["13", "RO", "0x0", "Message Page", "Received Code Word Bit 13"],
	["12", "RO", "0x0", "Acknowledge2", "Received Code Word Bit 12"],
	["11", "RO", "0x0", "Toggle", "Received Code Word Bit 11"],
	["10:0", "RO", "0x000", "Message/Unformatted Field", "Received Code Word Bit 10:0"]]],
[4, "0x200f", "Extended Status Register",
	[["15", "RO", "0x1", "1000BASE-X Full-Duplex", "",
			["1 = This is 1000 BASE-X full duplex capable.",
			"0 = This is not 1000 BASE-X full duplex capable."]],
	["14", "RO", "0x0", "1000BASE-X Half-Duplex", "",
			["1 = This is 1000 BASE-X half duplex capable",
			"0 = This is not 1000 BASE-X half duplex capable."]],
	["13", "RO", "0x0", "1000BASE-T Full-Duplex", "",
			["0 = This is not 1000 BASE-T full duplex capable."]],
	["12", "RO", "0x0", "1000BASE-T Half-Duplex", "",
			["0 = This is not 1000 BASE-T half duplex capable."]],
	["11:0", "RO", "0x000", "Reserved", "000000000000"]]],
[4, "0xa000", "1000BASE-X Timer Mode Select Register",
	[["15:14", "R/W", "0x0", "SGMII Autoneg Timer Select",
		"This selects the link_timer value in SGMII mode.",
			["00 = 1.6 ms",
			"01 = 0.5 s",
			"10 = 1 s",
			"11 = 2 s"]],
	["13", "R/W", "0x1", "Serial Interface Auto-Negotiation Bypass Enable",
		"Update Changes to this bit are disruptive to the normal operation; so, any changes to these registers must be followed by a software reset to take effect.",
			["1 = Bypass is allowed.",
			"0 = Bypass is not allowed."]],
	["12:1", "R/W", "0x000", "Reserved. Set to 0."],
	["0", "R/W", "0x0", "100BASE-FX Noise Filtering", "",
			["1 = Enable",
			"0 = Disable"]]]],
[4, "0xa001", "1000BASE-X Interrupt Enable Register",
	[["15", "R/W", "0x0", "Reserved. Set to 0."],
	["14", "R/W", "0x0", "Speed Changed Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["13", "R/W", "0x0", "Duplex Changed Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["12", "R/W", "0x0", "Page Received Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["11", "R/W", "0x0", "Auto-Negotiation Completed Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["10", "R/W", "0x0", "Link Up to Link Down Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["9", "R/W", "0x0", "Link Down to Link Up Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["8", "R/W", "0x0", "Symbol Error Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["7", "R/W", "0x0", "False Carrier Interrupt Enable", "",
			["1 = Interrupt enable",
			"0 = Interrupt disable"]],
	["6:0", "R/W", "0x00", "Reserved. Set to 0s."]]],
[4, "0xa002", "1000BASE-X Interrupt Status Register",
	[["15", "RO", "0x0", "Reserved"],
	["14", "RO,LH", "0x0", "Speed Changed", "",
			["1 = The speed is changed.",
			"0 = The speed is not changed."]],
	["13", "RO,LH", "0x0", "Duplex Changed", "",
			["1 = The duplex is changed.",
			"0 = The duplex is not changed."]],
	["12", "RO,LH", "0x0", "Page Received", "",
			["1 = The page is received.",
			"0 = The page is not received."]],
	["11", "RO,LH", "0x0", "Auto-Negotiation Completed", "",
			["1 = Auto-Negotiation is completed.",
			"0 = Auto-Negotiation is not completed."]],
	["10", "RO,LH", "0x0", "Link Up to Link Down Detected", "",
			["1 = Link up to link down is detected.",
			"0 = Link up to link down is not detected."]],
	["9", "RO,LH", "0x0", "Link Down to Link Up Detected", "",
			["1 = Link down to link up is detected.",
			"0 = Link down to link up is not detected."]],
	["8", "RO,LH", "0x0", "Symbol Error", "",
			["1 = Symbol error",
			"0 = No symbol error"]],
	["7", "RO,LH", "0x0", "False Carrier", "",
			["1 = False carrier",
			"0 = No false carrier"]],
	["6:0", "RO", "0x00", "Reserved", "0000000"]]],
[4, "0xa003", "1000BASE-X PHY Specific Status Register",
	[["15:14", "RO", "0x0", "Speed",
		"These status bits are valid only after resolved bit 4.A003.11 = 1. The resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.",
			["11 = Reserved",
			"10 = 1000 Mbps",
			"01 = 100 Mbps",
			"00 = 10 Mbps"]],
	["13", "RO", "0x0", "Duplex",
		"This status bit is valid only after resolved bit 4.A003.11 = 1. The resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.",
			["1 = Full duplex",
			"0 = Half duplex"]],
	["12", "RO,LH", "0x0", "Page Received", "",
			["1 = The page is received.",
			"0 = The page is not received."]],
	["11", "RO", "0x0", "Speed and Duplex Resolved",
		"When Auto-Negotiation is not enabled this bit is always 1.",
			["1 = Resolved",
			"0 = Not resolved"]],
	["10", "RO", "0x0", "Link (Real Time)",
			["1 = The link is up.",
			"0 = The link is down."]],
	["9:6", "RO", "0x0", "Reserved"],
	["5", "RO", "0x0", "Sync Status", "",
			["1 = Sync",
			"0 = No Sync"]],
	["4", "RO", "0x1", "Energy Detect Status", "",
			["1 = No energy detected",
			"0 = Energy Detected"]],
	["3", "RO", "0x0", "Transmit Pause Enabled",
		"This is a reflection of the MAC pause resolution. This bit is for information purposes and is not used by the device. This status bit is valid only after resolved bit 4.A003.11 = 1. The resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.",
			["1 = Transmit pause enabled",
			"0 = Transmit pause disable"]],
	["2", "RO", "0x0", "Receive Pause Enabled",
		"This is a reflection of the MAC pause resolution. This bit is for information purposes and is not used by the device. This status bit is valid only after resolved bit 4.A003.11 = 1. The resolved bit is set when Auto-Negotiation is completed or Auto-Negotiation is disabled.",
			["1 = Receive pause enabled",
			"0 = Receive pause disabled"]],
	["1:0", "RO", "0x0", "Reserved"]]],
[4, "0xa004", "1000BASE-X RX Skew Register",
	[["15:4", "RO", "0x000", "Reserved. Set to 0"],
	["3:0", "RO", "0xf", "Bit Skew", "This is the number of bit skew to align 10-bit word Rx data, each increment for 0.8 ns."]]],
[7, "0x1000", "802.3AP Auto-Negotiation Control",
	[["15", "R/W,SC", "0x0", "Reset", "This register will soft reset all PCS/PMA and associated registers of this interface.",
			["1 = Reset",
			"0 = Normal"]],
	["14", "RO", "0x0", "Reserved"],
	["13", "R/W", "0x0", "Extended Next Page Control", "This bit is ignored"],
	["12", "R/W", "0x0", "802.3AP Auto-Negotiation Enable", "A change in this bit will cause Auto-Negotiation to restart.",
			["1 = Enable",
			"0 = Disable"]],
	["11:10", "RO", "0x0", "Reserved. Set to 0."],
	["9", "R/W,SC", "0x0", "Restart 802.3AP Auto-Negotiation",
		"Setting this bit will cause Auto-Negotiation to restart.",
			["1 = Restart Auto-Negotiation Process",
			"0 = Normal operation"]],
	["8:0", "R/W", "0x000", "Reserved. Set to 0."]]],
[7, "0x1001", "802.3AP Auto-Negotiation Status",
	[["15:10", "RO", "0x00", "Reserved"],
	["9", "RO,LH", "0x0", "802.3AP Parallel Detection Fault", "",
			["1 = A fault has been detected via the parallel detection function.",
			"0 = A fault has not been detected via the parallel detection function."]],
	["8", "RO", "0x0", "Reserved"],
	["7", "RO", "0x0", "Extended Next Page Status", "This bit is always set to 0."],
	["6", "RO,LH", "0x0", "Page Received",
		"This bit is set when a new link code word has been received and is stored in registers 7.1019, 7.101A, and 7.101B.",
			["1 = A New Page has been received.",
			"0 = A New Page has not been received."]],
	["5", "RO", "0x0", "802.3AP Auto-Negotiation Complete", "",
			["1 = Auto-Negotiation process is complete.",
			"0 = Auto-Negotiation process is not complete."]],
	["4", "RO,LH", "0x0", "Remote Fault", "",
			["1 = A remote fault condition has been detected.",
			"0 = A remote fault condition has not been detected."]],
	["3", "RO", "0x1", "802.3AP Auto-Negotiation Ability", "",
			["1 = The PHY is able to perform 802.3AP Auto-Negotiation."]],
	["2", "RO,LL", "0x0", "802.3AP Link Status",
		"This register bit indicates whether link status was down since the last read. For the current link status, read this register back-to-back.",
			["1 = The link is up.",
			"0 = The link is down."]],
	["1", "RO", "0x0", "Reserved"],
	["0", "RO", "0x0", "Link Partner Auto-Negotiation Ability", "",
			["1 = The link partner is able to perform Auto-Negotiation.",
			"0 = The link partner is not able to perform Auto-Negotiation."]]]],
[31, "0xf000", "Mode Configuration",
	[["15:8", "R/W", "0x20", "Reserved", "00100000"],
	["7:6", "R/W", "0x3", "Reserved", "Update This must always be 11."],
	["5:4", "R/W", "0x0", "Reserved", "Update 0"],
	["3", "R/W", "0x1", "Host Interface Power Down",
		"Update This bit determines whether the host interface powers down when the network interface is powered down or when the PHY enters the energy detect state. NOTE: If the port is the primary port of MP-USXGMII when MACTYPE is one of 000, 001, 010, and 011, then 31.F000.3 must be 1.",
			["1 = Always power up.",
			"0 = Can power down."]],
	["2:0", "RO", "0x0", "Reserved"]]],
[31, "0xf001", "Port Control Register 1",
	[["15", "R/W,SC", "0x0", "Mode Aware Port Software Reset",
		"It resets C Unit mode registers and Chip Level Power Management (CPM) state which affects power management of T Unit. NOTE: The difference between bit[15] and bit[4] is that applying reset to bit[15] in port[n] can reset port[n+1] in the DXGMII mode, and port[n+1], port[n+2], port[n+3] in QXGMII mode on top of reseting port[n]. However, writing 1 to bit[4] affects only to the port regardless of MAC_TYPE.",
			["0 = Normal operation",
			"1 = Software reset"]],
	["14", "R/W,SC", "0x0", "Chip Hardware Reset",
		"A write to this bit to the highest number port will fully reset the entire chip.",
			["0 = Normal operation",
			"1 = Hardware reset the entire chip."]],
	["13", "R/W,SC", "0x0", "T Unit Software Reset", "",
			["0 = Normal operation",
			"1 = Software reset the T Unit."]],
	["12", "R/W,SC", "0x0", "T Unit Hardware Reset", "NOTE: Ports 0-1 and 2-3 share the SERDES, so they may not be individually reset by this bit. Both ports in the pair must be reset. Reset the lower port number first with this bit, then the next port. For example, P0 must be reset before P1.",
			["0 = Normal operation",
			"1 = Hardware reset the T Unit."]],
	["11", "R/W", "0x0", "H Unit Power Down",
		"The only way to clear this bit is to hit hardware reset or via an MDC/MDIO write.",
			["0 = Power up",
			"1 = Power down"]],
	["10:6", "RO", "0x0", "Reserved. Set to 0."],
	["5", "RO", "0x0", "MDIO/I2C Mode Selection", "",
			["0 = Disable I2C.",
			"1 = Enable I2C."]],
	["4", "R/W,SC", "0x0", "Port Software Reset", "",
			["0 = Normal operation",
			"1 = Software reset is only effective on the port that is being written."]],
	["3", "RO", "0x0", "Reserved. Set to 0."],
	["2:0", "R/W", "0x0", "MAC Type", "cfg_mactype[2:0]. Update On hardware reset, this register takes on the value of MACTYPE[2:0]. NOTE: 1 - Port 0, 1, 2, and 3 on chip, Port 4, 5, 6,and 7 from other 88X3540/88E2540. NOTE: 2 - Line-side speed for 1G/100M/10M should be SGMII mode. NOTE: 3 - 88X3540 only: Auto-media detect mode (when 31.F007.7 is set). This does not apply to 88E2540. To change these register bits, simultaneously write 31.F001[2:0] and then 31.F001[15] (SW reset) to activate them (register value will not be updated unless SW is issued).",
			["000 = SXGMII, Single-port USXGMII, 10.3125G",
			"001 = DXGMII, Dual-port USXGMII, 20.625G (31.F007.3:2 = 10) or 10.3125G (default, 31.F007.3:2 = 00)",
			"010 = QXGMII, Quad-port USXGMII, 20.625G (31.F007.3:2 = 10) or 10.3125G (default, 31.F007.3:2 = 00)",
			"011 = OXGMII, Octal-port USXGMII, 20.625G only (See Note 1)",
			"100 = XFI/5.0GR/2.5GX/SGMII SGMII Auto-Negotiation On, others no Auto-Negotiation",
			"101 = 10GKR/5.0GKR/2.5GKX/1000BASEX Host side CL-73 Auto-Negotiation speed depends on copper speed",
			"110 = 10GR - Rate matching mode: 10G (Bypass RM FIFO), 5G, and 2.5G with Rate matching (See Note 2 and Note 3)",
			"111 = Reserved"]]]],
[31, "0xf003", "EEE Buffer Control Register 1",
	[["15:8", "R/W", "0x12", "XGMII Enter Timeout",
		"This is the LPI enter timer when the port speed is 10/5/2.5 Gbps. The time unit is in s. The default is 18 s."],
	["7:2", "R/W", "0x00", "Reserved. Set to 0s."],
	["1", "R/W", "0x0", "EEE Enable",
		"This mode is valid only when T Unit EEE is enabled",
			["0 = EEE disable",
			"1 = EEE enable"]],
	["0", "R/W", "0x0", "LPI Mode",
		"This mode is valid only when T Unit EEE is enabled.",
			["0 = Transparent Mode (Slave EEE-aware)",
			"1 = Legacy Mode (Master), Enable EEE Buffer"]]]],
[31, "0xf004", "EEE Buffer Control Register 2",
	[["15:8", "R/W", "0x20", "MII Enter Timeout", "This is the LPI enter timer when the port speed is 100 Mbps. The time unit is in s. The default is 32 s."],
	["7:0", "R/W", "0x12", "GMII Enter Timeout", "This is the LPI enter timer when the port speed is 1 Gbps. The default is 18 s."]]],
[31, "0xf005", "EEE Buffer Control Register 3",
	[["15:8", "R/W", "0x00", "XGMII Exit Timeout", "This is the LPI exit timer when the port speed is 10/5/2.5 Gbps. Do not modify this setting, it is set automatically."],
	["7:0", "R/W", "0x0c", "IPG Length", "This is the number of IPG - Bytes. The default is 12 bytes."]]],
[31, "0xf006", "EEE Buffer Control Register 4",
	[["15:8", "R/W", "0x20", "MII Exit Timeout", "LPI exit timer when port speed is 100 Mbps. The time unit is in s. The default is 32 s."],
	["7:0", "R/W", "0x12", "GMII Exit Timeout", "LPI exit timer when port speed is 1 Gbps. The time unit is in s. The default is 18 s."]]],
[31, "0xf007", "Port Control Register 2",
	[["15", "R/W", "0x0", "AMD Prefer Bit 1", "See 31.F007.10."],
	["14", "R/W", "0x0", "Override Enable for RSFEC_ON", "",
			["0 = Override disable.",
			"1 = Override enable."]],
	["13", "R/W", "0x0", "RSFEC_ON Override Data", "If 31.F007.14=1, 31.F007.12 is same as 31.F007.13; otherwise 31.F007.12 is decided by MACTYPES and host speed."],
	["12", "RO", "0x0", "RSFEC_ON", "",
			["0 = Off (Bypass)",
			"1 = On"]],
	["11", "R/W", "0x0", "KR Training", "",
			["0 = Off",
			"1 = On. This only works for host 10G/20G."]],
	["10", "R/W", "0x0", "AMD Prefer Bit", "",
			["00 = Use first media to link.",
			"01 = Prefer Copper",
			"10 = Prefer Fiber",
			"11 = Reserved"]],
	["9", "R/W", "0x0", "Master Port Override Enable", "",
			["0 = Override disable",
			"1 = Override enable"]],
	["8", "R/W", "0x0", "Master Port Override Data", "If 31.F007.9=1, then 31.F007.6 is same as 31.F007.8; otherwise 31.F007.6 is decided by MACTYPE and port number."],
	["7", "R/W", "0x0", "AMD ON", 
		"This mode is valid only when 31.F001.2:0 = 110. NOTE: AMD settings do not apply to 88E2540.",
			["1 = AMD (Auto media detection)",
			"0 = No AMD"]],
	["6", "RO", "0x0", "USXGMII Master Port", "",
			["1 = USXGMII Master port",
			"0 = USXGMII Slave port"]],
	["5:4", "R/W", "0x0", "Reserved. Set to 00."],
	["3:2", "R/W", "0x0", "USXGMII Host Speed",
		"USXGMII Host Interface Speed Configuration. To change these register bits, first write the register bits and then set 31.F001[15] (SW reset) to activate them.",
			["00 = 10G",
			"01 = Reserved",
			"01 = Reserved",
			"10 = 20G",
			"11 = Reserved"]],
	["1:0", "R/W", "0x0", "USXGMII Port_ID", "To change these register bits, first write the register bits and then set 31.F001.15 (SW reset) to activate them."]]],
[31, "0xf00a", "Semaphore Function Register",
	[["15:12", "R/W", "0x0", "Reserved. Set to 0s."],
	["11:8", "R/W", "0x0", "Master ID", "This is the Master ID of which master successfully locked or cleared the lock bit."],
	["7:6", "R/W", "0x0", "Reserved"],
	["5:4", "R/W", "0x0", "OP Code", "",
			["00 = No special transaction, but regular access. (Writing to the register will be same as regular register write operation.)",
			"01 = Set the lock bit as 1b0 only when the lock bit is 1'b0.",
			"10 = Clear the lock bit only when Master ID value is matched.",
			"11 = Reserved"]],
	["3:1", "R/W", "0x0", "Reserved. Set to 0s."],
	["0", "R/W", "0x0", "Lock", "",
			["0 = Unlocked",
			"1 = Locked by the master whose value is the same as the one in the Master ID field."]]]],
[31, "0xf010", "GPIO/LED/AMD Interrupt Enable",
	[["15:13", "R/W", "0x0", "Reserved. Set to 0s."],
	["12", "R/W", "0x0", "AMD Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["11", "R/W", "0x0", "Reserved. Set to 0s."],
	["10", "R/W", "0x0", "LED[2] Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["9", "R/W", "0x0", "LED[1] Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["8", "R/W", "0x0", "LED[0] Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["7:2", "R/W", "0x00", "Reserved"],
	["1", "R/W", "0x0", "GPIO[1] Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["0", "R/W", "0x0", "GPIO[0] Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]]]],
[31, "0xf011", "GPIO/LED/AMD Interrupt Status",
	[["15", "RO,LH", "0x0", "AMD Interrupt Link De-assertion for HUNIT", "",
			["0 = No interrupt has occurred",
			"1 = An interrupt has occurred on the H Unit Link Up to Link Down."]],
	["14", "RO,LH", "0x0", "AMD Interrupt Link Assertion for HUNIT", "",
			["0 = No interrupt has occurred.",
			"1 = An interrupt has occurred on the H Unit Link Down to Link Up."]],
	["13", "RO,LH", "0x0", "AMD Interrupt Link De-assertion for TUNIT", "",
			["0 = No interrupt has occurred.",
			"1 = An interrupt has occurred on the T Unit Link Up to Link Down."]],
	["12", "RO,LH", "0x0", "AMD Interrupt Link Assertion for TUNIT", "",
			["0 = No interrupt has occurred.",
			"1 = An interrupt has occurred on the T Unit Link Down to Link Up."]],
	["11", "RO", "0x0", "Reserved. Set to 0s."],
	["10", "RO,LH", "0x0", "LED[2] Interrupt Status",
		"This bit is not valid unless register 31.F015.11 = 1 and 31.F013.10=0.",
			["0 = No interrupt has occurred.",
			"1 = An interrupt has occurred."]],
	["9", "RO,LH", "0x0", "LED[1] Interrupt Status",
		"This bit is not valid unless register 31.F015.7 = 1 and 31.F013.9=0.",
			["0 = No interrupt has occurred.",
			"1 = An interrupt has occurred."]],
	["8", "RO,LH", "0x0", "LED[0] Interrupt Status",
		"This bit is not valid unless register 31.F015.3 = 1 and 31.F013.8=0.",
			["0 = No interrupt has occurred.",
			"1 = An interrupt has occurred."]],
	["7:2", "RO", "0x0", "Reserved. Set to 0s."],
	["1", "RO,LH", "0x0", "GPIO[1] Interrupt Status",
		"This bit is not valid unless register 31.F013.1 = 0.",
			["0 = No interrupt has occurred.",
			"1 = An interrupt has occurred."]],
	["0", "RO,LH", "0x0", "GPIO[0] Interrupt Status",
		"This bit is not valid unless register 31.F013.0 = 0.",
			["0 = No interrupt has occurred.",
			"1 = An interrupt has occurred."]]]],
[31, "0xf012", "GPIO Data",
	[["15:11", "R/W", "0x00", "Reserved. Set to 0s."],
	["10", "R/W", "0x0", "LED[2] Data", 
		"This bit has no effect unless register 31.F015.11=1. When 31.F013.10 = 0, a read to this register will reflect the state of the LED[2] pin, and a write will write the output register but have no effect on the LED[2] pin. When 31.F013.10 = 1, a read to this register will reflect the state of the output register, and a write will write the output register and drive the state of the LED[2] pin."],
	["9", "R/W", "0x0", "LED[1] Data",
		"This bit has no effect unless register 31.F015.7=1. When 31.F013.9 = 0, a read to this register will reflect the state of the LED[1] pin, and a write will write  the output register but have no effect on the LED[1] pin. When 31.F013.9 = 1, a read to this register will reflect the state of the output register, and a write will write the output register and drive the state of the LED[1] pin."],
	["8", "R/W", "0x0", "LED[0] Data",
		"This bit has no effect unless register 31.F015.3=1. When 31.F013.8 = 0, a read to this register will reflect the state of the LED[0] pin, and a write will write the output register but have no effect on the LED[0] pin. When 31.F013.8 = 1, a read to this register will reflect the state of the output register, and a write will write the output register and drive the state of the LED[0] pin."],
	["7:2", "R/W", "0x00", "Reserved. Set to 0."],
	["1", "R/W", "0x0", "GPIO[1] Data",
		"When 31.F013.1 = 0, a read to this register will reflect the state of the GPIO[1] pin, and a write will write the output register but have no effect on the GPIO[1] pin. When 31.F013.1 = 1, a read to this register will reflect the state of the output register, and a write will write the output register and drive the state of the GPIO[1] pin."],
	["0", "R/W", "0x0", "GPIO[0] Data",
		"When 31.F013.0 = 0, a read to this register will reflect the state of the GPIO[0] pin, and a write will write the output register but have no effect on the GPIO[0] pin. When 31.F013.0 = 1, a read to this register will reflect the state of the output register, and a write will write the output register and drive the state of the GPIO[0] pin."]]],
[31, "0xf013", "GPIO Tristate Control",
	[["15:12", "R/W", "0x0", "Reserved. Set to 0s."],
	["11", "R/W", "0x1", "Reserved", "Don't care."],
	["10", "R/W", "0x1", "LED[2] Output Enable",
		"This bit has no effect unless register 31:F015:11=1.",
			["0 = Input",
			"1 = Output"]],
	["9", "R/W", "0x1", "LED[1] Output Enable",
		"This bit has no effect unless register 31:F015:7=1.",
			["0 = Input",
			"1 = Output"]],
	["8", "R/W", "0x1", "LED[0] Output Enable",
		"This bit has no effect unless register 31:F015:3=1.",
			["0 = Input",
			"1 = Output"]],
	["7:2", "R/W", "0x00", "Reserved. Set to 0s."],
	["1", "R/W", "0x0", "GPIO[1] Output Enable", "",
			["0 = Input",
			"1 = Output"]],
	["0", "R/W", "0x0", "GPIO[0] Output Enable", "",
			["0 = Input",
			"1 = Output"]]]],
[31, "0xf014", "GPIO Interrupt Type 1",
	[["15:12", "R/W", "0x0", "Reserved. Set to 0."],
	["11", "R/W", "0x0", "Reserved. Set to 0."],
	["10:8", "R/W", "0x0", "Reserved. Set to 0s."],
	["7", "R/W", "0x0", "GPIO Select TAI", "",
			["0 = GPIO is used for GPIO Function.",
			"1 = GPIO is used for TAI Interface. P0_GPIO[0] outputs port0stod_pclk. P1_GPIO[0] inputs tod_trig_in. P2_GPIO[0] inputs tod_clk_in. P3_GPIO[0] outputs port0stod_trig_out. P0_GPIO[1] outputs port0stod_clk_out. P1_GPIO[1] outputs port1stod_clk_out. P2_GPIO[1] outputs port2stod_clk_out. P3_GPIO[1] outputs port3stod_clk_out."]],
	["6:4", "R/W", "0x0", "GPIO[1] Select",
		"Interrupt is effective only when 31.F013.1 = 0.",
			["000 = No Interrupt",
			"001 = Reserved",
			"010 = Interrupt on Low Level",
			"011 = Interrupt on High Level",
			"100 = Interrupt on High to Low",
			"101 = Interrupt on Low to High",
			"110 = Reserved",
			"111 = Interrupt on Low to High or High to Low"]],
	["3", "R/W", "0x0", "Reserved. Set to 0s."],
	["2:0", "R/W", "0x0", "GPIO[0] Select",
		"Interrupt is effective only when 31.F013.0 = 0.",
			["000 = No Interrupt",
			"001 = Reserved",
			"010 = Interrupt on Low Level",
			"011 = Interrupt on High Level",
			"100 = Interrupt on High to Low",
			"101 = Interrupt on Low to High",
			"110 = Reserved",
			"111 = Interrupt on Low to High or High to Low"]]]],
[31, "0xf015", "GPIO Interrupt Type 2",
	[["15", "R/W", "0x1", "LED[3] Function", "",
			["0 = GPIO[0] is used to output LED[3].",
			"1 = GPIO[0] is decided by 31.F014.7."]],
	["14:12", "R/W", "0x0", "Reserved. Set to 0s."],
	["11", "R/W", "0x0", "LED[2] Function", "",
			["0 = LED[2] is used for LED Function.",
			"1 = LED[2] is used for GPIO Function."]],
	["10:8", "R/W", "0x0", "LED[2] Select",
		"Interrupt is effective only when 31.F013.10 = 0.",
			["000 = No Interrupt",
			"001 = Reserved",
			"010 = Interrupt on Low Level",
			"011 = Interrupt on High Level",
			"100 = Interrupt on High to Low",
			"101 = Interrupt on Low to High",
			"110 = Reserved",
			"111 = Interrupt on Low to High or High to Low"]],
	["7", "R/W", "0x0", "LED[1] Function", "",
			["0 = LED[1] is used for LED Function.",
			"1 = LED[1] is used for GPIO Function."]],
	["6:4", "R/W", "0x0", "LED[1] Select",
		"Interrupt is effective only when 31.F013.9 = 0.",
			["000 = No Interrupt",
			"001 = Reserved",
			"010 = Interrupt on Low Level",
			"011 = Interrupt on High Level",
			"100 = Interrupt on High to Low",
			"101 = Interrupt on Low to High",
			"110 = Reserved",
			"111 = Interrupt on Low to High or High to Low"]],
	["3", "R/W", "0x0", "LED[0] Function", "",
			["0 = LED[0] is used for LED Function.",
			"1 = LED[0] is used for GPIO Function."]],
	["2:0", "R/W", "0x0", "LED[0] Select",
		"Interrupt is effective only when 31.F013.8 = 0.",
			["000 = No Interrupt",
			"001 = Reserved",
			"010 = Interrupt on Low Level",
			"011 = Interrupt on High Level",
			"100 = Interrupt on High to Low",
			"101 = Interrupt on Low to High",
			"110 = Reserved",
			"111 = Interrupt on Low to High or High to Low"]]]],
[31, "0xf016", "RMFIFO Interrupt Status",
	[["15:4", "RO", "0x000", "Reserved"],
	["3", "RO,LH", "0x0", "Egress RMFIFO XOFF Status", "",
			["0 = No interrupt has occurred from Low to High.",
			"1 = An interrupt has occurred from Low to High."]],
	["2", "RO,LH", "0x0", "Egress RMFIFO XON Status", "",
			["0 = No interrupt has occurred from High to Low.",
			"1 = An interrupt has occurred from High to Low."]],
	["1", "R/W", "0x0", "GPIO Bit Select Egress RMFIFO", "",
			["0 = GPIO[0] is used for Egress RMFIFO Function.",
			"1 = GPIO[1] is used for RMFIFO Function."]],
	["0", "R/W", "0x0", "GPIO Select Egress RMFIFO", "",
			["0 = GPIO is used for GPIO/TAI Function.",
			"1 = GPIO is used for Egress RMFIFO."]]]],
[31, "0xf020", "LED[0] Control",
	[["15:13", "R/W", "0x0", "Reserved. Set to 0s."],
	["12:8", "R/W", "0x01", "LED[0] Blink Behavior",
		"Blink Behavior has higher priority.",
			["00000 = Solid Off",
			"00001 = Transmit or Receive Activity",
			"00010 = Transmit Activity",
			"00011 = Receive Activity",
			"00100 = Collision (Transmit and Receive Activity)",
			"00101 = Copper Link",
			"00110 = Reserved",
			"00111 = Copper Link",
			"01000 = 10 Mbps Link",
			"01001 = 100 Mbps Link",
			"01010 = 1 Gbps Link",
			"01011 = 10 Gbps Link",
			"01100 = 10 Mbps Link or 100 Mbps Link",
			"01101 = 10 Mbps Link or 100 Mbps Link or 1 Gbps Link",
			"01110 = 100 Mbps or 10 Gbps Link",
			"01111 = 1 Gbps or 10 Gbps Link",
			"10000 = 1 Gbps Slave or 10 Gbps Slave",
			"10001 = 1 Gbps Master or 10 Gbps Master",
			"10010 = Half Duplex",
			"10011 = Full Duplex",
			"10100 = Energy Efficient Mode",
			"10101 = 2.5 Gbps Link",
			"10110 = 5 Gbps Link",
			"10111 = Solid On",
			"11000 = 2.5 Gbps Slave or 5 Gbps Slave",
			"11001 = 2.5 Gbps Master or 5 Gbps Master",
			"11010 = Dual Mode - Blink Mix",
			"11011 = Dual Mode - Solid Mix",
			"11100 = Dual Mode - Speed EEE Type 1",
			"11101 = Dual Mode - Speed Type 1",
			"11110 = Dual Mode - Speed/EEE Type 2",
			"11111 = Dual Mode - Speed Type 2"]],
	["7:3", "R/W", "0x07", "LED[0] Solid Behavior",
		"Blink Behavior has higher priority.",
			["00000 = Solid Off",
			"00001 = Transmit or Receive Activity",
			"00010 = Transmit Activity",
			"00011 = Receive Activity",
			"00100 = Collision (Transmit and Receive Activity)",
			"00101 = Copper Link",
			"00110 = Reserved",
			"00111 = Copper Link",
			"01000 = 10 Mbps Link",
			"01001 = 100 Mbps Link",
			"01010 = 1 Gbps Link",
			"01011 = 10 Gbps Link",
			"01100 = 10 Mbps Link or 100 Mbps Link",
			"01101 = 10 Mbps Link or 100 Mbps Link or 1 Gbps Link",
			"01110 = 100 Mbps or 10 Gbps Link",
			"01111 = 1 Gbps or 10 Gbps Link",
			"10000 = 1 Gbps Slave or 10 Gbps Slave",
			"10001 = 1 Gbps Master or 10 Gbps Master",
			"10010 = Half Duplex",
			"10011 = Full Duplex",
			"10100 = Energy Efficient Mode",
			"10101 = 2.5 Gbps Link",
			"10110 = 5 Gbps Link",
			"10111 = Solid On",
			"11000 = 2.5 Gbps Slave or 5 Gbps Slave",
			"11001 = 2.5 Gbps Master or 5 Gbps Master",
			"11010 = Reserved",
			"11011 = Reserved",
			"11100 = Reserved",
			"11101 = Reserved",
			"11110 = Reserved",
			"11111 = Speed Blink Mode"]],
	["2", "R/W", "0x0", "LED[0] Blink Rate Select", "",
			["0 = Select Blink Rate 1.",
			"1 = Select Blink Rate 2."]],
	["1:0", "R/W", "0x0", "LED[0] Polarity", "",
			["00 = On - drive LED[0] low, Off - drive LED[0] high",
			"01 = On - drive LED[0] high, Off - drive LED[0] low",
			"10 = On - drive LED[0] low, Off - tristate LED[0]",
			"11 = On - drive LED[0] high, Off - tristate LED[0]"]]]],
[31, "0xf021", "LED[1] Control",
	[["15:13", "R/W", "0x0", "Reserved. Set to 0s."],
	["12:8", "R/W", "0x00", "LED[1] Blink Behavior",
		"Blink Behavior has higher priority. This register ignored if 31.F020.12:11 = 11 (Dual Mode).",
			["00000 = Solid Off",
			"00001 = Transmit or Receive Activity",
			"00010 = Transmit Activity",
			"00011 = Receive Activity",
			"00100 = Collision (Transmit and Receive Activity)",
			"00101 = Copper Link",
			"00110 = Reserved",
			"00111 = Copper Link",
			"01000 = 10 Mbps Link",
			"01001 = 100 Mbps Link",
			"01010 = 1 Gbps Link",
			"01011 = 10 Gbps Link",
			"01100 = 10 Mbps Link or 100 Mbps Link",
			"01101 = 10 Mbps Link or 100 Mbps Link or 1 Gbps Link",
			"01110 = 100 Mbps or 10 Gbps Link",
			"01111 = 1 Gbps or 10 Gbps Link",
			"10000 = 1 Gbps Slave or 10 Gbps Slave",
			"10001 = 1 Gbps Master or 10 Gbps Master",
			"10010 = Half Duplex",
			"10011 = Full Duplex",
			"10100 = Energy Efficient Mode",
			"10101 = 2.5 Gbps Link",
			"10110 = 5 Gbps Link",
			"10111 = Solid On",
			"11000 = 2.5 Gbps Slave or 5 Gbps Slave",
			"11001 = 2.5 Gbps Master or 5 Gbps Master",
			"11010 = Reserved",
			"11011 = Reserved",
			"11100 = Reserved",
			"11101 = Reserved",
			"11110 = Reserved",
			"11111 = Reserved"]],			
	["7:3", "R/W", "0x0b", "LED[1] Solid Behavior",
		"Blink Behavior has higher priority. This register ignored if 31.F020.12:11 = 11 (Dual Mode).",
			["00000 = Solid Off",
			"00001 = Transmit or Receive Activity",
			"00010 = Transmit Activity",
			"00011 = Receive Activity",
			"00100 = Collision (Transmit and Receive Activity)",
			"00101 = Copper Link",
			"00110 = Reserved",
			"00111 = Copper Link",
			"01000 = 10 Mbps Link",
			"01001 = 100 Mbps Link",
			"01010 = 1 Gbps Link",
			"01011 = 10 Gbps Link",
			"01100 = 10 Mbps Link or 100 Mbps Link",
			"01101 = 10 Mbps Link or 100 Mbps Link or 1 Gbps Link",
			"01110 = 100 Mbps or 10 Gbps Link",
			"01111 = 1 Gbps or 10 Gbps Link",
			"10000 = 1 Gbps Slave or 10 Gbps Slave",
			"10001 = 1 Gbps Master or 10 Gbps Master",
			"10010 = Half Duplex",
			"10011 = Full Duplex",
			"10100 = Energy Efficient Mode",
			"10101 = 2.5 Gbps Link",
			"10110 = 5 Gbps Link",
			"10111 = Solid On",
			"11000 = 2.5 Gbps Slave or 5 Gbps Slave",
			"11001 = 2.5 Gbps Master or 5 Gbps Master",
			"11111 = Speed Blink Mode"]],
	["2", "R/W", "0x0", "LED[1] Blink Rate Select",
		"This register ignored if 31.F020.12:11 = 11 (Dual Mode).",
			["0 = Select Blink Rate 1.",
			"1 = Select Blink Rate 2."]],
	["1:0", "R/W", "0x0", "LED[1] Polarity", "",
			["00 = On - drive LED[1] low, Off - drive LED[1] high",
			"01 = On - drive LED[1] high, Off - drive LED[1] low",
			"10 = On - drive LED[1] low, Off - tri-state LED[1]",
			"11 = On - drive LED[1] high, Off - tri-state LED[1]"]]]],
[31, "0xf022", "LED[2] Control",
	[["15:13", "R/W", "0x0", "Reserved. Set to 0s."],
	["12:8", "R/W", "0x00", "LED[2] Blink Behavior",
		"Blink Behavior has higher priority.",
			["00000 = Solid Off",
			"00001 = Transmit or Receive Activity",
			"00010 = Transmit Activity",
			"00011 = Receive Activity",
			"00100 = Collision (Transmit and Receive Activity)",
			"00101 = Copper Link",
			"00110 = Reserved",
			"00111 = Copper Link",
			"01000 = 10 Mbps Link",
			"01001 = 100 Mbps Link",
			"01010 = 1 Gbps Link",
			"01011 = 10 Gbps Link",
			"01100 = 10 Mbps Link or 100 Mbps Link",
			"01101 = 10 Mbps Link or 100 Mbps Link or 1 Gbps Link",
			"01110 = 100 Mbps or 10 Gbps Link",
			"01111 = 1 Gbps or 10 Gbps Link",
			"10000 = 1 Gbps Slave or 10 Gbps Slave",
			"10001 = 1 Gbps Master or 10 Gbps Master",
			"10010 = Half Duplex",
			"10011 = Full Duplex",
			"10100 = Energy Efficient Mode",
			"10101 = 2.5 Gbps Link",
			"10110 = 5 Gbps Link",
			"10111 = Solid On",
			"11000 = 2.5 Gbps Slave or 5 Gbps Slave",
			"11001 = 2.5 Gbps Master or 5 Gbps Master",
			"11010 = Dual Mode - Blink Mix",
			"11011 = Dual Mode - Solid Mix",
			"11100 = Dual Mode - Speed EEE Type 1",
			"11101 = Dual Mode - Speed Type 1",
			"11110 = Dual Mode - Speed/EEE Type 2",
			"11111 = Dual Mode - Speed Type 2"]],
	["7:3", "R/W", "0x0a", "LED[2] Solid Behavior",
		"Blink Behavior has higher priority.",
			["00000 = Solid Off",
			"00001 = Transmit or Receive Activity",
			"00010 = Transmit Activity",
			"00011 = Receive Activity",
			"00100 = Collision (Transmit and Receive Activity)",
			"00101 = Copper Link",
			"00110 = Reserved",
			"00111 = Copper Link",
			"01000 = 10 Mbps Link",
			"01001 = 100 Mbps Link",
			"01010 = 1 Gbps Link",
			"01011 = 10 Gbps Link",
			"01100 = 10 Mbps Link or 100 Mbps Link",
			"01101 = 10 Mbps Link or 100 Mbps Link or 1 Gbps Link",
			"01110 = 100 Mbps or 10 Gbps Link",
			"01111 = 1 Gbps or 10 Gbps Link",
			"10000 = 1 Gbps Slave or 10 Gbps Slave",
			"10001 = 1 Gbps Master or 10 Gbps Master",
			"10010 = Half Duplex",
			"10011 = Full Duplex",
			"10100 = Energy Efficient Mode",
			"10101 = 2.5 Gbps Link",
			"10110 = 5 Gbps Link",
			"10111 = Solid On",
			"11000 = 2.5 Gbps Slave or 5 Gbps Slave",
			"11001 = 2.5 Gbps Master or 5 Gbps Master",
			"11111 = Speed Blink Mode"]],
	["2", "R/W", "0x0", "LED[2] Blink Rate Select", "",
			["0 = Select Blink Rate 1.",
			"1 = Select Blink Rate 2."]],
	["1:0", "R/W", "0x0", "LED[2] Polarity", "",
			["00 = On - drive LED[2] low, Off - drive LED[2] high",
			"01 = On - drive LED[2] high, Off - drive LED[2] low",
			"10 = On - drive LED[2] low, Off - tri-state LED[2]",
			"11 = On - drive LED[2] high, Off - tri-state LED[2]"]]]],
[31, "0xf023", "LED[3] Control",
	[["15:13", "R/W", "0x0", "Reserved. Set to 0s."],
	["12:8", "R/W", "0x00", "LED[3] Blink Behavior",
		"Blink Behavior has higher priority. This register ignored if 31.F022.12:11 = 11 (Dual Mode).",
			["00000 = Solid Off",
			"00001 = Transmit or Receive Activity",
			"00010 = Transmit Activity",
			"00011 = Receive Activity",
			"00100 = Collision (Transmit and Receive Activity)",
			"00101 = Copper Link",
			"00110 = Reserved",
			"00111 = Copper Link",
			"01000 = 10 Mbps Link",
			"01001 = 100 Mbps Link",
			"01010 = 1 Gbps Link",
			"01011 = 10 Gbps Link",
			"01100 = 10 Mbps Link or 100 Mbps Link",
			"01101 = 10 Mbps Link or 100 Mbps Link or 1 Gbps Link",
			"01110 = 100 Mbps or 10 Gbps Link",
			"01111 = 1 Gbps or 10 Gbps Link",
			"10000 = 1 Gbps Slave or 10 Gbps Slave",
			"10001 = 1 Gbps Master or 10 Gbps Master",
			"10010 = Half Duplex",
			"10011 = Full Duplex",
			"10100 = Energy Efficient Mode",
			"10101 = 2.5 Gbps Link",
			"10110 = 5 Gbps Link",
			"10111 = Solid On",
			"11000 = 2.5 Gbps Slave or 5 Gbps Slave",
			"11001 = 2.5 Gbps Master or 5 Gbps Master"]],
	["7:3", "R/W", "0x09", "LED[3] Solid Behavior",
		"Blink Behavior has higher priority. This register ignored if 31.F022.12:11 = 11 (Dual Mode).",
			["00000 = Solid Off",
			"00001 = Transmit or Receive Activity",
			"00010 = Transmit Activity",
			"00011 = Receive Activity",
			"00100 = Collision (Transmit and Receive Activity)",
			"00101 = Copper Link",
			"00110 = Reserved",
			"00111 = Copper Link",
			"01000 = 10 Mbps Link",
			"01001 = 100 Mbps Link",
			"01010 = 1 Gbps Link",
			"01011 = 10 Gbps Link",
			"01100 = 10 Mbps Link or 100 Mbps Link",
			"01101 = 10 Mbps Link or 100 Mbps Link or 1 Gbps Link",
			"01110 = 100 Mbps or 10 Gbps Link",
			"01111 = 1 Gbps or 10 Gbps Link",
			"10000 = 1 Gbps Slave or 10 Gbps Slave",
			"10001 = 1 Gbps Master or 10 Gbps Master",
			"10010 = Half Duplex",
			"10011 = Full Duplex",
			"10100 = Energy Efficient Mode",
			"10101 = 2.5 Gbps Link",
			"10110 = 5 Gbps Link",
			"10111 = Solid On",
			"11000 = 2.5 Gbps Slave or 5 Gbps Slave",
			"11001 = 2.5 Gbps Master or 5 Gbps Master",
			"11111 = Speed Blink Mode"]],
	["2", "R/W", "0x0", "LED[3] Blink Rate Select",
		"This register ignored if 31.F022.12:11 = 11 (Dual Mode).",
			["0 = Select Blink Rate 1.",
			"1 = Select Blink Rate 2."]],
	["1:0", "R/W", "0x0", "LED[3] Polarity", "",
			["00 = On - drive LED[3] low, Off - drive LED[3] high",
			"01 = On - drive LED[3] high, Off - drive LED[3] low",
			"10 = On - drive LED[3] low, Off - tri-state LED[3]",
			"11 = On - drive LED[3] high, Off - tri-state LED[3]"]]]],
[31, "0xf026", "LED Mixing Control",
	[["15:12", "R/W", "0x0", "Reserved. Set to 0s."],
	["11:10", "R/W", "0x0", "LED Activity Selection", "",
		["00 = Count RX frames only.",
		"01 = Count TX frames only.",
		"10 = Count both RX/TX frames.",
		"11 = Count both RX/TX frames."]],
	["9:8", "R/W", "0x0", "Reserved. Set to 0s."],
	["7:4", "R/W", "0x4", "LED[3], LED[1] Mix Percentage",
		"When using two terminal bi-color LEDs, the mixing percentage should not be set greater than 50%.",
			["0000 = 0%",
			"0001 = 12.5%",
			"0111 = 87.5%",
			"1000 = 100%",
			"1001 = Reserved",
			"1010 = Reserved",
			"1011 = Reserved",
			"1100 = Reserved",
			"1101 = Reserved",
			"1111 = Reserved"]],
	["3:0", "R/W", "0x4", "LED[2], LED[0] Mix Percentage",
		"When using two terminal bi-color LEDs, the mixing percentage should not be set greater than 50%.",
			["0000 = 0%",
			"0001 = 12.5%",
			"0111 = 87.5%",
			"1000 = 100%",
			"1001 = Reserved",
			"1010 = Reserved",
			"1011 = Reserved",
			"1100 = Reserved",
			"1101 = Reserved",
			"1111 = Reserved"]]]],
[31, "0xf027", "LED Timer Control",
	[["15", "R/W", "0x0", "Reserved. Set to 0."],
	["14:12", "R/W", "0x4", "Pulse Stretch Duration", "",
			["000 = No pulse stretching",
			"001 = 20 to 40 ms",
			"010 = 40 to 81 ms",
			"011 = 81 to 161 ms",
			"100 = 161 to 322 ms",
			"101 = 322 to 644 ms",
			"110 = 644 ms to 1.3s",
			"111 = 1.3 to 2.6s"]],
	["11", "R/W", "0x0", "Reserved. Set to 0."],
	["10:8", "R/W", "0x5", "Blink Rate 2", "",
			["000 = 40 ms",
			"001 = 81 ms",
			"010 = 161 ms",
			"011 = 322 ms",
			"100 = 644 ms",
			"101 = 1.3s",
			"110 = 2.6s",
			"110 = 5.2s"]],
	["7", "R/W", "0x0", "Reserved. Set to 0."],
	["6:4", "R/W", "0x1", "Blink Rate 1", "",
			["000 = 40 ms",
			"001 = 81 ms",
			"010 = 161 ms",
			"011 = 322 ms",
			"100 = 644 ms",
			"101 = 1.3s",
			"110 = 2.6s",
			"110 = 5.2s"]],
	["3:2", "R/W", "0x1", "Speed Off Pulse Period", "",
			["00 = 81 ms",
			"01 = 161 ms",
			"10 = 322 ms",
			"11 = 644 ms"]],
	["1:0", "R/W", "0x1", "Speed On Pulse Period", "",
			["00 = 81 ms",
			"01 = 161 ms",
			"10 = 322 ms",
			"11 = 644 ms"]]]],
[31, "0xf040", "Port Interrupt Status",
	[["15:13", "RO", "0x0", "Reserved"],
	["12", "RO", "0x0", "TAI Interrupt", "",
			["0 = No Interrupt",
			"1 = Active Interrupt"]],
	["11", "RO", "0x0", "PTP Interrupt", "",
			["0 = No Interrupt",
			"1 = Active Interrupt"]],
	["10", "RO", "0x0", "I2C Interrupt", "",
			["0 = No Interrupt",
			"1 = Active Interrupt"]],
	["9", "RO", "0x0", "RMFIFO Interrupt", "",
			["0 = No Interrupt",
			"1 = Active Interrupt"]],
	["8", "RO", "0x0", "WOL Interrupt", "This interrupt status can be cleared by setting 1 to 31.F06E.15.",
			["0 = No Interrupt",
			"1 = Active Interrupt"]],
	["7", "RO", "0x0", "Reserved"],
	["6", "RO", "0x0", "Reserved"],
	["5", "RO", "0x0", "Reserved"],
	["4", "RO", "0x0", "T Unit Processor Interrupt (T Unit Interrupt)", "",
			["0 = No Interrupt",
			"1 = Active Interrupt"]],
	["3", "RO", "0x0", "GPIO Interrupt", "",
			["0 = No Interrupt",
			"1 = Active Interrupt"]],
	["2", "RO", "0x0", "H Unit Interrupt", "",
			["0 = No Interrupt",
			"1 = Active Interrupt"]],
	["1", "RO", "0x0", "Reserved"],
	["0", "RO", "0x0", "T Unit Power Management Interrupt",
		"Interrupt from T Unit power management will also assert T Unit processor interrupt 31.F040.4.",
			["0 = No Interrupt",
			"1 = Active Interrupt"]]]],
[31, "0xf041", "Global Interrupt Control",
	[["15:3", "RO", "0x0000", "Reserved. Set to 0s."],
	["2:1", "R/W", "0x2", "Interrupt Polarity", "Only port 0 has effect",
			["00 = Active - drive INT low, Inactive - drive INT high",
			"01 = Active - drive INT high, Inactive - drive INT low",
			"10 = Active - drive INT low, Inactive - tri-state INT",
			"11 = Active - drive INT high, Inactive - tri-state INT"]],
	["0", "R/W", "0x0", "Force Interrupt Pin Active", "Only port 0 has effect",
			["0 = Normal operation",
			"1 = Force interrupt pin active"]]]],
[31, "0xf042", "Global Interrupt Status",
	[["15:4", "RO", "0x0000", "Reserved"],
	["3", "RO", "0x0", "Port 3 Interrupt",
		"This bit is readable on this port.",
			["0 = No interrupt",
			"1 = Active interrupt"]],
	["2", "RO", "0x0", "Port 2 Interrupt",
		"This bit is readable on this port.",
			["0 = No interrupt",
			"1 = Active interrupt"]],
	["1", "RO", "0x0", "Port 1 Interrupt",
		"This bit is readable on this port.",
			["0 = No interrupt",
			"1 = Active interrupt"]],
	["0", "RO", "0x0", "Port 0 Interrupt",
		"This bit is readable on this port.",
			["0 = No interrupt",
			"1 = Active interrupt"]]]],
[31, "0xf043", "Port Interrupt Mask",
	[["15:14", "RO", "0x0", "Reserved"],
	["13", "R/W", "0x0", "SERDES Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["12", "R/W", "0x0", "TAI Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["11", "R/W", "0x0", "PTP Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["10", "R/W", "0x0", "I2C Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["9", "R/W", "0x0", "RMFIFO Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["8", "R/W", "0x0", "WOL Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["7", "R/W", "0x0", "Reserved"],
	["6", "R/W", "0x0", "Reserved"],
	["5", "R/W", "0x0", "Reserved"],
	["4", "R/W", "0x0", "Processor Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["3", "R/W", "0x0", "GPIO Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["2", "R/W", "0x0", "H Unit Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]],
	["1", "R/W", "0x0", "Reserved"],
	["0", "R/W", "0x0", "T Unit Interrupt Enable", "",
			["0 = Disable",
			"1 = Enable"]]]],
[31, "0xf06b", "Magic Packet MAC Addr LSB",
	[["15:0", "R/W", "0x0000", "MAC address [15:0] for magic packet detection"]]],
[31, "0xf06c", "Magic Packet MAC Addr ISB",
	[["15:0", "R/W", "0x0000", "MAC address [31:16] for magic packet detection"]]],
[31, "0xf06d", "Magic Packet MAC Addr MSB",
	[["15:0", "R/W", "0x0000", "MAC address [47:32] for magic packet detection"]]],
[31, "0xf06e", "WOL Control Register",
	[["15", "R/W", "0x0", "Clear Status", "",
			["1 = Clear WOL interrupt and WOL status register 31.F06F."]],
	["14:1", "RO", "0x0000", "Reserved"],
	["0", "R/W", "0x0", "Magic Packet Detection Enable", "",
			["1 = Enable",
			"0 = Disable"]]]],
[31, "0xf06f", "WOL Status Register",
	[["15:1", "RO", "0x0000", "Reserved"],
	["0", "RO", "0x0", "Magic Packet Detection Status", "",
			["1 = Detected",
			"0 = Non-detected"]]]],
[31, "0xf8b9", "Rate_Matching_FIFO TXFIFO TXOFF Threshold",
	[["15:14", "RO", "0x0", "Reserved"],
	["13:0", "R/W", "0x0038", "TXFIFO TXOFF Threshold"]]],
[31, "0xf8ba", "Rate_Matching_FIFO RXFIFO Pause Frame Timeroff Value",
	[["15:0", "R/W", "0xffff", "Pause Frame TimerOff"]]],
[31, "0xf8bb", "Rate_Matching_FIFO Pause Frame Control",
	[["15:4", "RO", "0x0000", "Reserved"],
	["3", "R/W", "0x0", "Disable Tx Off Signal from Tx FIFO", "Mask out TX_off signal from Tx FIFO so that Rx FIFO does not send Pause frame."],
	["2", "R/W", "0x0", "Pause Frame Enable"],
	["1", "R/W", "0x0", "Force TXOFF Pause Frame"],
	["0", "R/W", "0x0", "Force TXON Pause Frame"]]],
[31, "0xf8bc", "Rate_Matching_FIFO Pause Frame Source Address SA[15:0]",
	[["15:0", "R/W", "0x0405", "Pause Frame Source Address [15:0]"]]],
[31, "0xf8bd", "Rate_Matching_FIFO Pause Frame Source Address SA[31:16]",
	[["15:0", "R/W", "0x0203", "Pause FrameSource Address [31:16]"]]],
[31, "0xf8be", "Rate_Matching_FIFO Pause Frame Source Address SA[47:32]",
	[["15:0", "R/W", "0x0001", "Pause Frame Source Address [47:32]"]]]
);
