\hypertarget{struct_b_p___mem_map}{}\section{B\+P\+\_\+\+Mem\+Map Struct Reference}
\label{struct_b_p___mem_map}\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_adc78a44bcbb6564277efefa8f07439ce}{C\+T\+RL}
\item 
\mbox{\Hypertarget{struct_b_p___mem_map_aeec0c0802a6643ff1423787e429c4b77}\label{struct_b_p___mem_map_aeec0c0802a6643ff1423787e429c4b77}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}4\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_ac8c266a109ad2f29683dfb7873b71974}{C\+O\+MP} \mbox{[}2\mbox{]}
\item 
\mbox{\Hypertarget{struct_b_p___mem_map_a72d853a7f23eb2aa5e1c285f1f022449}\label{struct_b_p___mem_map_a72d853a7f23eb2aa5e1c285f1f022449}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}4032\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a1e7c67c7222aedc5a3c16c5560748793}{P\+I\+D4}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_abb77e60e581e55fe33af44ebf1030116}{P\+I\+D5}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a9f611c760b2dc672f72485a6751ae703}{P\+I\+D6}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a60dff3ca8ab0f81ef166fffd7fbc3356}{P\+I\+D7}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_acb1de7fb15f421c81ddfbf6feba0c4f2}{P\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a2b27e33fff1d3730366050ede44cb7c3}{P\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a76e6da948034b317948bbe7b794b02c6}{P\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a556f1775a26cc79e8ab97c8452ce2c41}{P\+I\+D3}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a533b8c0657ac258f340baaea96ecc00c}{C\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_aecbf01d7c8fd4689e6ede5b9c12b3d94}{C\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a3900abf0b057f791c7fe66a79862f837}{C\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_b_p___mem_map_a26076f956d1700acaeb0c9db60846606}{C\+I\+D3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
BP -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_b_p___mem_map_a533b8c0657ac258f340baaea96ecc00c}\label{struct_b_p___mem_map_a533b8c0657ac258f340baaea96ecc00c}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!C\+I\+D0@{C\+I\+D0}}
\index{C\+I\+D0@{C\+I\+D0}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+I\+D0}{CID0}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+C\+I\+D0}

Component Identification Register 0., offset\+: 0x\+F\+F0 \mbox{\Hypertarget{struct_b_p___mem_map_aecbf01d7c8fd4689e6ede5b9c12b3d94}\label{struct_b_p___mem_map_aecbf01d7c8fd4689e6ede5b9c12b3d94}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!C\+I\+D1@{C\+I\+D1}}
\index{C\+I\+D1@{C\+I\+D1}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+I\+D1}{CID1}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+C\+I\+D1}

Component Identification Register 1., offset\+: 0x\+F\+F4 \mbox{\Hypertarget{struct_b_p___mem_map_a3900abf0b057f791c7fe66a79862f837}\label{struct_b_p___mem_map_a3900abf0b057f791c7fe66a79862f837}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!C\+I\+D2@{C\+I\+D2}}
\index{C\+I\+D2@{C\+I\+D2}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+I\+D2}{CID2}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+C\+I\+D2}

Component Identification Register 2., offset\+: 0x\+F\+F8 \mbox{\Hypertarget{struct_b_p___mem_map_a26076f956d1700acaeb0c9db60846606}\label{struct_b_p___mem_map_a26076f956d1700acaeb0c9db60846606}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!C\+I\+D3@{C\+I\+D3}}
\index{C\+I\+D3@{C\+I\+D3}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+I\+D3}{CID3}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+C\+I\+D3}

Component Identification Register 3., offset\+: 0x\+F\+FC \mbox{\Hypertarget{struct_b_p___mem_map_ac8c266a109ad2f29683dfb7873b71974}\label{struct_b_p___mem_map_ac8c266a109ad2f29683dfb7873b71974}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!C\+O\+MP@{C\+O\+MP}}
\index{C\+O\+MP@{C\+O\+MP}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+O\+MP}{COMP}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+C\+O\+MP\mbox{[}2\mbox{]}}

Flash\+Patch Comparator Register 0..Flash\+Patch Comparator Register 1, array offset\+: 0x8, array step\+: 0x4 \mbox{\Hypertarget{struct_b_p___mem_map_adc78a44bcbb6564277efefa8f07439ce}\label{struct_b_p___mem_map_adc78a44bcbb6564277efefa8f07439ce}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!C\+T\+RL@{C\+T\+RL}}
\index{C\+T\+RL@{C\+T\+RL}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{C\+T\+RL}{CTRL}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+C\+T\+RL}

Flash\+Patch Control Register, offset\+: 0x0 \mbox{\Hypertarget{struct_b_p___mem_map_acb1de7fb15f421c81ddfbf6feba0c4f2}\label{struct_b_p___mem_map_acb1de7fb15f421c81ddfbf6feba0c4f2}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!P\+I\+D0@{P\+I\+D0}}
\index{P\+I\+D0@{P\+I\+D0}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+I\+D0}{PID0}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+P\+I\+D0}

Peripheral Identification Register 0., offset\+: 0x\+F\+E0 \mbox{\Hypertarget{struct_b_p___mem_map_a2b27e33fff1d3730366050ede44cb7c3}\label{struct_b_p___mem_map_a2b27e33fff1d3730366050ede44cb7c3}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!P\+I\+D1@{P\+I\+D1}}
\index{P\+I\+D1@{P\+I\+D1}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+I\+D1}{PID1}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+P\+I\+D1}

Peripheral Identification Register 1., offset\+: 0x\+F\+E4 \mbox{\Hypertarget{struct_b_p___mem_map_a76e6da948034b317948bbe7b794b02c6}\label{struct_b_p___mem_map_a76e6da948034b317948bbe7b794b02c6}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!P\+I\+D2@{P\+I\+D2}}
\index{P\+I\+D2@{P\+I\+D2}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+I\+D2}{PID2}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+P\+I\+D2}

Peripheral Identification Register 2., offset\+: 0x\+F\+E8 \mbox{\Hypertarget{struct_b_p___mem_map_a556f1775a26cc79e8ab97c8452ce2c41}\label{struct_b_p___mem_map_a556f1775a26cc79e8ab97c8452ce2c41}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!P\+I\+D3@{P\+I\+D3}}
\index{P\+I\+D3@{P\+I\+D3}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+I\+D3}{PID3}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+P\+I\+D3}

Peripheral Identification Register 3., offset\+: 0x\+F\+EC \mbox{\Hypertarget{struct_b_p___mem_map_a1e7c67c7222aedc5a3c16c5560748793}\label{struct_b_p___mem_map_a1e7c67c7222aedc5a3c16c5560748793}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!P\+I\+D4@{P\+I\+D4}}
\index{P\+I\+D4@{P\+I\+D4}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+I\+D4}{PID4}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+P\+I\+D4}

Peripheral Identification Register 4., offset\+: 0x\+F\+D0 \mbox{\Hypertarget{struct_b_p___mem_map_abb77e60e581e55fe33af44ebf1030116}\label{struct_b_p___mem_map_abb77e60e581e55fe33af44ebf1030116}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!P\+I\+D5@{P\+I\+D5}}
\index{P\+I\+D5@{P\+I\+D5}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+I\+D5}{PID5}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+P\+I\+D5}

Peripheral Identification Register 5., offset\+: 0x\+F\+D4 \mbox{\Hypertarget{struct_b_p___mem_map_a9f611c760b2dc672f72485a6751ae703}\label{struct_b_p___mem_map_a9f611c760b2dc672f72485a6751ae703}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!P\+I\+D6@{P\+I\+D6}}
\index{P\+I\+D6@{P\+I\+D6}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+I\+D6}{PID6}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+P\+I\+D6}

Peripheral Identification Register 6., offset\+: 0x\+F\+D8 \mbox{\Hypertarget{struct_b_p___mem_map_a60dff3ca8ab0f81ef166fffd7fbc3356}\label{struct_b_p___mem_map_a60dff3ca8ab0f81ef166fffd7fbc3356}} 
\index{B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}!P\+I\+D7@{P\+I\+D7}}
\index{P\+I\+D7@{P\+I\+D7}!B\+P\+\_\+\+Mem\+Map@{B\+P\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+I\+D7}{PID7}}
{\footnotesize\ttfamily uint32\+\_\+t B\+P\+\_\+\+Mem\+Map\+::\+P\+I\+D7}

Peripheral Identification Register 7., offset\+: 0x\+F\+DC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
