{"vcs1":{"timestamp_begin":1684262221.702663088, "rt":1.26, "ut":0.37, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262223.053888864, "rt":1.23, "ut":0.45, "st":0.18}}
{"link":{"timestamp_begin":1684262224.351001858, "rt":0.42, "ut":0.21, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262221.067489956}
{"VCS_COMP_START_TIME": 1684262221.067489956}
{"VCS_COMP_END_TIME": 1684262226.330035751}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330312}}
{"stitch_vcselab": {"peak_mem": 211968}}
