#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sun Sep  8 22:23:03 2024
# Process ID: 13724
# Current directory: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5808 F:\ZYNQ_LINUX\ZYNQ_DDR_TEST\DDR_TEST.xpr
# Log file: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/vivado.log
# Journal file: F:/ZYNQ_LINUX/ZYNQ_DDR_TEST\vivado.jou
# Running On: DESKTOP-9J8ND72, OS: Windows, CPU Frequency: 3893 MHz, CPU Physical cores: 12, Host memory: 14907 MB
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_ports reset_rtl_0]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
delete_bd_objs [get_bd_intf_nets processing_system7_0_DDR] [get_bd_intf_nets processing_system7_0_FIXED_IO] [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_cells processing_system7_0]
delete_bd_objs [get_bd_nets reset_rtl_0_1] [get_bd_cells proc_sys_reset_0]
delete_bd_objs [get_bd_ports reset_rtl_0]
delete_bd_objs [get_bd_intf_ports DDR]
delete_bd_objs [get_bd_intf_ports FIXED_IO]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
set_property -dict [list CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 10 .. 11}] [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_pins proc_sys_reset_0/ext_reset_in]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
endgroup
make_wrapper -files [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_1] }
export_ip_user_files -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_1_synth_1 design_1_proc_sys_reset_0_1_synth_1 -jobs 10
wait_on_run design_1_processing_system7_0_1_synth_1
wait_on_run design_1_proc_sys_reset_0_1_synth_1
export_simulation -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/sim_scripts -ip_user_files_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files -ipstatic_source_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/modelsim} {questa=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/questa} {riviera=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/riviera} {activehdl=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
make_wrapper -files [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -top
generate_target all [get_files  F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_1] }
export_ip_user_files -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_processing_system7_0_1_synth_1 design_1_proc_sys_reset_0_1_synth_1 -jobs 10
wait_on_run design_1_processing_system7_0_1_synth_1
wait_on_run design_1_proc_sys_reset_0_1_synth_1
export_simulation -of_objects [get_files F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.srcs/sources_1/bd/design_1/design_1.bd] -directory F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/sim_scripts -ip_user_files_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files -ipstatic_source_dir F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/modelsim} {questa=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/questa} {riviera=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/riviera} {activehdl=F:/ZYNQ_LINUX/ZYNQ_DDR_TEST/DDR_TEST.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
