{"{\"organization\":\"com.github.spinalhdl\",\"name\":\"spinalhdl-lib\",\"revision\":\"1.10.2a\",\"isChanging\":false,\"isTransitive\":true,\"isForce\":false,\"explicitArtifacts\":[],\"inclusions\":[],\"exclusions\":[],\"extraAttributes\":{},\"crossVersion\":{\"type\":\"Binary\",\"prefix\":\"\",\"suffix\":\"\"}}":{"value":{"$fields":["path","range"],"path":"/home/anata/VexRiscvcpu/build.sbt","range":{"$fields":["start","end"],"start":19,"end":20}},"type":"RangePosition"},"{\"organization\":\"org.scala-lang\",\"name\":\"scala-library\",\"revision\":\"2.12.18\",\"isChanging\":false,\"isTransitive\":true,\"isForce\":false,\"explicitArtifacts\":[],\"inclusions\":[],\"exclusions\":[],\"extraAttributes\":{},\"crossVersion\":{\"type\":\"Disabled\"}}":{"value":{"$fields":["path","range"],"path":"/home/anata/VexRiscvcpu/build.sbt","range":{"$fields":["start","end"],"start":19,"end":20}},"type":"RangePosition"},"{\"organization\":\"org.scalatest\",\"name\":\"scalatest\",\"revision\":\"3.2.17\",\"isChanging\":false,\"isTransitive\":true,\"isForce\":false,\"explicitArtifacts\":[],\"inclusions\":[],\"exclusions\":[],\"extraAttributes\":{},\"crossVersion\":{\"type\":\"Binary\",\"prefix\":\"\",\"suffix\":\"\"}}":{"value":{"$fields":["path","range"],"path":"/home/anata/VexRiscvcpu/build.sbt","range":{"$fields":["start","end"],"start":19,"end":20}},"type":"RangePosition"},"{\"organization\":\"com.github.spinalhdl\",\"name\":\"spinalhdl-idsl-plugin\",\"revision\":\"1.10.2a\",\"configurations\":\"plugin->default(compile)\",\"isChanging\":false,\"isTransitive\":true,\"isForce\":false,\"explicitArtifacts\":[],\"inclusions\":[],\"exclusions\":[],\"extraAttributes\":{},\"crossVersion\":{\"type\":\"Binary\",\"prefix\":\"\",\"suffix\":\"\"}}":{"value":{"$fields":["path","range"],"path":"/home/anata/VexRiscvcpu/build.sbt","range":{"$fields":["start","end"],"start":19,"end":20}},"type":"RangePosition"},"{\"organization\":\"org.yaml\",\"name\":\"snakeyaml\",\"revision\":\"1.8\",\"isChanging\":false,\"isTransitive\":true,\"isForce\":false,\"explicitArtifacts\":[],\"inclusions\":[],\"exclusions\":[],\"extraAttributes\":{},\"crossVersion\":{\"type\":\"Disabled\"}}":{"value":{"$fields":["path","range"],"path":"/home/anata/VexRiscvcpu/build.sbt","range":{"$fields":["start","end"],"start":19,"end":20}},"type":"RangePosition"},"{\"organization\":\"ch.epfl.scala\",\"name\":\"sbt-bloop\",\"revision\":\"1.6.0\",\"isChanging\":false,\"isTransitive\":true,\"isForce\":false,\"explicitArtifacts\":[],\"inclusions\":[],\"exclusions\":[],\"extraAttributes\":{\"e:sbtVersion\":\"1.0\",\"e:scalaVersion\":\"2.12\"},\"crossVersion\":{\"type\":\"Disabled\"}}":{"value":{"$fields":["path","range"],"path":"/home/anata/VexRiscvcpu/build.sbt","range":{"$fields":["start","end"],"start":19,"end":20}},"type":"RangePosition"},"{\"organization\":\"com.github.spinalhdl\",\"name\":\"spinalhdl-core\",\"revision\":\"1.10.2a\",\"isChanging\":false,\"isTransitive\":true,\"isForce\":false,\"explicitArtifacts\":[],\"inclusions\":[],\"exclusions\":[],\"extraAttributes\":{},\"crossVersion\":{\"type\":\"Binary\",\"prefix\":\"\",\"suffix\":\"\"}}":{"value":{"$fields":["path","range"],"path":"/home/anata/VexRiscvcpu/build.sbt","range":{"$fields":["start","end"],"start":19,"end":20}},"type":"RangePosition"}}