// Seed: 386729640
module module_0;
  bit id_1;
  assign module_2.id_2 = 0;
  assign id_1 = -1;
  always id_1 <= 1;
  assign id_1 = id_1;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    input wor id_4,
    input wire id_5,
    output wor id_6,
    output tri id_7,
    input wire id_8,
    input uwire id_9,
    input supply0 id_10,
    input tri id_11,
    input supply1 id_12,
    input tri0 id_13,
    output supply1 id_14
);
  module_0 modCall_1 ();
endmodule
