Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Nov  6 20:59:34 2018
| Host         : anthony-666 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file topHdl_control_sets_placed.rpt
| Design       : topHdl
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------+------------------+------------------+----------------+
| Clock Signal |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+--------------------+------------------+------------------+----------------+
|  clk200      |                    |                  |                1 |              2 |
|  clk200      | PMOD1_0_LS_i_1_n_0 | cnt[31]_i_1_n_0  |                1 |              2 |
|  clk200      | p_0_out            | cnt[31]_i_1_n_0  |                1 |              2 |
|  clk200      |                    | cnt[31]_i_1_n_0  |                8 |             62 |
+--------------+--------------------+------------------+------------------+----------------+


