///Register `ETH_MACA0HR` reader
pub struct R(crate::R<ETH_MACA0HR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ETH_MACA0HR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ETH_MACA0HR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ETH_MACA0HR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `ETH_MACA0HR` writer
pub struct W(crate::W<ETH_MACA0HR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<ETH_MACA0HR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<ETH_MACA0HR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<ETH_MACA0HR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `ADDRHI` reader - ADDRHI
pub type ADDRHI_R = crate::FieldReader<u16, u16>;
///Field `ADDRHI` writer - ADDRHI
pub type ADDRHI_W<'a, const O: u8> = crate::FieldWriter<'a, u32, ETH_MACA0HR_SPEC, u16, u16, 16, O>;
///Field `AE` reader - AE
pub type AE_R = crate::BitReader<bool>;
impl R {
    ///Bits 0:15 - ADDRHI
    #[inline(always)]
    pub fn addrhi(&self) -> ADDRHI_R {
        ADDRHI_R::new((self.bits & 0xffff) as u16)
    }
    ///Bit 31 - AE
    #[inline(always)]
    pub fn ae(&self) -> AE_R {
        AE_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    ///Bits 0:15 - ADDRHI
    #[inline(always)]
    #[must_use]
    pub fn addrhi(&mut self) -> ADDRHI_W<0> {
        ADDRHI_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///The MAC Address0 High register holds the upper 16 bits of the first 6-byte MAC address of the station. The first DA byte that is received on the GMII interface corresponds to the LS byte (Bits \[7:0\]) of the MAC Address Low register. For example, if 0x112233445566 is received (0x11 in lane 0 of the first column) on the GMII as the destination address, then the MacAddress0 Register \[47:0\]
///is compared with 0x665544332211. If the MAC address registers are configured to be double-synchronized to the GMII clock domains, then the synchronization is triggered only when Bits\[31:24\]
///(in little-endian mode) or Bits\[7:0\]
///(in big-endian mode) of the MAC Address0 Low Register are written. For proper synchronization updates, the consecutive writes to this Address Low Register should be performed after at least four clock cycles in the destination clock domain.
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [eth_maca0hr](index.html) module
pub struct ETH_MACA0HR_SPEC;
impl crate::RegisterSpec for ETH_MACA0HR_SPEC {
    type Ux = u32;
}
///`read()` method returns [eth_maca0hr::R](R) reader structure
impl crate::Readable for ETH_MACA0HR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [eth_maca0hr::W](W) writer structure
impl crate::Writable for ETH_MACA0HR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets ETH_MACA0HR to value 0x8000_ffff
impl crate::Resettable for ETH_MACA0HR_SPEC {
    const RESET_VALUE: Self::Ux = 0x8000_ffff;
}
