Fitter report for simple_ipod_solution
Sun Jun 11 23:58:34 2023
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. I/O Rules Summary
 28. I/O Rules Details
 29. I/O Rules Matrix
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing Summary
 33. Estimated Delay Added for Hold Timing Details
 34. Fitter Messages
 35. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Sun Jun 11 23:58:34 2023       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; simple_ipod_solution                        ;
; Top-level Entity Name           ; simple_ipod_solution                        ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 5,098 / 32,070 ( 16 % )                     ;
; Total registers                 ; 8897                                        ;
; Total pins                      ; 189 / 457 ( 41 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 72,832 / 4,065,280 ( 2 % )                  ;
; Total RAM Blocks                ; 14 / 397 ( 4 % )                            ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                           ;                                       ;
; Equivalent RAM and MLAB Power Up                                           ; Care                                  ; Auto                                  ;
; PowerPlay Power Optimization During Fitting                                ; Off                                   ; Normal compilation                    ;
; Perform Register Retiming for Performance                                  ; On                                    ; Off                                   ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Fast                                  ; Normal                                ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  12.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                     ; Action           ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                   ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; CLOCK_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; TD_CLK27~inputCLKENA0                                                                                                                                                                                                                                                                                                                                    ; Created          ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|Equal2~0                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|Equal2~1                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|Equal2~2                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|Equal2~3                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|Equal2~4                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|Equal2~5                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|Equal2~6                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg~0                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|Equal2~0                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|Equal2~1                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|Equal2~2                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|Equal2~3                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|Equal2~4                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|Equal2~5                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|Equal2~6                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg~0                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~0                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~1                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~2                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~3                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal2~6                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg~0                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|actual_async_sig_reset                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|auto_reset_signal                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|actual_async_sig_reset                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|auto_reset_signal                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~0                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~1                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~2                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~3                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~4                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~5                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~6                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~7                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~9                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~10                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector0~11                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector1~0                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector1~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector1~2                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector1~3                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector1~4                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector1~9                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector1~11                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector2~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector2~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector2~2                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector2~3                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector2~5                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector2~9                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector2~11                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector3~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector3~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector3~2                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector3~3                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector3~5                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector3~9                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector3~11                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector4~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector4~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector4~2                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector4~3                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector4~5                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector4~9                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector4~11                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~0                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~2                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~3                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~5                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~6                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~7                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~8                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~9                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector5~11                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector6~0                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector6~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector6~2                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector6~3                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector6~4                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector6~9                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector6~10                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector6~12                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~2                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~3                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~4                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~9                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~10                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~11                                                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~13                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|Add0~2                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][7]                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][7]_OTERM65                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][7]                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][7]_OTERM57                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][7]                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][7]_OTERM63                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][7]                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][7]_OTERM53                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][7]_OTERM141                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][7]_OTERM143                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][7]                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][7]_OTERM49                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][7]_OTERM131                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][7]_OTERM133                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][7]_OTERM135                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][7]                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][7]_OTERM67                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][7]                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][7]_OTERM59                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][7]                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][7]_OTERM51                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][7]_OTERM137                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][7]_OTERM139                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][7]                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][7]_OTERM69                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][7]                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][7]_OTERM61                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][7]                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][7]_OTERM55                                                                                                   ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[0]_OTERM29                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM27                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM125                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM127                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM129                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM25                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM119                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM121                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM123                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM23                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM113                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM115                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM117                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]_OTERM21                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]_OTERM107                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]_OTERM109                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[4]_OTERM111                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM19                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM101                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM103                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM105                                                                                                                       ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]_OTERM17                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]_OTERM95                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]_OTERM97                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[6]_OTERM99                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]_OTERM15                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]_OTERM89                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]_OTERM91                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[7]_OTERM93                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[8]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[8]_OTERM13                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[8]_OTERM83                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[8]_OTERM85                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[8]_OTERM87                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]_OTERM11                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]_OTERM71                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]_OTERM73                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]_OTERM75                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]_OTERM77                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter[9]_OTERM79                                                                                                                        ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~0                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~1                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~2                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~3                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~4                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~5                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~6                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~7                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~8                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|program_counter~9                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|WideOr0~0                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|ssOut[0]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|ssOut[1]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|ssOut[2]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|ssOut[3]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|ssOut[4]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|ssOut[5]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|WideOr0~0                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|ssOut[0]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|ssOut[1]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|ssOut[2]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|ssOut[3]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|ssOut[4]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|ssOut[5]                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|actual_async_sig_reset                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|auto_reset_signal                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; addrCtrlFsm:addressControl|Add1~2                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; addrCtrlFsm:addressControl|Selector30~0                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_async_sig_reset                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|auto_reset_signal                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_async_sig_reset                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|auto_reset_signal                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; clkdiv:clkdivider|Add0~126                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; clkdiv:clkdivider|count~0                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|Add1~2                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|Add2~6                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|Equal7~0                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|Equal7~1                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|Equal7~2                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|Equal7~3                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|Equal7~4                                                                                                                                     ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[14]~13                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[21]~0                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[21]~1                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[21]~2                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[21]~3                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~4                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~5                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~6                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~7                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~8                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~9                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~10                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~11                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~28                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr~30                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain~2                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain~4                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain~6                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain~8                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain~10                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain~12                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain~14                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_datain~16                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|local_waitrequest~1                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|local_waitrequest~2                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[8]~0                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt~1                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt~2                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount~0                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount~1                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount~2                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount~3                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount~4                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount~5                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_mem_burstcount~6                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|read_mem_combi                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|read_rdid_combi                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|read_rdid_combi~0                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|read_sid_combi                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|read_status_combi                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|sector_erase_combi~0                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|sector_erase_combi~1                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|sector_erase_combi~2                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_burstcount_cnt~0                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg_full~0                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg_full~1                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg_full~2                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~0                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~1                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~2                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~3                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~4                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~5                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~6                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~7                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~8                                                                                                                                ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~9                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~10                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~11                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~12                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~13                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~14                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~15                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~16                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~17                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~18                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~19                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~20                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~21                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~22                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~23                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~24                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~25                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~26                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~27                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~28                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~29                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~30                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~31                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~32                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~33                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~34                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~35                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~36                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~37                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~38                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~39                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~40                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~41                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~42                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~43                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~44                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~45                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~46                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~47                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~48                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~49                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~50                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~51                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~52                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~53                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~54                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~55                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~56                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~57                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~58                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~59                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~60                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~61                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~62                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~63                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~64                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~65                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~66                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~67                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~68                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~69                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~70                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_data_reg~71                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_waitrequest~1                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wren_combi~0                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wren_combi~1                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|write_mem_combi                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|always1~0                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured_ctrl~0                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured~0                                                                                                                                                               ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured~1                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[0]~42                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[0]~43                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[1]~40                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[1]~41                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[2]~38                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[2]~39                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[3]~36                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[3]~37                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[4]~34                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[4]~35                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[5]~32                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[5]~33                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[6]~30                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[6]~31                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[7]~28                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[7]~29                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[8]~26                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[8]~27                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[9]~24                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[9]~25                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[10]~22                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[10]~23                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[11]~20                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[11]~21                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[12]~18                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[12]~19                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[13]~16                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[13]~17                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[14]~14                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[14]~15                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[15]~12                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[15]~13                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[16]~10                                                                                                                                                           ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[16]~11                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[17]~8                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[17]~9                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[18]~6                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[18]~7                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[19]~4                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[19]~5                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[20]~2                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[20]~3                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[21]~0                                                                                                                                                            ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_addr[21]~1                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_burstcount[0]~1                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_burstcount[1]~0                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_burstcount[2]~6                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_burstcount[3]~5                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_burstcount[4]~4                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_burstcount[5]~3                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_burstcount[6]~2                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|temp_mem_write~0                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_address[0]                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_address[1]                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_address[2]                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_read                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_write                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[0]                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[1]                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[8]                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[9]                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[10]                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[11]                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[12]                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[13]                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[14]                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|flash_csr_writedata[15]                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|instruction[14]                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|Add0~10                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|Equal7~0                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|Equal7~0_OTERM1                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][0]_OTERM165                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][1]_OTERM153                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][2]_OTERM191                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][3]_OTERM247                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][4]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][4]_OTERM281                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][0]_OTERM187                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][1]_OTERM169                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][2]_OTERM221                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][3]_OTERM255                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][0]_OTERM213                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][1]_OTERM197                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][2]_OTERM235                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][3]_OTERM265                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][0]_OTERM225                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][1]_OTERM215                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][2]_OTERM245                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][3]_OTERM271                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][0]_OTERM151                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][1]_OTERM145                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][2]_OTERM175                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][3]_OTERM233                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][4]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][4]_OTERM273                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][5]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][5]_OTERM277                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][0]_OTERM167                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][1]_OTERM159                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][2]_OTERM201                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][3]_OTERM249                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][0]_OTERM189                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][1]_OTERM179                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][2]_OTERM223                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][3]_OTERM257                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][0]_OTERM211                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][1]_OTERM193                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][2]_OTERM231                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][3]_OTERM263                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][0]_OTERM157                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][1]_OTERM149                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][2]_OTERM181                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][3]_OTERM243                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][4]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][4]_OTERM285                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][5]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][5]_OTERM283                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][0]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][0]_OTERM173                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][1]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][1]_OTERM163                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][2]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][2]_OTERM209                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][3]                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][3]_OTERM253                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][0]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][0]_OTERM199                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][1]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][1]_OTERM185                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][2]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][2]_OTERM229                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][3]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][3]_OTERM261                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][0]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][0]_OTERM219                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][1]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][1]_OTERM205                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][2]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][2]_OTERM239                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][3]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][3]_OTERM269                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][0]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][0]_OTERM155                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][1]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][1]_OTERM147                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][2]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][2]_OTERM177                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][3]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][3]_OTERM241                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][4]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][4]_OTERM275                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][5]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][5]_OTERM279                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][0]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][0]_OTERM171                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][1]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][1]_OTERM161                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][2]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][2]_OTERM207                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][3]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][3]_OTERM251                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][0]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][0]_OTERM195                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][1]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][1]_OTERM183                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][2]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][2]_OTERM227                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][3]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][3]_OTERM259                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][0]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][0]_OTERM217                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][1]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][1]_OTERM203                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][2]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][2]_OTERM237                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][3]                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][3]_OTERM267                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~1                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~2                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Add0~5                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|port_id[7]~5                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|port_id[7]~5_OTERM81                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[1]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[1]_OTERM47                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[2]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[2]_OTERM45                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[3]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[3]_OTERM43                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[4]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[4]_OTERM41                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[5]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[5]_OTERM39                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[6]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[6]_OTERM37                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[7]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[7]_OTERM35                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[8]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[8]_OTERM33                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[9]                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter[9]_OTERM31                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[0]~36                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[1]~58                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[2]~25                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[3]~14                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[4]~69                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[5]~47                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[6]~80                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[7]~102                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[8]~91                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[9]~2                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[9]~2_RTM08                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[9]~8                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source[9]~113                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source~0                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter_source~0_OTERM5                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|program_counter~2                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|stack_push_pop~0                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|stack_push_pop~0_OTERM3                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|stack_push_pop~1                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|stack_push_pop~1_RTM09                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|stack_push_pop~1_RTM09                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|zero~2_Duplicate_4                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; scope_sampling_clock_count[0]~0                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~14                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~29                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~30                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2                                                                                                                                                                                        ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped~1                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                  ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~1                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]~3                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~14                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~29                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~30                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped~1                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~1                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]~3                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~10                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~25                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~26                                                                                                                                                                                            ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2                                                                                                                                                                                             ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped~1                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~0                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~1                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]~2                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~10                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~25                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~26                                                                                                                                                                                                      ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~2                                                                                                                                                                                                       ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped~1                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~0                                                                                                                                                                ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]~1                                                                                                                                                                                                 ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~1                                                                                                                                                                           ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]~2                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                                               ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; speed_reg_control:speed_reg_control_inst|Add0~1                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; speed_reg_control:speed_reg_control_inst|Add0~2                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; speed_reg_control:speed_reg_control_inst|LessThan0~0                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; speed_reg_control:speed_reg_control_inst|Selector13~0                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis                                ; Timing optimization        ;           ;                ;                                                                                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[0]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[0]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[1]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[1]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[2]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[2]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[3]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[3]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[4]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[4]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[5]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[5]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[6]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[6]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[7]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[7]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[8]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[8]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[9]                                                                                                                                                              ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[9]                                                                    ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[10]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[10]                                                                   ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[11]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[11]                                                                   ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[12]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[12]                                                                   ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[13]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[13]                                                                   ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[14]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[14]                                                                   ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[15]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[15]                                                                   ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[16]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[16]                                                                   ; PORTADATAOUT     ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|instruction[17]                                                                                                                                                             ; Packed Register  ; Register Packing                                  ; Timing optimization        ; Q         ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|q_a[17]                                                                   ; PORTADATAOUT     ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[18]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[18]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[26]                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|count_reg[26]~DUPLICATE                                                                                                                                                                                                                                                                        ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[4]                                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[4]~DUPLICATE                                                                                                                                                                                                                                                               ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[10]                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[10]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[18]                                                                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|count_reg[18]~DUPLICATE                                                                                                                                                                                                                                                              ;                  ;                       ;
; Kbd_ctrl:Kbd_Controller|kbd_reg[4]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Kbd_ctrl:Kbd_Controller|kbd_reg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Kbd_ctrl:Kbd_Controller|kbd_reg[7]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Kbd_ctrl:Kbd_Controller|kbd_reg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; Kbd_ctrl:Kbd_Controller|kbd_reg[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Kbd_ctrl:Kbd_Controller|kbd_reg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][1]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][1]~DUPLICATE                                                                                                            ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][3]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][3]~DUPLICATE                                                                                                            ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][2]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][2]~DUPLICATE                                                                                                            ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][3]                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][3]~DUPLICATE                                                                                                            ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][4]                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][4]~DUPLICATE                                                                                                           ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[3][5]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[3][5]~DUPLICATE                                                                                                              ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[4][7]                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[4][7]~DUPLICATE                                                                                                              ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[11][0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[11][0]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[14][4]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[14][4]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[18][2]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[18][2]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[24][3]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[24][3]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[24][5]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[24][5]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[26][6]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[26][6]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[29][3]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[29][3]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[38][0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[38][0]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[38][1]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[38][1]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[44][3]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[44][3]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[48][0]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[48][0]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[48][5]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[48][5]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[52][7]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[52][7]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[57][7]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[57][7]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[58][6]                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[58][6]~DUPLICATE                                                                                                             ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[0]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[0]~DUPLICATE                                                                                                                     ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[3]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[3]~DUPLICATE                                                                                                                     ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[4]                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|ptr[4]~DUPLICATE                                                                                                                     ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][1]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][1]~DUPLICATE                                                                                                                  ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][6]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][6]~DUPLICATE                                                                                                                  ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][0]                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][0]~DUPLICATE                                                                                                                  ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][5]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][8]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][9]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][9]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][8]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][5]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][6]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][6]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][0]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][0]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][5]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][5]~DUPLICATE                                                                                                                 ;                  ;                       ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][8]                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][8]~DUPLICATE                                                                                                                 ;                  ;                       ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]                                                                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|scope_LCD_reg_clk_enable[0]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[2]                                                                                                                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD[2]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[1]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SD_COUNTER[4]~DUPLICATE                                                                                                                                                                                                                                                                          ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|LUT_INDEX[2]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[10]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[11]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[0]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[3]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[6]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|I2C_AV_Config:u3|mSetup_ST[1]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; audio_controller:audio_control|Reset_Delay:r0|Cont[4]                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|Reset_Delay:r0|Cont[4]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                  ;                       ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]                                                                                                                                                                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; audio_controller:audio_control|audio_clock:u4|LRCK_1X_DIV[4]~DUPLICATE                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[0]                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[0]~DUPLICATE                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[1]                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[1]~DUPLICATE                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[2]                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated|dffe2a[2]~DUPLICATE                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[0]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[0]~DUPLICATE                                                                                       ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[1]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[1]~DUPLICATE                                                                                       ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[2]                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated|dffe2a[2]~DUPLICATE                                                                                       ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]~DUPLICATE                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]~DUPLICATE                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[0]~DUPLICATE                                                                                     ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated|dffe2a[1]~DUPLICATE                                                                                     ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[19]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[19]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[20]                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|addr_reg[20]~DUPLICATE                                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[2]                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|asmi_opcode_reg[2]~DUPLICATE                                                                                                                                      ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_delay_reg                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_delay_reg~DUPLICATE                                                                                                                                          ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_det_reg                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|busy_det_reg~DUPLICATE                                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_rdid_reg                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_rdid_reg~DUPLICATE                                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_read_reg                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_read_reg~DUPLICATE                                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|do_wrmemadd_reg                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|do_wrmemadd_reg~DUPLICATE                                                                                                                                         ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|dvalid_reg                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|dvalid_reg~DUPLICATE                                                                                                                                              ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|dvalid_reg2                                                                                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|dvalid_reg2~DUPLICATE                                                                                                                                             ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end_rbyte_reg                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end_rbyte_reg~DUPLICATE                                                                                                                                           ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|fast_read_reg                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|fast_read_reg~DUPLICATE                                                                                                                                           ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|maxcnt_shift_reg2                                                                                                                                       ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|maxcnt_shift_reg2~DUPLICATE                                                                                                                                       ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[4]                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|read_dout_reg[4]~DUPLICATE                                                                                                                                        ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[2]                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|counter_reg_bit[2]~DUPLICATE                           ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|sec_erase_reg                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|sec_erase_reg~DUPLICATE                                                                                                                                           ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|shift_op_reg                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|shift_op_reg~DUPLICATE                                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage3_reg                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage3_reg~DUPLICATE                                                                                                                                              ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage4_reg                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|stage4_reg~DUPLICATE                                                                                                                                              ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|statreg_int[0]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|statreg_int[0]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|write_rstat_reg                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|write_rstat_reg~DUPLICATE                                                                                                                                         ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[5]                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wrstat_dreg[5]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[1]                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[1]~DUPLICATE                                                                                                                                 ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[0]                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[0]~DUPLICATE                                                                                                                         ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][1]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][1]~DUPLICATE                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][5]                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][5]~DUPLICATE                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_cnt[1]                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_cnt[1]~DUPLICATE                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_waitrequest                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|wr_mem_waitrequest~DUPLICATE                                                                                                                           ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured_ctrl                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|back_pressured_ctrl~DUPLICATE                                                                                                                                                            ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[5]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[5]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[6]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[6]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[9]                                                                                                                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[9]~DUPLICATE                                                                                                                                                                    ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[14]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[14]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[15]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[15]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[18]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[18]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[21]                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_addr[21]~DUPLICATE                                                                                                                                                                   ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[2]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_burstcount[2]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_byteenable[0]                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_byteenable[0]~DUPLICATE                                                                                                                                                              ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[18]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[18]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[28]                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|mem_wrdata[28]~DUPLICATE                                                                                                                                                                 ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|led_volume[2]                                                                                                                                                                                                                                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picoblaze_template:picoblaze_template_inst|led_volume[2]~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                  ;                       ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[46][6]                                                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[46][6]~DUPLICATE                                                                                                                                                                                                                                               ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]~DUPLICATE                             ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                          ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~DUPLICATE      ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~DUPLICATE ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~DUPLICATE ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]~DUPLICATE                                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]~DUPLICATE                                                                                                                                                                                          ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var~DUPLICATE                                                                                                                                                      ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]~DUPLICATE                                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]~DUPLICATE                                                                   ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]~DUPLICATE                                                                   ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]~DUPLICATE                                                                   ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]~DUPLICATE                                                                   ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]~DUPLICATE                                                                   ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated|counter_reg_bit[0]                                                    ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                    ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[2]                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                             ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[6]                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[6]~DUPLICATE                                                                             ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[7]                                                                             ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[7]~DUPLICATE                                                                             ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                      ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]~DUPLICATE                                                                                                                                                                                                                      ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]~DUPLICATE                                                                                                                                                                                  ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]~DUPLICATE                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE                                                                                                                            ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[7]                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated|counter_reg_bit[7]~DUPLICATE                                                                            ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[1]                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                  ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                     ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]~DUPLICATE                                                                                                                                                                                                   ;                  ;                       ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]~DUPLICATE                                                                                                                                                                                                                     ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                               ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]~DUPLICATE                                                                                                                                                                                               ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                                              ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~DUPLICATE                                                                                                                                                                                              ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]~DUPLICATE                                                                        ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]~DUPLICATE                                                                        ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[2]                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated|counter_reg_bit[2]~DUPLICATE                                                         ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                        ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                           ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]~DUPLICATE                                                                                                                                                                                                                            ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                           ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]~DUPLICATE                                                                                                                                                                                                                           ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]~DUPLICATE                                                                                                                                                                                                         ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]~DUPLICATE                                                                                                                                                                                                        ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var~DUPLICATE                                                                                                                                                                     ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]~DUPLICATE                                                                                   ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]~DUPLICATE                                                                                  ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]~DUPLICATE                                                                                  ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]~DUPLICATE                                                                                  ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]~DUPLICATE                                                                                  ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[341]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[344]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[375]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[423]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[427]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[444]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[446]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[513]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[527]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[543]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[544]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[583]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[584]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[586]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[593]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[593]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[605]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[611]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[630]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[661]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[661]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[676]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[676]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[711]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[711]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[725]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[725]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[727]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[727]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[748]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[748]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[750]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[750]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[771]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[771]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[773]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[773]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[786]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[786]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[792]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[792]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[793]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[793]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[798]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[798]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[802]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[802]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[813]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[818]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[818]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[836]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[836]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[838]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[838]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[852]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[858]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[859]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]                                                                                 ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[868]~DUPLICATE                                                                                 ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qai:auto_generated|counter_reg_bit[1]                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qai:auto_generated|counter_reg_bit[1]~DUPLICATE                                                                   ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]                                                                                            ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated|counter_reg_bit[6]~DUPLICATE                                                                                            ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                  ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[2]~DUPLICATE                                                                                  ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]                                                                                  ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|counter_reg_bit[3]~DUPLICATE                                                                                  ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|counter_reg_bit[0]~DUPLICATE                                                                                     ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                   ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                                      ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]~DUPLICATE                                                                                                                                                                                                                                      ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                                     ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]~DUPLICATE                                                                                                                                                                                                                                     ;                  ;                       ;
; speed_reg_control:speed_reg_control_inst|speed_control_const[3]                                                                                                                                                                                                                                                                                          ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; speed_reg_control:speed_reg_control_inst|speed_control_const[3]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; speed_reg_control:speed_reg_control_inst|speed_control_const[12]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; speed_reg_control:speed_reg_control_inst|speed_control_const[12]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; speed_reg_control:speed_reg_control_inst|speed_control_const[14]                                                                                                                                                                                                                                                                                         ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; speed_reg_control:speed_reg_control_inst|speed_control_const[14]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                  ;                       ;
; updown_counter[6]                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; updown_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                  ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------------------------------------+----------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                      ;
+-----------------------------------------+----------------------+--------------+---------------------+-----------------------------------+----------------+
; Name                                    ; Ignored Entity       ; Ignored From ; Ignored To          ; Ignored Value                     ; Ignored Source ;
+-----------------------------------------+----------------------+--------------+---------------------+-----------------------------------+----------------+
; Location                                ;                      ;              ; ADC_CS_N            ; PIN_AJ4                           ; QSF Assignment ;
; Location                                ;                      ;              ; ADC_DIN             ; PIN_AK4                           ; QSF Assignment ;
; Location                                ;                      ;              ; ADC_DOUT            ; PIN_AK3                           ; QSF Assignment ;
; Location                                ;                      ;              ; ADC_SCLK            ; PIN_AK2                           ; QSF Assignment ;
; Location                                ;                      ;              ; CLOCK2_50           ; PIN_AA16                          ; QSF Assignment ;
; Location                                ;                      ;              ; CLOCK3_50           ; PIN_Y26                           ; QSF Assignment ;
; Location                                ;                      ;              ; CLOCK4_50           ; PIN_K14                           ; QSF Assignment ;
; Location                                ;                      ;              ; FAN_CTRL            ; PIN_AA12                          ; QSF Assignment ;
; Location                                ;                      ;              ; IRDA_RXD            ; PIN_AA30                          ; QSF Assignment ;
; Location                                ;                      ;              ; IRDA_TXD            ; PIN_AB30                          ; QSF Assignment ;
; Location                                ;                      ;              ; PS2_CLK2            ; PIN_AD9                           ; QSF Assignment ;
; Location                                ;                      ;              ; PS2_DAT2            ; PIN_AE9                           ; QSF Assignment ;
; Location                                ;                      ;              ; TD_DATA[0]          ; PIN_D2                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_DATA[1]          ; PIN_B1                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_DATA[2]          ; PIN_E2                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_DATA[3]          ; PIN_B2                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_DATA[4]          ; PIN_D1                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_DATA[5]          ; PIN_E1                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_DATA[6]          ; PIN_C2                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_DATA[7]          ; PIN_B3                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_HS               ; PIN_A5                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_RESET_N          ; PIN_F6                            ; QSF Assignment ;
; Location                                ;                      ;              ; TD_VS               ; PIN_A3                            ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_CLK          ; PIN_AF4                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_DATA[0]      ; PIN_AH4                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_DATA[1]      ; PIN_AH3                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_DATA[2]      ; PIN_AJ2                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_DATA[3]      ; PIN_AJ1                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_DATA[4]      ; PIN_AH2                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_DATA[5]      ; PIN_AG3                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_DATA[6]      ; PIN_AG2                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_B2_DATA[7]      ; PIN_AG1                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_EMPTY           ; PIN_AF5                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_FULL            ; PIN_AG5                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_OE_N            ; PIN_AF6                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_RD_N            ; PIN_AG6                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_RESET_N         ; PIN_AG7                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_SCL             ; PIN_AG8                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_SDA             ; PIN_AF8                           ; QSF Assignment ;
; Location                                ;                      ;              ; USB_WR_N            ; PIN_AH5                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_BLANK_N         ; PIN_F10                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_B[0]            ; PIN_B13                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_B[1]            ; PIN_G13                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_B[2]            ; PIN_H13                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_B[3]            ; PIN_F14                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_B[4]            ; PIN_H14                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_B[5]            ; PIN_F15                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_B[6]            ; PIN_G15                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_B[7]            ; PIN_J14                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_CLK             ; PIN_A11                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_G[0]            ; PIN_J9                            ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_G[1]            ; PIN_J10                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_G[2]            ; PIN_H12                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_G[3]            ; PIN_G10                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_G[4]            ; PIN_G11                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_G[5]            ; PIN_G12                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_G[6]            ; PIN_F11                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_G[7]            ; PIN_E11                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_HS              ; PIN_B11                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_R[0]            ; PIN_A13                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_R[1]            ; PIN_C13                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_R[2]            ; PIN_E13                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_R[3]            ; PIN_B12                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_R[4]            ; PIN_C12                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_R[5]            ; PIN_D12                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_R[6]            ; PIN_E12                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_R[7]            ; PIN_F13                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_SYNC_N          ; PIN_C10                           ; QSF Assignment ;
; Location                                ;                      ;              ; VGA_VS              ; PIN_D11                           ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; ADC_CS_N            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; ADC_DIN             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; ADC_DOUT            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; ADC_SCLK            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; CLOCK2_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; CLOCK3_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; CLOCK4_50           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; FAN_CTRL            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_CONV_USB_N      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[0]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[10]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[11]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[12]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[13]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[14]   ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[1]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[2]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[3]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[4]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[5]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[6]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[7]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[8]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[9]    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_BA[0]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_BA[1]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_BA[2]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_CAS_N      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_CKE        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_CK_N       ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_CK_P       ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_CS_N       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DM[0]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DM[1]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DM[2]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DM[3]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[0]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[1]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[2]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[3]   ; DIFFERENTIAL 1.5-V SSTL CLASS I   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[0]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[10]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[11]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[12]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[13]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[14]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[15]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[16]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[17]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[18]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[19]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[1]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[20]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[21]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[22]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[23]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[24]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[25]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[26]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[27]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[28]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[29]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[2]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[30]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[31]     ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[3]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[4]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[5]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[6]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[7]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[8]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_DQ[9]      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_ODT        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_RAS_N      ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_RESET_N    ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_RZQ        ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_DDR3_WE_N       ; SSTL-15 CLASS I                   ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_GTX_CLK    ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_INT_N      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_MDC        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_MDIO       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_RX_CLK     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_RX_DATA[0] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_RX_DATA[1] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_RX_DATA[2] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_RX_DATA[3] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_RX_DV      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_TX_DATA[0] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_TX_DATA[1] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_TX_DATA[2] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_TX_DATA[3] ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_ENET_TX_EN      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_FLASH_DATA[0]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_FLASH_DATA[1]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_FLASH_DATA[2]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_FLASH_DATA[3]   ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_FLASH_DCLK      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_FLASH_NCSO      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_GPIO[0]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_GPIO[1]         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_GSENSOR_INT     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_I2C1_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_I2C1_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_I2C2_SCLK       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_I2C2_SDAT       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_I2C_CONTROL     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_KEY             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_LED             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_LTC_GPIO        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SD_CLK          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SD_CMD          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SD_DATA[0]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SD_DATA[1]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SD_DATA[2]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SD_DATA[3]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SPIM_CLK        ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SPIM_MISO       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SPIM_MOSI       ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_SPIM_SS         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_UART_RX         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_UART_TX         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_CLKOUT      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DATA[0]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DATA[1]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DATA[2]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DATA[3]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DATA[4]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DATA[5]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DATA[6]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DATA[7]     ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_DIR         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_NXT         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; HPS_USB_STP         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; IRDA_RXD            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; IRDA_TXD            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; PS2_CLK2            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; PS2_DAT2            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_DATA[0]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_DATA[1]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_DATA[2]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_DATA[3]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_DATA[4]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_DATA[5]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_DATA[6]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_DATA[7]          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_HS               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_RESET_N          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; TD_VS               ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_CLK          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_DATA[0]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_DATA[1]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_DATA[2]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_DATA[3]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_DATA[4]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_DATA[5]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_DATA[6]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_B2_DATA[7]      ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_EMPTY           ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_FULL            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_OE_N            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_RD_N            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_RESET_N         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_SCL             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_SDA             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; USB_WR_N            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_BLANK_N         ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_B[0]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_B[1]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_B[2]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_B[3]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_B[4]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_B[5]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_B[6]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_B[7]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_CLK             ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_G[0]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_G[1]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_G[2]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_G[3]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_G[4]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_G[5]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_G[6]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_G[7]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_HS              ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_R[0]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_R[1]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_R[2]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_R[3]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_R[4]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_R[5]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_R[6]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_R[7]            ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_SYNC_N          ; 3.3-V LVTTL                       ; QSF Assignment ;
; I/O Standard                            ; simple_ipod_solution ;              ; VGA_VS              ; 3.3-V LVTTL                       ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[0]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[10]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[11]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[12]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[13]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[14]   ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[1]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[2]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[3]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[4]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[5]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[6]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[7]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[8]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ADDR[9]    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_BA[0]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_BA[1]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_BA[2]      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_CAS_N      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_CKE        ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_CS_N       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_ODT        ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_RAS_N      ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_RESET_N    ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Current Strength                        ; simple_ipod_solution ;              ; HPS_DDR3_WE_N       ; MAXIMUM CURRENT                   ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[0]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[1]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[2]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[3]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[0]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[1]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[2]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[3]   ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[0]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[10]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[11]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[12]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[13]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[14]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[15]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[16]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[17]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[18]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[19]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[1]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[20]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[21]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[22]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[23]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[24]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[25]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[26]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[27]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[28]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[29]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[2]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[30]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[31]     ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[3]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[4]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[5]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[6]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[7]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[8]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Input Termination                       ; simple_ipod_solution ;              ; HPS_DDR3_DQ[9]      ; PARALLEL 50 OHM WITH CALIBRATION  ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_CK_N       ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_CK_P       ; SERIES 50 OHM WITHOUT CALIBRATION ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DM[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DM[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DM[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DM[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[0]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[1]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[2]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQS_N[3]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[0]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[1]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[2]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQS_P[3]   ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[0]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[10]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[11]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[12]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[13]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[14]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[15]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[16]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[17]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[18]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[19]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[1]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[20]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[21]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[22]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[23]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[24]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[25]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[26]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[27]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[28]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[29]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[2]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[30]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[31]     ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[3]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[4]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[5]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[6]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[7]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[8]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; Output Termination                      ; simple_ipod_solution ;              ; HPS_DDR3_DQ[9]      ; SERIES 50 OHM WITH CALIBRATION    ; QSF Assignment ;
; D5 Delay (output register to io buffer) ; simple_ipod_solution ;              ; HPS_DDR3_CK_N       ; 2                                 ; QSF Assignment ;
; D5 Delay (output register to io buffer) ; simple_ipod_solution ;              ; HPS_DDR3_CK_P       ; 2                                 ; QSF Assignment ;
+-----------------------------------------+----------------------+--------------+---------------------+-----------------------------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 14310 ) ; 0.00 % ( 0 / 14310 )       ; 0.00 % ( 0 / 14310 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 14310 ) ; 0.00 % ( 0 / 14310 )       ; 0.00 % ( 0 / 14310 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                                                         ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                      ;
+------------------------------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Top                                                                    ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                               ;
; LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0                                                                   ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                                                                   ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                                                                   ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                                                                   ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                                                                   ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                                                                   ;
; async_trap_and_reset:ensure_data_ready_hold                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold                                                           ;
; async_trap_and_reset:ensure_data_ready_reset                           ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset                                                          ;
; async_trap_and_reset:make_kbd_ready_signal                             ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal                                           ;
; async_trap_and_reset_gen_1_pulse:make_speedown_pulse                   ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse                                                                          ;
; async_trap_and_reset_gen_1_pulse:make_speedup_pulse                    ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse                                                                           ;
; audio_controller:audio_control                                         ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; audio_controller:audio_control                                                                                                ;
; flash:flash_inst                                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; flash:flash_inst                                                                                                              ;
; scope_capture:LCD_scope_channelA                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; scope_capture:LCD_scope_channelA                                                                                              ;
; scope_capture:LCD_scope_channelB                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; scope_capture:LCD_scope_channelB                                                                                              ;
; sld_hub:auto_hub                                                       ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                              ;
; sld_signaltap:addrCtrlFsmSignalTap                                     ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:addrCtrlFsmSignalTap                                                                                            ;
; sld_signaltap:flashReadFsmSignalTap                                    ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:flashReadFsmSignalTap                                                                                           ;
; sld_signaltap:kbdFsmSignalTap                                          ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:kbdFsmSignalTap                                                                                                 ;
; sld_signaltap:scope                                                    ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:scope                                                                                                           ;
; speed_reg_control:speed_reg_control_inst                               ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; speed_reg_control:speed_reg_control_inst                                                                                      ;
; to_slow_clk_interface:interface_actual_audio_data_left                 ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; to_slow_clk_interface:interface_actual_audio_data_left                                                                        ;
; to_slow_clk_interface:interface_actual_audio_data_right                ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; to_slow_clk_interface:interface_actual_audio_data_right                                                                       ;
; var_clk_div32:Div_Clk                                                  ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk                                                 ;
; var_clk_div32:Div_Clk_2                                                ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk                                                           ;
; var_clk_div32:Div_Clk_3                                                ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk                                                            ;
; hard_block:auto_generated_inst                                         ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                ;
+------------------------------------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                                             ;
+------------------------------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                                                         ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+------------------------------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                                                    ; 0.00 % ( 0 / 6570 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0            ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1            ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2            ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3            ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4            ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5            ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; async_trap_and_reset:ensure_data_ready_hold                            ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; async_trap_and_reset:ensure_data_ready_reset                           ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; async_trap_and_reset:make_kbd_ready_signal                             ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; async_trap_and_reset_gen_1_pulse:make_speedown_pulse                   ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; async_trap_and_reset_gen_1_pulse:make_speedup_pulse                    ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; audio_controller:audio_control                                         ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; flash:flash_inst                                                       ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; scope_capture:LCD_scope_channelA                                       ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; scope_capture:LCD_scope_channelB                                       ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                                                       ; 0.00 % ( 0 / 491 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:addrCtrlFsmSignalTap                                     ; 0.00 % ( 0 / 1117 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:flashReadFsmSignalTap                                    ; 0.00 % ( 0 / 643 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:kbdFsmSignalTap                                          ; 0.00 % ( 0 / 794 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:scope                                                    ; 0.00 % ( 0 / 4682 )   ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; speed_reg_control:speed_reg_control_inst                               ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; to_slow_clk_interface:interface_actual_audio_data_left                 ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; to_slow_clk_interface:interface_actual_audio_data_right                ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; var_clk_div32:Div_Clk                                                  ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; var_clk_div32:Div_Clk_2                                                ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; var_clk_div32:Div_Clk_3                                                ; 0.00 % ( 0 / 0 )      ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst                                         ; 0.00 % ( 0 / 13 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+------------------------------------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/LAB3/template_de1soc/simple_ipod_solution.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,098 / 32,070        ; 16 %  ;
; ALMs needed [=A-B+C]                                        ; 5,098                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,269 / 32,070        ; 20 %  ;
;         [a] ALMs used for LUT logic and registers           ; 915                   ;       ;
;         [b] ALMs used for LUT logic                         ; 2,134                 ;       ;
;         [c] ALMs used for registers                         ; 3,220                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,547 / 32,070        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 376 / 32,070          ; 1 %   ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 368                   ;       ;
;         [c] Due to LAB input limits                         ; 8                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 842 / 3,207           ; 26 %  ;
;     -- Logic LABs                                           ; 842                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 4,789                 ;       ;
;     -- 7 input functions                                    ; 46                    ;       ;
;     -- 6 input functions                                    ; 1,694                 ;       ;
;     -- 5 input functions                                    ; 1,046                 ;       ;
;     -- 4 input functions                                    ; 345                   ;       ;
;     -- <=3 input functions                                  ; 1,658                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 4,714                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 8,897                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 8,269 / 64,140        ; 13 %  ;
;         -- Secondary logic registers                        ; 628 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 8,647                 ;       ;
;         -- Routing optimization registers                   ; 250                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 189 / 457             ; 41 %  ;
;     -- Clock pins                                           ; 7 / 8                 ; 88 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 0 / 1 ( 0 % )         ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- F2S AXI                                              ; 0 / 1 ( 0 % )         ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 14 / 397              ; 4 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 72,832 / 4,065,280    ; 2 %   ;
; Total block memory implementation bits                      ; 143,360 / 4,065,280   ; 4 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 2                     ;       ;
;     -- Global clocks                                        ; 2 / 16                ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 1 / 1                 ; 100 % ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 4                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 2                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 6.8% / 7.1% / 6.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 65.1% / 67.5% / 59.5% ;       ;
; Maximum fan-out                                             ; 3677                  ;       ;
; Highest non-global fan-out                                  ; 2431                  ;       ;
; Total fan-out                                               ; 54915                 ;       ;
; Average fan-out                                             ; 2.91                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------+-----------------------+------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------+----------------------------------------------+--------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------------------------+-------------------+----------------------------------+----------------------------------+-----------------------+------------------------------------+-------------------------------------+-------------------------------+-----------------------+------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+-----------------------+-------------------------+-------------------------+--------------------------------+
; Statistic                                                                     ; Top                   ; LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1 ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2 ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3 ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4 ; SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5 ; async_trap_and_reset:ensure_data_ready_hold ; async_trap_and_reset:ensure_data_ready_reset ; async_trap_and_reset:make_kbd_ready_signal ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse ; audio_controller:audio_control ; flash:flash_inst  ; scope_capture:LCD_scope_channelA ; scope_capture:LCD_scope_channelB ; sld_hub:auto_hub      ; sld_signaltap:addrCtrlFsmSignalTap ; sld_signaltap:flashReadFsmSignalTap ; sld_signaltap:kbdFsmSignalTap ; sld_signaltap:scope   ; speed_reg_control:speed_reg_control_inst ; to_slow_clk_interface:interface_actual_audio_data_left ; to_slow_clk_interface:interface_actual_audio_data_right ; var_clk_div32:Div_Clk ; var_clk_div32:Div_Clk_2 ; var_clk_div32:Div_Clk_3 ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------------------------+-----------------------+------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------+----------------------------------------------+--------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------------------------+-------------------+----------------------------------+----------------------------------+-----------------------+------------------------------------+-------------------------------------+-------------------------------+-----------------------+------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+-----------------------+-------------------------+-------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)                        ; 3312 / 32070 ( 10 % ) ; 0 / 32070 ( 0 % )                                                      ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                           ; 0 / 32070 ( 0 % )                            ; 0 / 32070 ( 0 % )                          ; 0 / 32070 ( 0 % )                                    ; 0 / 32070 ( 0 % )                                   ; 0 / 32070 ( 0 % )              ; 0 / 32070 ( 0 % ) ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )                ; 193 / 32070 ( < 1 % ) ; 277 / 32070 ( < 1 % )              ; 234 / 32070 ( < 1 % )               ; 246 / 32070 ( < 1 % )         ; 837 / 32070 ( 3 % )   ; 0 / 32070 ( 0 % )                        ; 0 / 32070 ( 0 % )                                      ; 0 / 32070 ( 0 % )                                       ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )       ; 0 / 32070 ( 0 % )       ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                                          ; 3312                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 193                   ; 277                                ; 234                                 ; 246                           ; 837                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]                               ; 3091 / 32070 ( 10 % ) ; 0 / 32070 ( 0 % )                                                      ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                           ; 0 / 32070 ( 0 % )                            ; 0 / 32070 ( 0 % )                          ; 0 / 32070 ( 0 % )                                    ; 0 / 32070 ( 0 % )                                   ; 0 / 32070 ( 0 % )              ; 0 / 32070 ( 0 % ) ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )                ; 212 / 32070 ( < 1 % ) ; 478 / 32070 ( 1 % )                ; 274 / 32070 ( < 1 % )               ; 322 / 32070 ( 1 % )           ; 1897 / 32070 ( 6 % )  ; 0 / 32070 ( 0 % )                        ; 0 / 32070 ( 0 % )                                      ; 0 / 32070 ( 0 % )                                       ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )       ; 0 / 32070 ( 0 % )       ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers                             ; 461                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 48                    ; 77                                 ; 55                                  ; 67                            ; 209                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;         [b] ALMs used for LUT logic                                           ; 1520                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 127                   ; 117                                ; 104                                 ; 105                           ; 163                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;         [c] ALMs used for registers                                           ; 1110                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 37                    ; 284                                ; 115                                 ; 150                           ; 1525                  ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs)                   ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing                         ; 148 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                                                      ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                           ; 0 / 32070 ( 0 % )                            ; 0 / 32070 ( 0 % )                          ; 0 / 32070 ( 0 % )                                    ; 0 / 32070 ( 0 % )                                   ; 0 / 32070 ( 0 % )              ; 0 / 32070 ( 0 % ) ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )                ; 19 / 32070 ( < 1 % )  ; 201 / 32070 ( < 1 % )              ; 40 / 32070 ( < 1 % )                ; 76 / 32070 ( < 1 % )          ; 1067 / 32070 ( 3 % )  ; 0 / 32070 ( 0 % )                        ; 0 / 32070 ( 0 % )                                      ; 0 / 32070 ( 0 % )                                       ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )       ; 0 / 32070 ( 0 % )       ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]                               ; 369 / 32070 ( 1 % )   ; 0 / 32070 ( 0 % )                                                      ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                                           ; 0 / 32070 ( 0 % )                           ; 0 / 32070 ( 0 % )                            ; 0 / 32070 ( 0 % )                          ; 0 / 32070 ( 0 % )                                    ; 0 / 32070 ( 0 % )                                   ; 0 / 32070 ( 0 % )              ; 0 / 32070 ( 0 % ) ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )                ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )                  ; 0 / 32070 ( 0 % )                   ; 0 / 32070 ( 0 % )             ; 7 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                        ; 0 / 32070 ( 0 % )                                      ; 0 / 32070 ( 0 % )                                       ; 0 / 32070 ( 0 % )     ; 0 / 32070 ( 0 % )       ; 0 / 32070 ( 0 % )       ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic                                 ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                                  ; 368                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;         [c] Due to LAB input limits                                           ; 1                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 7                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;         [d] Due to virtual I/Os                                               ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Difficulty packing design                                                     ; Low                   ; Low                                                                    ; Low                                                         ; Low                                                         ; Low                                                         ; Low                                                         ; Low                                                         ; Low                                                         ; Low                                         ; Low                                          ; Low                                        ; Low                                                  ; Low                                                 ; Low                            ; Low               ; Low                              ; Low                              ; Low                   ; Low                                ; Low                                 ; Low                           ; Low                   ; Low                                      ; Low                                                    ; Low                                                     ; Low                   ; Low                     ; Low                     ; Low                            ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Total LABs:  partially or completely used                                     ; 481 / 3207 ( 15 % )   ; 0 / 3207 ( 0 % )                                                       ; 0 / 3207 ( 0 % )                                            ; 0 / 3207 ( 0 % )                                            ; 0 / 3207 ( 0 % )                                            ; 0 / 3207 ( 0 % )                                            ; 0 / 3207 ( 0 % )                                            ; 0 / 3207 ( 0 % )                                            ; 0 / 3207 ( 0 % )                            ; 0 / 3207 ( 0 % )                             ; 0 / 3207 ( 0 % )                           ; 0 / 3207 ( 0 % )                                     ; 0 / 3207 ( 0 % )                                    ; 0 / 3207 ( 0 % )               ; 0 / 3207 ( 0 % )  ; 0 / 3207 ( 0 % )                 ; 0 / 3207 ( 0 % )                 ; 25 / 3207 ( < 1 % )   ; 71 / 3207 ( 2 % )                  ; 37 / 3207 ( 1 % )                   ; 37 / 3207 ( 1 % )             ; 217 / 3207 ( 7 % )    ; 0 / 3207 ( 0 % )                         ; 0 / 3207 ( 0 % )                                       ; 0 / 3207 ( 0 % )                                        ; 0 / 3207 ( 0 % )      ; 0 / 3207 ( 0 % )        ; 0 / 3207 ( 0 % )        ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                                             ; 481                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 25                    ; 71                                 ; 37                                  ; 37                            ; 217                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- Memory LABs (up to half of total LABs)                                 ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Combinational ALUT usage for logic                                            ; 2908                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 322                   ; 331                                ; 289                                 ; 302                           ; 637                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- 7 input functions                                                      ; 34                    ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 3                     ; 2                                  ; 3                                   ; 2                             ; 2                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- 6 input functions                                                      ; 1178                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 132                   ; 89                                 ; 84                                  ; 83                            ; 128                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- 5 input functions                                                      ; 366                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 43                    ; 106                                ; 71                                  ; 89                            ; 371                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- 4 input functions                                                      ; 256                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 14                    ; 17                                 ; 18                                  ; 19                            ; 21                    ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- <=3 input functions                                                    ; 1074                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 130                   ; 117                                ; 113                                 ; 109                           ; 115                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
; Combinational ALUT usage for route-throughs                                   ; 2095                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 12                    ; 378                                ; 138                                 ; 188                           ; 1903                  ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
; Memory ALUT usage                                                             ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- 64-address deep                                                        ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- 32-address deep                                                        ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Dedicated logic registers                                                     ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- By type:                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;         -- Primary logic registers                                            ; 3140 / 64140 ( 5 % )  ; 0 / 64140 ( 0 % )                                                      ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                           ; 0 / 64140 ( 0 % )                            ; 0 / 64140 ( 0 % )                          ; 0 / 64140 ( 0 % )                                    ; 0 / 64140 ( 0 % )                                   ; 0 / 64140 ( 0 % )              ; 0 / 64140 ( 0 % ) ; 0 / 64140 ( 0 % )                ; 0 / 64140 ( 0 % )                ; 169 / 64140 ( < 1 % ) ; 721 / 64140 ( 1 % )                ; 338 / 64140 ( < 1 % )               ; 433 / 64140 ( < 1 % )         ; 3468 / 64140 ( 5 % )  ; 0 / 64140 ( 0 % )                        ; 0 / 64140 ( 0 % )                                      ; 0 / 64140 ( 0 % )                                       ; 0 / 64140 ( 0 % )     ; 0 / 64140 ( 0 % )       ; 0 / 64140 ( 0 % )       ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                                          ; 124 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                                                      ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                                           ; 0 / 64140 ( 0 % )                           ; 0 / 64140 ( 0 % )                            ; 0 / 64140 ( 0 % )                          ; 0 / 64140 ( 0 % )                                    ; 0 / 64140 ( 0 % )                                   ; 0 / 64140 ( 0 % )              ; 0 / 64140 ( 0 % ) ; 0 / 64140 ( 0 % )                ; 0 / 64140 ( 0 % )                ; 11 / 64140 ( < 1 % )  ; 48 / 64140 ( < 1 % )               ; 22 / 64140 ( < 1 % )                ; 55 / 64140 ( < 1 % )          ; 368 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                        ; 0 / 64140 ( 0 % )                                      ; 0 / 64140 ( 0 % )                                       ; 0 / 64140 ( 0 % )     ; 0 / 64140 ( 0 % )       ; 0 / 64140 ( 0 % )       ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                                           ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;         -- Design implementation registers                                    ; 3147                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 169                   ; 749                                ; 350                                 ; 476                           ; 3756                  ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;         -- Routing optimization registers                                     ; 117                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 11                    ; 20                                 ; 10                                  ; 12                            ; 80                    ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Virtual pins                                                                  ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
; I/O pins                                                                      ; 188                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 1                              ;
; I/O registers                                                                 ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
; Total block memory bits                                                       ; 22528                 ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 9728                               ; 1280                                ; 2176                          ; 37120                 ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
; Total block memory implementation bits                                        ; 30720                 ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 10240                              ; 10240                               ; 10240                         ; 81920                 ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
; JTAG                                                                          ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                                          ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                               ; 0 / 1 ( 0 % )                                ; 0 / 1 ( 0 % )                              ; 0 / 1 ( 0 % )                                        ; 0 / 1 ( 0 % )                                       ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )     ; 0 / 1 ( 0 % )                    ; 0 / 1 ( 0 % )                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                      ; 0 / 1 ( 0 % )                       ; 0 / 1 ( 0 % )                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                                          ; 0 / 1 ( 0 % )                                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )           ; 1 / 1 ( 100 % )                ;
; M10K block                                                                    ; 3 / 397 ( < 1 % )     ; 0 / 397 ( 0 % )                                                        ; 0 / 397 ( 0 % )                                             ; 0 / 397 ( 0 % )                                             ; 0 / 397 ( 0 % )                                             ; 0 / 397 ( 0 % )                                             ; 0 / 397 ( 0 % )                                             ; 0 / 397 ( 0 % )                                             ; 0 / 397 ( 0 % )                             ; 0 / 397 ( 0 % )                              ; 0 / 397 ( 0 % )                            ; 0 / 397 ( 0 % )                                      ; 0 / 397 ( 0 % )                                     ; 0 / 397 ( 0 % )                ; 0 / 397 ( 0 % )   ; 0 / 397 ( 0 % )                  ; 0 / 397 ( 0 % )                  ; 0 / 397 ( 0 % )       ; 1 / 397 ( < 1 % )                  ; 1 / 397 ( < 1 % )                   ; 1 / 397 ( < 1 % )             ; 8 / 397 ( 2 % )       ; 0 / 397 ( 0 % )                          ; 0 / 397 ( 0 % )                                        ; 0 / 397 ( 0 % )                                         ; 0 / 397 ( 0 % )       ; 0 / 397 ( 0 % )         ; 0 / 397 ( 0 % )         ; 0 / 397 ( 0 % )                ;
; ASMI block                                                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                                                          ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                                               ; 0 / 1 ( 0 % )                               ; 0 / 1 ( 0 % )                                ; 0 / 1 ( 0 % )                              ; 0 / 1 ( 0 % )                                        ; 0 / 1 ( 0 % )                                       ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )     ; 0 / 1 ( 0 % )                    ; 0 / 1 ( 0 % )                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                      ; 0 / 1 ( 0 % )                       ; 0 / 1 ( 0 % )                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                            ; 0 / 1 ( 0 % )                                          ; 0 / 1 ( 0 % )                                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )           ; 0 / 1 ( 0 % )           ; 1 / 1 ( 100 % )                ;
; Clock enable block                                                            ; 1 / 116 ( < 1 % )     ; 0 / 116 ( 0 % )                                                        ; 0 / 116 ( 0 % )                                             ; 0 / 116 ( 0 % )                                             ; 0 / 116 ( 0 % )                                             ; 0 / 116 ( 0 % )                                             ; 0 / 116 ( 0 % )                                             ; 0 / 116 ( 0 % )                                             ; 0 / 116 ( 0 % )                             ; 0 / 116 ( 0 % )                              ; 0 / 116 ( 0 % )                            ; 0 / 116 ( 0 % )                                      ; 0 / 116 ( 0 % )                                     ; 0 / 116 ( 0 % )                ; 0 / 116 ( 0 % )   ; 0 / 116 ( 0 % )                  ; 0 / 116 ( 0 % )                  ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                    ; 0 / 116 ( 0 % )                     ; 0 / 116 ( 0 % )               ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                          ; 0 / 116 ( 0 % )                                        ; 0 / 116 ( 0 % )                                         ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )         ; 0 / 116 ( 0 % )         ; 1 / 116 ( < 1 % )              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Connections                                                                   ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;     -- Input Connections                                                      ; 2974                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 314                   ; 1093                               ; 610                                 ; 760                           ; 4671                  ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 5                              ;
;     -- Registered Input Connections                                           ; 2876                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 187                   ; 825                                ; 386                                 ; 528                           ; 4125                  ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- Output Connections                                                     ; 3227                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 848                   ; 35                                 ; 35                                  ; 35                            ; 35                    ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 6212                           ;
;     -- Registered Output Connections                                          ; 2835                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 848                   ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Internal Connections                                                          ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;     -- Total Connections                                                      ; 30406                 ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 2787                  ; 4200                               ; 2578                                ; 3039                          ; 16163                 ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 6228                           ;
;     -- Registered Connections                                                 ; 17058                 ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 2038                  ; 2408                               ; 1305                                ; 1645                          ; 10910                 ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; External Connections                                                          ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;     -- Top                                                                    ; 188                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 76                                 ; 10                                  ; 34                            ; 3009                  ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 2884                           ;
;     -- LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- async_trap_and_reset:ensure_data_ready_hold                            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- async_trap_and_reset:ensure_data_ready_reset                           ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- async_trap_and_reset:make_kbd_ready_signal                             ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- async_trap_and_reset_gen_1_pulse:make_speedown_pulse                   ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- async_trap_and_reset_gen_1_pulse:make_speedup_pulse                    ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- audio_controller:audio_control                                         ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- flash:flash_inst                                                       ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- scope_capture:LCD_scope_channelA                                       ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- scope_capture:LCD_scope_channelB                                       ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- sld_hub:auto_hub                                                       ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 80                    ; 211                                ; 203                                 ; 201                           ; 204                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 263                            ;
;     -- sld_signaltap:addrCtrlFsmSignalTap                                     ; 76                    ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 211                   ; 64                                 ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 777                            ;
;     -- sld_signaltap:flashReadFsmSignalTap                                    ; 10                    ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 203                   ; 0                                  ; 64                                  ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 368                            ;
;     -- sld_signaltap:kbdFsmSignalTap                                          ; 34                    ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 201                   ; 0                                  ; 0                                   ; 64                            ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 496                            ;
;     -- sld_signaltap:scope                                                    ; 3009                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 204                   ; 0                                  ; 0                                   ; 0                             ; 64                    ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 1429                           ;
;     -- speed_reg_control:speed_reg_control_inst                               ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- to_slow_clk_interface:interface_actual_audio_data_left                 ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- to_slow_clk_interface:interface_actual_audio_data_right                ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- var_clk_div32:Div_Clk                                                  ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- var_clk_div32:Div_Clk_2                                                ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- var_clk_div32:Div_Clk_3                                                ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- hard_block:auto_generated_inst                                         ; 2884                  ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 263                   ; 777                                ; 368                                 ; 496                           ; 1429                  ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Partition Interface                                                           ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;     -- Input Ports                                                            ; 20                    ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 144                   ; 183                                ; 84                                  ; 120                           ; 939                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 9                              ;
;     -- Output Ports                                                           ; 433                   ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 161                   ; 91                                 ; 25                                  ; 49                            ; 595                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 11                             ;
;     -- Bidir Ports                                                            ; 94                    ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Registered Ports                                                              ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;     -- Registered Input Ports                                                 ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 2                     ; 41                                 ; 11                                  ; 27                            ; 276                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- Registered Output Ports                                                ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 113                   ; 77                                 ; 11                                  ; 35                            ; 581                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;                                                                               ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
; Port Connectivity                                                             ;                       ;                                                                        ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                                             ;                                             ;                                              ;                                            ;                                                      ;                                                     ;                                ;                   ;                                  ;                                  ;                       ;                                    ;                                     ;                               ;                       ;                                          ;                                                        ;                                                         ;                       ;                         ;                         ;                                ;
;     -- Input Ports driven by GND                                              ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 14                                 ; 16                                  ; 18                            ; 199                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 2                              ;
;     -- Output Ports driven by GND                                             ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 28                    ; 2                                  ; 2                                   ; 2                             ; 2                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- Input Ports driven by VCC                                              ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 18                                 ; 18                                  ; 16                            ; 121                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- Output Ports driven by VCC                                             ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 1                                  ; 1                                   ; 1                             ; 1                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- Input Ports with no Source                                             ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 88                    ; 42                                 ; 9                                   ; 21                            ; 294                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- Output Ports with no Source                                            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 0                     ; 0                                  ; 0                                   ; 0                             ; 0                     ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
;     -- Input Ports with no Fanout                                             ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 93                    ; 56                                 ; 23                                  ; 35                            ; 308                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 1                              ;
;     -- Output Ports with no Fanout                                            ; 0                     ; 0                                                                      ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                                           ; 0                                           ; 0                                            ; 0                                          ; 0                                                    ; 0                                                   ; 0                              ; 0                 ; 0                                ; 0                                ; 32                    ; 79                                 ; 13                                  ; 37                            ; 583                   ; 0                                        ; 0                                                      ; 0                                                       ; 0                     ; 0                       ; 0                       ; 0                              ;
+-------------------------------------------------------------------------------+-----------------------+------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------+----------------------------------------------+--------------------------------------------+------------------------------------------------------+-----------------------------------------------------+--------------------------------+-------------------+----------------------------------+----------------------------------+-----------------------+------------------------------------+-------------------------------------+-------------------------------+-----------------------+------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+-----------------------+-------------------------+-------------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; AUD_ADCDAT ; K7    ; 8A       ; 8            ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; CLOCK_50   ; AF14  ; 3B       ; 32           ; 0            ; 0            ; 3690                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[0]     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[1]     ; AA15  ; 3B       ; 36           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[2]     ; W15   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; KEY[3]     ; Y16   ; 3B       ; 40           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[0]      ; AB12  ; 3A       ; 12           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[1]      ; AC12  ; 3A       ; 16           ; 0            ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[2]      ; AF9   ; 3A       ; 8            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[3]      ; AF10  ; 3A       ; 4            ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[4]      ; AD11  ; 3A       ; 2            ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[5]      ; AD12  ; 3A       ; 16           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[6]      ; AE11  ; 3A       ; 4            ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[7]      ; AC9   ; 3A       ; 4            ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[8]      ; AD10  ; 3A       ; 4            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; SW[9]      ; AE12  ; 3A       ; 2            ; 0            ; 57           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
; TD_CLK27   ; H15   ; 8A       ; 40           ; 81           ; 0            ; 33                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; AUD_DACDAT    ; J7    ; 8A       ; 16           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; AUD_XCK       ; G7    ; 8A       ; 2            ; 81           ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[0]  ; AK14  ; 3B       ; 40           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[10] ; AG12  ; 3B       ; 26           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[11] ; AH13  ; 3B       ; 30           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[12] ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[1]  ; AH14  ; 3B       ; 30           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[2]  ; AG15  ; 3B       ; 38           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[3]  ; AE14  ; 3B       ; 24           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[4]  ; AB15  ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[5]  ; AC14  ; 3B       ; 28           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[6]  ; AD14  ; 3B       ; 24           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[7]  ; AF15  ; 3B       ; 32           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[8]  ; AH15  ; 3B       ; 38           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ADDR[9]  ; AG13  ; 3B       ; 26           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[0]    ; AF13  ; 3B       ; 22           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_BA[1]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CAS_N    ; AF11  ; 3B       ; 18           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CKE      ; AK13  ; 3B       ; 36           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CLK      ; AH12  ; 3B       ; 38           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_CS_N     ; AG11  ; 3B       ; 18           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_LDQM     ; AB13  ; 3B       ; 20           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_RAS_N    ; AE13  ; 3B       ; 22           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_UDQM     ; AK12  ; 3B       ; 36           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_WE_N     ; AA13  ; 3B       ; 20           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_I2C_SCLK ; J12   ; 8A       ; 12           ; 81           ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[0]       ; AE26  ; 5A       ; 89           ; 8            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[1]       ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[2]       ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[3]       ; AG27  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[4]       ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[5]       ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX0[6]       ; AH28  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[0]       ; AJ29  ; 5A       ; 89           ; 6            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[1]       ; AH29  ; 5A       ; 89           ; 6            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[2]       ; AH30  ; 5A       ; 89           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[3]       ; AG30  ; 5A       ; 89           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[4]       ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[5]       ; AF30  ; 5A       ; 89           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX1[6]       ; AD27  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[1]       ; AE29  ; 5B       ; 89           ; 23           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[2]       ; AD29  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[3]       ; AC28  ; 5B       ; 89           ; 20           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[4]       ; AD30  ; 5B       ; 89           ; 25           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[5]       ; AC29  ; 5B       ; 89           ; 20           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX2[6]       ; AC30  ; 5B       ; 89           ; 25           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[0]       ; AD26  ; 5A       ; 89           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[1]       ; AC27  ; 5A       ; 89           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[2]       ; AD25  ; 5A       ; 89           ; 4            ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[3]       ; AC25  ; 5A       ; 89           ; 4            ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[4]       ; AB28  ; 5B       ; 89           ; 21           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[5]       ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX3[6]       ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[0]       ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[1]       ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[2]       ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[3]       ; W22   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[4]       ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[5]       ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX4[6]       ; W25   ; 5B       ; 89           ; 20           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[0]       ; V25   ; 5B       ; 89           ; 20           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[1]       ; AA28  ; 5B       ; 89           ; 21           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[2]       ; Y27   ; 5B       ; 89           ; 25           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[3]       ; AB27  ; 5B       ; 89           ; 23           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[4]       ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[5]       ; AA26  ; 5B       ; 89           ; 23           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HEX5[6]       ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[0]       ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[1]       ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[2]       ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[3]       ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[4]       ; W17   ; 4A       ; 60           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[5]       ; W19   ; 4A       ; 80           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[6]       ; Y19   ; 4A       ; 84           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[7]       ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[8]       ; W21   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LEDR[9]       ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off         ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_ADCLRCK   ; K8    ; 8A       ; 8            ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; AUD_BCLK      ; H7    ; 8A       ; 16           ; 81           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; AUD_DACLRCK   ; H8    ; 8A       ; 24           ; 81           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[0]    ; AK6   ; 3B       ; 24           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[11]   ; AH9   ; 3B       ; 18           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[12]   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[13]   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[14]   ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[15]   ; AJ5   ; 3B       ; 24           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[1]    ; AJ7   ; 3B       ; 26           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[2]    ; AK7   ; 3B       ; 28           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[3]    ; AK8   ; 3B       ; 28           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[4]    ; AK9   ; 3B       ; 30           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[5]    ; AG10  ; 3B       ; 18           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[6]    ; AK11  ; 3B       ; 34           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[7]    ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[8]    ; AH10  ; 3B       ; 34           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; DRAM_DQ[9]    ; AJ10  ; 3B       ; 34           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; FPGA_I2C_SDAT ; K12   ; 8A       ; 12           ; 81           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|SDO (inverted)                                                                                                            ;
; GPIO_0[0]     ; AC18  ; 4A       ; 64           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control ;
; GPIO_0[10]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[11]    ; AH17  ; 4A       ; 56           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[12]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[13]    ; AE16  ; 4A       ; 52           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[14]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[15]    ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[16]    ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[17]    ; AA19  ; 4A       ; 72           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[18]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[19]    ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[1]     ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control ;
; GPIO_0[20]    ; AH19  ; 4A       ; 58           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[21]    ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[22]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[23]    ; AK21  ; 4A       ; 68           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[24]    ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[25]    ; AD20  ; 4A       ; 82           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[26]    ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[27]    ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[28]    ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[29]    ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[2]     ; AD17  ; 4A       ; 64           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control ;
; GPIO_0[30]    ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[31]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[32]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[33]    ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[34]    ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[35]    ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[3]     ; Y18   ; 4A       ; 72           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control ;
; GPIO_0[4]     ; AK16  ; 4A       ; 54           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control ;
; GPIO_0[5]     ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control ;
; GPIO_0[6]     ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control ;
; GPIO_0[7]     ; AJ19  ; 4A       ; 60           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control ;
; GPIO_0[8]     ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_0[9]     ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[0]     ; AB17  ; 4A       ; 56           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[10]    ; AG26  ; 4A       ; 84           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[11]    ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[12]    ; AH27  ; 4A       ; 84           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[13]    ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[14]    ; AK29  ; 4A       ; 82           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[15]    ; AK28  ; 4A       ; 82           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[16]    ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[17]    ; AJ26  ; 4A       ; 76           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[18]    ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[19]    ; AH25  ; 4A       ; 78           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[1]     ; AA21  ; 4A       ; 88           ; 0            ; 1            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[20]    ; AJ25  ; 4A       ; 74           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[21]    ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[22]    ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[23]    ; AG23  ; 4A       ; 64           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[24]    ; AK23  ; 4A       ; 72           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[25]    ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[26]    ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[27]    ; AJ22  ; 4A       ; 70           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[28]    ; AH22  ; 4A       ; 66           ; 0            ; 91           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[29]    ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[2]     ; AB21  ; 4A       ; 88           ; 0            ; 18           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[30]    ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[31]    ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[32]    ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[33]    ; AD21  ; 4A       ; 82           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[34]    ; AA20  ; 4A       ; 84           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[35]    ; AC22  ; 4A       ; 86           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[3]     ; AC23  ; 4A       ; 86           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[4]     ; AD24  ; 4A       ; 88           ; 0            ; 35           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[5]     ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[6]     ; AE24  ; 4A       ; 88           ; 0            ; 52           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[7]     ; AF25  ; 4A       ; 86           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[8]     ; AF26  ; 4A       ; 86           ; 0            ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; GPIO_1[9]     ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; PS2_CLK       ; AD7   ; 3A       ; 6            ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
; PS2_DAT       ; AE7   ; 3A       ; 6            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off               ; Off                ; --                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                           ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; I/O Bank Usage                                                              ;
+----------+-------------------+---------------+--------------+---------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+-------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )      ; --            ; --           ; --            ;
; 3A       ; 12 / 32 ( 38 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 44 / 48 ( 92 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 79 / 80 ( 99 % )  ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 32 / 32 ( 100 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 13 / 16 ( 81 % )  ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 0 / 44 ( 0 % )    ; 1.2V          ; --           ; 2.5V          ;
; 6A       ; 0 / 56 ( 0 % )    ; 1.2V          ; --           ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )    ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 0 / 22 ( 0 % )    ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 0 / 12 ( 0 % )    ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % )    ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 9 / 80 ( 11 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+-------------------+---------------+--------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                        ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage   ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; DRAM_WE_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA14     ; 122        ; 3B             ; KEY[0]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; KEY[1]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; GPIO_0[16]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A             ; GPIO_0[17]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA20     ; 200        ; 4A             ; GPIO_1[34]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA21     ; 210        ; 4A             ; GPIO_1[1]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AA22     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; HEX4[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A             ; HEX5[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B             ; HEX5[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; HEX5[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; SW[0]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B             ; DRAM_LDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; DRAM_ADDR[4]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; GPIO_1[0]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; GPIO_1[2]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AB22     ; 225        ; 5A             ; HEX3[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A             ; HEX2[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; HEX3[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A             ; HEX5[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B             ; HEX5[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB28     ; 249        ; 5B             ; HEX3[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AB29     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; SW[7]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; SW[1]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; DRAM_ADDR[5]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; GPIO_0[0]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; GPIO_0[19]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; GPIO_1[35]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 205        ; 4A             ; GPIO_1[3]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; HEX3[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC26     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; HEX3[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC28     ; 245        ; 5B             ; HEX2[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC29     ; 247        ; 5B             ; HEX2[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AC30     ; 259        ; 5B             ; HEX2[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; PS2_CLK                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; SW[8]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD11     ; 54         ; 3A             ; SW[4]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD12     ; 80         ; 3A             ; SW[5]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; DRAM_ADDR[6]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD15     ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; GPIO_0[2]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; GPIO_0[24]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A             ; GPIO_0[25]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ; 197        ; 4A             ; GPIO_1[33]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; GPIO_1[4]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AD25     ; 213        ; 5A             ; HEX3[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD26     ; 240        ; 5A             ; HEX3[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD27     ; 222        ; 5A             ; HEX1[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; HEX2[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AD30     ; 257        ; 5B             ; HEX2[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; PS2_DAT                         ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; SW[6]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE12     ; 52         ; 3A             ; SW[9]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE13     ; 95         ; 3B             ; DRAM_RAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE14     ; 96         ; 3B             ; DRAM_ADDR[3]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; GPIO_0[13]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A             ; GPIO_0[18]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A             ; GPIO_0[26]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A             ; GPIO_0[27]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; GPIO_1[32]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A             ; GPIO_1[5]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A             ; GPIO_1[6]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; HEX0[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 229        ; 5A             ; HEX0[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A             ; HEX0[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B             ; HEX2[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; SW[2]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF10     ; 57         ; 3A             ; SW[3]                           ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF11     ; 87         ; 3B             ; DRAM_CAS_N                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF12     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; DRAM_BA[0]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF14     ; 114        ; 3B             ; CLOCK_50                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF15     ; 112        ; 3B             ; DRAM_ADDR[7]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF16     ; 137        ; 4A             ; GPIO_0[14]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; GPIO_0[32]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A             ; GPIO_0[30]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A             ; GPIO_0[28]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A             ; GPIO_0[29]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; GPIO_1[31]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A             ; GPIO_1[30]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A             ; GPIO_1[7]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF26     ; 204        ; 4A             ; GPIO_1[8]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AF27     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; HEX0[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A             ; HEX1[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A             ; HEX1[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; DRAM_DQ[5]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG11     ; 85         ; 3B             ; DRAM_CS_N                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG12     ; 103        ; 3B             ; DRAM_ADDR[10]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B             ; DRAM_ADDR[9]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG14     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; DRAM_ADDR[2]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A             ; GPIO_0[12]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A             ; GPIO_0[15]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A             ; GPIO_0[34]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; GPIO_0[33]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A             ; GPIO_0[31]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A             ; GPIO_1[29]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A             ; GPIO_1[23]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; GPIO_1[9]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A             ; GPIO_1[10]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AG27     ; 212        ; 5A             ; HEX0[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG28     ; 233        ; 5A             ; HEX0[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; HEX1[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH1      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; DRAM_DQ[13]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B             ; DRAM_DQ[12]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B             ; DRAM_DQ[11]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH10     ; 118        ; 3B             ; DRAM_DQ[8]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; DRAM_CLK                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B             ; DRAM_ADDR[11]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B             ; DRAM_ADDR[1]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B             ; DRAM_ADDR[8]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; GPIO_0[11]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A             ; GPIO_0[10]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A             ; GPIO_0[20]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH20     ; 141        ; 4A             ; GPIO_0[22]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; GPIO_1[28]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH23     ; 174        ; 4A             ; GPIO_1[25]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A             ; GPIO_1[11]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A             ; GPIO_1[19]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; GPIO_1[12]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AH28     ; 214        ; 5A             ; HEX0[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH29     ; 218        ; 5A             ; HEX1[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AH30     ; 241        ; 5A             ; HEX1[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; DRAM_DQ[15]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ6      ; 102        ; 3B             ; DRAM_DQ[14]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B             ; DRAM_DQ[1]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; DRAM_DQ[10]                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B             ; DRAM_DQ[9]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ11     ; 119        ; 3B             ; DRAM_DQ[7]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B             ; DRAM_BA[1]                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; DRAM_ADDR[12]                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; GPIO_0[9]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A             ; GPIO_0[8]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; GPIO_0[7]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ20     ; 158        ; 4A             ; GPIO_0[21]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A             ; GPIO_0[35]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A             ; GPIO_1[27]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; GPIO_1[21]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A             ; GPIO_1[20]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ26     ; 187        ; 4A             ; GPIO_1[17]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ27     ; 195        ; 4A             ; GPIO_1[13]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; HEX1[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; AJ30     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; DRAM_DQ[0]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK7      ; 107        ; 3B             ; DRAM_DQ[2]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B             ; DRAM_DQ[3]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B             ; DRAM_DQ[4]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; DRAM_DQ[6]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B             ; DRAM_UDQM                       ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B             ; DRAM_CKE                        ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B             ; DRAM_ADDR[0]                    ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; GPIO_0[4]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; GPIO_0[5]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A             ; GPIO_0[6]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; GPIO_0[23]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A             ; GPIO_1[26]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A             ; GPIO_1[24]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A             ; GPIO_1[22]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; GPIO_1[18]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A             ; GPIO_1[16]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A             ; GPIO_1[15]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; AK29     ; 196        ; 4A             ; GPIO_1[14]                      ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C29      ; 367        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; HPS_RZQ_0                       ;        ;              ;           ; --           ;                 ; no       ; On           ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; D30      ; 359        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;           ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E28      ; 351        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E29      ; 353        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; E30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;              ;           ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F29      ; 349        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; F30      ; 347        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; AUD_XCK                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;           ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 339        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; AUD_BCLK                        ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H8       ; 490        ; 8A             ; AUD_DACLRCK                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; TD_CLK27                        ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H25      ; 368        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H28      ; 333        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; AUD_DACDAT                      ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; FPGA_I2C_SCLK                   ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ; 3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;              ;           ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 352        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 344        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J28      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; J30      ; 329        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; AUD_ADCDAT                      ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K8       ; 524        ; 8A             ; AUD_ADCLRCK                     ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; FPGA_I2C_SDAT                   ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K23      ; 338        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 319        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 325        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K29      ; 321        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;              ;           ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L24      ; 328        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L25      ; 330        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L26      ; 320        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L29      ; 315        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 312        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 309        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; M29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 316        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N26      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 303        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N29      ; 305        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P25      ; 288        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P26      ; 298        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P27      ; 296        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 300        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R22      ; 284        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 282        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 293        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R29      ; 295        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; R30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T27      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T29      ; 289        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;              ;           ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; U9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVTTL  ;           ; --           ; N               ; no       ; Off          ;
; V10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; LEDR[0]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; LEDR[2]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; LEDR[3]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; HEX4[5]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; HEX5[0]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ; 1.2V      ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; KEY[2]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W16      ; 136        ; 4A             ; LEDR[1]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; LEDR[4]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; LEDR[5]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; W20      ; 217        ; 5A             ; LEDR[7]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A             ; LEDR[8]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W22      ; 223        ; 5A             ; HEX4[3]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;              ; 3.3V      ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; HEX4[4]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B             ; HEX4[6]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; W30      ; 277        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;              ;           ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;              ; 1.1V      ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; KEY[3]                          ; input  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y17      ; 170        ; 4A             ; GPIO_0[1]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A             ; GPIO_0[3]                       ; bidir  ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y19      ; 202        ; 4A             ; LEDR[6]                         ; output ; 3.3-V LVTTL  ;           ; Column I/O   ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; LEDR[9]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;              ; 2.5V      ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; HEX4[1]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A             ; HEX4[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; HEX5[2]                         ; output ; 3.3-V LVTTL  ;           ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;           ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;              ;           ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+--------------+-----------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; GPIO_0[0]     ; Missing drive strength and slew rate ;
; GPIO_0[1]     ; Missing drive strength and slew rate ;
; GPIO_0[2]     ; Missing drive strength and slew rate ;
; GPIO_0[3]     ; Missing drive strength and slew rate ;
; GPIO_0[4]     ; Missing drive strength and slew rate ;
; GPIO_0[5]     ; Missing drive strength and slew rate ;
; GPIO_0[6]     ; Missing drive strength and slew rate ;
; GPIO_0[7]     ; Missing drive strength and slew rate ;
; AUD_BCLK      ; Missing drive strength and slew rate ;
; FPGA_I2C_SDAT ; Missing drive strength and slew rate ;
; LEDR[0]       ; Missing drive strength and slew rate ;
; LEDR[1]       ; Missing drive strength and slew rate ;
; LEDR[2]       ; Missing drive strength and slew rate ;
; LEDR[3]       ; Missing drive strength and slew rate ;
; LEDR[4]       ; Missing drive strength and slew rate ;
; LEDR[5]       ; Missing drive strength and slew rate ;
; LEDR[6]       ; Missing drive strength and slew rate ;
; LEDR[7]       ; Missing drive strength and slew rate ;
; LEDR[8]       ; Missing drive strength and slew rate ;
; LEDR[9]       ; Missing drive strength and slew rate ;
; HEX0[0]       ; Missing drive strength and slew rate ;
; HEX0[1]       ; Missing drive strength and slew rate ;
; HEX0[2]       ; Missing drive strength and slew rate ;
; HEX0[3]       ; Missing drive strength and slew rate ;
; HEX0[4]       ; Missing drive strength and slew rate ;
; HEX0[5]       ; Missing drive strength and slew rate ;
; HEX0[6]       ; Missing drive strength and slew rate ;
; HEX1[0]       ; Missing drive strength and slew rate ;
; HEX1[1]       ; Missing drive strength and slew rate ;
; HEX1[2]       ; Missing drive strength and slew rate ;
; HEX1[3]       ; Missing drive strength and slew rate ;
; HEX1[4]       ; Missing drive strength and slew rate ;
; HEX1[5]       ; Missing drive strength and slew rate ;
; HEX1[6]       ; Missing drive strength and slew rate ;
; HEX2[0]       ; Missing drive strength and slew rate ;
; HEX2[1]       ; Missing drive strength and slew rate ;
; HEX2[2]       ; Missing drive strength and slew rate ;
; HEX2[3]       ; Missing drive strength and slew rate ;
; HEX2[4]       ; Missing drive strength and slew rate ;
; HEX2[5]       ; Missing drive strength and slew rate ;
; HEX2[6]       ; Missing drive strength and slew rate ;
; HEX3[0]       ; Missing drive strength and slew rate ;
; HEX3[1]       ; Missing drive strength and slew rate ;
; HEX3[2]       ; Missing drive strength and slew rate ;
; HEX3[3]       ; Missing drive strength and slew rate ;
; HEX3[4]       ; Missing drive strength and slew rate ;
; HEX3[5]       ; Missing drive strength and slew rate ;
; HEX3[6]       ; Missing drive strength and slew rate ;
; HEX4[0]       ; Missing drive strength and slew rate ;
; HEX4[1]       ; Missing drive strength and slew rate ;
; HEX4[2]       ; Missing drive strength and slew rate ;
; HEX4[3]       ; Missing drive strength and slew rate ;
; HEX4[4]       ; Missing drive strength and slew rate ;
; HEX4[5]       ; Missing drive strength and slew rate ;
; HEX4[6]       ; Missing drive strength and slew rate ;
; HEX5[0]       ; Missing drive strength and slew rate ;
; HEX5[1]       ; Missing drive strength and slew rate ;
; HEX5[2]       ; Missing drive strength and slew rate ;
; HEX5[3]       ; Missing drive strength and slew rate ;
; HEX5[4]       ; Missing drive strength and slew rate ;
; HEX5[5]       ; Missing drive strength and slew rate ;
; HEX5[6]       ; Missing drive strength and slew rate ;
; AUD_DACDAT    ; Missing drive strength and slew rate ;
; AUD_XCK       ; Missing drive strength and slew rate ;
; FPGA_I2C_SCLK ; Missing drive strength and slew rate ;
; DRAM_ADDR[0]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[1]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[2]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[3]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[4]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[5]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[6]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[7]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[8]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[9]  ; Missing drive strength and slew rate ;
; DRAM_ADDR[10] ; Missing drive strength and slew rate ;
; DRAM_ADDR[11] ; Missing drive strength and slew rate ;
; DRAM_ADDR[12] ; Missing drive strength and slew rate ;
; DRAM_BA[0]    ; Missing drive strength and slew rate ;
; DRAM_BA[1]    ; Missing drive strength and slew rate ;
; DRAM_CAS_N    ; Missing drive strength and slew rate ;
; DRAM_CKE      ; Missing drive strength and slew rate ;
; DRAM_CLK      ; Missing drive strength and slew rate ;
; DRAM_CS_N     ; Missing drive strength and slew rate ;
; DRAM_LDQM     ; Missing drive strength and slew rate ;
; DRAM_UDQM     ; Missing drive strength and slew rate ;
; DRAM_RAS_N    ; Missing drive strength and slew rate ;
; DRAM_WE_N     ; Missing drive strength and slew rate ;
; DRAM_DQ[0]    ; Missing drive strength and slew rate ;
; DRAM_DQ[1]    ; Missing drive strength and slew rate ;
; DRAM_DQ[2]    ; Missing drive strength and slew rate ;
; DRAM_DQ[3]    ; Missing drive strength and slew rate ;
; DRAM_DQ[4]    ; Missing drive strength and slew rate ;
; DRAM_DQ[5]    ; Missing drive strength and slew rate ;
; DRAM_DQ[6]    ; Missing drive strength and slew rate ;
; DRAM_DQ[7]    ; Missing drive strength and slew rate ;
; DRAM_DQ[8]    ; Missing drive strength and slew rate ;
; DRAM_DQ[9]    ; Missing drive strength and slew rate ;
; DRAM_DQ[10]   ; Missing drive strength and slew rate ;
; DRAM_DQ[11]   ; Missing drive strength and slew rate ;
; DRAM_DQ[12]   ; Missing drive strength and slew rate ;
; DRAM_DQ[13]   ; Missing drive strength and slew rate ;
; DRAM_DQ[14]   ; Missing drive strength and slew rate ;
; DRAM_DQ[15]   ; Missing drive strength and slew rate ;
; GPIO_0[11]    ; Missing drive strength and slew rate ;
; GPIO_0[12]    ; Missing drive strength and slew rate ;
; GPIO_0[13]    ; Missing drive strength and slew rate ;
; GPIO_0[14]    ; Missing drive strength and slew rate ;
; GPIO_0[15]    ; Missing drive strength and slew rate ;
; GPIO_0[16]    ; Missing drive strength and slew rate ;
; GPIO_0[17]    ; Missing drive strength and slew rate ;
; GPIO_0[18]    ; Missing drive strength and slew rate ;
; GPIO_0[19]    ; Missing drive strength and slew rate ;
; GPIO_0[20]    ; Missing drive strength and slew rate ;
; GPIO_0[21]    ; Missing drive strength and slew rate ;
; GPIO_0[22]    ; Missing drive strength and slew rate ;
; GPIO_0[23]    ; Missing drive strength and slew rate ;
; GPIO_0[24]    ; Missing drive strength and slew rate ;
; GPIO_0[25]    ; Missing drive strength and slew rate ;
; GPIO_0[26]    ; Missing drive strength and slew rate ;
; GPIO_0[27]    ; Missing drive strength and slew rate ;
; GPIO_0[28]    ; Missing drive strength and slew rate ;
; GPIO_0[29]    ; Missing drive strength and slew rate ;
; GPIO_0[30]    ; Missing drive strength and slew rate ;
; GPIO_0[31]    ; Missing drive strength and slew rate ;
; GPIO_0[32]    ; Missing drive strength and slew rate ;
; GPIO_0[33]    ; Missing drive strength and slew rate ;
; GPIO_0[34]    ; Missing drive strength and slew rate ;
; GPIO_0[35]    ; Missing drive strength and slew rate ;
; GPIO_1[0]     ; Missing drive strength and slew rate ;
; GPIO_1[1]     ; Missing drive strength and slew rate ;
; GPIO_1[2]     ; Missing drive strength and slew rate ;
; GPIO_1[3]     ; Missing drive strength and slew rate ;
; GPIO_1[4]     ; Missing drive strength and slew rate ;
; GPIO_1[5]     ; Missing drive strength and slew rate ;
; GPIO_1[6]     ; Missing drive strength and slew rate ;
; GPIO_1[7]     ; Missing drive strength and slew rate ;
; GPIO_1[8]     ; Missing drive strength and slew rate ;
; GPIO_1[9]     ; Missing drive strength and slew rate ;
; GPIO_1[10]    ; Missing drive strength and slew rate ;
; GPIO_1[11]    ; Missing drive strength and slew rate ;
; GPIO_1[12]    ; Missing drive strength and slew rate ;
; GPIO_1[13]    ; Missing drive strength and slew rate ;
; GPIO_1[14]    ; Missing drive strength and slew rate ;
; GPIO_1[15]    ; Missing drive strength and slew rate ;
; GPIO_1[16]    ; Missing drive strength and slew rate ;
; GPIO_1[17]    ; Missing drive strength and slew rate ;
; GPIO_1[18]    ; Missing drive strength and slew rate ;
; GPIO_1[19]    ; Missing drive strength and slew rate ;
; GPIO_1[20]    ; Missing drive strength and slew rate ;
; GPIO_1[21]    ; Missing drive strength and slew rate ;
; GPIO_1[22]    ; Missing drive strength and slew rate ;
; GPIO_1[23]    ; Missing drive strength and slew rate ;
; GPIO_1[24]    ; Missing drive strength and slew rate ;
; GPIO_1[25]    ; Missing drive strength and slew rate ;
; GPIO_1[26]    ; Missing drive strength and slew rate ;
; GPIO_1[27]    ; Missing drive strength and slew rate ;
; GPIO_1[28]    ; Missing drive strength and slew rate ;
; GPIO_1[29]    ; Missing drive strength and slew rate ;
; GPIO_1[30]    ; Missing drive strength and slew rate ;
; GPIO_1[31]    ; Missing drive strength and slew rate ;
; GPIO_1[32]    ; Missing drive strength and slew rate ;
; GPIO_1[33]    ; Missing drive strength and slew rate ;
; GPIO_1[34]    ; Missing drive strength and slew rate ;
; GPIO_1[35]    ; Missing drive strength and slew rate ;
; AUD_ADCLRCK   ; Missing drive strength and slew rate ;
; AUD_DACLRCK   ; Missing drive strength and slew rate ;
; PS2_CLK       ; Missing drive strength and slew rate ;
; PS2_DAT       ; Missing drive strength and slew rate ;
; GPIO_0[8]     ; Missing drive strength and slew rate ;
; GPIO_0[9]     ; Missing drive strength and slew rate ;
; GPIO_0[10]    ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
; |simple_ipod_solution                                                                                                                   ; 5097.5 (26.5)        ; 6268.5 (30.0)                    ; 1546.0 (3.5)                                      ; 375.0 (0.0)                      ; 0.0 (0.0)            ; 4789 (45)           ; 8897 (51)                 ; 0 (0)         ; 72832             ; 14    ; 0          ; 189  ; 0            ; |simple_ipod_solution                                                                                                                                                                                                                                                                                                                                            ; simple_ipod_solution                                              ; work         ;
;    |Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|                                                                                      ; 23.5 (0.0)           ; 25.5 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk                                                                                                                                                                                                                                                                                              ; Generate_Arbitrary_Divided_Clk32                                  ; work         ;
;       |var_clk_div32:Div_Clk|                                                                                                           ; 23.5 (23.5)          ; 25.5 (25.5)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk                                                                                                                                                                                                                                                                        ; var_clk_div32                                                     ; work         ;
;    |Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|                                                                                       ; 23.5 (0.0)           ; 26.0 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk                                                                                                                                                                                                                                                                                               ; Generate_Arbitrary_Divided_Clk32                                  ; work         ;
;       |var_clk_div32:Div_Clk|                                                                                                           ; 23.5 (23.5)          ; 26.0 (26.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk                                                                                                                                                                                                                                                                         ; var_clk_div32                                                     ; work         ;
;    |Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|                                                                            ; 26.5 (0.0)           ; 28.3 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (0)              ; 42 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk                                                                                                                                                                                                                                                                                    ; Generate_Arbitrary_Divided_Clk32                                  ; work         ;
;       |var_clk_div32:Div_Clk|                                                                                                           ; 26.5 (26.5)          ; 28.3 (28.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 45 (45)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk                                                                                                                                                                                                                                                              ; var_clk_div32                                                     ; work         ;
;    |Kbd_ctrl:Kbd_Controller|                                                                                                            ; 14.3 (12.5)          ; 19.3 (15.8)                      ; 5.0 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (16)             ; 40 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Kbd_ctrl:Kbd_Controller                                                                                                                                                                                                                                                                                                                    ; Kbd_ctrl                                                          ; work         ;
;       |async_trap_and_reset:ensure_data_ready_hold|                                                                                     ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold                                                                                                                                                                                                                                                                        ; async_trap_and_reset                                              ; work         ;
;       |async_trap_and_reset:ensure_data_ready_reset|                                                                                    ; 1.5 (1.5)            ; 1.7 (1.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset                                                                                                                                                                                                                                                                       ; async_trap_and_reset                                              ; work         ;
;    |LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|                                                                             ; 1225.0 (0.0)         ; 1076.3 (0.0)                     ; 28.8 (0.0)                                        ; 177.5 (0.0)                      ; 0.0 (0.0)            ; 769 (0)             ; 1066 (0)                  ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope                                                                                                                                                                                                                                                                                     ; LCD_Scope_Encapsulated_pacoblaze_wrapper                          ; work         ;
;       |LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|                                                          ; 1225.0 (0.0)         ; 1076.3 (0.0)                     ; 28.8 (0.0)                                        ; 177.5 (0.0)                      ; 0.0 (0.0)            ; 769 (0)             ; 1066 (0)                  ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst                                                                                                                                                                                                              ; LCD_Scope_Encapsulated_pacoblaze                                  ; work         ;
;          |LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|                                                                               ; 1225.0 (61.5)        ; 1076.3 (64.3)                    ; 28.8 (2.8)                                        ; 177.5 (0.0)                      ; 0.0 (0.0)            ; 769 (97)            ; 1066 (20)                 ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope                                                                                                                                                               ; LCD_SCOPE_Verilog_pacoblaze                                       ; work         ;
;             |general_rom:pracpico_block_ROM_instrucciones|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones                                                                                                                  ; general_rom                                                       ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component                                                                                  ; altsyncram                                                        ; work         ;
;                   |altsyncram_o8h1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 18432             ; 2     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated                                                   ; altsyncram_o8h1                                                   ; work         ;
;             |pacoblaze3:led_8seg_kcpsm|                                                                                                 ; 1163.5 (344.8)       ; 1012.0 (352.2)                   ; 26.0 (7.4)                                        ; 177.5 (0.0)                      ; 0.0 (0.0)            ; 672 (386)           ; 1046 (37)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm                                                                                                                                     ; pacoblaze3                                                        ; work         ;
;                |pacoblaze3_alu:alu|                                                                                                     ; 31.8 (31.8)          ; 33.5 (33.5)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu                                                                                                                  ; pacoblaze3_alu                                                    ; work         ;
;                |pacoblaze3_register:register|                                                                                           ; 100.4 (100.4)        ; 104.0 (104.0)                    ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 137 (137)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register                                                                                                        ; pacoblaze3_register                                               ; work         ;
;                |pacoblaze3_scratch:scratch|                                                                                             ; 467.7 (467.7)        ; 336.7 (336.7)                    ; 13.5 (13.5)                                       ; 144.5 (144.5)                    ; 0.0 (0.0)            ; 128 (128)           ; 529 (529)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch                                                                                                          ; pacoblaze3_scratch                                                ; work         ;
;                |pacoblaze3_stack:stack|                                                                                                 ; 218.6 (218.6)        ; 185.6 (185.6)                    ; 0.0 (0.0)                                         ; 33.0 (33.0)                      ; 0.0 (0.0)            ; 49 (49)             ; 343 (343)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack                                                                                                              ; pacoblaze3_stack                                                  ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0|                                                                        ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder                                        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1|                                                                        ; 2.4 (2.4)            ; 3.5 (3.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder                                        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2|                                                                        ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder                                        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3|                                                                        ; 2.4 (2.4)            ; 3.5 (3.5)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder                                        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder                                        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|                                                                        ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder                                        ; work         ;
;    |Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|                                                                                           ; 77.5 (77.2)          ; 115.0 (113.6)                    ; 37.5 (36.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 131 (130)           ; 142 (138)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1                                                                                                                                                                                                                                                                                                   ; Write_Kbd_To_Scope_LCD                                            ; work         ;
;       |async_trap_and_reset:make_kbd_ready_signal|                                                                                      ; 0.3 (0.3)            ; 1.4 (1.4)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal                                                                                                                                                                                                                                                        ; async_trap_and_reset                                              ; work         ;
;    |addrCtrlFsm:addressControl|                                                                                                         ; 43.8 (43.8)          ; 45.1 (45.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|addrCtrlFsm:addressControl                                                                                                                                                                                                                                                                                                                 ; addrCtrlFsm                                                       ; work         ;
;    |async_trap_and_reset_gen_1_pulse:make_speedown_pulse|                                                                               ; 1.0 (1.0)            ; 2.0 (2.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|async_trap_and_reset_gen_1_pulse:make_speedown_pulse                                                                                                                                                                                                                                                                                       ; async_trap_and_reset_gen_1_pulse                                  ; work         ;
;    |async_trap_and_reset_gen_1_pulse:make_speedup_pulse|                                                                                ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|async_trap_and_reset_gen_1_pulse:make_speedup_pulse                                                                                                                                                                                                                                                                                        ; async_trap_and_reset_gen_1_pulse                                  ; work         ;
;    |audioSpeed:audioSpeedControl|                                                                                                       ; 16.6 (16.6)          ; 18.2 (18.2)                      ; 2.3 (2.3)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 33 (33)             ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audioSpeed:audioSpeedControl                                                                                                                                                                                                                                                                                                               ; audioSpeed                                                        ; work         ;
;    |audio_controller:audio_control|                                                                                                     ; 108.9 (1.3)          ; 114.2 (1.5)                      ; 5.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 148 (3)             ; 127 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control                                                                                                                                                                                                                                                                                                             ; audio_controller                                                  ; work         ;
;       |I2C_AV_Config:u3|                                                                                                                ; 73.7 (38.2)          ; 76.5 (40.8)                      ; 2.8 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (54)             ; 84 (51)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control|I2C_AV_Config:u3                                                                                                                                                                                                                                                                                            ; I2C_AV_Config                                                     ; work         ;
;          |I2C_Controller:u0|                                                                                                            ; 35.4 (35.4)          ; 35.7 (35.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0                                                                                                                                                                                                                                                                          ; I2C_Controller                                                    ; work         ;
;       |Reset_Delay:r0|                                                                                                                  ; 14.0 (14.0)          ; 14.5 (14.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control|Reset_Delay:r0                                                                                                                                                                                                                                                                                              ; Reset_Delay                                                       ; work         ;
;       |TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|                                                 ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk                                                                                                                                                                                                                             ; TFF_power_of_2_division_counter_with_auto_phase_inversion         ; work         ;
;          |widereg:div_reg_top|                                                                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top                                                                                                                                                                                                         ; widereg                                                           ; work         ;
;          |widereg:div_regs_gen[1].div_reg|                                                                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg                                                                                                                                                                                             ; widereg                                                           ; work         ;
;       |audio_clock:u4|                                                                                                                  ; 10.0 (10.0)          ; 12.0 (12.0)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control|audio_clock:u4                                                                                                                                                                                                                                                                                              ; audio_clock                                                       ; work         ;
;       |audio_converter:u5|                                                                                                              ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|audio_controller:audio_control|audio_converter:u5                                                                                                                                                                                                                                                                                          ; audio_converter                                                   ; work         ;
;    |clkdiv:clkdivider|                                                                                                                  ; 43.0 (43.0)          ; 44.3 (44.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 67 (67)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|clkdiv:clkdivider                                                                                                                                                                                                                                                                                                                          ; clkdiv                                                            ; work         ;
;    |doublesync:key0_doublsync|                                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|doublesync:key0_doublsync                                                                                                                                                                                                                                                                                                                  ; doublesync                                                        ; work         ;
;    |doublesync:key1_doublsync|                                                                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|doublesync:key1_doublsync                                                                                                                                                                                                                                                                                                                  ; doublesync                                                        ; work         ;
;    |doublesync:key2_doublsync|                                                                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|doublesync:key2_doublsync                                                                                                                                                                                                                                                                                                                  ; doublesync                                                        ; work         ;
;    |doublesync:ps2c_doublsync|                                                                                                          ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|doublesync:ps2c_doublsync                                                                                                                                                                                                                                                                                                                  ; doublesync                                                        ; work         ;
;    |doublesync:ps2d_doublsync|                                                                                                          ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|doublesync:ps2d_doublsync                                                                                                                                                                                                                                                                                                                  ; doublesync                                                        ; work         ;
;    |doublesync:user_scope_enable_sync1|                                                                                                 ; 0.0 (0.0)            ; 1.0 (1.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|doublesync:user_scope_enable_sync1                                                                                                                                                                                                                                                                                                         ; doublesync                                                        ; work         ;
;    |flash:flash_inst|                                                                                                                   ; 331.3 (1.2)          ; 340.2 (1.3)                      ; 9.8 (0.2)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 512 (34)            ; 454 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst                                                                                                                                                                                                                                                                                                                           ; flash                                                             ; work         ;
;       |altera_epcq_controller_wrapper:epcq_controller_0|                                                                                ; 329.8 (0.0)          ; 337.3 (0.0)                      ; 8.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 477 (0)             ; 451 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0                                                                                                                                                                                                                                                                          ; altera_epcq_controller_wrapper                                    ; flash        ;
;          |altera_asmi_parallel:asmi_parallel_inst|                                                                                      ; 186.3 (0.0)          ; 191.6 (0.0)                      ; 5.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (0)             ; 214 (0)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst                                                                                                                                                                                                                                  ; altera_asmi_parallel                                              ; flash        ;
;             |flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|                                    ; 186.3 (135.9)        ; 191.6 (141.1)                    ; 5.3 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 283 (190)           ; 214 (139)                 ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel                                                                                                                                           ; flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel ; flash        ;
;                |a_graycounter:addbyte_cntr|                                                                                             ; 2.3 (0.0)            ; 2.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr                                                                                                                ; a_graycounter                                                     ; work         ;
;                   |a_graycounter_rng:auto_generated|                                                                                    ; 2.3 (2.3)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:addbyte_cntr|a_graycounter_rng:auto_generated                                                                               ; a_graycounter_rng                                                 ; work         ;
;                |a_graycounter:gen_cntr|                                                                                                 ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr                                                                                                                    ; a_graycounter                                                     ; work         ;
;                   |a_graycounter_rng:auto_generated|                                                                                    ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:gen_cntr|a_graycounter_rng:auto_generated                                                                                   ; a_graycounter_rng                                                 ; work         ;
;                |a_graycounter:spstage_cntr|                                                                                             ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr                                                                                                                ; a_graycounter                                                     ; work         ;
;                   |a_graycounter_qng:auto_generated|                                                                                    ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:spstage_cntr|a_graycounter_qng:auto_generated                                                                               ; a_graycounter_qng                                                 ; work         ;
;                |a_graycounter:stage_cntr|                                                                                               ; 1.7 (0.0)            ; 1.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr                                                                                                                  ; a_graycounter                                                     ; work         ;
;                   |a_graycounter_qng:auto_generated|                                                                                    ; 1.7 (1.7)            ; 1.8 (1.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:stage_cntr|a_graycounter_qng:auto_generated                                                                                 ; a_graycounter_qng                                                 ; work         ;
;                |a_graycounter:wrstage_cntr|                                                                                             ; 1.7 (0.0)            ; 1.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr                                                                                                                ; a_graycounter                                                     ; work         ;
;                   |a_graycounter_qng:auto_generated|                                                                                    ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|a_graycounter:wrstage_cntr|a_graycounter_qng:auto_generated                                                                               ; a_graycounter_qng                                                 ; work         ;
;                |lpm_compare:cmpr5|                                                                                                      ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_compare:cmpr5                                                                                                                         ; lpm_compare                                                       ; work         ;
;                   |cmpr_phd:auto_generated|                                                                                             ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_compare:cmpr5|cmpr_phd:auto_generated                                                                                                 ; cmpr_phd                                                          ; work         ;
;                |lpm_compare:cmpr6|                                                                                                      ; 2.8 (0.0)            ; 3.2 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_compare:cmpr6                                                                                                                         ; lpm_compare                                                       ; work         ;
;                   |cmpr_phd:auto_generated|                                                                                             ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_compare:cmpr6|cmpr_phd:auto_generated                                                                                                 ; cmpr_phd                                                          ; work         ;
;                |lpm_counter:pgwr_data_cntr|                                                                                             ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr                                                                                                                ; lpm_counter                                                       ; work         ;
;                   |cntr_33j:auto_generated|                                                                                             ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_data_cntr|cntr_33j:auto_generated                                                                                        ; cntr_33j                                                          ; work         ;
;                |lpm_counter:pgwr_read_cntr|                                                                                             ; 4.5 (0.0)            ; 4.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr                                                                                                                ; lpm_counter                                                       ; work         ;
;                   |cntr_33j:auto_generated|                                                                                             ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|lpm_counter:pgwr_read_cntr|cntr_33j:auto_generated                                                                                        ; cntr_33j                                                          ; work         ;
;                |scfifo:scfifo4|                                                                                                         ; 26.3 (0.0)           ; 26.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 30 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4                                                                                                                            ; scfifo                                                            ; work         ;
;                   |scfifo_jks:auto_generated|                                                                                           ; 26.3 (0.0)           ; 26.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (0)              ; 30 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated                                                                                                  ; scfifo_jks                                                        ; work         ;
;                      |a_dpfifo_qh21:dpfifo|                                                                                             ; 26.3 (6.0)           ; 26.3 (6.5)                       ; 0.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (11)             ; 30 (0)                    ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo                                                                             ; a_dpfifo_qh21                                                     ; work         ;
;                         |a_fefifo_48e:fifo_state|                                                                                       ; 10.2 (5.0)           ; 10.2 (5.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (8)              ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state                                                     ; a_fefifo_48e                                                      ; work         ;
;                            |cntr_2h7:count_usedw|                                                                                       ; 5.2 (5.2)            ; 5.2 (5.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw                                ; cntr_2h7                                                          ; work         ;
;                         |cntr_mgb:rd_ptr_count|                                                                                         ; 4.5 (4.5)            ; 4.5 (4.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:rd_ptr_count                                                       ; cntr_mgb                                                          ; work         ;
;                         |cntr_mgb:wr_ptr|                                                                                               ; 4.8 (4.8)            ; 5.2 (5.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr                                                             ; cntr_mgb                                                          ; work         ;
;                         |dpram_8t31:FIFOram|                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram                                                          ; dpram_8t31                                                        ; work         ;
;                            |altsyncram_c7q1:altsyncram1|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1                              ; altsyncram_c7q1                                                   ; work         ;
;          |altera_epcq_controller_core:epcq_controller_inst|                                                                             ; 143.6 (0.0)          ; 145.8 (0.0)                      ; 3.2 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 194 (0)             ; 237 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst                                                                                                                                                                                                                         ; altera_epcq_controller_core                                       ; flash        ;
;             |altera_epcq_controller_arb:altera_epcq_controller_core|                                                                    ; 143.6 (36.4)         ; 145.8 (37.8)                     ; 3.2 (1.9)                                         ; 1.0 (0.5)                        ; 0.0 (0.0)            ; 194 (36)            ; 237 (80)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core                                                                                                                                                                  ; altera_epcq_controller_arb                                        ; flash        ;
;                |altera_epcq_controller:controller|                                                                                      ; 107.2 (107.2)        ; 108.0 (108.0)                    ; 1.3 (1.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 158 (158)           ; 157 (157)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller                                                                                                                                ; altera_epcq_controller                                            ; flash        ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0.3 (0.0)            ; 1.5 (0.0)                        ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; altera_reset_controller                                           ; flash        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                         ; altera_reset_synchronizer                                         ; flash        ;
;    |flashReadFsm:flashReadFsm|                                                                                                          ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|flashReadFsm:flashReadFsm                                                                                                                                                                                                                                                                                                                  ; flashReadFsm                                                      ; work         ;
;    |kbdControlFsm:kbdFsm|                                                                                                               ; 27.2 (27.2)          ; 27.2 (27.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|kbdControlFsm:kbdFsm                                                                                                                                                                                                                                                                                                                       ; kbdControlFsm                                                     ; work         ;
;    |key2ascii:kbd2ascii|                                                                                                                ; 20.0 (20.0)          ; 23.0 (23.0)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|key2ascii:kbd2ascii                                                                                                                                                                                                                                                                                                                        ; key2ascii                                                         ; work         ;
;    |picoblaze_template:picoblaze_template_inst|                                                                                         ; 1219.5 (14.3)        ; 1058.8 (14.9)                    ; 26.8 (1.6)                                        ; 187.6 (1.0)                      ; 0.0 (0.0)            ; 790 (3)             ; 1029 (37)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|picoblaze_template:picoblaze_template_inst                                                                                                                                                                                                                                                                                                 ; picoblaze_template                                                ; work         ;
;       |pacoblaze3:led_8seg_kcpsm|                                                                                                       ; 1158.3 (354.1)       ; 994.9 (359.1)                    ; 23.2 (5.7)                                        ; 186.6 (0.8)                      ; 0.0 (0.0)            ; 710 (403)           ; 992 (26)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm                                                                                                                                                                                                                                                                       ; pacoblaze3                                                        ; work         ;
;          |pacoblaze3_alu:alu|                                                                                                           ; 33.0 (33.0)          ; 33.5 (33.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (41)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_alu:alu                                                                                                                                                                                                                                                    ; pacoblaze3_alu                                                    ; work         ;
;          |pacoblaze3_register:register|                                                                                                 ; 97.9 (97.9)          ; 103.7 (103.7)                    ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 127 (127)           ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register                                                                                                                                                                                                                                          ; pacoblaze3_register                                               ; work         ;
;          |pacoblaze3_scratch:scratch|                                                                                                   ; 457.3 (457.3)        ; 311.3 (311.3)                    ; 7.3 (7.3)                                         ; 153.3 (153.3)                    ; 0.0 (0.0)            ; 96 (96)             ; 513 (513)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch                                                                                                                                                                                                                                            ; pacoblaze3_scratch                                                ; work         ;
;          |pacoblaze3_stack:stack|                                                                                                       ; 216.0 (216.0)        ; 187.3 (187.3)                    ; 3.8 (3.8)                                         ; 32.5 (32.5)                      ; 0.0 (0.0)            ; 43 (43)             ; 325 (325)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack                                                                                                                                                                                                                                                ; pacoblaze3_stack                                                  ; work         ;
;       |pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst|                                                                  ; 46.8 (46.8)          ; 48.9 (48.9)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 77 (77)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|picoblaze_template:picoblaze_template_inst|pacoblaze_instruction_memory:pacoblaze_instruction_memory_inst                                                                                                                                                                                                                                  ; pacoblaze_instruction_memory                                      ; work         ;
;    |scope_capture:LCD_scope_channelA|                                                                                                   ; 7.7 (7.7)            ; 8.3 (7.7)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|scope_capture:LCD_scope_channelA                                                                                                                                                                                                                                                                                                           ; scope_capture                                                     ; work         ;
;       |doublesync:sync_enable|                                                                                                          ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|scope_capture:LCD_scope_channelA|doublesync:sync_enable                                                                                                                                                                                                                                                                                    ; doublesync                                                        ; work         ;
;    |scope_capture:LCD_scope_channelB|                                                                                                   ; 7.7 (7.7)            ; 8.3 (7.7)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|scope_capture:LCD_scope_channelB                                                                                                                                                                                                                                                                                                           ; scope_capture                                                     ; work         ;
;       |doublesync:sync_enable|                                                                                                          ; 0.0 (0.0)            ; 0.7 (0.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|scope_capture:LCD_scope_channelB|doublesync:sync_enable                                                                                                                                                                                                                                                                                    ; doublesync                                                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 193.0 (0.5)          ; 211.5 (0.5)                      ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 322 (1)             ; 180 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 192.5 (0.0)          ; 211.0 (0.0)                      ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 321 (0)             ; 180 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 192.5 (0.0)          ; 211.0 (0.0)                      ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 321 (0)             ; 180 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 192.5 (2.3)          ; 211.0 (2.3)                      ; 18.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 321 (0)             ; 180 (8)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 190.0 (0.0)          ; 208.7 (0.0)                      ; 18.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 321 (0)             ; 172 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 190.0 (165.2)        ; 208.7 (180.7)                    ; 18.7 (15.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 321 (281)           ; 172 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 13.6 (13.6)          ; 15.2 (15.2)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 11.2 (11.2)          ; 12.8 (12.8)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                                    ; altera_sld   ;
;    |sld_signaltap:addrCtrlFsmSignalTap|                                                                                                 ; 276.5 (-0.9)         ; 477.0 (34.8)                     ; 200.5 (35.7)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 331 (2)             ; 769 (76)                  ; 0 (0)         ; 9728              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap                                                                                                                                                                                                                                                                                                         ; sld_signaltap                                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 277.4 (0.0)          ; 442.3 (0.0)                      ; 164.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 329 (0)             ; 693 (0)                   ; 0 (0)         ; 9728              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 277.4 (73.0)         ; 442.3 (147.5)                    ; 164.8 (74.5)                                      ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 329 (111)           ; 693 (233)                 ; 0 (0)         ; 9728              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                            ; sld_signaltap_implb                                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 16.8 (16.0)          ; 27.0 (26.0)                      ; 10.2 (10.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                             ; altdpram                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                         ; lpm_decode                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                               ; decode_vnf                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9728              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                            ; altsyncram                                                        ; work         ;
;                |altsyncram_4ce4:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 9728              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4ce4:auto_generated                                                                                                                                             ; altsyncram_4ce4                                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 2.5 (2.5)            ; 3.4 (3.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                             ; lpm_shiftreg                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.7 (9.7)            ; 9.8 (9.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                               ; lpm_shiftreg                                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                    ; serial_crc_16                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 51.3 (51.3)          ; 56.7 (56.7)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                 ; sld_buffer_manager                                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 34.8 (0.7)           ; 104.3 (0.7)                      ; 69.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (1)              ; 212 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                ; sld_ela_control                                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0.0 (0.0)            ; 1.8 (1.8)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                        ; lpm_shiftreg                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 28.1 (0.0)           ; 92.5 (0.0)                       ; 64.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 196 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                         ; sld_ela_basic_multi_level_trigger                                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 4.0 (4.0)            ; 52.3 (52.3)                      ; 48.3 (48.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                              ; lpm_shiftreg                                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 24.1 (0.0)           ; 40.3 (0.0)                       ; 16.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (0)              ; 76 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                          ; sld_mbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1    ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1    ; sld_sbpmg                                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 6.0 (5.3)            ; 9.3 (5.3)                        ; 3.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                  ; sld_ela_trigger_flow_mgr                                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                          ; lpm_shiftreg                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 63.6 (5.8)           ; 63.8 (5.8)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (11)             ; 97 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                           ; sld_offload_buffer_mgr                                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 5.8 (0.0)            ; 5.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                 ; lpm_counter                                                       ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 5.8 (5.8)            ; 5.8 (5.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                         ; cntr_79i                                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.0 (0.0)            ; 7.7 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 11 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                          ; lpm_counter                                                       ; work         ;
;                   |cntr_7vi:auto_generated|                                                                                             ; 6.0 (6.0)            ; 7.7 (7.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated                                                                                  ; cntr_7vi                                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                ; lpm_counter                                                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                        ; cntr_39i                                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                   ; lpm_counter                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                           ; cntr_kri                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                          ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 19.5 (19.5)          ; 19.5 (19.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                           ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 8.8 (8.8)            ; 8.8 (8.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                        ; lpm_shiftreg                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 19.0 (19.0)          ; 23.0 (23.0)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                      ; sld_rom_sr                                                        ; work         ;
;    |sld_signaltap:flashReadFsmSignalTap|                                                                                                ; 233.5 (2.4)          ; 272.5 (4.0)                      ; 39.0 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 289 (2)             ; 360 (10)                  ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap                                                                                                                                                                                                                                                                                                        ; sld_signaltap                                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 231.1 (0.0)          ; 268.5 (0.0)                      ; 37.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 287 (0)             ; 350 (0)                   ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 231.1 (71.8)         ; 268.5 (87.3)                     ; 37.4 (15.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 287 (111)           ; 350 (97)                  ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; sld_signaltap_implb                                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 14.8 (14.0)          ; 23.0 (22.0)                      ; 8.2 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 52 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; altdpram                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; lpm_decode                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                              ; decode_vnf                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; altsyncram                                                        ; work         ;
;                |altsyncram_o8e4:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o8e4:auto_generated                                                                                                                                            ; altsyncram_o8e4                                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; lpm_shiftreg                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.7 (9.7)            ; 10.0 (10.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; lpm_shiftreg                                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 6.7 (6.7)            ; 6.7 (6.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                   ; serial_crc_16                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 54.1 (54.1)          ; 55.7 (55.7)                      ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 82 (82)             ; 49 (49)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; sld_buffer_manager                                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 10.8 (0.3)           ; 19.6 (0.5)                       ; 8.9 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 42 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; sld_ela_control                                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0.3 (0.3)            ; 1.8 (1.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; lpm_shiftreg                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 9.2 (0.0)            ; 11.6 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 25 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; sld_ela_basic_multi_level_trigger                                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 5.0 (5.0)            ; 6.3 (6.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; lpm_shiftreg                                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 4.2 (0.0)            ; 5.3 (0.0)                        ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; sld_mbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; sld_sbpmg                                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1.0 (1.0)            ; 5.8 (1.0)                        ; 4.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 12 (2)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; sld_ela_trigger_flow_mgr                                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0.0 (0.0)            ; 4.8 (4.8)                        ; 4.8 (4.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; lpm_shiftreg                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 42.3 (4.2)           ; 42.8 (4.2)                       ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (9)              ; 59 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; sld_offload_buffer_mgr                                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 3.7 (0.0)            ; 3.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; lpm_counter                                                       ; work         ;
;                   |cntr_e7i:auto_generated|                                                                                             ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_e7i:auto_generated                                                        ; cntr_e7i                                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6.0 (0.0)            ; 8.0 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; lpm_counter                                                       ; work         ;
;                   |cntr_7vi:auto_generated|                                                                                             ; 6.0 (6.0)            ; 8.0 (8.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_7vi:auto_generated                                                                                 ; cntr_7vi                                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 4.8 (0.0)            ; 4.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; lpm_counter                                                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 4.8 (4.8)            ; 4.8 (4.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                       ; cntr_39i                                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; lpm_counter                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                          ; cntr_kri                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 8.3 (8.3)            ; 8.5 (8.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; lpm_shiftreg                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 17.3 (17.3)          ; 19.4 (19.4)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; sld_rom_sr                                                        ; work         ;
;    |sld_signaltap:kbdFsmSignalTap|                                                                                                      ; 245.5 (-1.5)         ; 321.5 (12.8)                     ; 76.0 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 302 (2)             ; 488 (34)                  ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap                                                                                                                                                                                                                                                                                                              ; sld_signaltap                                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 247.0 (0.0)          ; 308.7 (0.0)                      ; 61.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 300 (0)             ; 454 (0)                   ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                        ; sld_signaltap_impl                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 247.0 (68.7)         ; 308.7 (94.5)                     ; 61.7 (25.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 300 (111)           ; 454 (145)                 ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                 ; sld_signaltap_implb                                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 14.4 (13.8)          ; 21.5 (20.8)                      ; 7.1 (7.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                  ; altdpram                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.6 (0.0)            ; 0.7 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                              ; lpm_decode                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                    ; decode_vnf                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                 ; altsyncram                                                        ; work         ;
;                |altsyncram_obe4:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 2176              ; 1     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_obe4:auto_generated                                                                                                                                                  ; altsyncram_obe4                                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 2.1 (2.1)            ; 2.1 (2.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                  ; lpm_shiftreg                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                    ; lpm_shiftreg                                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 7.5 (7.5)            ; 7.8 (7.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                         ; serial_crc_16                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 49.2 (49.2)          ; 56.9 (56.9)                      ; 7.7 (7.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 44 (44)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                      ; sld_buffer_manager                                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 28.4 (0.3)           ; 46.3 (0.3)                       ; 17.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (1)              ; 103 (1)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                     ; sld_ela_control                                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                             ; lpm_shiftreg                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 21.5 (0.0)           ; 38.6 (0.0)                       ; 17.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 87 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                              ; sld_ela_basic_multi_level_trigger                                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 10.3 (10.3)          ; 21.1 (21.1)                      ; 10.8 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 53 (53)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                   ; lpm_shiftreg                                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 11.3 (0.0)           ; 17.5 (0.0)                       ; 6.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (0)              ; 34 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                               ; sld_mbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1        ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1        ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1        ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1        ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1        ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1        ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1        ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1         ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1         ; sld_sbpmg                                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5.3 (2.7)            ; 6.2 (2.7)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                       ; sld_ela_trigger_flow_mgr                                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 2.3 (2.3)            ; 3.5 (3.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                               ; lpm_shiftreg                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 47.5 (4.7)           ; 49.3 (5.2)                       ; 1.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (10)             ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                ; sld_offload_buffer_mgr                                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6.0 (0.0)            ; 6.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                      ; lpm_counter                                                       ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated                                                              ; cntr_39i                                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 5.5 (0.0)            ; 7.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                               ; lpm_counter                                                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 5.5 (5.5)            ; 7.0 (7.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                       ; cntr_4vi                                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5.0 (0.0)            ; 5.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                     ; lpm_counter                                                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 5.0 (5.0)            ; 5.0 (5.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                             ; cntr_09i                                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 2.0 (0.0)            ; 2.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                        ; lpm_counter                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                ; cntr_kri                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 7.3 (7.3)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                               ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 9.0 (9.0)            ; 9.0 (9.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                             ; lpm_shiftreg                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 19.0 (19.0)          ; 20.7 (20.7)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                           ; sld_rom_sr                                                        ; work         ;
;    |sld_signaltap:scope|                                                                                                                ; 837.0 (23.1)         ; 1896.5 (246.8)                   ; 1066.0 (223.8)                                    ; 6.5 (0.1)                        ; 0.0 (0.0)            ; 637 (2)             ; 3836 (580)                ; 0 (0)         ; 37120             ; 8     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope                                                                                                                                                                                                                                                                                                                        ; sld_signaltap                                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 813.9 (0.0)          ; 1649.7 (0.0)                     ; 842.2 (0.0)                                       ; 6.4 (0.0)                        ; 0.0 (0.0)            ; 635 (0)             ; 3256 (0)                  ; 0 (0)         ; 37120             ; 8     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                  ; sld_signaltap_impl                                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 813.9 (167.1)        ; 1649.7 (600.8)                   ; 842.2 (433.9)                                     ; 6.4 (0.2)                        ; 0.0 (0.0)            ; 635 (111)           ; 3256 (1239)               ; 0 (0)         ; 37120             ; 8     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                           ; sld_signaltap_implb                                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 8.9 (8.1)            ; 21.3 (20.3)                      ; 12.8 (12.7)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 2 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                            ; altdpram                                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                        ; lpm_decode                                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                              ; decode_vnf                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 37120             ; 8     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                           ; altsyncram                                                        ; work         ;
;                |altsyncram_uee4:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 37120             ; 8     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uee4:auto_generated                                                                                                                                                            ; altsyncram_uee4                                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                            ; lpm_shiftreg                                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 9.7 (9.7)            ; 10.3 (10.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                              ; lpm_shiftreg                                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 7.2 (7.2)            ; 7.2 (7.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                   ; serial_crc_16                                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 48.1 (48.1)          ; 50.2 (50.2)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (83)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                ; sld_buffer_manager                                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 362.4 (0.3)          ; 744.3 (0.5)                      ; 387.6 (0.2)                                       ; 5.7 (0.0)                        ; 0.0 (0.0)            ; 353 (1)             ; 1530 (1)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                               ; sld_ela_control                                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 1.1 (1.1)            ; 1.8 (1.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                       ; lpm_shiftreg                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 316.4 (0.0)          ; 701.4 (0.0)                      ; 389.4 (0.0)                                       ; 4.3 (0.0)                        ; 0.0 (0.0)            ; 290 (0)             ; 1514 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                        ; sld_ela_basic_multi_level_trigger                                 ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 113.3 (113.3)        ; 352.2 (352.2)                    ; 240.3 (240.3)                                     ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 934 (934)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                             ; lpm_shiftreg                                                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 203.1 (0.0)          ; 349.2 (0.0)                      ; 149.1 (0.0)                                       ; 3.0 (0.0)                        ; 0.0 (0.0)            ; 290 (0)             ; 580 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                         ; sld_mbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1.3 (1.3)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1.2 (1.2)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 0.6 (0.6)            ; 1.1 (1.1)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 1.1 (1.1)            ; 1.7 (1.7)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                                                          ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                                                          ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                                                          ; 1.4 (1.4)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                                                          ; 0.9 (0.9)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                                                          ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                                                          ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                                                          ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                                                          ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                                                          ; 0.5 (0.5)            ; 1.4 (1.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                                                          ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                                                          ; 0.9 (0.9)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1.9 (1.9)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                                                          ; 0.5 (0.5)            ; 1.4 (1.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                                                          ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                                                          ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                                                          ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                                                          ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                                                          ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                                                          ; 0.9 (0.9)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                                                          ; 0.8 (0.8)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                                                          ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                                                          ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                                                          ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                                                          ; 0.8 (0.8)            ; 2.0 (2.0)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                                                          ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                                                          ; 0.9 (0.9)            ; 1.0 (1.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                                                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                                                          ; 1.0 (1.0)            ; 1.1 (1.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                                                          ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                                                          ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                                                          ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                                                          ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1                 ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 0.5 (0.5)            ; 1.1 (1.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 0.5 (0.5)            ; 1.4 (1.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 0.5 (0.5)            ; 1.4 (1.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 0.5 (0.5)            ; 1.8 (1.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1.1 (1.1)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 0.5 (0.5)            ; 1.7 (1.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 0.8 (0.8)            ; 1.7 (1.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 0.5 (0.5)            ; 1.2 (1.2)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                   ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 0.5 (0.5)            ; 1.4 (1.4)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1                  ; sld_sbpmg                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                   ; sld_sbpmg                                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 42.1 (38.2)          ; 40.6 (36.7)                      ; 0.0 (0.0)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 62 (62)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                 ; sld_ela_trigger_flow_mgr                                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 2.5 (2.5)            ; 3.9 (3.9)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                         ; lpm_shiftreg                                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 188.7 (5.0)          ; 191.5 (6.0)                      ; 2.8 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (10)             ; 347 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                          ; sld_offload_buffer_mgr                                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10.0 (0.0)           ; 10.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                ; lpm_counter                                                       ; work         ;
;                   |cntr_qai:auto_generated|                                                                                             ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qai:auto_generated                                                                        ; cntr_qai                                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 5.5 (0.0)            ; 7.0 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                         ; lpm_counter                                                       ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 5.5 (5.5)            ; 7.0 (7.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                                 ; cntr_4vi                                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 5.3 (0.0)            ; 5.5 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                               ; lpm_counter                                                       ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 5.3 (5.3)            ; 5.5 (5.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                                       ; cntr_09i                                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1.8 (0.0)            ; 2.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                  ; lpm_counter                                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                          ; cntr_kri                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 7.5 (7.5)            ; 7.5 (7.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                         ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 145.5 (145.5)        ; 145.5 (145.5)                    ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 290 (290)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                          ; lpm_shiftreg                                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                       ; lpm_shiftreg                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 18.3 (18.3)          ; 20.7 (20.7)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                     ; sld_rom_sr                                                        ; work         ;
;    |speed_reg_control:speed_reg_control_inst|                                                                                           ; 29.8 (28.0)          ; 30.5 (28.5)                      ; 2.3 (0.5)                                         ; 1.6 (0.0)                        ; 0.0 (0.0)            ; 54 (53)             ; 21 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|speed_reg_control:speed_reg_control_inst                                                                                                                                                                                                                                                                                                   ; speed_reg_control                                                 ; work         ;
;       |async_trap_and_reset:make_song_restart_signal|                                                                                   ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 1.8 (1.8)                                         ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal                                                                                                                                                                                                                                                     ; async_trap_and_reset                                              ; work         ;
;    |syncClk:syncedClock|                                                                                                                ; 0.4 (0.0)            ; 2.0 (0.0)                        ; 1.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|syncClk:syncedClock                                                                                                                                                                                                                                                                                                                        ; syncClk                                                           ; work         ;
;       |FDC:fdc2|                                                                                                                        ; -0.2 (-0.2)          ; 0.5 (0.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|syncClk:syncedClock|FDC:fdc2                                                                                                                                                                                                                                                                                                               ; FDC                                                               ; work         ;
;       |FDC:fdc3|                                                                                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|syncClk:syncedClock|FDC:fdc3                                                                                                                                                                                                                                                                                                               ; FDC                                                               ; work         ;
;       |FDC:fdc4|                                                                                                                        ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|syncClk:syncedClock|FDC:fdc4                                                                                                                                                                                                                                                                                                               ; FDC                                                               ; work         ;
;       |FDC_1:fdc1|                                                                                                                      ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|syncClk:syncedClock|FDC_1:fdc1                                                                                                                                                                                                                                                                                                             ; FDC_1                                                             ; work         ;
;    |to_slow_clk_interface:interface_actual_audio_data_left|                                                                             ; 7.0 (7.0)            ; 7.7 (7.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|to_slow_clk_interface:interface_actual_audio_data_left                                                                                                                                                                                                                                                                                     ; to_slow_clk_interface                                             ; work         ;
;    |to_slow_clk_interface:interface_actual_audio_data_right|                                                                            ; 6.3 (6.3)            ; 8.7 (8.7)                        ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |simple_ipod_solution|to_slow_clk_interface:interface_actual_audio_data_right                                                                                                                                                                                                                                                                                    ; to_slow_clk_interface                                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                          ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; GPIO_0[0]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[1]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[2]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[3]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[4]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[5]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[6]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[7]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_BCLK      ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SDAT ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[7]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[8]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; LEDR[9]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; KEY[3]        ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[0]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[2]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[3]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[4]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[5]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[6]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[7]         ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; HEX0[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX0[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX1[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX2[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX3[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX4[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[0]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[1]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[2]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[3]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[4]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[5]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; HEX5[6]       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACDAT    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_XCK       ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; FPGA_I2C_SCLK ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[0]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[1]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[2]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[3]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[4]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[5]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[6]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[7]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[8]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[9]  ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[10] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[11] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_ADDR[12] ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[0]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_BA[1]    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CKE      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CLK      ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_CS_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_LDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_UDQM     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_RAS_N    ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_WE_N     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[0]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[1]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[2]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[3]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[4]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[5]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[6]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[7]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[8]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[9]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[10]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[11]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[12]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[13]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[14]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; DRAM_DQ[15]   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[11]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[12]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[13]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[14]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[15]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[16]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[17]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[18]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[19]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[20]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[21]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[22]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[23]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[24]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[25]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[26]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[27]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[28]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[29]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[30]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[31]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[32]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[33]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[34]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[35]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[0]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[1]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[2]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[3]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[4]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[5]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[6]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[7]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[8]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[9]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[10]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[11]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[12]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[13]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[14]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[15]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[16]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[17]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[18]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[19]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[20]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[21]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[22]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[23]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[24]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[25]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[26]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[27]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[28]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[29]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[30]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[31]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[32]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[33]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[34]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_1[35]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_ADCLRCK   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; AUD_DACLRCK   ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_CLK       ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; PS2_DAT       ; Bidir    ; -- ; (0)  ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[8]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[9]     ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; GPIO_0[10]    ; Bidir    ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; CLOCK_50      ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; AUD_ADCDAT    ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[9]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[1]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[2]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; SW[8]         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[1]        ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; KEY[0]        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; TD_CLK27      ; Input    ; -- ; (0)  ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; GPIO_0[0]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                                        ;                   ;         ;
; AUD_BCLK                                                                                                                                                                                         ;                   ;         ;
; FPGA_I2C_SDAT                                                                                                                                                                                    ;                   ;         ;
;      - audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|Selector4~2                                                                                                             ; 0                 ; 0       ;
;      - audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|Selector3~0                                                                                                             ; 0                 ; 0       ;
;      - audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|Selector2~0                                                                                                             ; 0                 ; 0       ;
; KEY[3]                                                                                                                                                                                           ;                   ;         ;
; SW[0]                                                                                                                                                                                            ;                   ;         ;
; SW[2]                                                                                                                                                                                            ;                   ;         ;
; SW[3]                                                                                                                                                                                            ;                   ;         ;
; SW[4]                                                                                                                                                                                            ;                   ;         ;
; SW[5]                                                                                                                                                                                            ;                   ;         ;
; SW[6]                                                                                                                                                                                            ;                   ;         ;
; SW[7]                                                                                                                                                                                            ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[1]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[2]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[3]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[4]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[5]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[6]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[7]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[8]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[9]                                                                                                                                                                                       ;                   ;         ;
; DRAM_DQ[10]                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[11]                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[12]                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[13]                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[14]                                                                                                                                                                                      ;                   ;         ;
; DRAM_DQ[15]                                                                                                                                                                                      ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                                       ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[0]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[1]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[3]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[4]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[5]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[6]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[7]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[8]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[9]                                                                                                                                                                                        ;                   ;         ;
; GPIO_1[10]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[11]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[12]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[13]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[16]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[22]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[23]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[24]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                                       ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                                       ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                                      ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                                      ;                   ;         ;
; PS2_CLK                                                                                                                                                                                          ;                   ;         ;
;      - doublesync:ps2c_doublsync|reg1~feeder                                                                                                                                                     ; 0                 ; 0       ;
; PS2_DAT                                                                                                                                                                                          ;                   ;         ;
;      - doublesync:ps2d_doublsync|reg1~feeder                                                                                                                                                     ; 0                 ; 0       ;
; GPIO_0[8]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                                        ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                                       ;                   ;         ;
; CLOCK_50                                                                                                                                                                                         ;                   ;         ;
;      - doublesync:key2_doublsync|reg2                                                                                                                                                            ; 0                 ; 0       ;
;      - Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                                                        ; 0                 ; 0       ;
;      - Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                                                         ; 0                 ; 0       ;
;      - doublesync:ps2c_doublsync|reg2                                                                                                                                                            ; 0                 ; 0       ;
;      - Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                                                         ; 0                 ; 0       ;
;      - Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                         ; 0                 ; 0       ;
;      - Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                                                         ; 0                 ; 0       ;
;      - CLOCK_50~_wirecell                                                                                                                                                                        ; 0                 ; 0       ;
;      - Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                 ; 0                 ; 0       ;
;      - Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                ; 0                 ; 0       ;
;      - Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                      ; 0                 ; 0       ;
;      - audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                             ; 0                 ; 0       ;
;      - audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]                                             ; 0                 ; 0       ;
; AUD_ADCDAT                                                                                                                                                                                       ;                   ;         ;
; SW[9]                                                                                                                                                                                            ;                   ;         ;
;      - LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|Selector7~13 ; 0                 ; 0       ;
; SW[1]                                                                                                                                                                                            ;                   ;         ;
;      - ScopeChannelBSignal                                                                                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:scope|acq_trigger_in_reg[289]                                                                                                                                               ; 0                 ; 0       ;
;      - sld_signaltap:scope|acq_data_in_reg[289]~feeder                                                                                                                                           ; 0                 ; 0       ;
; KEY[2]                                                                                                                                                                                           ;                   ;         ;
;      - doublesync:key2_doublsync|reg1~0                                                                                                                                                          ; 1                 ; 0       ;
; SW[8]                                                                                                                                                                                            ;                   ;         ;
;      - doublesync:user_scope_enable_sync1|reg1~feeder                                                                                                                                            ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                           ;                   ;         ;
;      - doublesync:key1_doublsync|reg1~0                                                                                                                                                          ; 1                 ; 0       ;
; KEY[0]                                                                                                                                                                                           ;                   ;         ;
;      - doublesync:key0_doublsync|reg1~0                                                                                                                                                          ; 0                 ; 0       ;
; TD_CLK27                                                                                                                                                                                         ;                   ;         ;
;      - clkdiv:clkdivider|outclk                                                                                                                                                                  ; 1                 ; 0       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                 ; Location             ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                             ; PIN_AF14             ; 3674    ; Clock                      ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                             ; PIN_AF14             ; 14      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK_50~_wirecell                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X36_Y1_N42   ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|Equal0~6                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y11_N9   ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                                                                                                                                                                                                                                                               ; FF_X36_Y12_N41       ; 36      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|reset_sync3                                                                                                                                                                                                                                                                      ; FF_X37_Y12_N17       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                                                                                                                                           ; FF_X36_Y11_N38       ; 26      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|Equal0~6                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y12_N45  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_negedge_sync                                                                                                                                                                                                                                                                ; FF_X42_Y11_N53       ; 34      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|reset_sync3                                                                                                                                                                                                                                                                       ; FF_X42_Y12_N50       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                                                                                                                                            ; FF_X47_Y12_N14       ; 16      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|Equal0~6                                                                                                                                                                                                                                                               ; LABCELL_X60_Y12_N18  ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_negedge_sync                                                                                                                                                                                                                                                     ; FF_X28_Y7_N50        ; 37      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|reset_sync3                                                                                                                                                                                                                                                            ; FF_X30_Y13_N14       ; 3       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                                                                                                                                                                                                                 ; FF_X28_Y7_N56        ; 2431    ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_hold|actual_async_sig_reset                                                                                                                                                                                                                                                           ; LABCELL_X37_Y1_N39   ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|actual_async_sig_reset                                                                                                                                                                                                                                                          ; LABCELL_X36_Y1_N15   ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Kbd_ctrl:Kbd_Controller|async_trap_and_reset:ensure_data_ready_reset|sync_srl16_inferred[1]                                                                                                                                                                                                                                                          ; FF_X36_Y1_N47        ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                                                                                                                                                                                                                   ; FF_X33_Y1_N8         ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|lcd_rw_control                                                                                                                                                          ; FF_X57_Y4_N49        ; 10      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[0][3]~8                                                                                                      ; LABCELL_X60_Y9_N57   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[10][5]~14                                                                                                    ; LABCELL_X62_Y9_N33   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[11][5]~15                                                                                                    ; LABCELL_X62_Y9_N18   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[12][5]~0                                                                                                     ; LABCELL_X62_Y9_N45   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[13][5]~1                                                                                                     ; LABCELL_X63_Y7_N51   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[14][5]~2                                                                                                     ; LABCELL_X63_Y7_N21   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[15][1]~3                                                                                                     ; LABCELL_X63_Y7_N45   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[1][0]~9                                                                                                      ; LABCELL_X61_Y9_N30   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[2][6]~10                                                                                                     ; LABCELL_X61_Y9_N15   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[3][7]~11                                                                                                     ; LABCELL_X62_Y9_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[4][5]~4                                                                                                      ; LABCELL_X63_Y8_N24   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[5][6]~5                                                                                                      ; MLABCELL_X59_Y8_N27  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[6][3]~6                                                                                                      ; LABCELL_X62_Y9_N48   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[7][6]~7                                                                                                      ; LABCELL_X62_Y9_N15   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[8][3]~12                                                                                                     ; LABCELL_X63_Y8_N21   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|dpr[9][3]~13                                                                                                     ; LABCELL_X62_Y9_N54   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[0][1]~0                                                                                                        ; LABCELL_X48_Y9_N45   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[10][0]~40                                                                                                      ; MLABCELL_X52_Y6_N42  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[11][1]~44                                                                                                      ; LABCELL_X53_Y5_N12   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[12][2]~48                                                                                                      ; LABCELL_X55_Y8_N45   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[13][7]~52                                                                                                      ; LABCELL_X53_Y10_N15  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[14][5]~56                                                                                                      ; LABCELL_X53_Y9_N21   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[15][5]~60                                                                                                      ; LABCELL_X53_Y8_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[16][7]~1                                                                                                       ; LABCELL_X48_Y9_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[17][4]~5                                                                                                       ; LABCELL_X50_Y10_N0   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[18][7]~9                                                                                                       ; LABCELL_X51_Y6_N36   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[19][2]~13                                                                                                      ; LABCELL_X51_Y5_N30   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[1][0]~4                                                                                                        ; MLABCELL_X47_Y10_N12 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[20][3]~17                                                                                                      ; LABCELL_X51_Y11_N33  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[21][7]~21                                                                                                      ; LABCELL_X51_Y11_N6   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[22][1]~25                                                                                                      ; LABCELL_X51_Y11_N30  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[23][3]~29                                                                                                      ; LABCELL_X53_Y10_N21  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[24][3]~33                                                                                                      ; MLABCELL_X47_Y10_N9  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[25][3]~37                                                                                                      ; LABCELL_X48_Y9_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[26][1]~41                                                                                                      ; LABCELL_X53_Y5_N24   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[27][4]~45                                                                                                      ; MLABCELL_X52_Y5_N6   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[28][2]~49                                                                                                      ; LABCELL_X56_Y9_N21   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[29][5]~53                                                                                                      ; LABCELL_X53_Y10_N18  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[2][7]~8                                                                                                        ; LABCELL_X51_Y6_N9    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[30][5]~57                                                                                                      ; LABCELL_X57_Y9_N24   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[31][7]~61                                                                                                      ; LABCELL_X53_Y8_N9    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[32][2]~2                                                                                                       ; LABCELL_X48_Y9_N9    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[33][4]~6                                                                                                       ; MLABCELL_X47_Y10_N18 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[34][4]~10                                                                                                      ; LABCELL_X51_Y6_N57   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[35][4]~14                                                                                                      ; LABCELL_X53_Y5_N3    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[36][3]~18                                                                                                      ; LABCELL_X56_Y9_N3    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[37][6]~22                                                                                                      ; LABCELL_X51_Y11_N3   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[38][5]~26                                                                                                      ; LABCELL_X51_Y11_N54  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[39][0]~30                                                                                                      ; LABCELL_X56_Y11_N6   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[3][6]~12                                                                                                       ; MLABCELL_X52_Y6_N45  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[40][7]~34                                                                                                      ; LABCELL_X55_Y7_N36   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[41][1]~38                                                                                                      ; LABCELL_X48_Y9_N33   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[42][2]~42                                                                                                      ; LABCELL_X50_Y9_N18   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[43][1]~46                                                                                                      ; LABCELL_X50_Y9_N21   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[44][3]~50                                                                                                      ; LABCELL_X56_Y9_N54   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[45][3]~54                                                                                                      ; LABCELL_X55_Y7_N15   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[46][3]~58                                                                                                      ; LABCELL_X55_Y7_N3    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[47][6]~62                                                                                                      ; LABCELL_X56_Y9_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[48][0]~3                                                                                                       ; LABCELL_X48_Y9_N30   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[49][1]~7                                                                                                       ; LABCELL_X50_Y10_N12  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[4][7]~16                                                                                                       ; LABCELL_X50_Y11_N36  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[50][1]~11                                                                                                      ; LABCELL_X51_Y6_N30   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[51][1]~15                                                                                                      ; MLABCELL_X52_Y5_N3   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[52][7]~19                                                                                                      ; LABCELL_X51_Y11_N27  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[53][1]~23                                                                                                      ; LABCELL_X50_Y11_N21  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[54][2]~27                                                                                                      ; LABCELL_X51_Y11_N24  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[55][3]~31                                                                                                      ; LABCELL_X55_Y11_N18  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[56][7]~35                                                                                                      ; LABCELL_X51_Y5_N48   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[57][2]~39                                                                                                      ; LABCELL_X50_Y9_N9    ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[58][4]~43                                                                                                      ; MLABCELL_X52_Y6_N6   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[59][4]~47                                                                                                      ; LABCELL_X55_Y7_N30   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[5][2]~20                                                                                                       ; LABCELL_X51_Y11_N57  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[60][4]~51                                                                                                      ; LABCELL_X56_Y9_N57   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[61][1]~55                                                                                                      ; MLABCELL_X52_Y10_N21 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[62][3]~59                                                                                                      ; LABCELL_X53_Y9_N57   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[63][7]~63                                                                                                      ; LABCELL_X57_Y8_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[6][2]~24                                                                                                       ; LABCELL_X56_Y11_N48  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[7][0]~28                                                                                                       ; LABCELL_X56_Y11_N24  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[8][7]~32                                                                                                       ; LABCELL_X55_Y7_N48   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|spr[9][3]~36                                                                                                       ; LABCELL_X50_Y10_N15  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[0][9]~3                                                                                                            ; LABCELL_X63_Y4_N45   ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[10][2]~17                                                                                                          ; LABCELL_X64_Y5_N3    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[11][2]~16                                                                                                          ; LABCELL_X64_Y4_N42   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[12][6]~21                                                                                                          ; LABCELL_X63_Y5_N3    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[13][9]~19                                                                                                          ; LABCELL_X63_Y4_N12   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[14][8]~23                                                                                                          ; LABCELL_X63_Y4_N24   ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[15][4]~22                                                                                                          ; LABCELL_X63_Y6_N18   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[16][4]~28                                                                                                          ; LABCELL_X63_Y4_N30   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[17][7]~24                                                                                                          ; LABCELL_X63_Y5_N57   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[18][7]~36                                                                                                          ; LABCELL_X63_Y3_N6    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[19][9]~32                                                                                                          ; LABCELL_X63_Y4_N18   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[1][9]~1                                                                                                            ; LABCELL_X63_Y4_N0    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[20][9]~29                                                                                                          ; LABCELL_X63_Y4_N51   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[21][5]~25                                                                                                          ; LABCELL_X63_Y4_N57   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[22][9]~37                                                                                                          ; LABCELL_X66_Y3_N33   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[23][8]~33                                                                                                          ; LABCELL_X63_Y4_N36   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[24][1]~30                                                                                                          ; LABCELL_X64_Y5_N6    ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[25][3]~26                                                                                                          ; LABCELL_X63_Y5_N54   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[26][1]~38                                                                                                          ; LABCELL_X62_Y3_N39   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[27][1]~34                                                                                                          ; LABCELL_X64_Y4_N45   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[28][7]~31                                                                                                          ; LABCELL_X63_Y4_N27   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[29][1]~27                                                                                                          ; LABCELL_X63_Y4_N15   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[2][9]~5                                                                                                            ; LABCELL_X66_Y3_N45   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[30][1]~39                                                                                                          ; LABCELL_X63_Y3_N0    ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[31][7]~35                                                                                                          ; LABCELL_X63_Y4_N42   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[3][9]~4                                                                                                            ; LABCELL_X63_Y6_N48   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[4][9]~9                                                                                                            ; LABCELL_X63_Y5_N27   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[5][9]~7                                                                                                            ; LABCELL_X63_Y4_N39   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[6][8]~11                                                                                                           ; LABCELL_X66_Y3_N3    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[7][1]~10                                                                                                           ; LABCELL_X63_Y4_N54   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[8][8]~15                                                                                                           ; LABCELL_X64_Y5_N0    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|spr[9][6]~13                                                                                                           ; LABCELL_X63_Y4_N3    ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|pacoblaze3:led_8seg_kcpsm|timing_control                                                                                                                                ; FF_X60_Y7_N47        ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; LessThan0~2                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y11_N45  ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                             ; PIN_H15              ; 32      ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; TD_CLK27                                                                                                                                                                                                                                                                                                                                             ; PIN_H15              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|actual_async_sig_reset                                                                                                                                                                                                                                           ; MLABCELL_X39_Y2_N27  ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                                                                                                                                                    ; FF_X39_Y5_N8         ; 118     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                                                                                                                                                                                                                    ; FF_X35_Y2_N29        ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                                                                                                                                                                                                                    ; FF_X36_Y4_N11        ; 20      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[8]                                                                                                                                                                                                                                                                                                    ; FF_X37_Y2_N5         ; 21      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                                                                                                                                                                                                                    ; FF_X35_Y2_N50        ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; addrCtrlFsm:addressControl|addr[18]~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X17_Y14_N51  ; 25      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; addrCtrlFsm:addressControl|addr[18]~8                                                                                                                                                                                                                                                                                                                ; MLABCELL_X21_Y14_N36 ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3        ; 2416    ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                         ; JTAG_X0_Y2_N3        ; 71      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_async_sig_reset                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y11_N24 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|actual_auto_reset_signal                                                                                                                                                                                                                                                                        ; FF_X39_Y11_N53       ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_async_sig_reset                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y11_N51 ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|actual_auto_reset_signal                                                                                                                                                                                                                                                                         ; FF_X39_Y11_N17       ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[13]~1                                                                                                                                                                                                                                                                                                  ; LABCELL_X48_Y3_N6    ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audioSpeed:audioSpeedControl|outputClkDivTemp~0                                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y3_N15   ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|I2C_AV_Config:u3|I2C_Controller:u0|Decoder0~0                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y78_N54 ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|I2C_AV_Config:u3|LessThan0~4                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y77_N57  ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                        ; FF_X16_Y78_N56       ; 67      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_DATA[13]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y78_N0   ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|Reset_Delay:r0|Equal0~3                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y16_N45  ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|Reset_Delay:r0|oRESET                                                                                                                                                                                                                                                                                                 ; FF_X18_Y16_N2        ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]                                                                                                                                                                                                        ; FF_X16_Y14_N14       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]                                                                                                                                                                                            ; FF_X16_Y16_N29       ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|audio_clock:u4|LRCK_1X                                                                                                                                                                                                                                                                                                ; FF_X16_Y16_N53       ; 22      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|audio_clock:u4|LessThan1~1                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y16_N42  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; audio_controller:audio_control|audio_clock:u4|oAUD_BCK                                                                                                                                                                                                                                                                                               ; FF_X18_Y16_N59       ; 6       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; clkdiv:clkdivider|LessThan0~32                                                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y3_N48   ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                                             ; FF_X47_Y2_N20        ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; doublesync:key2_doublsync|reg2                                                                                                                                                                                                                                                                                                                       ; FF_X39_Y1_N56        ; 5       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; doublesync:ps2c_doublsync|reg2                                                                                                                                                                                                                                                                                                                       ; FF_X35_Y1_N59        ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; doublesync:ps2c_doublsync|reg2~_wirecell                                                                                                                                                                                                                                                                                                             ; LABCELL_X37_Y1_N15   ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_secprot_reg                                                                                                                                     ; FF_X23_Y18_N23       ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg                                                                                                                                       ; FF_X23_Y18_N26       ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|clr_write_reg2                                                                                                                                      ; FF_X25_Y17_N29       ; 67      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~0                                                                                                                                              ; LABCELL_X23_Y18_N3   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~10                                                                                                                                             ; MLABCELL_X21_Y17_N45 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~11                                                                                                                                             ; MLABCELL_X21_Y19_N21 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~12                                                                                                                                             ; LABCELL_X19_Y17_N6   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~3                                                                                                                                              ; MLABCELL_X21_Y19_N54 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|comb~5                                                                                                                                              ; LABCELL_X24_Y17_N36  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|end_op_reg                                                                                                                                          ; FF_X21_Y18_N26       ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|_~0                                                                                   ; MLABCELL_X25_Y19_N57 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|b_full~0                                                      ; MLABCELL_X25_Y19_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|a_fefifo_48e:fifo_state|cntr_2h7:count_usedw|_~0                                      ; LABCELL_X27_Y19_N0   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|cntr_mgb:wr_ptr|_~0                                                                   ; MLABCELL_X25_Y17_N24 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|valid_wreq~0                                                                          ; LABCELL_X24_Y17_N0   ; 10      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_addr_reg_ena[0]~1                                                                                                                              ; LABCELL_X24_Y19_N6   ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_asmi_opcode_reg_ena[0]                                                                                                                         ; LABCELL_X24_Y19_N0   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_read_data_reg_ena[0]~0                                                                                                                         ; LABCELL_X22_Y19_N3   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_read_dout_reg_ena[0]~0                                                                                                                         ; MLABCELL_X25_Y19_N12 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|wire_wrstat_dreg_ena[0]                                                                                                                             ; LABCELL_X23_Y17_N39  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|always7~0                                                                                                                                ; LABCELL_X23_Y16_N54  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|asmi_addr[14]~13                                                                                                                         ; LABCELL_X16_Y15_N30  ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_burstcount_cnt[8]~0                                                                                                                   ; LABCELL_X22_Y16_N48  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[1][1]~1                                                                                                                      ; LABCELL_X22_Y17_N54  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|rd_data_reg[3][2]~3                                                                                                                      ; LABCELL_X22_Y17_N24  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|altera_epcq_controller:controller|write_mem_combi                                                                                                                          ; MLABCELL_X21_Y16_N54 ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_epcq_controller_core:epcq_controller_inst|altera_epcq_controller_arb:altera_epcq_controller_core|always1~0                                                                                                                                                                  ; MLABCELL_X15_Y15_N0  ; 78      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; flash:flash_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                           ; FF_X19_Y18_N2        ; 451     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|always3~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X75_Y7_N51   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|interrupt_ack                                                                                                                                                                                                                                                                   ; FF_X67_Y11_N49       ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|interrupt_latch                                                                                                                                                                                                                                                                 ; FF_X67_Y11_N17       ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~0                                                                                                                                                                                                                                         ; LABCELL_X74_Y10_N33  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~1                                                                                                                                                                                                                                         ; LABCELL_X80_Y11_N48  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~10                                                                                                                                                                                                                                        ; LABCELL_X74_Y10_N51  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~11                                                                                                                                                                                                                                        ; LABCELL_X80_Y11_N30  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~12                                                                                                                                                                                                                                        ; LABCELL_X80_Y11_N33  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~13                                                                                                                                                                                                                                        ; LABCELL_X80_Y11_N24  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~14                                                                                                                                                                                                                                        ; LABCELL_X80_Y11_N27  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~15                                                                                                                                                                                                                                        ; LABCELL_X80_Y11_N54  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~2                                                                                                                                                                                                                                         ; LABCELL_X75_Y10_N24  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~3                                                                                                                                                                                                                                         ; LABCELL_X80_Y11_N36  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~4                                                                                                                                                                                                                                         ; MLABCELL_X78_Y10_N30 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~5                                                                                                                                                                                                                                         ; LABCELL_X79_Y9_N36   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~6                                                                                                                                                                                                                                         ; MLABCELL_X78_Y10_N57 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~7                                                                                                                                                                                                                                         ; LABCELL_X80_Y11_N42  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~8                                                                                                                                                                                                                                         ; LABCELL_X80_Y11_N45  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_register:register|Decoder0~9                                                                                                                                                                                                                                         ; LABCELL_X80_Y11_N0   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~1                                                                                                                                                                                                                                           ; MLABCELL_X72_Y7_N51  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~11                                                                                                                                                                                                                                          ; LABCELL_X77_Y6_N48   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~13                                                                                                                                                                                                                                          ; LABCELL_X75_Y5_N33   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~15                                                                                                                                                                                                                                          ; LABCELL_X83_Y7_N39   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~17                                                                                                                                                                                                                                          ; LABCELL_X77_Y3_N51   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~19                                                                                                                                                                                                                                          ; LABCELL_X81_Y5_N33   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~21                                                                                                                                                                                                                                          ; LABCELL_X81_Y6_N33   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~23                                                                                                                                                                                                                                          ; LABCELL_X79_Y5_N57   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~25                                                                                                                                                                                                                                          ; MLABCELL_X78_Y4_N33  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~27                                                                                                                                                                                                                                          ; LABCELL_X75_Y4_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~29                                                                                                                                                                                                                                          ; MLABCELL_X72_Y5_N21  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~3                                                                                                                                                                                                                                           ; LABCELL_X77_Y6_N15   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~31                                                                                                                                                                                                                                          ; LABCELL_X80_Y6_N15   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~33                                                                                                                                                                                                                                          ; LABCELL_X80_Y8_N39   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~35                                                                                                                                                                                                                                          ; LABCELL_X74_Y6_N33   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~37                                                                                                                                                                                                                                          ; LABCELL_X79_Y8_N33   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~39                                                                                                                                                                                                                                          ; LABCELL_X77_Y7_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~41                                                                                                                                                                                                                                          ; MLABCELL_X78_Y5_N6   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~43                                                                                                                                                                                                                                          ; LABCELL_X77_Y6_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~45                                                                                                                                                                                                                                          ; MLABCELL_X82_Y6_N18  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~47                                                                                                                                                                                                                                          ; LABCELL_X71_Y4_N21   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~49                                                                                                                                                                                                                                          ; LABCELL_X79_Y4_N51   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~5                                                                                                                                                                                                                                           ; MLABCELL_X72_Y8_N33  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~51                                                                                                                                                                                                                                          ; MLABCELL_X82_Y4_N12  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~53                                                                                                                                                                                                                                          ; MLABCELL_X78_Y6_N9   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~55                                                                                                                                                                                                                                          ; LABCELL_X77_Y8_N45   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~57                                                                                                                                                                                                                                          ; LABCELL_X77_Y4_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~59                                                                                                                                                                                                                                          ; LABCELL_X79_Y5_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~61                                                                                                                                                                                                                                          ; LABCELL_X79_Y5_N3    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~63                                                                                                                                                                                                                                          ; LABCELL_X75_Y5_N45   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~64                                                                                                                                                                                                                                          ; MLABCELL_X72_Y7_N21  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~65                                                                                                                                                                                                                                          ; LABCELL_X80_Y5_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~66                                                                                                                                                                                                                                          ; LABCELL_X77_Y3_N57   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~67                                                                                                                                                                                                                                          ; LABCELL_X83_Y4_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~68                                                                                                                                                                                                                                          ; LABCELL_X81_Y7_N18   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~69                                                                                                                                                                                                                                          ; LABCELL_X79_Y7_N12   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~7                                                                                                                                                                                                                                           ; LABCELL_X71_Y7_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~70                                                                                                                                                                                                                                          ; LABCELL_X81_Y5_N30   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~71                                                                                                                                                                                                                                          ; LABCELL_X80_Y4_N42   ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~72                                                                                                                                                                                                                                          ; LABCELL_X81_Y8_N6    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~73                                                                                                                                                                                                                                          ; LABCELL_X83_Y8_N9    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~74                                                                                                                                                                                                                                          ; LABCELL_X81_Y6_N30   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~75                                                                                                                                                                                                                                          ; LABCELL_X81_Y8_N21   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~76                                                                                                                                                                                                                                          ; LABCELL_X77_Y7_N18   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~77                                                                                                                                                                                                                                          ; LABCELL_X83_Y7_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~78                                                                                                                                                                                                                                          ; LABCELL_X79_Y5_N36   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~79                                                                                                                                                                                                                                          ; LABCELL_X80_Y6_N12   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~80                                                                                                                                                                                                                                          ; LABCELL_X80_Y8_N21   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~81                                                                                                                                                                                                                                          ; LABCELL_X80_Y5_N24   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~82                                                                                                                                                                                                                                          ; LABCELL_X80_Y6_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~83                                                                                                                                                                                                                                          ; LABCELL_X77_Y7_N45   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~84                                                                                                                                                                                                                                          ; MLABCELL_X84_Y4_N3   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~85                                                                                                                                                                                                                                          ; MLABCELL_X78_Y5_N18  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~86                                                                                                                                                                                                                                          ; MLABCELL_X82_Y6_N3   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~87                                                                                                                                                                                                                                          ; LABCELL_X80_Y5_N36   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~88                                                                                                                                                                                                                                          ; LABCELL_X79_Y4_N57   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~89                                                                                                                                                                                                                                          ; LABCELL_X83_Y5_N51   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~9                                                                                                                                                                                                                                           ; LABCELL_X80_Y5_N27   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~90                                                                                                                                                                                                                                          ; MLABCELL_X82_Y6_N30  ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~91                                                                                                                                                                                                                                          ; LABCELL_X77_Y8_N42   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~92                                                                                                                                                                                                                                          ; LABCELL_X83_Y4_N9    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~93                                                                                                                                                                                                                                          ; LABCELL_X79_Y5_N9    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~94                                                                                                                                                                                                                                          ; LABCELL_X79_Y5_N18   ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_scratch:scratch|Decoder0~95                                                                                                                                                                                                                                          ; LABCELL_X79_Y9_N9    ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~0                                                                                                                                                                                                                                               ; MLABCELL_X72_Y15_N42 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~1                                                                                                                                                                                                                                               ; LABCELL_X74_Y15_N24  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~10                                                                                                                                                                                                                                              ; LABCELL_X74_Y15_N33  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~11                                                                                                                                                                                                                                              ; LABCELL_X75_Y15_N54  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~12                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N15  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~13                                                                                                                                                                                                                                              ; MLABCELL_X72_Y14_N6  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~14                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N57  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~15                                                                                                                                                                                                                                              ; LABCELL_X71_Y14_N0   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~16                                                                                                                                                                                                                                              ; LABCELL_X71_Y14_N30  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~17                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N24  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~18                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N27  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~19                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N6   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~2                                                                                                                                                                                                                                               ; LABCELL_X74_Y15_N27  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~20                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N36  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~21                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N9   ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~22                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N42  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~23                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N48  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~24                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N39  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~25                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N18  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~26                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N45  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~27                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N51  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~28                                                                                                                                                                                                                                              ; LABCELL_X75_Y14_N21  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~29                                                                                                                                                                                                                                              ; LABCELL_X75_Y13_N57  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~3                                                                                                                                                                                                                                               ; LABCELL_X75_Y14_N30  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~30                                                                                                                                                                                                                                              ; LABCELL_X75_Y13_N54  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~31                                                                                                                                                                                                                                              ; MLABCELL_X72_Y14_N12 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~4                                                                                                                                                                                                                                               ; MLABCELL_X72_Y14_N0  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~5                                                                                                                                                                                                                                               ; LABCELL_X75_Y14_N12  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~6                                                                                                                                                                                                                                               ; LABCELL_X75_Y14_N33  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~7                                                                                                                                                                                                                                               ; LABCELL_X71_Y14_N36  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~8                                                                                                                                                                                                                                               ; MLABCELL_X72_Y14_N3  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|pacoblaze3_stack:stack|Decoder0~9                                                                                                                                                                                                                                               ; LABCELL_X71_Y14_N45  ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; picoblaze_template:picoblaze_template_inst|pacoblaze3:led_8seg_kcpsm|timing_control                                                                                                                                                                                                                                                                  ; FF_X74_Y15_N11       ; 52      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; scope_capture:LCD_scope_channelA|doublesync:sync_enable|reg2                                                                                                                                                                                                                                                                                         ; FF_X42_Y8_N38        ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; scope_capture:LCD_scope_channelB|doublesync:sync_enable|reg2                                                                                                                                                                                                                                                                                         ; FF_X42_Y8_N41        ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; scope_clk                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y8_N39   ; 36      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                             ; FF_X3_Y4_N56         ; 111     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                       ; FF_X4_Y1_N14         ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                       ; FF_X3_Y1_N17         ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][4]                       ; FF_X1_Y3_N50         ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][7]                       ; FF_X3_Y1_N11         ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][4]                       ; FF_X6_Y2_N50         ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][7]                       ; FF_X4_Y3_N23         ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][4]                       ; FF_X6_Y3_N44         ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][7]                       ; FF_X2_Y3_N2          ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]  ; FF_X1_Y4_N23         ; 19      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11] ; FF_X8_Y3_N53         ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]  ; FF_X8_Y3_N23         ; 159     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]  ; FF_X1_Y2_N14         ; 98      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                 ; FF_X2_Y4_N14         ; 134     ; Async. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                            ; LABCELL_X2_Y11_N45   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                            ; LABCELL_X2_Y11_N12   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                             ; FF_X3_Y8_N35         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~DUPLICATE                                                                                                                                                                                                ; FF_X8_Y11_N22        ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                         ; MLABCELL_X8_Y11_N33  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                          ; LABCELL_X2_Y9_N36    ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                          ; LABCELL_X2_Y9_N12    ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                            ; FF_X1_Y10_N35        ; 263     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                  ; LABCELL_X2_Y11_N54   ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~0                                                                                                                                                                              ; MLABCELL_X8_Y11_N3   ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]~3                                                                                                                                                                              ; MLABCELL_X8_Y11_N24  ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                            ; LABCELL_X2_Y12_N57   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                  ; LABCELL_X1_Y10_N30   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated|cout_actual                                                       ; LABCELL_X1_Y12_N21   ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|cout_actual                                                                      ; LABCELL_X2_Y12_N3    ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                         ; LABCELL_X2_Y11_N21   ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                   ; LABCELL_X1_Y12_N48   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                      ; LABCELL_X1_Y12_N51   ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                        ; LABCELL_X1_Y10_N48   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                               ; LABCELL_X2_Y11_N48   ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                            ; LABCELL_X2_Y12_N12   ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                               ; LABCELL_X2_Y12_N24   ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                ; MLABCELL_X3_Y12_N39  ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                               ; LABCELL_X2_Y9_N57    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                    ; LABCELL_X4_Y10_N39   ; 142     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                           ; LABCELL_X9_Y8_N33    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                           ; LABCELL_X9_Y8_N39    ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                            ; FF_X4_Y4_N50         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                         ; FF_X8_Y8_N7          ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                        ; LABCELL_X7_Y8_N39    ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                         ; MLABCELL_X3_Y5_N36   ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                         ; LABCELL_X4_Y6_N12    ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                           ; FF_X4_Y5_N41         ; 126     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                 ; LABCELL_X1_Y7_N57    ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~0                                                                                                                                                                             ; LABCELL_X7_Y8_N30    ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]~3                                                                                                                                                                             ; LABCELL_X11_Y9_N24   ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                           ; MLABCELL_X8_Y6_N27   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                 ; LABCELL_X4_Y4_N33    ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_e7i:auto_generated|cout_actual                                                      ; MLABCELL_X6_Y7_N42   ; 3       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated|cout_actual                                                                     ; MLABCELL_X8_Y6_N15   ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                        ; LABCELL_X4_Y6_N24    ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                  ; MLABCELL_X8_Y6_N21   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                       ; LABCELL_X4_Y4_N30    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                              ; LABCELL_X4_Y4_N51    ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                           ; MLABCELL_X8_Y6_N18   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                              ; MLABCELL_X8_Y6_N48   ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                               ; LABCELL_X4_Y6_N51    ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                              ; LABCELL_X1_Y5_N15    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                   ; LABCELL_X4_Y8_N27    ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                 ; LABCELL_X10_Y2_N33   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                 ; LABCELL_X10_Y2_N3    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                  ; FF_X9_Y4_N46         ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                               ; FF_X13_Y3_N37        ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                              ; LABCELL_X13_Y3_N3    ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                               ; LABCELL_X9_Y1_N3     ; 35      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                               ; MLABCELL_X8_Y1_N18   ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                 ; FF_X9_Y2_N17         ; 165     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                       ; LABCELL_X13_Y1_N0    ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]~3                                                                                                                                                                                   ; MLABCELL_X15_Y3_N54  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                 ; LABCELL_X11_Y2_N18   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                       ; LABCELL_X13_Y2_N12   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_39i:auto_generated|cout_actual                                                            ; LABCELL_X12_Y2_N0    ; 6       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                           ; LABCELL_X11_Y2_N12   ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                              ; LABCELL_X10_Y1_N36   ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                        ; LABCELL_X12_Y2_N48   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                           ; LABCELL_X12_Y2_N12   ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                             ; LABCELL_X13_Y2_N15   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                    ; LABCELL_X10_Y1_N45   ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                 ; LABCELL_X11_Y2_N51   ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                    ; LABCELL_X11_Y2_N15   ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                     ; LABCELL_X13_Y2_N9    ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                    ; LABCELL_X9_Y1_N9     ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                         ; LABCELL_X11_Y2_N6    ; 74      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                           ; LABCELL_X16_Y9_N0    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                           ; LABCELL_X16_Y9_N45   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                            ; FF_X18_Y13_N49       ; 15      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                                         ; FF_X18_Y9_N16        ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                        ; LABCELL_X23_Y11_N36  ; 23      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                         ; LABCELL_X10_Y3_N54   ; 37      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                         ; LABCELL_X10_Y5_N45   ; 28      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                           ; FF_X10_Y3_N29        ; 1320    ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                                                 ; LABCELL_X16_Y11_N24  ; 35      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]~3                                                                                                                                                                                             ; LABCELL_X22_Y9_N24   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                           ; LABCELL_X16_Y11_N15  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                 ; LABCELL_X16_Y10_N36  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_qai:auto_generated|cout_actual                                                                      ; LABCELL_X10_Y5_N6    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated|cout_actual                                                                                     ; LABCELL_X16_Y11_N12  ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                        ; LABCELL_X18_Y11_N21  ; 2       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                  ; LABCELL_X17_Y5_N36   ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load                                                                                                                                                     ; LABCELL_X10_Y5_N27   ; 289     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                       ; LABCELL_X16_Y10_N42  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                              ; LABCELL_X16_Y10_N39  ; 2       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                           ; LABCELL_X16_Y11_N3   ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                              ; LABCELL_X16_Y11_N6   ; 14      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                               ; MLABCELL_X8_Y5_N12   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_calc_reset                                                                                                                                                                                                                              ; LABCELL_X11_Y3_N45   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                   ; LABCELL_X13_Y7_N36   ; 955     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; speed_down_event_trigger                                                                                                                                                                                                                                                                                                                             ; FF_X35_Y11_N53       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|actual_auto_reset_signal                                                                                                                                                                                                                                      ; FF_X50_Y14_N25       ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; speed_reg_control:speed_reg_control_inst|async_trap_and_reset:make_song_restart_signal|sync_srl16_inferred[1]                                                                                                                                                                                                                                        ; FF_X50_Y14_N14       ; 18      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; speed_reg_control:speed_reg_control_inst|speed_control_const[2]~6                                                                                                                                                                                                                                                                                    ; LABCELL_X56_Y14_N54  ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; speed_up_event_trigger                                                                                                                                                                                                                                                                                                                               ; FF_X35_Y11_N17       ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; syncClk:syncedClock|FDC_1:fdc1|q                                                                                                                                                                                                                                                                                                                     ; FF_X35_Y14_N4        ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; to_slow_clk_interface:interface_actual_audio_data_left|clk_delay2                                                                                                                                                                                                                                                                                    ; FF_X34_Y14_N10       ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; to_slow_clk_interface:interface_actual_audio_data_right|clk_delay2                                                                                                                                                                                                                                                                                   ; FF_X13_Y16_N5        ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ~VCC                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y14_N39  ; 171     ; Async. clear, Clock        ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                         ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; Name     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------+----------+---------+----------------------+------------------+---------------------------+
; CLOCK_50 ; PIN_AF14 ; 3674    ; Global Clock         ; GCLK6            ; --                        ;
; TD_CLK27 ; PIN_H15  ; 32      ; Global Clock         ; GCLK15           ; --                        ;
+----------+----------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                               ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------+---------+
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                               ; 2431    ;
; altera_internal_jtag~TCKUTAP                                                                                       ; 2416    ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all         ; 1320    ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena ; 955     ;
+--------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                    ; Location                                                                                                                        ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
; LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope|general_rom:pracpico_block_ROM_instrucciones|altsyncram:altsyncram_component|altsyncram_o8h1:auto_generated|ALTSYNCRAM                      ; AUTO ; ROM              ; Single Clock ; 1024         ; 20           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 20480 ; 1024                        ; 18                          ; --                          ; --                          ; 18432               ; 2           ; 0          ; ALTERA_lcdscp2.hex.mif ; M10K_X58_Y7_N0, M10K_X58_Y6_N0                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; flash:flash_inst|altera_epcq_controller_wrapper:epcq_controller_0|altera_asmi_parallel:asmi_parallel_inst|flash_epcq_controller_0_altera_asmi_parallel_altera_asmi_parallel:altera_asmi_parallel|scfifo:scfifo4|scfifo_jks:auto_generated|a_dpfifo_qh21:dpfifo|dpram_8t31:FIFOram|altsyncram_c7q1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0          ; None                   ; M10K_X26_Y16_N0                                                                                                                 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide                     ;
; sld_signaltap:addrCtrlFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4ce4:auto_generated|ALTSYNCRAM                                                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 38           ; 256          ; 38           ; yes                    ; no                      ; yes                    ; no                      ; 9728  ; 256                         ; 38                          ; 256                         ; 38                          ; 9728                ; 1           ; 0          ; None                   ; M10K_X5_Y10_N0                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sld_signaltap:flashReadFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_o8e4:auto_generated|ALTSYNCRAM                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 5            ; 256          ; 5            ; yes                    ; no                      ; yes                    ; no                      ; 1280  ; 256                         ; 5                           ; 256                         ; 5                           ; 1280                ; 1           ; 0          ; None                   ; M10K_X5_Y6_N0                                                                                                                   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_obe4:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 17           ; 128          ; 17           ; yes                    ; no                      ; yes                    ; no                      ; 2176  ; 128                         ; 17                          ; 128                         ; 17                          ; 2176                ; 1           ; 0          ; None                   ; M10K_X14_Y2_N0                                                                                                                  ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uee4:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 290          ; 128          ; 290          ; yes                    ; no                      ; yes                    ; no                      ; 37120 ; 128                         ; 290                         ; 128                         ; 290                         ; 37120               ; 8           ; 0          ; None                   ; M10K_X14_Y8_N0, M10K_X14_Y7_N0, M10K_X14_Y5_N0, M10K_X26_Y4_N0, M10K_X26_Y5_N0, M10K_X14_Y10_N0, M10K_X14_Y6_N0, M10K_X14_Y4_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Read Address Using Clock 1 on Port B ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 20,702 / 289,320 ( 7 % )  ;
; C12 interconnects                           ; 181 / 13,420 ( 1 % )      ;
; C2 interconnects                            ; 7,825 / 119,108 ( 7 % )   ;
; C4 interconnects                            ; 3,969 / 56,300 ( 7 % )    ;
; DQS bus muxes                               ; 0 / 25 ( 0 % )            ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 0 / 25 ( 0 % )            ;
; Direct links                                ; 2,038 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 2 / 16 ( 13 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 0 / 852 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 2,040 / 84,580 ( 2 % )    ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 765 / 12,676 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 914 / 20,720 ( 4 % )      ;
; R3 interconnects                            ; 10,047 / 130,992 ( 8 % )  ;
; R6 interconnects                            ; 14,660 / 266,960 ( 5 % )  ;
; Spine clocks                                ; 8 / 360 ( 2 % )           ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 7     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                  ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 189          ; 0            ; 189          ; 0            ; 0            ; 193       ; 189          ; 0            ; 193       ; 193       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 80           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 193          ; 4            ; 193          ; 193          ; 0         ; 4            ; 193          ; 0         ; 0         ; 193          ; 193          ; 193          ; 193          ; 193          ; 193          ; 193          ; 193          ; 193          ; 193          ; 113          ; 193          ; 193          ; 193          ; 193          ; 193          ; 193          ; 193          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; GPIO_0[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_BCLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SDAT       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[0]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[2]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[3]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[4]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[5]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[6]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[7]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_XCK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FPGA_I2C_SCLK       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ADDR[12]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_BA[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CKE            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CLK            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_CS_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_LDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_UDQM           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_RAS_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_WE_N           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_DQ[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[0]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[1]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[2]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[3]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[4]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[5]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[6]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[7]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[11]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[12]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[15]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[16]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[17]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[18]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[19]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[20]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[21]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[22]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[23]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[24]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[25]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[26]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[27]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[28]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[29]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[30]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[31]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[32]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[33]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[34]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_1[35]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_DACLRCK         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_CLK             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; PS2_DAT             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[8]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[9]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; GPIO_0[10]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; AUD_ADCDAT          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[9]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[1]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; SW[8]               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; KEY[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; TD_CLK27            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Active Serial x1            ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                       ; Destination Clock(s)                                                                 ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tck                                                                                                                                   ; altera_reserved_tck                                                                  ; 1844.8            ;
; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                                                  ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 1791.7            ;
; CLOCK_50                                                                                                                                              ; CLOCK_50                                                                             ; 1426.8            ;
; altera_reserved_tck,I/O                                                                                                                               ; altera_reserved_tck                                                                  ; 132.8             ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                     ; CLOCK_50                                                                             ; 107.0             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                         ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                        ; 102.2             ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9],Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4],Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                    ; 95.2              ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                     ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 73.7              ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                     ; CLOCK_50                                                                             ; 67.6              ;
; altera_reserved_tck,Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg                                              ; Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg ; 50.0              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                     ; Destination Register                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                                            ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 8.402             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                       ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 8.063             ;
; Kbd_ctrl:Kbd_Controller|data_ready                                                                                                                                                                                                                                                                                                                  ; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                ; 5.349             ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]                                                                                                                                                                                                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[2]                                                                                                                                                                                                                                                                            ; 5.002             ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]                                                                                                                                                                                                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[2]                                                                                                                                                                                                                                                                            ; 4.955             ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]                                                                                                                                                                                                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[2]                                                                                                                                                                                                                                                                            ; 4.580             ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]                                                                                                                                                                                                                                                                                                   ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[2]                                                                                                                                                                                                                                                                            ; 4.469             ;
; doublesync:key2_doublsync|reg2                                                                                                                                                                                                                                                                                                                      ; audioSpeed:audioSpeedControl|outputClkDivTemp[5]                                                                                                                                                                                                                                                                             ; 4.286             ;
; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|async_trap                                                                                                                                                                                                                                                                                      ; async_trap_and_reset_gen_1_pulse:make_speedup_pulse|sync1                                                                                                                                                                                                                                                                    ; 4.283             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; 4.178             ;
; key2ascii:kbd2ascii|ascii_code[5]                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:kbdFsmSignalTap|acq_data_in_reg[7]                                                                                                                                                                                                                                                                             ; 4.085             ;
; key2ascii:kbd2ascii|ascii_code[1]                                                                                                                                                                                                                                                                                                                   ; sld_signaltap:kbdFsmSignalTap|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                          ; 4.085             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[14]                                                                                                                                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[15]                                                                                                                                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[12]                                                                                                                                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[10]                                                                                                                                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[9]                                                                                                                                                                                                                                                                                     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[8]                                                                                                                                                                                                                                                                                     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[7]                                                                                                                                                                                                                                                                                     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[6]                                                                                                                                                                                                                                                                                     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[5]                                                                                                                                                                                                                                                                                     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[4]                                                                                                                                                                                                                                                                                     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[3]                                                                                                                                                                                                                                                                                     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[2]                                                                                                                                                                                                                                                                                     ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[13]                                                                                                                                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CLK_DIV[11]                                                                                                                                                                                                                                                                                    ; audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                ; 4.057             ;
; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|async_trap                                                                                                                                                                                                                                                                                     ; async_trap_and_reset_gen_1_pulse:make_speedown_pulse|sync1                                                                                                                                                                                                                                                                   ; 4.053             ;
; key2ascii:kbd2ascii|ascii_code[6]                                                                                                                                                                                                                                                                                                                   ; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                ; 4.041             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[11]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] ; 4.031             ;
; key2ascii:kbd2ascii|ascii_code[4]                                                                                                                                                                                                                                                                                                                   ; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                ; 3.954             ;
; key2ascii:kbd2ascii|ascii_code[3]                                                                                                                                                                                                                                                                                                                   ; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                ; 3.946             ;
; key2ascii:kbd2ascii|ascii_code[0]                                                                                                                                                                                                                                                                                                                   ; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                ; 3.871             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                                                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_3[3]                                                                                                 ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][8]                      ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                         ; 3.819             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.808             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.808             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.808             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.808             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.808             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                       ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.808             ;
; key2ascii:kbd2ascii|ascii_code[2]                                                                                                                                                                                                                                                                                                                   ; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                ; 3.746             ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[31]                                                                                                                                                                                                                                                                                                   ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 3.674             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                                                  ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.600             ;
; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                                       ; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                ; 3.587             ;
; kbdControlFsm:kbdFsm|restartKey                                                                                                                                                                                                                                                                                                                     ; kbdControlFsm:kbdFsm|state[4]                                                                                                                                                                                                                                                                                                ; 3.587             ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[18]                                                                                                                                                                                                                                                                                                   ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 3.581             ;
; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|async_trap                                                                                                                                                                                                                                                      ; Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|async_trap_and_reset:make_kbd_ready_signal|sync_srl16_inferred[0]                                                                                                                                                                                                                   ; 3.562             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                                              ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.548             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                                              ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.543             ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[16]                                                                                                                                                                                                                                                                                                   ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 3.533             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                                                  ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.514             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                                                  ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.503             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                              ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.490             ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[20]                                                                                                                                                                                                                                                                                                   ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 3.458             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                              ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.444             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                              ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.406             ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[22]                                                                                                                                                                                                                                                                                                   ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 3.402             ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[23]                                                                                                                                                                                                                                                                                                   ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 3.372             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                                                  ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.348             ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[15]                                                                                                                                                                                                                                                                                                   ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 3.343             ;
; audioSpeed:audioSpeedControl|outputClkDivTemp[17]                                                                                                                                                                                                                                                                                                   ; clkdiv:clkdivider|outclk                                                                                                                                                                                                                                                                                                     ; 3.341             ;
; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                                  ; sld_signaltap:scope|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                         ; 3.336             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.327             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.327             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.327             ;
; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                                      ; sld_signaltap:kbdFsmSignalTap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                               ; 3.327             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "simple_ipod_solution"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Critical Warning (11114): Active serial configuration mode is selected with the INIT_DONE pin disabled. Depending on the configuration setup and board design, the INIT_DONE pin may need to be enabled in the design. For more information, refer to the Intel FPGA Knowledge Database solution number rd05092012_239
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 3644 fanout uses global clock CLKCTRL_G6
    Info (11162): TD_CLK27~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G15
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'timing_constraints.sdc'
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 40.000 -name clkdiv:clkdivider|outclk clkdiv:clkdivider|outclk
    Info (332105): create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]
    Info (332105): create_clock -period 40.000 -name doublesync:ps2c_doublsync|reg2 doublesync:ps2c_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name Kbd_ctrl:Kbd_Controller|data_ready Kbd_ctrl:Kbd_Controller|data_ready
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]
    Info (332105): create_clock -period 40.000 -name doublesync:key2_doublsync|reg2 doublesync:key2_doublsync|reg2
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]
    Info (332105): create_clock -period 40.000 -name Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6] Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|LRCK_1X audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0] audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|audio_clock:u4|oAUD_BCK audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332105): create_clock -period 40.000 -name audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 21 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   40.000 audio_controller:audio_control|audio_clock:u4|LRCK_1X
    Info (332111):   40.000 audio_controller:audio_control|audio_clock:u4|oAUD_BCK
    Info (332111):   40.000 audio_controller:audio_control|I2C_AV_Config:u3|mI2C_CTRL_CLK
    Info (332111):   40.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_reg_top|outdata[0]
    Info (332111):   40.000 audio_controller:audio_control|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk|widereg:div_regs_gen[1].div_reg|outdata[0]
    Info (332111):   40.000 clkdiv:clkdivider|outclk
    Info (332111):   20.000     CLOCK_50
    Info (332111):   40.000 doublesync:key2_doublsync|reg2
    Info (332111):   40.000 doublesync:ps2c_doublsync|reg2
    Info (332111):   40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332111):   40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk|var_clk_div32:Div_Clk|tc_reg
    Info (332111):   40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk|var_clk_div32:Div_Clk|tc_reg
    Info (332111):   40.000 Kbd_ctrl:Kbd_Controller|data_ready
    Info (332111):   40.000 speed_down_event_trigger
    Info (332111):   40.000 speed_up_event_trigger
    Info (332111):   37.000     TD_CLK27
    Info (332111):   40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[4]
    Info (332111):   40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[5]
    Info (332111):   40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[6]
    Info (332111):   40.000 Write_Kbd_To_Scope_LCD:Write_Kbd_To_LCD1|state[9]
Info (176235): Finished register packing
    Extra Info (176218): Packed 18 registers into blocks of type Block RAM
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 249 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:12
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ADC_CS_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DIN" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_DOUT" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ADC_SCLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK2_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK3_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "CLOCK4_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FAN_CTRL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_RXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "IRDA_TXD" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_CLK2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "PS2_DAT2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "TD_VS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_B2_DATA[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_EMPTY" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_FULL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_OE_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RD_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_RESET_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "USB_WR_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_BLANK_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_B[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_G[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_R[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_SYNC_N" is assigned to location or region, but does not exist in design
    Warning (15706): Node "VGA_VS" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:32
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:47
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:22
Info (170193): Fitter routing operations beginning
Info (170089): 5e+03 ns of routing delay (approximately 2.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:41
Info (11888): Total time spent on timing analysis during the Fitter is 41.02 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:01:31
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169064): Following 85 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info (169065): Pin AUD_BCLK has a permanently enabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 91
    Info (169065): Pin DRAM_DQ[0] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[1] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[2] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[3] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[4] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[5] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[6] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[7] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[8] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[9] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[10] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[11] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[12] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[13] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[14] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin DRAM_DQ[15] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 116
    Info (169065): Pin GPIO_0[11] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[12] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[13] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[14] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[15] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[16] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[17] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[18] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[19] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[20] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[21] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[22] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[23] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[24] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[25] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[26] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[27] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[28] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[29] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[30] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[31] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[32] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[33] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[34] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[35] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_1[0] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[1] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[2] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[3] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[4] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[5] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[6] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[7] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[8] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[9] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[10] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[11] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[12] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[13] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[14] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[15] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[16] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[17] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[18] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[19] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[20] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[21] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[22] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[23] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[24] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[25] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[26] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[27] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[28] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[29] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[30] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[31] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[32] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[33] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[34] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin GPIO_1[35] has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 106
    Info (169065): Pin AUD_ADCLRCK has a permanently enabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 90
    Info (169065): Pin AUD_DACLRCK has a permanently enabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 93
    Info (169065): Pin PS2_CLK has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 101
    Info (169065): Pin PS2_DAT has a permanently disabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 102
    Info (169065): Pin GPIO_0[8] has a permanently enabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[9] has a permanently enabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
    Info (169065): Pin GPIO_0[10] has a permanently enabled output enable File: C:/LAB3/template_de1soc/simple_ipod_solution.v Line: 105
Info (144001): Generated suppressed messages file C:/LAB3/template_de1soc/simple_ipod_solution.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 6455 megabytes
    Info: Processing ended: Sun Jun 11 23:58:40 2023
    Info: Elapsed time: 00:05:27
    Info: Total CPU time (on all processors): 00:08:39


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/LAB3/template_de1soc/simple_ipod_solution.fit.smsg.


