<map id="lib/Target/AMDGPU/R600RegisterInfo.h" name="lib/Target/AMDGPU/R600RegisterInfo.h">
<area shape="rect" id="node1" title="Interface definition for R600RegisterInfo." alt="" coords="1905,5,2141,47"/>
<area shape="rect" id="node2" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="5,266,324,293"/>
<area shape="rect" id="node3" href="$R600InstrInfo_8h.html" title="Interface definition for R600InstrInfo." alt="" coords="1918,95,2129,136"/>
<area shape="rect" id="node31" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class." alt="" coords="3647,259,3883,300"/>
<area shape="rect" id="node4" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="3411,259,3622,300"/>
<area shape="rect" id="node5" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600." alt="" coords="348,259,555,300"/>
<area shape="rect" id="node6" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="1895,184,2152,211"/>
<area shape="rect" id="node7" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="1907,259,2139,300"/>
<area shape="rect" id="node8" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="2163,259,2411,300"/>
<area shape="rect" id="node22" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="2435,259,2646,300"/>
<area shape="rect" id="node23" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="2670,259,2897,300"/>
<area shape="rect" id="node24" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="2921,259,3150,300"/>
<area shape="rect" id="node25" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="3175,259,3387,300"/>
<area shape="rect" id="node26" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="579,259,809,300"/>
<area shape="rect" id="node27" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="833,259,1056,300"/>
<area shape="rect" id="node28" href="$R600MachineScheduler_8cpp.html" title="R600 Machine Scheduler interface." alt="" coords="1081,259,1318,300"/>
<area shape="rect" id="node29" href="$R600OptimizeVectorRegisters_8cpp.html" title="This pass merges inputs of swizzeable instructions into vector sharing common data and/or have enough..." alt="" coords="1343,259,1584,300"/>
<area shape="rect" id="node30" href="$R600Packetizer_8cpp.html" title="This pass implements instructions packetization for R600." alt="" coords="1609,266,1883,293"/>
<area shape="rect" id="node9" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="497,348,752,389"/>
<area shape="rect" id="node10" href="$AMDGPUArgumentUsageInfo_8cpp.html" title=" " alt="" coords="777,348,1049,389"/>
<area shape="rect" id="node11" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="1073,348,1307,389"/>
<area shape="rect" id="node12" href="$AMDGPUCodeGenPrepare_8cpp.html" title="This pass does misc." alt="" coords="1331,348,1572,389"/>
<area shape="rect" id="node13" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="1597,348,1874,389"/>
<area shape="rect" id="node14" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target." alt="" coords="1898,348,2130,389"/>
<area shape="rect" id="node15" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="2154,348,2421,389"/>
<area shape="rect" id="node16" href="$AMDGPUMCInstLower_8cpp.html" title="Code to lower AMDGPU MachineInstrs to their corresponding MCInst." alt="" coords="2445,348,2698,389"/>
<area shape="rect" id="node17" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2722,355,3021,382"/>
<area shape="rect" id="node18" href="$AMDGPUTargetMachine_8cpp.html" title="The AMDGPU target machine contains all of the hardware specific information needed to emit code for R..." alt="" coords="3045,348,3293,389"/>
<area shape="rect" id="node19" href="$AMDGPUTargetTransformInfo_8cpp.html" title=" " alt="" coords="3317,348,3565,389"/>
<area shape="rect" id="node20" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="3589,348,3775,389"/>
<area shape="rect" id="node21" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="3799,348,4015,389"/>
</map>
