

================================================================
== Vivado HLS Report for 'Filter2D_32_32_int_int_480_640_3_3_s'
================================================================
* Date:           Sat Jul  4 08:28:10 2015

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+--------+----------+------------+
    |  Clock  | Target | Estimated| Uncertainty|
    +---------+--------+----------+------------+
    |default  |  125.00|     26.87|       15.62|
    +---------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   36|  309601|   36|  309601|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+-------------------+-----+-----+-----+-----+----------+
        |                                |                   |  Latency  |  Interval | Pipeline |
        |            Instance            |       Module      | min | max | min | max |   Type   |
        +--------------------------------+-------------------+-----+-----+-----+-----+----------+
        |x_borderInterpolate_fu_736      |borderInterpolate  |    0|    0|    1|    1| function |
        |t_0_2_borderInterpolate_fu_744  |borderInterpolate  |    0|    0|    1|    1| function |
        |x_1_borderInterpolate_fu_752    |borderInterpolate  |    0|    0|    1|    1| function |
        |t_1_2_borderInterpolate_fu_760  |borderInterpolate  |    0|    0|    1|    1| function |
        |x_2_borderInterpolate_fu_768    |borderInterpolate  |    0|    0|    1|    1| function |
        |t_2_2_borderInterpolate_fu_776  |borderInterpolate  |    0|    0|    1|    1| function |
        |t_borderInterpolate_fu_784      |borderInterpolate  |    0|    0|    1|    1| function |
        |t_0_1_borderInterpolate_fu_792  |borderInterpolate  |    0|    0|    1|    1| function |
        |t_1_borderInterpolate_fu_800    |borderInterpolate  |    0|    0|    1|    1| function |
        |t_1_1_borderInterpolate_fu_808  |borderInterpolate  |    0|    0|    1|    1| function |
        |t_2_borderInterpolate_fu_816    |borderInterpolate  |    0|    0|    1|    1| function |
        |t_2_1_borderInterpolate_fu_824  |borderInterpolate  |    0|    0|    1|    1| function |
        +--------------------------------+-------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |               |    Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   | min |   max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+
        |- loop_height  |   35|  309600|  7 ~ 645 |          -|          -| 5 ~ 480 |    no    |
        | + loop_width  |    4|     642|         4|          1|          1| 2 ~ 640 |    yes   |
        +---------------+-----+--------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    751|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|   4776|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    144|
|Register         |        -|      -|     881|      -|
|ShiftMemory      |        -|      -|       0|      2|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|     881|   5673|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|   ~0   |     10|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+-------------------+---------+-------+---+-----+
    |            Instance            |       Module      | BRAM_18K| DSP48E| FF| LUT |
    +--------------------------------+-------------------+---------+-------+---+-----+
    |x_borderInterpolate_fu_736      |borderInterpolate  |        0|      0|  0|  398|
    |t_0_2_borderInterpolate_fu_744  |borderInterpolate  |        0|      0|  0|  398|
    |x_1_borderInterpolate_fu_752    |borderInterpolate  |        0|      0|  0|  398|
    |t_1_2_borderInterpolate_fu_760  |borderInterpolate  |        0|      0|  0|  398|
    |x_2_borderInterpolate_fu_768    |borderInterpolate  |        0|      0|  0|  398|
    |t_2_2_borderInterpolate_fu_776  |borderInterpolate  |        0|      0|  0|  398|
    |t_borderInterpolate_fu_784      |borderInterpolate  |        0|      0|  0|  398|
    |t_0_1_borderInterpolate_fu_792  |borderInterpolate  |        0|      0|  0|  398|
    |t_1_borderInterpolate_fu_800    |borderInterpolate  |        0|      0|  0|  398|
    |t_1_1_borderInterpolate_fu_808  |borderInterpolate  |        0|      0|  0|  398|
    |t_2_borderInterpolate_fu_816    |borderInterpolate  |        0|      0|  0|  398|
    |t_2_1_borderInterpolate_fu_824  |borderInterpolate  |        0|      0|  0|  398|
    +--------------------------------+-------------------+---------+-------+---+-----+
    |Total                           |                   |        0|      0|  0| 4776|
    +--------------------------------+-------------------+---------+-------+---+-----+

    * Memory: 
    +-----------------+----------------------------------------------------+---------+------+-----+------+-------------+
    |      Memory     |                       Module                       | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------------------------------------+---------+------+-----+------+-------------+
    |k_buf_0_val_0_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    |k_buf_0_val_1_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    |k_buf_0_val_2_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    |k_buf_1_val_0_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    |k_buf_1_val_1_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    |k_buf_1_val_2_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    |k_buf_2_val_0_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    |k_buf_2_val_1_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    |k_buf_2_val_2_U  |Filter2D_32_32_int_int_480_640_3_3_s_k_buf_0_val_0  |        1|   640|    8|     1|         5120|
    +-----------------+----------------------------------------------------+---------+------+-----+------+-------------+
    |Total            |                                                    |        9|  5760|   72|     9|        46080|
    +-----------------+----------------------------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |or_cond217_i_reg_2885  |  0|   1|    1|          0|
    |tmp_7_reg_2876         |  0|   1|    1|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  |  0|   2|    2|          0|
    +-----------------------+---+----+-----+-----------+

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_1095_p2                   |     +    |      0|  0|  13|          13|           2|
    |ImagLoc_y_fu_993_p2                    |     +    |      0|  0|  13|          13|           4|
    |col_assign_1_fu_1245_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_1_fu_1438_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_2_fu_1500_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_3_fu_1376_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_0_1_fu_1414_p2            |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_1_1_fu_1476_p2            |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_1_fu_1457_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_2_1_fu_1538_p2            |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_2_fu_1519_p2              |     +    |      0|  0|   2|           2|           2|
    |col_assign_4_fu_1395_p2                |     +    |      0|  0|   2|           2|           2|
    |col_assign_fu_1178_p2                  |     +    |      0|  0|   2|           2|           2|
    |col_assign_s_fu_1312_p2                |     +    |      0|  0|   2|           2|           2|
    |heightloop_fu_934_p2                   |     +    |      0|  0|  13|          13|           3|
    |i_V_fu_981_p2                          |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_1068_p2                         |     +    |      0|  0|  12|          12|           1|
    |p_Val2_1_fu_2006_p2                    |     +    |      0|  0|  11|          11|          11|
    |p_Val2_2_0_1_2_fu_1986_p2              |     +    |      0|  0|  11|          11|          11|
    |p_Val2_2_1_1_2_fu_2137_p2              |     +    |      0|  0|  11|          11|          11|
    |p_Val2_2_2_1_2_fu_2288_p2              |     +    |      0|  0|  11|          11|          11|
    |p_Val2_4_fu_2157_p2                    |     +    |      0|  0|  11|          11|          11|
    |p_Val2_s_fu_2308_p2                    |     +    |      0|  0|  11|          11|          11|
    |ref_fu_962_p2                          |     +    |      0|  0|  13|          13|           2|
    |tmp_1_fu_946_p2                        |     +    |      0|  0|  13|          13|           3|
    |widthloop_fu_940_p2                    |     +    |      0|  0|  13|          13|           2|
    |y_1_2_1_fu_1053_p2                     |     +    |      0|  0|  13|          13|           4|
    |y_1_2_fu_1047_p2                       |     +    |      0|  0|  13|          13|           4|
    |locy_0_1_fu_1626_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_0_2_fu_1135_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_1_1_fu_1738_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_1_2_fu_1202_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_1_fu_1700_p2                      |     -    |      0|  0|   2|           2|           2|
    |locy_2_1_fu_1850_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_2_2_fu_1269_p2                    |     -    |      0|  0|   2|           2|           2|
    |locy_2_fu_1812_p2                      |     -    |      0|  0|   2|           2|           2|
    |locy_fu_1588_p2                        |     -    |      0|  0|   2|           2|           2|
    |p_Val2_2_0_0_2_fu_1946_p2              |     -    |      0|  0|   9|           9|           9|
    |p_Val2_2_0_1_fu_1968_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_0_2_fu_1996_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_1_0_2_fu_2097_p2              |     -    |      0|  0|   9|           9|           9|
    |p_Val2_2_1_1_fu_2119_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_1_2_fu_2147_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_2_0_2_fu_2248_p2              |     -    |      0|  0|   9|           9|           9|
    |p_Val2_2_2_1_fu_2270_p2                |     -    |      0|  0|  11|          11|          11|
    |p_Val2_2_2_2_fu_2298_p2                |     -    |      0|  0|  11|          11|          11|
    |p_dst_data_stream_0_V_din              |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_1_V_din              |  Select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_2_V_din              |  Select  |      0|  0|   8|           1|           8|
    |p_i_2_cast_cast_fu_1040_p3             |  Select  |      0|  0|   3|           1|           3|
    |sel_tmp10_fu_1751_p3                   |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp13_fu_1825_p3                   |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp16_fu_1863_p3                   |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp1_fu_1601_p3                    |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp5_fu_1639_p3                    |  Select  |      0|  0|   8|           1|           8|
    |sel_tmp9_fu_1713_p3                    |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_0_1_3_fu_1614_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_val_1_1_3_fu_1652_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_0_1_3_fu_1726_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_1_val_1_1_3_fu_1764_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_0_1_3_fu_1838_p3  |  Select  |      0|  0|   8|           1|           8|
    |src_kernel_win_2_val_1_1_3_fu_1876_p3  |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_314                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_362                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_376                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_390                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_730                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_737                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_746                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_753                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_762                         |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_769                         |    and   |      0|  0|   2|           1|           1|
    |or_cond217_i_fu_1090_p2                |    and   |      0|  0|   2|           1|           1|
    |or_cond3_1_fu_1226_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond3_2_fu_1293_p2                  |    and   |      0|  0|   2|           1|           1|
    |or_cond3_fu_1159_p2                    |    and   |      0|  0|   2|           1|           1|
    |or_cond_2_fu_1026_p2                   |    and   |      0|  0|   2|           1|           1|
    |overflow_1_fu_2197_p2                  |    and   |      0|  0|   2|           1|           1|
    |overflow_2_fu_2348_p2                  |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_2046_p2                    |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_1084_p2                       |   icmp   |      0|  0|  13|          11|           1|
    |icmp_fu_1015_p2                        |   icmp   |      0|  0|  14|          12|           1|
    |not_i_i_i1_fu_2191_p2                  |   icmp   |      0|  0|   3|           3|           1|
    |not_i_i_i2_fu_2342_p2                  |   icmp   |      0|  0|   3|           3|           1|
    |not_i_i_i_fu_2040_p2                   |   icmp   |      0|  0|   3|           3|           1|
    |sel_tmp11_fu_1758_p2                   |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp12_fu_1820_p2                   |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp14_fu_1832_p2                   |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp15_fu_1858_p2                   |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp17_fu_1870_p2                   |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp2_fu_1608_p2                    |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp3_fu_1720_p2                    |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp4_fu_1634_p2                    |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp6_fu_1646_p2                    |   icmp   |      0|  0|   2|           2|           1|
    |sel_tmp7_fu_1746_p2                    |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp8_fu_1708_p2                    |   icmp   |      0|  0|   2|           2|           2|
    |sel_tmp_fu_1596_p2                     |   icmp   |      0|  0|   2|           2|           2|
    |tmp_13_fu_1154_p2                      |   icmp   |      0|  0|  17|          14|          14|
    |tmp_14_fu_1173_p2                      |   icmp   |      0|  0|  16|          13|          13|
    |tmp_34_2_fu_1021_p2                    |   icmp   |      0|  0|  16|          13|          13|
    |tmp_39_1_fu_1221_p2                    |   icmp   |      0|  0|  17|          14|          14|
    |tmp_39_2_fu_1288_p2                    |   icmp   |      0|  0|  17|          14|          14|
    |tmp_3_fu_976_p2                        |   icmp   |      0|  0|  16|          13|          13|
    |tmp_42_1_fu_1240_p2                    |   icmp   |      0|  0|  16|          13|          13|
    |tmp_42_2_fu_1307_p2                    |   icmp   |      0|  0|  16|          13|          13|
    |tmp_4_fu_987_p2                        |   icmp   |      0|  0|  14|          12|           3|
    |tmp_6_fu_999_p2                        |   icmp   |      0|  0|  16|          13|           2|
    |tmp_7_fu_1063_p2                       |   icmp   |      0|  0|  16|          13|          13|
    |ap_sig_bdd_149                         |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_171                         |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_1127_p2                     |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i1_99_fu_2207_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i2_101_fu_2358_p2                |    or    |      0|  0|   2|           1|           1|
    |tmp_i_i_98_fu_2056_p2                  |    or    |      0|  0|   2|           1|           1|
    |p_neg218_i_cast_fu_956_p2              |    xor   |      0|  0|   2|           2|           2|
    |rev1_fu_1215_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev2_fu_1282_p2                        |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_1148_p2                         |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i1_fu_2185_p2                    |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i2_fu_2336_p2                    |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_i_fu_2034_p2                     |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 751|         578|         536|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |                           Name                           | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2  |   8|          4|    8|         32|
    |ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2  |   8|          4|    8|         32|
    |p_012_0_i_reg_548                                         |  12|          2|   12|         24|
    |p_025_0_i_reg_559                                         |  12|          2|   12|         24|
    |src_kernel_win_0_val_0_1_fu_134                           |   8|          3|    8|         24|
    |src_kernel_win_0_val_1_1_fu_150                           |   8|          3|    8|         24|
    |src_kernel_win_0_val_2_1_fu_146                           |   8|          6|    8|         48|
    |src_kernel_win_1_val_0_1_fu_170                           |   8|          3|    8|         24|
    |src_kernel_win_1_val_1_1_fu_186                           |   8|          3|    8|         24|
    |src_kernel_win_1_val_2_1_fu_182                           |   8|          6|    8|         48|
    |src_kernel_win_2_val_0_1_fu_206                           |   8|          3|    8|         24|
    |src_kernel_win_2_val_1_1_fu_222                           |   8|          3|    8|         24|
    |src_kernel_win_2_val_2_1_fu_218                           |   8|          6|    8|         48|
    +----------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                     | 144|         64|  144|        528|
    +----------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+-----+-----------+
    |                           Name                           | FF | Bits| Const Bits|
    +----------------------------------------------------------+----+-----+-----------+
    |ImagLoc_y_reg_2822                                        |  13|   13|          0|
    |ap_CS_fsm                                                 |   2|    2|          0|
    |ap_reg_phiprechg_src_kernel_win_0_val_0_0_reg_669pp0_it2  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_680pp0_it2  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_1_val_0_0_reg_691pp0_it2  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_1_val_1_0_reg_702pp0_it2  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_2_val_0_0_reg_713pp0_it2  |   8|    8|          0|
    |ap_reg_phiprechg_src_kernel_win_2_val_1_0_reg_724pp0_it2  |   8|    8|          0|
    |ap_reg_phiprechg_tmp_42_0_pr1_reg_570pp0_it1              |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_1_pr1_reg_603pp0_it1              |   1|    1|          0|
    |ap_reg_phiprechg_tmp_42_2_pr1_reg_636pp0_it1              |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                                     |   1|    1|          0|
    |ap_reg_ppstg_brmerge_reg_2922_pp0_it1                     |   1|    1|          0|
    |ap_reg_ppstg_locy_0_2_reg_2926_pp0_it1                    |   2|    2|          0|
    |ap_reg_ppstg_locy_1_2_reg_2976_pp0_it1                    |   2|    2|          0|
    |ap_reg_ppstg_locy_2_2_reg_3026_pp0_it1                    |   2|    2|          0|
    |ap_reg_ppstg_or_cond3_1_reg_2984_pp0_it1                  |   1|    1|          0|
    |ap_reg_ppstg_or_cond3_2_reg_3034_pp0_it1                  |   1|    1|          0|
    |ap_reg_ppstg_or_cond3_reg_2934_pp0_it1                    |   1|    1|          0|
    |ap_reg_ppstg_tmp_13_reg_2930_pp0_it1                      |   1|    1|          0|
    |ap_reg_ppstg_tmp_17_reg_2938_pp0_it1                      |   1|    1|          0|
    |ap_reg_ppstg_tmp_30_reg_2988_pp0_it1                      |   1|    1|          0|
    |ap_reg_ppstg_tmp_39_1_reg_2980_pp0_it1                    |   1|    1|          0|
    |ap_reg_ppstg_tmp_39_2_reg_3030_pp0_it1                    |   1|    1|          0|
    |ap_reg_ppstg_tmp_40_reg_3038_pp0_it1                      |   1|    1|          0|
    |brmerge_reg_2922                                          |   1|    1|          0|
    |col_assign_1_reg_2999                                     |   2|    2|          0|
    |col_assign_3_1_reg_3193                                   |   2|    2|          0|
    |col_assign_3_2_reg_3223                                   |   2|    2|          0|
    |col_assign_3_reg_3163                                     |   2|    2|          0|
    |col_assign_reg_2949                                       |   2|    2|          0|
    |col_assign_s_reg_3049                                     |   2|    2|          0|
    |col_buf_0_val_0_0_1_fu_254                                |   8|    8|          0|
    |col_buf_0_val_0_0_2_fu_258                                |   8|    8|          0|
    |col_buf_0_val_0_0_3_fu_262                                |   8|    8|          0|
    |col_buf_0_val_0_0_fu_350                                  |   8|    8|          0|
    |col_buf_1_val_0_0_1_fu_214                                |   8|    8|          0|
    |col_buf_1_val_0_0_2_fu_230                                |   8|    8|          0|
    |col_buf_1_val_0_0_3_fu_238                                |   8|    8|          0|
    |col_buf_1_val_0_0_fu_354                                  |   8|    8|          0|
    |col_buf_2_val_0_0_1_fu_142                                |   8|    8|          0|
    |col_buf_2_val_0_0_2_fu_158                                |   8|    8|          0|
    |col_buf_2_val_0_0_3_fu_166                                |   8|    8|          0|
    |col_buf_2_val_0_0_fu_358                                  |   8|    8|          0|
    |cols_cast1_reg_2759                                       |  12|   14|          2|
    |heightloop_reg_2766                                       |  13|   13|          0|
    |i_V_reg_2812                                              |  12|   12|          0|
    |k_buf_0_val_0_addr_reg_2904                               |  10|   10|          0|
    |k_buf_0_val_1_addr_reg_2910                               |  10|   10|          0|
    |k_buf_0_val_2_addr_reg_2916                               |  10|   10|          0|
    |k_buf_1_val_0_addr_reg_2958                               |  10|   10|          0|
    |k_buf_1_val_1_addr_reg_2964                               |  10|   10|          0|
    |k_buf_1_val_2_addr_reg_2970                               |  10|   10|          0|
    |k_buf_2_val_0_addr_reg_3008                               |  10|   10|          0|
    |k_buf_2_val_1_addr_reg_3014                               |  10|   10|          0|
    |k_buf_2_val_2_addr_reg_3020                               |  10|   10|          0|
    |locy_0_2_reg_2926                                         |   2|    2|          0|
    |locy_1_2_reg_2976                                         |   2|    2|          0|
    |locy_2_2_reg_3026                                         |   2|    2|          0|
    |or_cond217_i_reg_2885                                     |   1|    1|          0|
    |or_cond3_1_reg_2984                                       |   1|    1|          0|
    |or_cond3_2_reg_3034                                       |   1|    1|          0|
    |or_cond3_reg_2934                                         |   1|    1|          0|
    |or_cond_2_reg_2834                                        |   1|    1|          0|
    |p_012_0_i_reg_548                                         |  12|   12|          0|
    |p_025_0_i_reg_559                                         |  12|   12|          0|
    |p_i_2_cast_cast_reg_2843                                  |   2|    2|          0|
    |p_neg218_i_cast_reg_2783                                  |   2|    2|          0|
    |ref_reg_2799                                              |  13|   13|          0|
    |right_border_buf_0_val_0_0_fu_314                         |   8|    8|          0|
    |right_border_buf_0_val_0_1_fu_318                         |   8|    8|          0|
    |right_border_buf_0_val_0_2_fu_322                         |   8|    8|          0|
    |right_border_buf_0_val_1_0_reg_3148                       |   8|    8|          0|
    |right_border_buf_0_val_1_2_1_fu_246                       |   8|    8|          0|
    |right_border_buf_0_val_1_2_2_fu_250                       |   8|    8|          0|
    |right_border_buf_0_val_1_2_fu_242                         |   8|    8|          0|
    |right_border_buf_0_val_2_0_reg_3143                       |   8|    8|          0|
    |right_border_buf_1_val_0_0_fu_326                         |   8|    8|          0|
    |right_border_buf_1_val_0_1_fu_330                         |   8|    8|          0|
    |right_border_buf_1_val_0_2_fu_334                         |   8|    8|          0|
    |right_border_buf_1_val_1_0_reg_3178                       |   8|    8|          0|
    |right_border_buf_1_val_1_2_1_fu_270                       |   8|    8|          0|
    |right_border_buf_1_val_1_2_2_fu_274                       |   8|    8|          0|
    |right_border_buf_1_val_1_2_fu_266                         |   8|    8|          0|
    |right_border_buf_1_val_2_0_reg_3173                       |   8|    8|          0|
    |right_border_buf_2_val_0_0_fu_338                         |   8|    8|          0|
    |right_border_buf_2_val_0_1_fu_342                         |   8|    8|          0|
    |right_border_buf_2_val_0_2_fu_346                         |   8|    8|          0|
    |right_border_buf_2_val_1_0_reg_3208                       |   8|    8|          0|
    |right_border_buf_2_val_1_2_1_fu_194                       |   8|    8|          0|
    |right_border_buf_2_val_1_2_2_fu_202                       |   8|    8|          0|
    |right_border_buf_2_val_1_2_fu_178                         |   8|    8|          0|
    |right_border_buf_2_val_2_0_reg_3203                       |   8|    8|          0|
    |src_kernel_win_0_val_0_1_6_reg_3233                       |   8|    8|          0|
    |src_kernel_win_0_val_0_1_fu_134                           |   8|    8|          0|
    |src_kernel_win_0_val_0_2_fu_138                           |   8|    8|          0|
    |src_kernel_win_0_val_1_1_6_reg_3243                       |   8|    8|          0|
    |src_kernel_win_0_val_1_1_fu_150                           |   8|    8|          0|
    |src_kernel_win_0_val_1_2_fu_154                           |   8|    8|          0|
    |src_kernel_win_0_val_2_0_reg_3156                         |   8|    8|          0|
    |src_kernel_win_0_val_2_1_9_reg_3238                       |   8|    8|          0|
    |src_kernel_win_0_val_2_1_fu_146                           |   8|    8|          0|
    |src_kernel_win_0_val_2_2_fu_162                           |   8|    8|          0|
    |src_kernel_win_1_val_0_1_6_reg_3248                       |   8|    8|          0|
    |src_kernel_win_1_val_0_1_fu_170                           |   8|    8|          0|
    |src_kernel_win_1_val_0_2_fu_174                           |   8|    8|          0|
    |src_kernel_win_1_val_1_1_6_reg_3258                       |   8|    8|          0|
    |src_kernel_win_1_val_1_1_fu_186                           |   8|    8|          0|
    |src_kernel_win_1_val_1_2_fu_190                           |   8|    8|          0|
    |src_kernel_win_1_val_2_0_reg_3186                         |   8|    8|          0|
    |src_kernel_win_1_val_2_1_9_reg_3253                       |   8|    8|          0|
    |src_kernel_win_1_val_2_1_fu_182                           |   8|    8|          0|
    |src_kernel_win_1_val_2_2_fu_198                           |   8|    8|          0|
    |src_kernel_win_2_val_0_1_6_reg_3263                       |   8|    8|          0|
    |src_kernel_win_2_val_0_1_fu_206                           |   8|    8|          0|
    |src_kernel_win_2_val_0_2_fu_210                           |   8|    8|          0|
    |src_kernel_win_2_val_1_1_6_reg_3273                       |   8|    8|          0|
    |src_kernel_win_2_val_1_1_fu_222                           |   8|    8|          0|
    |src_kernel_win_2_val_1_2_fu_226                           |   8|    8|          0|
    |src_kernel_win_2_val_2_0_reg_3216                         |   8|    8|          0|
    |src_kernel_win_2_val_2_1_9_reg_3268                       |   8|    8|          0|
    |src_kernel_win_2_val_2_1_fu_218                           |   8|    8|          0|
    |src_kernel_win_2_val_2_2_fu_234                           |   8|    8|          0|
    |tmp_12_reg_2889                                           |   2|    2|          0|
    |tmp_13_reg_2930                                           |   1|    1|          0|
    |tmp_14_reg_2942                                           |   1|    1|          0|
    |tmp_15_reg_2899                                           |   2|    2|          0|
    |tmp_17_reg_2938                                           |   1|    1|          0|
    |tmp_1_reg_2776                                            |  13|   13|          0|
    |tmp_28_reg_2953                                           |   2|    2|          0|
    |tmp_30_reg_2988                                           |   1|    1|          0|
    |tmp_38_reg_3003                                           |   2|    2|          0|
    |tmp_39_1_reg_2980                                         |   1|    1|          0|
    |tmp_39_2_reg_3030                                         |   1|    1|          0|
    |tmp_40_reg_3038                                           |   1|    1|          0|
    |tmp_42_1_reg_2992                                         |   1|    1|          0|
    |tmp_42_2_reg_3042                                         |   1|    1|          0|
    |tmp_4_reg_2817                                            |   1|    1|          0|
    |tmp_5_reg_2804                                            |   2|    2|          0|
    |tmp_6_reg_2829                                            |   1|    1|          0|
    |tmp_7_reg_2876                                            |   1|    1|          0|
    |tmp_9_reg_2839                                            |   1|    1|          0|
    |widthloop_reg_2771                                        |  13|   13|          0|
    |y_1_2_1_reg_2869                                          |  13|   13|          0|
    |y_1_2_reg_2862                                            |  13|   13|          0|
    +----------------------------------------------------------+----+-----+-----------+
    |Total                                                     | 881|  883|          2|
    +----------------------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs | Filter2D<32,32,int,int,480,640,3,3> | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs | Filter2D<32,32,int,int,480,640,3,3> | return value |
|ap_start                       |  in |    1| ap_ctrl_hs | Filter2D<32,32,int,int,480,640,3,3> | return value |
|ap_done                        | out |    1| ap_ctrl_hs | Filter2D<32,32,int,int,480,640,3,3> | return value |
|ap_idle                        | out |    1| ap_ctrl_hs | Filter2D<32,32,int,int,480,640,3,3> | return value |
|ap_ready                       | out |    1| ap_ctrl_hs | Filter2D<32,32,int,int,480,640,3,3> | return value |
|p_src_rows_V_read              |  in |   12|   ap_none  |          p_src_rows_V_read          |    scalar    |
|p_src_cols_V_read              |  in |   12|   ap_none  |          p_src_cols_V_read          |    scalar    |
|p_src_data_stream_0_V_dout     |  in |    8|   ap_fifo  |        p_src_data_stream_0_V        |    pointer   |
|p_src_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |        p_src_data_stream_0_V        |    pointer   |
|p_src_data_stream_0_V_read     | out |    1|   ap_fifo  |        p_src_data_stream_0_V        |    pointer   |
|p_src_data_stream_1_V_dout     |  in |    8|   ap_fifo  |        p_src_data_stream_1_V        |    pointer   |
|p_src_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |        p_src_data_stream_1_V        |    pointer   |
|p_src_data_stream_1_V_read     | out |    1|   ap_fifo  |        p_src_data_stream_1_V        |    pointer   |
|p_src_data_stream_2_V_dout     |  in |    8|   ap_fifo  |        p_src_data_stream_2_V        |    pointer   |
|p_src_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |        p_src_data_stream_2_V        |    pointer   |
|p_src_data_stream_2_V_read     | out |    1|   ap_fifo  |        p_src_data_stream_2_V        |    pointer   |
|p_dst_data_stream_0_V_din      | out |    8|   ap_fifo  |        p_dst_data_stream_0_V        |    pointer   |
|p_dst_data_stream_0_V_full_n   |  in |    1|   ap_fifo  |        p_dst_data_stream_0_V        |    pointer   |
|p_dst_data_stream_0_V_write    | out |    1|   ap_fifo  |        p_dst_data_stream_0_V        |    pointer   |
|p_dst_data_stream_1_V_din      | out |    8|   ap_fifo  |        p_dst_data_stream_1_V        |    pointer   |
|p_dst_data_stream_1_V_full_n   |  in |    1|   ap_fifo  |        p_dst_data_stream_1_V        |    pointer   |
|p_dst_data_stream_1_V_write    | out |    1|   ap_fifo  |        p_dst_data_stream_1_V        |    pointer   |
|p_dst_data_stream_2_V_din      | out |    8|   ap_fifo  |        p_dst_data_stream_2_V        |    pointer   |
|p_dst_data_stream_2_V_full_n   |  in |    1|   ap_fifo  |        p_dst_data_stream_2_V        |    pointer   |
|p_dst_data_stream_2_V_write    | out |    1|   ap_fifo  |        p_dst_data_stream_2_V        |    pointer   |
+-------------------------------+-----+-----+------------+-------------------------------------+--------------+

