// Seed: 653461764
program module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  assign id_3 = -1;
  wire id_5;
  module_2 modCall_1 ();
endmodule
module module_1;
  always id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_2 = id_1;
endmodule
module module_2 ();
  tri id_2, id_3;
  id_4 :
  assert property (@(posedge 1 or posedge 1'h0 ? id_1.id_1 - 1 : id_1) id_2) #id_5;
  parameter id_6 = -1;
endmodule
