 
****************************************
Report : power
        -analysis_effort low
Design : mips
Version: K-2015.06-SP5-6
Date   : Sun Dec  1 23:57:39 2019
****************************************


Library(s) Used:

    sclib_tsmc180_ss (File: /research/ece/lnis-teaching/Designkits/tsmc180nm/full_custom_lib/lib/sclib_tsmc180_ss_nldm.db)


Operating Conditions: PVT_1P8V_25C   Library: sclib_tsmc180_ss
Wire Load Model Mode: top


Global Operating Voltage = 1.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 610.4711 uW   (85%)
  Net Switching Power  = 110.3577 uW   (15%)
                         ---------
Total Dynamic Power    = 720.8289 uW  (100%)

Cell Leakage Power     =  21.1324 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.5062        1.5329e-02            8.6478            0.5216  (  72.35%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.1043        9.5029e-02           12.4845            0.1993  (  27.65%)
--------------------------------------------------------------------------------------------------
Total              0.6105 mW         0.1104 mW        21.1324 nW         0.7209 mW
1
