<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1166' type='llvm::MachineInstr * llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;() const'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2704' u='c' c='_ZN4llvm14CombinerHelper25matchCombineInsertVecEltsERNS_12MachineInstrERNS_15SmallVectorImplINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='795' u='c' c='_ZN4llvm22ModuloScheduleExpander14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='795' u='c' c='_ZN4llvm22ModuloScheduleExpander14splitLifetimesEPNS_17MachineBasicBlockERNS_15SmallVectorImplIS2_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='253' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='254' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='315' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='334' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='192' u='c' c='_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='218' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='221' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='229' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='230' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='239' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='420' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='2993' u='c' c='_ZNK4llvm16ARMBaseInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='541' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass32checkForProfitableCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12Ma287040'/>
