{"vcs1":{"timestamp_begin":1740049261.041639705, "rt":3.83, "ut":3.58, "st":0.19}}
{"vcselab":{"timestamp_begin":1740049264.950636453, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740049265.280187974, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740049260.747074766}
{"VCS_COMP_START_TIME": 1740049260.747074766}
{"VCS_COMP_END_TIME": 1740049265.583481418}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287852}}
{"vcselab": {"peak_mem": 150348}}
