

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_2_4_0_0_ap_fixed_21_8_5_3_0_config13_s'
================================================================
* Date:           Sun Aug 31 22:16:05 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myhls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.138 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      523|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|      360|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       18|     -|
|Register             |        -|      -|      223|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      223|      901|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_6ns_13_1_1_U1358  |mul_8ns_6ns_13_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_6ns_13_1_1_U1361  |mul_8ns_6ns_13_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_6ns_13_1_1_U1362  |mul_8ns_6ns_13_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_6ns_13_1_1_U1364  |mul_8ns_6ns_13_1_1  |        0|   0|  0|  40|    0|
    |mul_8ns_7s_15_1_1_U1356   |mul_8ns_7s_15_1_1   |        0|   0|  0|  40|    0|
    |mul_8ns_7s_15_1_1_U1359   |mul_8ns_7s_15_1_1   |        0|   0|  0|  40|    0|
    |mul_8ns_7s_15_1_1_U1360   |mul_8ns_7s_15_1_1   |        0|   0|  0|  40|    0|
    |mul_8ns_7s_15_1_1_U1363   |mul_8ns_7s_15_1_1   |        0|   0|  0|  40|    0|
    |mul_8ns_8s_16_1_1_U1357   |mul_8ns_8s_16_1_1   |        0|   0|  0|  40|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   0|  0| 360|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_1205_p2        |         +|   0|  0|  28|          21|          14|
    |add_ln73_432_fu_894_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln73_433_fu_996_p2     |         +|   0|  0|  21|          14|          14|
    |add_ln73_fu_866_p2         |         +|   0|  0|  19|          12|          12|
    |empty_60_fu_1050_p2        |         +|   0|  0|  25|          18|          18|
    |empty_fu_1032_p2           |         +|   0|  0|  24|          17|          17|
    |tmp17_fu_1183_p2           |         +|   0|  0|  19|          19|          19|
    |tmp18_fu_1106_p2           |         +|   0|  0|  26|          19|          19|
    |tmp19_fu_1096_p2           |         +|   0|  0|  24|          17|          17|
    |tmp20_fu_1122_p2           |         +|   0|  0|  24|          17|          17|
    |tmp21_fu_1112_p2           |         +|   0|  0|  23|          16|          16|
    |tmp22_fu_1174_p2           |         +|   0|  0|  16|          16|          16|
    |tmp23_fu_1138_p2           |         +|   0|  0|  16|          16|          16|
    |tmp24_fu_1128_p2           |         +|   0|  0|  22|          15|          15|
    |tmp25_fu_1164_p2           |         +|   0|  0|  22|          15|          15|
    |tmp26_fu_1144_p2           |         +|   0|  0|  21|          14|          14|
    |tmp27_fu_1154_p2           |         +|   0|  0|  20|          13|          13|
    |tmp961_fu_1191_p2          |         +|   0|  0|  19|          19|          19|
    |tmp_fu_1022_p2             |         +|   0|  0|  21|          14|          14|
    |sub_ln73_1507_fu_830_p2    |         -|   0|  0|  21|          14|          14|
    |sub_ln73_1508_fu_915_p2    |         -|   0|  0|  22|           1|          15|
    |sub_ln73_1509_fu_936_p2    |         -|   0|  0|  23|          16|          16|
    |sub_ln73_1510_fu_964_p2    |         -|   0|  0|  22|          15|          15|
    |sub_ln73_fu_806_p2         |         -|   0|  0|  21|          14|          14|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 523|         367|         375|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_done    |   9|          2|    1|          2|
    |ap_return  |   9|          2|   19|         38|
    +-----------+----+-----------+-----+-----------+
    |Total      |  18|          4|   20|         40|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_return_preg           |  19|   0|   21|          2|
    |mul_ln73_568_reg_484     |  13|   0|   13|          0|
    |mul_ln73_572_reg_488     |  13|   0|   13|          0|
    |mul_ln73_575_reg_492     |  13|   0|   13|          0|
    |mul_ln73_reg_480         |  13|   0|   13|          0|
    |p_read1043_reg_1234      |   8|   0|    8|          0|
    |p_read1144_reg_1228      |   8|   0|    8|          0|
    |p_read1245_reg_1222      |   8|   0|    8|          0|
    |p_read134_reg_1272       |   8|   0|    8|          0|
    |p_read336_reg_1267       |   8|   0|    8|          0|
    |p_read437_reg_1261       |   8|   0|    8|          0|
    |p_read538_reg_1256       |   8|   0|    8|          0|
    |p_read639_reg_1251       |   8|   0|    8|          0|
    |p_read740_reg_1245       |   8|   0|    8|          0|
    |p_read841_reg_1239       |   8|   0|    8|          0|
    |p_read_343_reg_1211      |   8|   0|    8|          0|
    |p_read_344_reg_1217      |   8|   0|    8|          0|
    |tmp18_reg_1278           |  19|   0|   19|          0|
    |tmp20_reg_1283           |  17|   0|   17|          0|
    |tmp22_reg_1288           |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 223|   0|  225|          2|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|ap_return    |  out|   21|  ap_ctrl_hs|  dense_latency<ap_ufixed<8, 2, 4, 0, 0>, ap_fixed<21, 8, 5, 3, 0>, config13>|  return value|
|p_read       |   in|    8|     ap_none|                                                                       p_read|        scalar|
|p_read1      |   in|    8|     ap_none|                                                                      p_read1|        scalar|
|p_read2      |   in|    8|     ap_none|                                                                      p_read2|        scalar|
|p_read3      |   in|    8|     ap_none|                                                                      p_read3|        scalar|
|p_read4      |   in|    8|     ap_none|                                                                      p_read4|        scalar|
|p_read5      |   in|    8|     ap_none|                                                                      p_read5|        scalar|
|p_read6      |   in|    8|     ap_none|                                                                      p_read6|        scalar|
|p_read7      |   in|    8|     ap_none|                                                                      p_read7|        scalar|
|p_read8      |   in|    8|     ap_none|                                                                      p_read8|        scalar|
|p_read9      |   in|    8|     ap_none|                                                                      p_read9|        scalar|
|p_read10     |   in|    8|     ap_none|                                                                     p_read10|        scalar|
|p_read11     |   in|    8|     ap_none|                                                                     p_read11|        scalar|
|p_read12     |   in|    8|     ap_none|                                                                     p_read12|        scalar|
|p_read13     |   in|    8|     ap_none|                                                                     p_read13|        scalar|
|p_read14     |   in|    8|     ap_none|                                                                     p_read14|        scalar|
|p_read15     |   in|    8|     ap_none|                                                                     p_read15|        scalar|
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

