Time resolution is 1 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /TOP_tb/uut/inst_sync/SYNC_OUT_reg_srl2/TChk142_2047 at time 585929 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 585929 ps, Data Event Time Stamp: 585812 ps, Ref Event Time Stamp: 585929 ps, Limit: 170 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/FDRE.v" Line 153: Timing violation in scope /TOP_tb/uut/inst_Control_Juego/enable_CompS_s_reg/TChk153_441 at time 8586250 ps $setuphold (posedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_p,in_clk_enable_p,C_dly,D_dly)  $hold violation detected. Time: 8586250 ps, Ref Event Time Stamp: 8586216 ps, Data Event Time Stamp: 8586250 ps, Limit: 241 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /TOP_tb/uut/inst_sync/SYNC_OUT_reg_srl2/TChk142_2047 at time 10585929 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 10585929 ps, Data Event Time Stamp: 10585812 ps, Ref Event Time Stamp: 10585929 ps, Limit: 170 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /TOP_tb/uut/inst_sync/SYNC_OUT_reg_srl2/TChk140_2045 at time 15585929 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 15585929 ps, Data Event Time Stamp: 15585812 ps, Ref Event Time Stamp: 15585929 ps, Limit: 170 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/SRL16E.v" Line 142: Timing violation in scope /TOP_tb/uut/inst_sync/SYNC_OUT_reg_srl2/TChk142_2047 at time 1205585929 ps $setuphold (posedge CLK,posedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 1205585929 ps, Data Event Time Stamp: 1205585812 ps, Ref Event Time Stamp: 1205585929 ps, Limit: 170 ps
WARNING: "/proj/rdi/data/CLs/5074560/data/verilog/src/unisims/SRL16E.v" Line 140: Timing violation in scope /TOP_tb/uut/inst_sync/SYNC_OUT_reg_srl2/TChk140_2045 at time 1210585929 ps $setuphold (posedge CLK,negedge D,(0:0:0),(0:0:0),notifier,sh_ce_clk_en_p,sh_ce_clk_en_p,CLK_dly,D_dly)  $setup violation detected. Time: 1210585929 ps, Data Event Time Stamp: 1210585812 ps, Ref Event Time Stamp: 1210585929 ps, Limit: 170 ps
