# Task List for HW Module and detailed design - v1.0

- [ ] Is the content of the Detailed design consistent with the Architecture?

- [ ] Are known issues, lesson learned or defects from other implemented project addressed?

- [ ] Are all supplier chip Errata handled appropriately?

- [ ] Is the schematic free of logical errors?

- [ ] Is verification planned for all essential parameters?
