#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov 14 09:19:38 2024
# Process ID: 16360
# Current directory: E:/MiniMIPS32/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2768 E:\MiniMIPS32\CPU\MiniMIPS32.xpr
# Log file: E:/MiniMIPS32/CPU/vivado.log
# Journal file: E:/MiniMIPS32/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/MiniMIPS32/CPU/MiniMIPS32.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/MiniMIPS32/TEMU/mips_sc/22arithlogic/arith_add/arithADD.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/admin/Desktop/fangcun inst/lb_inst.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'c:/Users/admin/Desktop/fangcun inst/lb_data.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 897.395 ; gain = 202.695
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'MiniMIPS32_SYS_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/data_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_data.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/and_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/arithADD.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_inst.coe'
INFO: [SIM-utils-43] Exported 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/lb_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj MiniMIPS32_SYS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/ip/clkdiv/clkdiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkdiv
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32
INFO: [VRFC 10-2458] undeclared symbol mem_din_o, assumed default net type wire [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:352]
INFO: [VRFC 10-2458] undeclared symbol wb_din_i, assumed default net type wire [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:364]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MiniMIPS32_SYS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/exe_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/exemem_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exemem_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/id_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/idexe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idexe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/if_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/ifid_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifid_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/memwb_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memwb_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/wb_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wb_stage
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim'
"xelab -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bb1d9b6b857a46b28863b191d55162ea --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot MiniMIPS32_SYS_tb_behav xil_defaultlib.MiniMIPS32_SYS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <data_ram> not found while processing module instance <data_ram0> [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32_SYS.v:40]
ERROR: [VRFC 10-3180] cannot find port 'mem2id_wd' on this module [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:338]
ERROR: [VRFC 10-3180] cannot find port 'mem2id_wreg' on this module [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:337]
ERROR: [VRFC 10-3180] cannot find port 'mem2id_wa' on this module [E:/MiniMIPS32/CPU/MiniMIPS32.srcs/sources_1/new/MiniMIPS32.v:336]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/MiniMIPS32/CPU/MiniMIPS32.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 969.164 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 09:21:33 2024...
