--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf -ucf atlys_vmodcam.ucf -ucf timing.ucf -ucf atlys.ucf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;

 348 paths analyzed, 143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.379ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_96 (SLICE_X30Y74.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.335ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X41Y42.C2      net (fanout=3)        2.826   Inst_SysCon/RstQ<99>
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      6.335ns (0.981ns logic, 5.354ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.571 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X41Y42.D4      net (fanout=2)        0.640   Inst_SysCon/RstDbncQ_5
    SLICE_X41Y42.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X41Y42.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.526ns (1.240ns logic, 3.286ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.482ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.571 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X41Y42.D2      net (fanout=2)        0.596   Inst_SysCon/RstDbncQ_6
    SLICE_X41Y42.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X41Y42.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.482ns (1.240ns logic, 3.242ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_98 (SLICE_X30Y74.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.295ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.147 - 0.156)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X41Y42.C2      net (fanout=3)        2.826   Inst_SysCon/RstQ<99>
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      6.295ns (0.941ns logic, 5.354ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.486ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.571 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X41Y42.D4      net (fanout=2)        0.640   Inst_SysCon/RstDbncQ_5
    SLICE_X41Y42.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X41Y42.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.486ns (1.200ns logic, 3.286ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.442ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.571 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X41Y42.D2      net (fanout=2)        0.596   Inst_SysCon/RstDbncQ_6
    SLICE_X41Y42.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X41Y42.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X30Y74.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.442ns (1.200ns logic, 3.242ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_99 (SLICE_X31Y74.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.667ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      6.299ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y74.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X41Y42.C2      net (fanout=3)        2.826   Inst_SysCon/RstQ<99>
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X31Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X31Y74.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (0.945ns logic, 5.354ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.571 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X41Y42.D4      net (fanout=2)        0.640   Inst_SysCon/RstDbncQ_5
    SLICE_X41Y42.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X41Y42.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X31Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X31Y74.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      4.490ns (1.204ns logic, 3.286ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_99 (FF)
  Requirement:          10.001ns
  Data Path Delay:      4.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (0.571 - 0.577)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_99
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.BQ      Tcko                  0.391   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X41Y42.D2      net (fanout=2)        0.596   Inst_SysCon/RstDbncQ_6
    SLICE_X41Y42.D       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o_SW0
    SLICE_X41Y42.C6      net (fanout=1)        0.118   N76
    SLICE_X41Y42.C       Tilo                  0.259   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X31Y74.CE      net (fanout=2)        2.528   Inst_SysCon/RstDbnc_RstQ[99]_OR_55_o
    SLICE_X31Y74.CLK     Tceck                 0.295   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    -------------------------------------------------  ---------------------------
    Total                                      4.446ns (1.204ns logic, 3.242ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_4 (SLICE_X41Y42.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_3 (FF)
  Destination:          Inst_SysCon/RstDbncQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_3 to Inst_SysCon/RstDbncQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_3
    SLICE_X41Y42.DX      net (fanout=2)        0.136   Inst_SysCon/RstDbncQ_3
    SLICE_X41Y42.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_4
                                                       Inst_SysCon/RstDbncQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstDbncQ_8 (SLICE_X41Y43.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstDbncQ_7 (FF)
  Destination:          Inst_SysCon/RstDbncQ_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstDbncQ_7 to Inst_SysCon/RstDbncQ_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.CQ      Tcko                  0.198   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_7
    SLICE_X41Y43.DX      net (fanout=2)        0.142   Inst_SysCon/RstDbncQ_7
    SLICE_X41Y43.CLK     Tckdi       (-Th)    -0.059   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_8
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/DcmProgReg_1 (SLICE_X28Y95.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/DcmProgReg_1 (FF)
  Destination:          Inst_SysCon/DcmProgReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 10.001ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/DcmProgReg_1 to Inst_SysCon/DcmProgReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y95.AQ      Tcko                  0.200   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1
    SLICE_X28Y95.A6      net (fanout=2)        0.023   Inst_SysCon/DcmProgReg<1>
    SLICE_X28Y95.CLK     Tah         (-Th)    -0.190   Inst_SysCon/DcmProgReg<1>
                                                       Inst_SysCon/DcmProgReg_1_rstpot1
                                                       Inst_SysCon/DcmProgReg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 99.99 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.575ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.011ns (period - min period limit)
  Period: 10.001ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Logical resource: Inst_SysCon/Inst_dcm_recfg/dcm_clkgen_inst/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: Inst_SysCon/SysConCLK_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;

 2991 paths analyzed, 561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.830ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_21 (SLICE_X2Y79.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.769ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.600 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y72.C4       net (fanout=3)        2.213   Inst_FBCtl/p1_wr_empty
    SLICE_X2Y72.C        Tilo                  0.204   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X2Y72.A1       net (fanout=1)        0.474   Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      6.769ns (3.119ns logic, 3.650ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.531ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.600 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.CQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y74.A1       net (fanout=36)       2.654   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/p3_cmd_byte_addr<21>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A2       net (fanout=1)        0.619   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      5.531ns (1.295ns logic, 4.236ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_21 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.221ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.600 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd1 to Inst_FBCtl/pa_wr_addr_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.AQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y74.A3       net (fanout=36)       1.344   Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/p3_cmd_byte_addr<21>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A2       net (fanout=1)        0.619   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.442   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_21
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (1.295ns logic, 2.926ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_22 (SLICE_X2Y79.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.758ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.600 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y72.C4       net (fanout=3)        2.213   Inst_FBCtl/p1_wr_empty
    SLICE_X2Y72.C        Tilo                  0.204   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X2Y72.A1       net (fanout=1)        0.474   Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      6.758ns (3.108ns logic, 3.650ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.520ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.600 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.CQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y74.A1       net (fanout=36)       2.654   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/p3_cmd_byte_addr<21>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A2       net (fanout=1)        0.619   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      5.520ns (1.284ns logic, 4.236ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_22 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.600 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd1 to Inst_FBCtl/pa_wr_addr_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.AQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y74.A3       net (fanout=36)       1.344   Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/p3_cmd_byte_addr<21>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A2       net (fanout=1)        0.619   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.431   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_22
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (1.284ns logic, 2.926ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pa_wr_addr_20 (SLICE_X2Y79.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.600 - 0.626)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y72.C4       net (fanout=3)        2.213   Inst_FBCtl/p1_wr_empty
    SLICE_X2Y72.C        Tilo                  0.204   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X2Y72.A1       net (fanout=1)        0.474   Inst_FBCtl/Reset_OR_DriverANDClockEnable681
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      6.752ns (3.102ns logic, 3.650ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.514ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.600 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd2 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.CQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y74.A1       net (fanout=36)       2.654   Inst_FBCtl/stateWrA_FSM_FFd2
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/p3_cmd_byte_addr<21>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A2       net (fanout=1)        0.619   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      5.514ns (1.278ns logic, 4.236ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrA_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pa_wr_addr_20 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.204ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.600 - 0.628)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrA_FSM_FFd1 to Inst_FBCtl/pa_wr_addr_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.AQ       Tcko                  0.391   Inst_FBCtl/stateWrA_FSM_FFd2
                                                       Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y74.A3       net (fanout=36)       1.344   Inst_FBCtl/stateWrA_FSM_FFd1
    SLICE_X3Y74.A        Tilo                  0.259   Inst_FBCtl/p3_cmd_byte_addr<21>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A2       net (fanout=1)        0.619   Inst_FBCtl/Reset_OR_DriverANDClockEnable683
    SLICE_X2Y72.A        Tilo                  0.203   Inst_FBCtl/Mcount_pa_wr_cnt_lut<0>
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable686
    SLICE_X2Y79.SR       net (fanout=6)        0.963   Inst_FBCtl/Reset_OR_DriverANDClockEnable68
    SLICE_X2Y79.CLK      Tsrck                 0.425   Inst_FBCtl/pa_wr_addr<22>
                                                       Inst_FBCtl/pa_wr_addr_20
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (1.278ns logic, 2.926ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.CQ       Tcko                  0.198   Inst_FBCtl/p1_wr_data_15
                                                       Inst_FBCtl/p1_wr_data_14
    MCB_X0Y1.P1WRDATA14  net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_14
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.DQ       Tcko                  0.198   Inst_FBCtl/p1_wr_data_15
                                                       Inst_FBCtl/p1_wr_data_15
    MCB_X0Y1.P1WRDATA15  net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_15
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.BQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_3
                                                       Inst_FBCtl/p1_wr_data_1
    MCB_X0Y1.P1WRDATA1   net (fanout=1)        0.123   Inst_FBCtl/p1_wr_data_1
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.368ns (0.245ns logic, 0.123ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;

 2997 paths analyzed, 561 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.190ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_1 (SLICE_X6Y71.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.586 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y75.C3       net (fanout=3)        2.583   Inst_FBCtl/p2_wr_empty
    SLICE_X7Y75.C        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X7Y75.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (3.230ns logic, 3.882ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.142ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.586 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.AQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X7Y74.A4       net (fanout=36)       2.633   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X7Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A6       net (fanout=1)        0.279   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      5.142ns (1.368ns logic, 3.774ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.132ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.586 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X7Y74.A3       net (fanout=36)       2.623   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X7Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A6       net (fanout=1)        0.279   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.442   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      5.132ns (1.368ns logic, 3.764ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_3 (SLICE_X6Y71.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.109ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.586 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y75.C3       net (fanout=3)        2.583   Inst_FBCtl/p2_wr_empty
    SLICE_X7Y75.C        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X7Y75.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.439   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      7.109ns (3.227ns logic, 3.882ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.139ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.586 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.AQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X7Y74.A4       net (fanout=36)       2.633   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X7Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A6       net (fanout=1)        0.279   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.439   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (1.365ns logic, 3.774ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.586 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X7Y74.A3       net (fanout=36)       2.623   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X7Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A6       net (fanout=1)        0.279   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.439   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      5.129ns (1.365ns logic, 3.764ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_2 (SLICE_X6Y71.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.586 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y75.C3       net (fanout=3)        2.583   Inst_FBCtl/p2_wr_empty
    SLICE_X7Y75.C        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X7Y75.A2       net (fanout=1)        0.437   Inst_FBCtl/Reset_OR_DriverANDClockEnable451
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (3.219ns logic, 3.882ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.131ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.586 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.AQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X7Y74.A4       net (fanout=36)       2.633   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X7Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A6       net (fanout=1)        0.279   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.131ns (1.357ns logic, 3.774ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.121ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.586 - 0.619)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y57.CQ       Tcko                  0.408   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X7Y74.A3       net (fanout=36)       2.623   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X7Y74.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A6       net (fanout=1)        0.279   Inst_FBCtl/Reset_OR_DriverANDClockEnable453
    SLICE_X7Y75.A        Tilo                  0.259   Inst_FBCtl/Reset_OR_DriverANDClockEnable452
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable456
    SLICE_X6Y71.SR       net (fanout=6)        0.862   Inst_FBCtl/Reset_OR_DriverANDClockEnable45
    SLICE_X6Y71.CLK      Tsrck                 0.431   Inst_FBCtl/pb_wr_addr<3>
                                                       Inst_FBCtl/pb_wr_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.357ns logic, 3.764ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_12 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_12 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.AQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_12
    MCB_X0Y1.P2WRDATA12  net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_12
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.DQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2WRDATA15  net (fanout=1)        0.123   Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.243ns logic, 0.123ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_14 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_14 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.CQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_15
                                                       Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2WRDATA14  net (fanout=1)        0.157   Inst_FBCtl/p2_wr_data_14
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 0.926ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 2.131ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y2.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.926ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.260ns
  Low pulse: 4.630ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;

 6260 paths analyzed, 1452 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.199ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (SLICE_X46Y22.A3), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/state_FSM_FFd1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.620ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/state_FSM_FFd1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y31.AQ      Tcko                  0.391   Inst_camctlA/state_FSM_FFd3
                                                       Inst_camctlA/state_FSM_FFd1
    SLICE_X42Y18.D1      net (fanout=29)       3.203   Inst_camctlA/state_FSM_FFd1
    SLICE_X42Y18.D       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In1
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In1
    SLICE_X46Y22.B1      net (fanout=1)        0.876   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In1
    SLICE_X46Y22.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In3
    SLICE_X46Y22.A3      net (fanout=1)        0.399   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In3
    SLICE_X46Y22.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.620ns (1.142ns logic, 4.478ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.961ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.451 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X42Y17.B5      net (fanout=11)       1.712   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X42Y17.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X46Y22.B6      net (fanout=4)        0.708   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y22.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In3
    SLICE_X46Y22.A3      net (fanout=1)        0.399   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In3
    SLICE_X46Y22.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.961ns (1.142ns logic, 2.819ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/sclCnt_1 (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd4 (FF)
  Requirement:          41.670ns
  Data Path Delay:      3.817ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.232 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/sclCnt_1 to Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y26.AMUX    Tshcko                0.455   Inst_camctlA/Inst_TWICtl/sclCnt<4>
                                                       Inst_camctlA/Inst_TWICtl/sclCnt_1
    SLICE_X47Y26.B1      net (fanout=4)        0.625   Inst_camctlA/Inst_TWICtl/sclCnt<1>
    SLICE_X47Y26.B       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/Mcount_sclCnt_xor<4>111
    SLICE_X47Y26.C4      net (fanout=6)        0.322   Inst_camctlA/Inst_TWICtl/Mcount_sclCnt_xor<4>11
    SLICE_X47Y26.C       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/sclCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd3-In41
    SLICE_X46Y22.B4      net (fanout=14)       0.952   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3-In4
    SLICE_X46Y22.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In3
    SLICE_X46Y22.A3      net (fanout=1)        0.399   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In3
    SLICE_X46Y22.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.817ns (1.519ns logic, 2.298ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (SLICE_X46Y24.A5), 32 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.408ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.450 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y2.AQ       Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dSda
                                                       Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X42Y17.B5      net (fanout=11)       1.712   Inst_camctlA/Inst_TWICtl/dSda
    SLICE_X42Y17.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X47Y25.A1      net (fanout=4)        1.407   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X47Y25.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1154_o_AND_149_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y24.B1      net (fanout=1)        0.719   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y24.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y24.A5      net (fanout=1)        0.169   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X46Y24.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.401ns logic, 4.007ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/dScl (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.663ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.450 - 0.514)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/dScl to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y13.AQ      Tcko                  0.391   Inst_camctlA/Inst_TWICtl/dScl
                                                       Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X42Y17.B2      net (fanout=7)        0.967   Inst_camctlA/Inst_TWICtl/dScl
    SLICE_X42Y17.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X47Y25.A1      net (fanout=4)        1.407   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X47Y25.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1154_o_AND_149_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y24.B1      net (fanout=1)        0.719   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y24.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y24.A5      net (fanout=1)        0.169   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X46Y24.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.663ns (1.401ns logic, 3.262ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/Inst_TWICtl/rSda (FF)
  Destination:          Inst_camctlA/Inst_TWICtl/state_FSM_FFd2 (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.511ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.231 - 0.249)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/Inst_TWICtl/rSda to Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y21.AQ      Tcko                  0.447   Inst_camctlA/Inst_TWICtl/rSda
                                                       Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X42Y17.B3      net (fanout=5)        0.759   Inst_camctlA/Inst_TWICtl/rSda
    SLICE_X42Y17.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/busFreeCnt<5>
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In11
    SLICE_X47Y25.A1      net (fanout=4)        1.407   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X47Y25.A       Tilo                  0.259   Inst_camctlA/Inst_TWICtl/shiftBit_GND_1154_o_AND_149_o
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In1
    SLICE_X46Y24.B1      net (fanout=1)        0.719   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y24.B       Tilo                  0.205   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In2
    SLICE_X46Y24.A5      net (fanout=1)        0.169   Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In4
    SLICE_X46Y24.CLK     Tas                   0.341   Inst_camctlA/Inst_TWICtl/state_FSM_FFd3
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2-In7
                                                       Inst_camctlA/Inst_TWICtl/state_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.457ns logic, 3.054ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/RST_O (SLICE_X27Y15.A5), 44 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_12 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.251ns (Levels of Logic = 7)
  Clock Path Skew:      0.003ns (0.513 - 0.510)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_12 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y17.AQ      Tcko                  0.408   Inst_camctlB/rstCnt<15>
                                                       Inst_camctlB/rstCnt_12
    SLICE_X29Y15.C2      net (fanout=3)        0.862   Inst_camctlB/rstCnt<12>
    SLICE_X29Y15.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X29Y15.B1      net (fanout=1)        0.581   N4
    SLICE_X29Y15.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X29Y15.A5      net (fanout=2)        0.195   Inst_camctlB/_n01511
    SLICE_X29Y15.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X27Y15.C4      net (fanout=1)        0.481   N62
    SLICE_X27Y15.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X27Y15.D5      net (fanout=2)        0.217   Inst_camctlB/_n01381
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_159_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X27Y15.B2      net (fanout=2)        0.444   Inst_camctlB/PWR_159_o_rstCnt[21]_equal_2_o
    SLICE_X27Y15.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X27Y15.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X27Y15.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (2.284ns logic, 2.967ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_19 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      5.049ns (Levels of Logic = 7)
  Clock Path Skew:      0.004ns (0.513 - 0.509)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_19 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.DQ      Tcko                  0.408   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_19
    SLICE_X29Y15.C4      net (fanout=3)        0.660   Inst_camctlB/rstCnt<19>
    SLICE_X29Y15.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X29Y15.B1      net (fanout=1)        0.581   N4
    SLICE_X29Y15.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X29Y15.A5      net (fanout=2)        0.195   Inst_camctlB/_n01511
    SLICE_X29Y15.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X27Y15.C4      net (fanout=1)        0.481   N62
    SLICE_X27Y15.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X27Y15.D5      net (fanout=2)        0.217   Inst_camctlB/_n01381
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_159_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X27Y15.B2      net (fanout=2)        0.444   Inst_camctlB/PWR_159_o_rstCnt[21]_equal_2_o
    SLICE_X27Y15.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X27Y15.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X27Y15.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      5.049ns (2.284ns logic, 2.765ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/rstCnt_16 (FF)
  Destination:          Inst_camctlB/RST_O (FF)
  Requirement:          41.670ns
  Data Path Delay:      4.918ns (Levels of Logic = 7)
  Clock Path Skew:      0.004ns (0.513 - 0.509)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/rstCnt_16 to Inst_camctlB/RST_O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y18.AQ      Tcko                  0.408   Inst_camctlB/rstCnt<19>
                                                       Inst_camctlB/rstCnt_16
    SLICE_X29Y15.C5      net (fanout=3)        0.529   Inst_camctlB/rstCnt<16>
    SLICE_X29Y15.C       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511_SW0
    SLICE_X29Y15.B1      net (fanout=1)        0.581   N4
    SLICE_X29Y15.B       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01511
    SLICE_X29Y15.A5      net (fanout=2)        0.195   Inst_camctlB/_n01511
    SLICE_X29Y15.A       Tilo                  0.259   N4
                                                       Inst_camctlB/_n01381_SW0
    SLICE_X27Y15.C4      net (fanout=1)        0.481   N62
    SLICE_X27Y15.C       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n01381
    SLICE_X27Y15.D5      net (fanout=2)        0.217   Inst_camctlB/_n01381
    SLICE_X27Y15.D       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/PWR_159_o_rstCnt[21]_equal_2_o<21>1
    SLICE_X27Y15.B2      net (fanout=2)        0.444   Inst_camctlB/PWR_159_o_rstCnt[21]_equal_2_o
    SLICE_X27Y15.B       Tilo                  0.259   Inst_camctlB/RST_O
                                                       Inst_camctlB/_n0151
    SLICE_X27Y15.A5      net (fanout=1)        0.187   Inst_camctlB/_n0151
    SLICE_X27Y15.CLK     Tas                   0.322   Inst_camctlB/RST_O
                                                       Inst_camctlB/RST_O_rstpot
                                                       Inst_camctlB/RST_O
    -------------------------------------------------  ---------------------------
    Total                                      4.918ns (2.284ns logic, 2.634ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM11 (SLICE_X14Y29.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_2 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.319ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_2 to Inst_camctlB/Mram_CamInitRAM11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.CQ      Tcko                  0.200   Inst_camctlB/initFb<11>
                                                       Inst_camctlB/regData1_2
    SLICE_X14Y29.AI      net (fanout=1)        0.123   Inst_camctlB/initFb<10>
    SLICE_X14Y29.CLK     Tdh         (-Th)     0.004   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM11
    -------------------------------------------------  ---------------------------
    Total                                      0.319ns (0.196ns logic, 0.123ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM4 (SLICE_X10Y29.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/Inst_TWICtl/dataByte_3 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/Inst_TWICtl/dataByte_3 to Inst_camctlB/Mram_CamInitRAM4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.200   Inst_camctlB/initFb<5>
                                                       Inst_camctlB/Inst_TWICtl/dataByte_3
    SLICE_X10Y29.AX      net (fanout=3)        0.238   Inst_camctlB/initFb<3>
    SLICE_X10Y29.CLK     Tdh         (-Th)     0.120   Inst_camctlB/_n0130<8>
                                                       Inst_camctlB/Mram_CamInitRAM4
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.080ns logic, 0.238ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Mram_CamInitRAM13 (SLICE_X14Y29.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlB/regData1_4 (FF)
  Destination:          Inst_camctlB/Mram_CamInitRAM13 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 41.670ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlB/regData1_4 to Inst_camctlB/Mram_CamInitRAM13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.198   Inst_camctlB/initFb<15>
                                                       Inst_camctlB/regData1_4
    SLICE_X14Y29.CX      net (fanout=1)        0.224   Inst_camctlB/initFb<12>
    SLICE_X14Y29.CLK     Tdh         (-Th)     0.098   Inst_camctlB/_n0130<21>
                                                       Inst_camctlB/Mram_CamInitRAM13
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.100ns logic, 0.224ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 40.031ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169       
  ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 20.8354169
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.940ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 40.267ns (period - min period limit)
  Period: 41.670ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.750075008 ns 
HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.750075008 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.251ns (period - min period limit)
  Period: 1.500ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;

 9304 paths analyzed, 1298 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.038ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (SLICE_X11Y78.C2), 83 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.897ns (Levels of Logic = 4)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X16Y74.B3      net (fanout=30)       3.306   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X16Y74.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In231
    SLICE_X12Y75.CX      net (fanout=3)        0.820   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In23
    SLICE_X12Y75.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In10
    SLICE_X12Y78.D3      net (fanout=1)        0.655   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In10
    SLICE_X12Y78.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In7
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
    SLICE_X11Y78.C2      net (fanout=1)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In14
    SLICE_X11Y78.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In19
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.897ns (1.475ns logic, 5.422ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.152ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.507 - 0.502)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y84.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X12Y75.C4      net (fanout=30)       3.406   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X12Y75.CMUX    Tilo                  0.343   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In10_G
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In10
    SLICE_X12Y78.D3      net (fanout=1)        0.655   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In10
    SLICE_X12Y78.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In7
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
    SLICE_X11Y78.C2      net (fanout=1)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In14
    SLICE_X11Y78.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In19
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.152ns (1.450ns logic, 4.702ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.034ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.507 - 0.504)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UODONECAL   Tmcbcko_UODONECAL     0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X16Y74.B2      net (fanout=5)        2.390   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/hard_done_cal
    SLICE_X16Y74.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In231
    SLICE_X12Y75.CX      net (fanout=3)        0.820   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In23
    SLICE_X12Y75.CMUX    Tcxc                  0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In10
    SLICE_X12Y78.D3      net (fanout=1)        0.655   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In10
    SLICE_X12Y78.CMUX    Topdc                 0.338   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In7
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13_F
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
    SLICE_X11Y78.C2      net (fanout=1)        0.641   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In14
    SLICE_X11Y78.CLK     Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In19
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.034ns (1.528ns logic, 4.506ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (SLICE_X15Y77.CE), 248 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.394ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.BMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X27Y76.C1      net (fanout=12)       0.874   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X27Y76.C       Tilo                  0.259   N112
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o1_SW0
    SLICE_X28Y76.A4      net (fanout=2)        0.659   N111
    SLICE_X28Y76.A       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o1
    SLICE_X28Y76.B6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o2
    SLICE_X28Y76.B       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o21
    SLICE_X23Y77.C1      net (fanout=3)        1.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o
    SLICE_X23Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_SW0
    SLICE_X15Y77.B4      net (fanout=2)        0.848   N273
    SLICE_X15Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv4
    SLICE_X15Y77.CE      net (fanout=2)        0.952   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X15Y77.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (1.943ns logic, 4.451ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.340ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y76.DQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4
    SLICE_X27Y76.D2      net (fanout=6)        0.988   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<4>
    SLICE_X27Y76.D       Tilo                  0.259   N112
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o1_SW1
    SLICE_X27Y76.B2      net (fanout=2)        0.444   N112
    SLICE_X27Y76.B       Tilo                  0.259   N112
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X27Y76.A5      net (fanout=1)        0.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X27Y76.A       Tilo                  0.259   N112
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X23Y77.C4      net (fanout=2)        0.884   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X23Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_SW0
    SLICE_X15Y77.B4      net (fanout=2)        0.848   N273
    SLICE_X15Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv4
    SLICE_X15Y77.CE      net (fanout=2)        0.952   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X15Y77.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.340ns (2.037ns logic, 4.303ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.301ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.242 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y76.AMUX    Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1
    SLICE_X29Y76.B2      net (fanout=11)       1.075   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<1>
    SLICE_X29Y76.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X27Y76.B6      net (fanout=1)        0.304   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X27Y76.B       Tilo                  0.259   N112
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1
    SLICE_X27Y76.A5      net (fanout=1)        0.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o2
    SLICE_X27Y76.A       Tilo                  0.259   N112
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X23Y77.C4      net (fanout=2)        0.884   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X23Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_SW0
    SLICE_X15Y77.B4      net (fanout=2)        0.848   N273
    SLICE_X15Y77.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv4
    SLICE_X15Y77.CE      net (fanout=2)        0.952   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1436_inv
    SLICE_X15Y77.CLK     Tceck                 0.295   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.301ns (2.051ns logic, 4.250ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X16Y75.CE), 138 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.275ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.CQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2
    SLICE_X15Y75.B2      net (fanout=6)        0.971   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<2>
    SLICE_X15Y75.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X14Y77.CX      net (fanout=1)        0.843   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X14Y77.CMUX    Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1472_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X14Y77.A2      net (fanout=2)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X14Y77.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1472_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X15Y77.D1      net (fanout=5)        0.581   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X15Y77.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X13Y77.C4      net (fanout=1)        0.648   N97
    SLICE_X13Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv
    SLICE_X16Y75.CE      net (fanout=2)        0.715   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv
    SLICE_X16Y75.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (1.887ns logic, 4.388ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          24.002ns
  Data Path Delay:      6.005ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.150 - 0.159)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y75.AQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0
    SLICE_X15Y75.B1      net (fanout=2)        0.718   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<0>
    SLICE_X15Y75.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X14Y77.CX      net (fanout=1)        0.843   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X14Y77.CMUX    Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1472_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X14Y77.A2      net (fanout=2)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X14Y77.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1472_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X15Y77.D1      net (fanout=5)        0.581   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X15Y77.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X13Y77.C4      net (fanout=1)        0.648   N97
    SLICE_X13Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv
    SLICE_X16Y75.CE      net (fanout=2)        0.715   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv
    SLICE_X16Y75.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (1.870ns logic, 4.135ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          24.002ns
  Data Path Delay:      5.979ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y75.AQ      Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    SLICE_X15Y75.B3      net (fanout=6)        0.675   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<0>
    SLICE_X15Y75.B       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag3
    SLICE_X14Y77.CX      net (fanout=1)        0.843   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1
    SLICE_X14Y77.CMUX    Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1472_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag12
    SLICE_X14Y77.A2      net (fanout=2)        0.630   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag2
    SLICE_X14Y77.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1472_inv
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X15Y77.D1      net (fanout=5)        0.581   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X15Y77.D       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv_SW0
    SLICE_X13Y77.C4      net (fanout=1)        0.648   N97
    SLICE_X13Y77.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv
    SLICE_X16Y75.CE      net (fanout=2)        0.715   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1394_inv
    SLICE_X16Y75.CLK     Tceck                 0.335   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                      5.979ns (1.887ns logic, 4.092ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7 (SLICE_X22Y84.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.038 - 0.036)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y84.AQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID
    SLICE_X22Y84.B6      net (fanout=2)        0.023   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID
    SLICE_X22Y84.CLK     Tah         (-Th)    -0.197   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7-In
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.395ns logic, 0.023ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (SLICE_X8Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.200   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    SLICE_X8Y76.A6       net (fanout=7)        0.032   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    SLICE_X8Y76.CLK      Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done_rstpot
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3 (SLICE_X10Y86.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.067 - 0.061)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 24.002ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y88.CQ       Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X10Y86.CE      net (fanout=20)       0.341   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd10
    SLICE_X10Y86.CLK     Tckce       (-Th)     0.108   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.090ns logic, 0.341ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.272ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X6Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 23.002ns (period - min period limit)
  Period: 24.002ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.240ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (OLOGIC_X4Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      4.174ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.496 - 0.480)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1 to Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y103.BQ     Tcko                  0.391   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<1>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_1
    OLOGIC_X4Y118.D2     net (fanout=1)        3.819   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<1>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.036   Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.174ns (0.355ns logic, 3.819ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (OLOGIC_X4Y118.D4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.875ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.496 - 0.489)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3 to Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.DQ      Tcko                  0.391   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn_3
    OLOGIC_X4Y118.D4     net (fanout=1)        3.535   Inst_DVITransmitter/Inst_d1_serializer_10_1/intDPIn<3>
    OLOGIC_X4Y118.CLKDIV Tosdck_D             -0.051   Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d1_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.340ns logic, 3.535ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (OLOGIC_X12Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s (FF)
  Requirement:          4.630ns
  Data Path Delay:      3.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.496 - 0.480)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.148ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2 to Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y103.CQ     Tcko                  0.391   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<2>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_2
    OLOGIC_X12Y118.D3    net (fanout=1)        3.474   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<2>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.033   Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      3.832ns (0.358ns logic, 3.474ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (SLICE_X26Y110.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.979 - 0.934)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.212ns

  Clock Uncertainty:          0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y110.CQ     Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_3
    SLICE_X26Y110.D5     net (fanout=1)        0.074   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<3>
    SLICE_X26Y110.CLK    Tah         (-Th)    -0.197   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT41
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_3
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.395ns logic, 0.074ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.521 - 0.467)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 to Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y110.BQ     Tcko                  0.421   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    OLOGIC_X12Y116.D2    net (fanout=1)        1.219   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<1>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.322   Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (-0.901ns logic, 1.219ns route)
                                                       (-283.3% logic, 383.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (OLOGIC_X12Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.521 - 0.467)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 4.630ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2 to Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y110.CQ     Tcko                  0.421   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_2
    OLOGIC_X12Y116.D3    net (fanout=1)        1.219   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<2>
    OLOGIC_X12Y116.CLKDIVTosckd_D    (-Th)     1.319   Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (-0.898ns logic, 1.219ns route)
                                                       (-279.8% logic, 379.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.900ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<0>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X12Y103.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 4.200ns (period - min period limit)
  Period: 4.630ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X24Y110.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;

 66845 paths analyzed, 4191 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (0 setup errors, 4 hold errors, 0 component switching limit errors)
 Minimum period is   9.223ns.
--------------------------------------------------------------------------------

Paths for end point TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X1Y46.ADDRA12), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/counter_address_2 (FF)
  Destination:          TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      9.098ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.571 - 0.604)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/counter_address_2 to TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.CQ      Tcko                  0.447   TEST_CAPTURE/counter_address<3>
                                                       TEST_CAPTURE/counter_address_2
    SLICE_X34Y60.B3      net (fanout=55)       0.803   TEST_CAPTURE/counter_address<2>
    SLICE_X34Y60.COUT    Topcyb                0.380   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<4>
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_lut<2>_INV_0
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<4>
    SLICE_X34Y61.CIN     net (fanout=1)        0.003   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<4>
    SLICE_X34Y61.COUT    Tbyp                  0.076   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
    SLICE_X34Y62.CIN     net (fanout=1)        0.003   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
    SLICE_X34Y62.AMUX    Tcina                 0.202   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<12>
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<12>
    SLICE_X33Y61.A4      net (fanout=1)        0.511   TEST_CAPTURE/GND_9_o_GND_9_o_sub_15_OUT<9>
    SLICE_X33Y61.A       Tilo                  0.259   TEST_CAPTURE/n0083<8>
                                                       TEST_CAPTURE/Mmux_n0083151
    RAMB16_X1Y46.ADDRA12 net (fanout=76)       6.064   TEST_CAPTURE/n0083<9>
    RAMB16_X1Y46.CLKA    Trcck_ADDRA           0.350   TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.098ns (1.714ns logic, 7.384ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/counter_address_1 (FF)
  Destination:          TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      8.989ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.571 - 0.604)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/counter_address_1 to TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.BQ      Tcko                  0.447   TEST_CAPTURE/counter_address<3>
                                                       TEST_CAPTURE/counter_address_1
    SLICE_X34Y60.A5      net (fanout=55)       0.695   TEST_CAPTURE/counter_address<1>
    SLICE_X34Y60.COUT    Topcya                0.379   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<4>
                                                       TEST_CAPTURE/counter_address<1>_rt
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<4>
    SLICE_X34Y61.CIN     net (fanout=1)        0.003   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<4>
    SLICE_X34Y61.COUT    Tbyp                  0.076   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
    SLICE_X34Y62.CIN     net (fanout=1)        0.003   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
    SLICE_X34Y62.AMUX    Tcina                 0.202   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<12>
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<12>
    SLICE_X33Y61.A4      net (fanout=1)        0.511   TEST_CAPTURE/GND_9_o_GND_9_o_sub_15_OUT<9>
    SLICE_X33Y61.A       Tilo                  0.259   TEST_CAPTURE/n0083<8>
                                                       TEST_CAPTURE/Mmux_n0083151
    RAMB16_X1Y46.ADDRA12 net (fanout=76)       6.064   TEST_CAPTURE/n0083<9>
    RAMB16_X1Y46.CLKA    Trcck_ADDRA           0.350   TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (1.713ns logic, 7.276ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/counter_address_6 (FF)
  Destination:          TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      8.946ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.571 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/counter_address_6 to TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.CQ      Tcko                  0.447   TEST_CAPTURE/counter_address<7>
                                                       TEST_CAPTURE/counter_address_6
    SLICE_X34Y61.B4      net (fanout=55)       0.730   TEST_CAPTURE/counter_address<6>
    SLICE_X34Y61.COUT    Topcyb                0.380   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_lut<6>_INV_0
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
    SLICE_X34Y62.CIN     net (fanout=1)        0.003   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<8>
    SLICE_X34Y62.AMUX    Tcina                 0.202   TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<12>
                                                       TEST_CAPTURE/Msub_GND_9_o_GND_9_o_sub_15_OUT_cy<12>
    SLICE_X33Y61.A4      net (fanout=1)        0.511   TEST_CAPTURE/GND_9_o_GND_9_o_sub_15_OUT<9>
    SLICE_X33Y61.A       Tilo                  0.259   TEST_CAPTURE/n0083<8>
                                                       TEST_CAPTURE/Mmux_n0083151
    RAMB16_X1Y46.ADDRA12 net (fanout=76)       6.064   TEST_CAPTURE/n0083<9>
    RAMB16_X1Y46.CLKA    Trcck_ADDRA           0.350   TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.946ns (1.638ns logic, 7.308ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point TEST_CAPTURE/temp_bg_37 (SLICE_X15Y56.C6), 676 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          TEST_CAPTURE/temp_bg_37 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.077ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.586 - 0.628)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to TEST_CAPTURE/temp_bg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y32.DOPB0   Trcko_DOPB            1.850   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X34Y59.D6      net (fanout=1)        1.882   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<8>
    SLICE_X34Y59.CMUX    Topdc                 0.368   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f720
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_720
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_19
    SLICE_X32Y59.A6      net (fanout=1)        0.332   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f720
    SLICE_X32Y59.A       Tilo                  0.205   TEST_CAPTURE/buffer_data/N54
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>20
    SLICE_X16Y55.B1      net (fanout=3)        1.985   TEST_CAPTURE/proc_d<30>
    SLICE_X16Y55.B       Tilo                  0.205   TEST_CAPTURE/temp_bg<34>
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT31
    SLICE_X15Y55.A3      net (fanout=5)        0.763   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT3
    SLICE_X15Y55.A       Tilo                  0.259   TEST_CAPTURE/temp_bg<38>
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_cy<0>81
    SLICE_X15Y56.C6      net (fanout=4)        0.906   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_cy<0>7
    SLICE_X15Y56.CLK     Tas                   0.322   TEST_CAPTURE/temp_bg<37>
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_xor<0>111
                                                       TEST_CAPTURE/temp_bg_37
    -------------------------------------------------  ---------------------------
    Total                                      9.077ns (3.209ns logic, 5.868ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          TEST_CAPTURE/temp_bg_37 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.105ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.494 - 0.508)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to TEST_CAPTURE/temp_bg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOPB0   Trcko_DOPB            1.850   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X34Y59.C3      net (fanout=1)        1.917   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.ram_doutb<8>
    SLICE_X34Y59.CMUX    Tilo                  0.361   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f720
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_620
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_19
    SLICE_X32Y59.A6      net (fanout=1)        0.332   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f720
    SLICE_X32Y59.A       Tilo                  0.205   TEST_CAPTURE/buffer_data/N54
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>20
    SLICE_X16Y55.B1      net (fanout=3)        1.985   TEST_CAPTURE/proc_d<30>
    SLICE_X16Y55.B       Tilo                  0.205   TEST_CAPTURE/temp_bg<34>
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT31
    SLICE_X15Y55.A3      net (fanout=5)        0.763   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT3
    SLICE_X15Y55.A       Tilo                  0.259   TEST_CAPTURE/temp_bg<38>
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_cy<0>81
    SLICE_X15Y56.C6      net (fanout=4)        0.906   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_cy<0>7
    SLICE_X15Y56.CLK     Tas                   0.322   TEST_CAPTURE/temp_bg<37>
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_xor<0>111
                                                       TEST_CAPTURE/temp_bg_37
    -------------------------------------------------  ---------------------------
    Total                                      9.105ns (3.202ns logic, 5.903ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Destination:          TEST_CAPTURE/temp_bg_37 (FF)
  Requirement:          9.260ns
  Data Path Delay:      9.095ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.494 - 0.508)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram to TEST_CAPTURE/temp_bg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y30.DOB6    Trcko_DOB             1.850   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    SLICE_X36Y59.C1      net (fanout=1)        1.925   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.ram_doutb<6>
    SLICE_X36Y59.CMUX    Tilo                  0.343   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f718
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_618
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f7_17
    SLICE_X35Y59.B6      net (fanout=1)        0.332   TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f718
    SLICE_X35Y59.B       Tilo                  0.259   TEST_CAPTURE/buffer_data/N50
                                                       TEST_CAPTURE/buffer_data/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<3>18
    SLICE_X16Y54.B6      net (fanout=3)        1.723   TEST_CAPTURE/proc_d<28>
    SLICE_X16Y54.B       Tilo                  0.205   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT1
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT11
    SLICE_X17Y55.D6      net (fanout=3)        0.393   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT1
    SLICE_X17Y55.D       Tilo                  0.259   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_xor<0>621
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_xor<0>621
    SLICE_X15Y55.A6      net (fanout=5)        0.319   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_xor<0>621
    SLICE_X15Y55.A       Tilo                  0.259   TEST_CAPTURE/temp_bg<38>
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_cy<0>81
    SLICE_X15Y56.C6      net (fanout=4)        0.906   TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_cy<0>7
    SLICE_X15Y56.CLK     Tas                   0.322   TEST_CAPTURE/temp_bg<37>
                                                       TEST_CAPTURE/Madd_proc_d[39]_GND_9_o_add_47_OUT_xor<0>111
                                                       TEST_CAPTURE/temp_bg_37
    -------------------------------------------------  ---------------------------
    Total                                      9.095ns (3.497ns logic, 5.598ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAMB16_X2Y52.ADDRA4), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/counter_address_5 (FF)
  Destination:          TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      9.026ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (0.545 - 0.606)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/counter_address_5 to TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y60.BQ      Tcko                  0.447   TEST_CAPTURE/counter_address<7>
                                                       TEST_CAPTURE/counter_address_5
    SLICE_X33Y62.B2      net (fanout=55)       0.952   TEST_CAPTURE/counter_address<5>
    SLICE_X33Y62.B       Tilo                  0.259   TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>
                                                       TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>1
    SLICE_X35Y60.A6      net (fanout=15)       0.514   TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>
    SLICE_X35Y60.A       Tilo                  0.259   TEST_CAPTURE/n0083<2>
                                                       TEST_CAPTURE/Mmux_n008371
    RAMB16_X2Y52.ADDRA4  net (fanout=76)       6.245   TEST_CAPTURE/n0083<1>
    RAMB16_X2Y52.CLKA    Trcck_ADDRA           0.350   TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      9.026ns (1.315ns logic, 7.711ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/counter_address_0 (FF)
  Destination:          TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      8.976ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.545 - 0.604)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/counter_address_0 to TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.AQ      Tcko                  0.447   TEST_CAPTURE/counter_address<3>
                                                       TEST_CAPTURE/counter_address_0
    SLICE_X33Y62.B1      net (fanout=55)       0.902   TEST_CAPTURE/counter_address<0>
    SLICE_X33Y62.B       Tilo                  0.259   TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>
                                                       TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>1
    SLICE_X35Y60.A6      net (fanout=15)       0.514   TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>
    SLICE_X35Y60.A       Tilo                  0.259   TEST_CAPTURE/n0083<2>
                                                       TEST_CAPTURE/Mmux_n008371
    RAMB16_X2Y52.ADDRA4  net (fanout=76)       6.245   TEST_CAPTURE/n0083<1>
    RAMB16_X2Y52.CLKA    Trcck_ADDRA           0.350   TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.976ns (1.315ns logic, 7.661ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               TEST_CAPTURE/counter_address_3 (FF)
  Destination:          TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram (RAM)
  Requirement:          9.260ns
  Data Path Delay:      8.874ns (Levels of Logic = 2)
  Clock Path Skew:      -0.059ns (0.545 - 0.604)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClk rising at 9.260ns
  Clock Uncertainty:    0.092ns

  Clock Uncertainty:          0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.169ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: TEST_CAPTURE/counter_address_3 to TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y59.DQ      Tcko                  0.447   TEST_CAPTURE/counter_address<3>
                                                       TEST_CAPTURE/counter_address_3
    SLICE_X33Y62.B4      net (fanout=55)       0.800   TEST_CAPTURE/counter_address<3>
    SLICE_X33Y62.B       Tilo                  0.259   TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>
                                                       TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>1
    SLICE_X35Y60.A6      net (fanout=15)       0.514   TEST_CAPTURE/GND_9_o_GND_9_o_equal_14_o<16>
    SLICE_X35Y60.A       Tilo                  0.259   TEST_CAPTURE/n0083<2>
                                                       TEST_CAPTURE/Mmux_n008371
    RAMB16_X2Y52.ADDRA4  net (fanout=76)       6.245   TEST_CAPTURE/n0083<1>
    RAMB16_X2Y52.CLKA    Trcck_ADDRA           0.350   TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
                                                       TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.874ns (1.315ns logic, 7.559ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_1 (SLICE_X17Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -5.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_1 (FF)
  Requirement:          0.074ns
  Data Path Delay:      2.149ns (Levels of Logic = 1)
  Clock Path Skew:      6.736ns (11.440 - 4.704)
  Source Clock:         mcb_drp_clk rising at 1824.182ns
  Destination Clock:    PClk rising at 1824.256ns
  Clock Uncertainty:    0.496ns

  Clock Uncertainty:          0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.452ns
    Phase Error (PE):           0.266ns

  Minimum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/Inst_LocalRstC/RstQ_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.BMUX    Tshcko                0.428   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y74.D2      net (fanout=4)        0.611   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y74.D       Tilo                  0.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/RstC1
    SLICE_X17Y74.SR      net (fanout=1)        0.645   Inst_FBCtl/RstC
    SLICE_X17Y74.CLK     Tremck      (-Th)    -0.272   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_1
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.893ns logic, 1.256ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_2 (SLICE_X17Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -5.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_2 (FF)
  Requirement:          0.074ns
  Data Path Delay:      2.151ns (Levels of Logic = 1)
  Clock Path Skew:      6.736ns (11.440 - 4.704)
  Source Clock:         mcb_drp_clk rising at 1824.182ns
  Destination Clock:    PClk rising at 1824.256ns
  Clock Uncertainty:    0.496ns

  Clock Uncertainty:          0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.452ns
    Phase Error (PE):           0.266ns

  Minimum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/Inst_LocalRstC/RstQ_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.BMUX    Tshcko                0.428   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y74.D2      net (fanout=4)        0.611   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y74.D       Tilo                  0.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/RstC1
    SLICE_X17Y74.SR      net (fanout=1)        0.645   Inst_FBCtl/RstC
    SLICE_X17Y74.CLK     Tremck      (-Th)    -0.274   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_2
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.895ns logic, 1.256ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstC/RstQ_3 (SLICE_X17Y74.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -4.988ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstC/RstQ_3 (FF)
  Requirement:          0.074ns
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Clock Path Skew:      6.736ns (11.440 - 4.704)
  Source Clock:         mcb_drp_clk rising at 1824.182ns
  Destination Clock:    PClk rising at 1824.256ns
  Clock Uncertainty:    0.496ns

  Clock Uncertainty:          0.496ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.452ns
    Phase Error (PE):           0.266ns

  Minimum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/Inst_LocalRstC/RstQ_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y74.BMUX    Tshcko                0.428   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y74.D2      net (fanout=4)        0.611   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X16Y74.D       Tilo                  0.193   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       Inst_FBCtl/RstC1
    SLICE_X17Y74.SR      net (fanout=1)        0.645   Inst_FBCtl/RstC
    SLICE_X17Y74.CLK     Tremck      (-Th)    -0.293   Inst_FBCtl/Inst_LocalRstC/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstC/RstQ_3
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.914ns logic, 1.256ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.136ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: TEST_CAPTURE/buffer_data_fg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: TEST_CAPTURE/buffer_data_fg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y44.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 6.136ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: TEST_CAPTURE/buffer_data_fg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Logical resource: TEST_CAPTURE/buffer_data_fg/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKB
  Location pin: RAMB16_X3Y44.CLKB
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 6.136ns (period - min period limit)
  Period: 9.260ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Logical resource: TEST_CAPTURE/buffer_data_real/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y42.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.187ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp193.IMUX.4
    SLICE_X41Y6.A5       net (fanout=1)        1.825   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.236   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (1.123ns logic, 1.825ns route)
                                                       (38.1% logic, 61.9% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp194.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_4 (SLICE_X41Y6.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.127ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_4 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.884ns (Levels of Logic = 2)
  Clock Path Delay:     1.786ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       CAMA_D_I_4_IBUF
                                                       ProtoComp193.IMUX.4
    SLICE_X41Y6.A5       net (fanout=1)        1.825   CAMA_D_I_4_IBUF
    SLICE_X41Y6.CLK      Tas                   0.172   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT111
                                                       Inst_camctlA/D_O_4
    -------------------------------------------------  ---------------------------
    Total                                      2.884ns (1.059ns logic, 1.825ns route)
                                                       (36.7% logic, 63.3% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp194.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       0.699   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.786ns (0.822ns logic, 0.964ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_10 (SLICE_X43Y8.C5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<2> (PAD)
  Destination:          Inst_camctlA/D_O_10 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.876ns (Levels of Logic = 2)
  Clock Path Delay:     1.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<2> to Inst_camctlA/D_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 0.887   CAMA_D_I<2>
                                                       CAMA_D_I<2>
                                                       CAMA_D_I_2_IBUF
                                                       ProtoComp193.IMUX.2
    SLICE_X43Y8.C5       net (fanout=1)        1.753   CAMA_D_I_2_IBUF
    SLICE_X43Y8.CLK      Tas                   0.236   Inst_camctlA/D_O<10>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT21
                                                       Inst_camctlA/D_O_10
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (1.123ns logic, 1.753ns route)
                                                       (39.0% logic, 61.0% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp194.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X43Y8.CLK      net (fanout=32)       0.695   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.822ns logic, 0.960ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/cam_data_sel (SLICE_X36Y2.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.617ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_LV_I (PAD)
  Destination:          Inst_camctlA/cam_data_sel (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.936ns (Levels of Logic = 2)
  Clock Path Delay:     3.544ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_LV_I to Inst_camctlA/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N10.I                Tiopi                 1.126   CAMA_LV_I
                                                       CAMA_LV_I
                                                       CAMA_LV_I_IBUF
                                                       ProtoComp193.IMUX.23
    SLICE_X36Y2.A6       net (fanout=1)        1.510   CAMA_LV_I_IBUF
    SLICE_X36Y2.CLK      Tah         (-Th)    -0.300   Inst_camctlA/cam_data_sel
                                                       Inst_camctlA/cam_data_sel_rstpot1
                                                       Inst_camctlA/cam_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (1.426ns logic, 1.510ns route)
                                                       (48.6% logic, 51.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp194.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X36Y2.CLK      net (fanout=32)       1.254   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.544ns (1.519ns logic, 2.025ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_7 (SLICE_X41Y6.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.878ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_7 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.189ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp193.IMUX.7
    SLICE_X41Y6.D5       net (fanout=1)        1.861   CAMA_D_I_7_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.202   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlA/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (1.328ns logic, 1.861ns route)
                                                       (41.6% logic, 58.4% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp194.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_15 (SLICE_X41Y6.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.968ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_15 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.279ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       CAMA_D_I_7_IBUF
                                                       ProtoComp193.IMUX.7
    SLICE_X41Y6.D5       net (fanout=1)        1.861   CAMA_D_I_7_IBUF
    SLICE_X41Y6.CLK      Tah         (-Th)    -0.292   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT71
                                                       Inst_camctlA/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      3.279ns (1.418ns logic, 1.861ns route)
                                                       (43.2% logic, 56.8% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp194.IMUX
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X41Y6.CLK      net (fanout=32)       1.246   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.184ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_13 (SLICE_X15Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<5> (PAD)
  Destination:          Inst_camctlB/D_O_13 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.939ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<5> to Inst_camctlB/D_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U7.I                 Tiopi                 0.887   CAMB_D_I<5>
                                                       CAMB_D_I<5>
                                                       CAMB_D_I_5_IBUF
                                                       ProtoComp193.IMUX.15
    SLICE_X15Y10.B5      net (fanout=1)        1.816   CAMB_D_I_5_IBUF
    SLICE_X15Y10.CLK     Tas                   0.236   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT51
                                                       Inst_camctlB/D_O_13
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (1.123ns logic, 1.816ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp194.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=29)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_14 (SLICE_X15Y10.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.104ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<6> (PAD)
  Destination:          Inst_camctlB/D_O_14 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.901ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<6> to Inst_camctlB/D_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N7.I                 Tiopi                 0.887   CAMB_D_I<6>
                                                       CAMB_D_I<6>
                                                       CAMB_D_I_6_IBUF
                                                       ProtoComp193.IMUX.16
    SLICE_X15Y10.C3      net (fanout=1)        1.778   CAMB_D_I_6_IBUF
    SLICE_X15Y10.CLK     Tas                   0.236   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT61
                                                       Inst_camctlB/D_O_14
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (1.123ns logic, 1.778ns route)
                                                       (38.7% logic, 61.3% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp194.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=29)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_5 (SLICE_X15Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<5> (PAD)
  Destination:          Inst_camctlB/D_O_5 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.875ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<5> to Inst_camctlB/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U7.I                 Tiopi                 0.887   CAMB_D_I<5>
                                                       CAMB_D_I<5>
                                                       CAMB_D_I_5_IBUF
                                                       ProtoComp193.IMUX.15
    SLICE_X15Y10.B5      net (fanout=1)        1.816   CAMB_D_I_5_IBUF
    SLICE_X15Y10.CLK     Tas                   0.172   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlB/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.059ns logic, 1.816ns route)
                                                       (36.8% logic, 63.2% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp194.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=29)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/cam_data_sel (SLICE_X17Y2.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.572ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_LV_I (PAD)
  Destination:          Inst_camctlB/cam_data_sel (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_LV_I to Inst_camctlB/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 1.126   CAMB_LV_I
                                                       CAMB_LV_I
                                                       CAMB_LV_I_IBUF
                                                       ProtoComp193.IMUX.24
    SLICE_X17Y2.D6       net (fanout=1)        1.465   CAMB_LV_I_IBUF
    SLICE_X17Y2.CLK      Tah         (-Th)    -0.292   Inst_camctlB/cam_data_sel
                                                       Inst_camctlB/cam_data_sel_rstpot1
                                                       Inst_camctlB/cam_data_sel
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (1.418ns logic, 1.465ns route)
                                                       (49.2% logic, 50.8% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/cam_data_sel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp194.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X17Y2.CLK      net (fanout=29)       1.274   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X18Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.841ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.152ns (Levels of Logic = 1)
  Clock Path Delay:     3.536ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       CAMB_FV_I_IBUF
                                                       ProtoComp193.IMUX.22
    SLICE_X18Y12.AX      net (fanout=1)        1.976   CAMB_FV_I_IBUF
    SLICE_X18Y12.CLK     Tckdi       (-Th)    -0.050   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.152ns (1.176ns logic, 1.976ns route)
                                                       (37.3% logic, 62.7% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp194.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X18Y12.CLK     net (fanout=29)       1.274   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.536ns (1.519ns logic, 2.017ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_8 (SLICE_X16Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.919ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_8 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.220ns (Levels of Logic = 2)
  Clock Path Delay:     3.526ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 1.126   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       CAMB_D_I_0_IBUF
                                                       ProtoComp193.IMUX.10
    SLICE_X16Y8.A4       net (fanout=1)        1.915   CAMB_D_I_0_IBUF
    SLICE_X16Y8.CLK      Tah         (-Th)    -0.179   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlB/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.305ns logic, 1.915ns route)
                                                       (40.5% logic, 59.5% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp194.IMUX.1
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X16Y8.CLK      net (fanout=29)       1.264   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.519ns logic, 2.007ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     10.001ns|      6.379ns|      9.961ns|            0|            4|          348|        82492|
| TS_Inst_SysCon_Inst_dcm_recfg_|      9.260ns|      3.334ns|      9.223ns|            0|            4|            0|        66928|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      4.630ns|      4.240ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      0.926ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |      9.260ns|      9.223ns|          N/A|            4|            0|        66845|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      6.199ns|          N/A|            0|            0|         6260|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     41.671ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.500ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     24.002ns|      7.038ns|          N/A|            0|            0|         9304|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    0.979(R)|      FAST  |   -0.067(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    0.937(R)|      FAST  |   -0.031(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.119(R)|      FAST  |   -0.211(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    1.034(R)|      FAST  |   -0.204(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.187(R)|      FAST  |   -0.310(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.652(R)|      FAST  |    0.372(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.736(R)|      FAST  |    0.175(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.433(R)|      FAST  |    0.633(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.731(R)|      FAST  |    0.331(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.891(R)|      FAST  |    0.124(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    1.084(R)|      FAST  |   -0.150(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    1.065(R)|      FAST  |   -0.074(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    1.115(R)|      FAST  |   -0.254(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    1.184(R)|      FAST  |   -0.334(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    1.146(R)|      FAST  |   -0.240(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.836(R)|      FAST  |    0.103(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.560(R)|      FAST  |    0.409(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    0.400(R)|      FAST  |    0.678(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    6.830|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    7.190|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    9.223|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.820; Ideal Clock Offset To Actual Clock 2.777; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    0.979(R)|      FAST  |   -0.067(R)|      SLOW  |    0.271|    6.317|       -3.023|
CAMA_D_I<1>       |    0.937(R)|      FAST  |   -0.031(R)|      SLOW  |    0.313|    6.281|       -2.984|
CAMA_D_I<2>       |    1.119(R)|      FAST  |   -0.211(R)|      SLOW  |    0.131|    6.461|       -3.165|
CAMA_D_I<3>       |    1.034(R)|      FAST  |   -0.204(R)|      SLOW  |    0.216|    6.454|       -3.119|
CAMA_D_I<4>       |    1.187(R)|      FAST  |   -0.310(R)|      SLOW  |    0.063|    6.560|       -3.249|
CAMA_D_I<5>       |    0.747(R)|      FAST  |    0.206(R)|      SLOW  |    0.503|    6.044|       -2.770|
CAMA_D_I<6>       |    0.825(R)|      FAST  |    0.208(R)|      SLOW  |    0.425|    6.042|       -2.809|
CAMA_D_I<7>       |    0.652(R)|      FAST  |    0.372(R)|      SLOW  |    0.598|    5.878|       -2.640|
CAMA_FV_I         |    0.736(R)|      FAST  |    0.175(R)|      SLOW  |    0.514|    6.075|       -2.781|
CAMA_LV_I         |    0.433(R)|      FAST  |    0.633(R)|      SLOW  |    0.817|    5.617|       -2.400|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.187|         -  |       0.633|         -  |    0.063|    5.617|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.862; Ideal Clock Offset To Actual Clock 2.753; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.731(R)|      FAST  |    0.331(R)|      SLOW  |    0.519|    5.919|       -2.700|
CAMB_D_I<1>       |    0.891(R)|      FAST  |    0.124(R)|      SLOW  |    0.359|    6.126|       -2.884|
CAMB_D_I<2>       |    1.084(R)|      FAST  |   -0.150(R)|      SLOW  |    0.166|    6.400|       -3.117|
CAMB_D_I<3>       |    1.065(R)|      FAST  |   -0.074(R)|      SLOW  |    0.185|    6.324|       -3.070|
CAMB_D_I<4>       |    1.115(R)|      FAST  |   -0.254(R)|      SLOW  |    0.135|    6.504|       -3.185|
CAMB_D_I<5>       |    1.184(R)|      FAST  |   -0.334(R)|      SLOW  |    0.066|    6.584|       -3.259|
CAMB_D_I<6>       |    1.146(R)|      FAST  |   -0.240(R)|      SLOW  |    0.104|    6.490|       -3.193|
CAMB_D_I<7>       |    0.836(R)|      FAST  |    0.103(R)|      SLOW  |    0.414|    6.147|       -2.867|
CAMB_FV_I         |    0.560(R)|      FAST  |    0.409(R)|      SLOW  |    0.690|    5.841|       -2.576|
CAMB_LV_I         |    0.400(R)|      FAST  |    0.678(R)|      SLOW  |    0.850|    5.572|       -2.361|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.184|         -  |       0.678|         -  |    0.066|    5.572|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 4  Score: 19969  (Setup/Max: 0, Hold: 19969)

Constraints cover 88864 paths, 0 nets, and 11026 connections

Design statistics:
   Minimum period:   9.223ns{1}   (Maximum frequency: 108.425MHz)
   Minimum input required time before clock:   1.187ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 16 21:06:45 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 308 MB



