// Seed: 2006560171
module module_0 (
    output tri id_0
    , id_19,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wor id_6,
    input tri id_7,
    output tri1 id_8,
    input supply0 id_9,
    output tri id_10,
    input wor id_11,
    output tri0 id_12,
    output tri1 id_13,
    output tri id_14,
    output tri0 id_15,
    input supply0 id_16,
    input wand id_17
);
  wire id_20;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri1 id_2,
    input wire id_3,
    input wand id_4,
    input tri1 id_5,
    input wor id_6,
    input tri id_7,
    input supply0 id_8,
    output tri0 id_9,
    output supply0 id_10
);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_1,
      id_7,
      id_9,
      id_1,
      id_8,
      id_8,
      id_10,
      id_6,
      id_10,
      id_8,
      id_9,
      id_2,
      id_10,
      id_9,
      id_3,
      id_7
  );
  assign modCall_1.id_15 = 0;
  assign id_2 = id_5;
  logic id_12;
endmodule
