#============================================================================
# Aldec DO file generated by Clarity Designer    10/02/2024    19:54:05  
# Filename  : pixel2byte_rtl.do                                                 
# IP package: Pixel to Byte Converter 1.3                            
# Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved.  
#============================================================================

set design_inst p2b

vlog -v2k5 +define+PIXWIDTH=24 +define+CSI2_TEST1   $diamond_dir/cae_library/simulation/blackbox/lifmd_black_boxes-aldec.vp $diamond_dir/cae_library/simulation/verilog/lifmd/*.v $diamond_dir/cae_library/simulation/verilog/pmi/*.v ../../../../${design_inst}_synchronizer.v ../../../../${design_inst}_pixel2byte.v ../../src/beh_rtl/*.v ../../../../${design_inst}.v ../../../testbench/tb_params.v ../../../testbench/${design_inst}_tb.v

# Start the simulator #
vsim +access +r top

# adding the signals to wave window #########
wave /top/${design_inst}_inst/*

# run simulation cycles
#run -all
