$version Generated by VerilatedVcd $end
$timescale 1ns $end
 $scope module TOP $end
  $scope module pulse_detector_tb $end
   $var wire 1 $ dut_clk $end
   $var wire 1 % mock_reset $end
   $var wire 1 & mock_a $end
   $var wire 1 # mock_b $end
   $var wire 1 ' dut_seq_a $end
   $var wire 1 ( dut_seq_b $end
   $scope module dut $end
    $var wire 1 $ clk $end
    $var wire 1 % rst $end
    $var wire 1 & a_signal $end
    $var wire 1 # b_signal $end
    $var wire 1 ' seq_a $end
    $var wire 1 ( seq_b $end
    $var wire 32 ) current_state_ff [31:0] $end
    $var wire 32 * next_state_comb [31:0] $end
    $var wire 3 + count_a [2:0] $end
    $var wire 3 , count_b [2:0] $end
    $var wire 1 - rise_a $end
    $var wire 1 . rise_b $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
1%
0&
0'
0(
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b000 +
b000 ,
0-
0.
#1
0$
#2
1$
0%
b00000000000000000000000000000011 )
b00000000000000000000000000000011 *
#3
0$
#4
1$
1&
b00000000000000000000000000000001 *
1-
#5
0$
#6
1$
0&
b00000000000000000000000000000001 )
b00000000000000000000000000000011 *
b001 +
0-
#7
0$
b00000000000000000000000000000100 *
b011 +
#8
1$
1&
b00000000000000000000000000000011 )
b00000000000000000000000000000001 *
b101 +
1-
#9
0$
#10
1$
0&
b00000000000000000000000000000001 )
b00000000000000000000000000000011 *
b110 +
0-
#11
0$
b000 +
#12
1$
1&
b00000000000000000000000000000011 )
b00000000000000000000000000000001 *
b010 +
1-
#13
0$
#14
1$
0&
b00000000000000000000000000000001 )
b00000000000000000000000000000100 *
b011 +
0-
#15
0$
b00000000000000000000000000000011 *
b101 +
#16
1$
b00000000000000000000000000000011 )
b111 +
#17
0$
#18
1$
#19
0$
#20
1$
#21
0$
#22
1$
#23
0$
#24
1$
#25
0$
#26
1$
#27
0$
#28
1$
#29
0$
#30
1$
#31
0$
#32
1$
#33
0$
#34
1$
#35
0$
#36
1$
#37
0$
#38
1$
#39
0$
#40
1$
#41
0$
#42
1$
#43
0$
#44
1$
#45
0$
#46
1$
#47
0$
#48
1$
#49
0$
#50
1$
#51
0$
#52
1$
#53
0$
#54
1$
