From af40486b08e6432ce7f1ecc903501cc800789df0 Mon Sep 17 00:00:00 2001
From: Michal <mbukai@marvell.com>
Date: Thu, 24 Feb 2022 23:14:07 +0200
Subject: [PATCH] CPSS-14692:Falcon Flipping issue on 200G R4 AN/Non-AN ports

Signed-off-by: Michal <mbukai@marvell.com>
Change-Id: Icc11bb875b80f35d22f3a1da088c83cb01810e8c
---
 .../internal/ARMv7_AXP_GCC/labservice/hwServices/mvStub.c     | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/extension/srvCpu/firmware/internal/ARMv7_AXP_GCC/labservice/hwServices/mvStub.c b/extension/srvCpu/firmware/internal/ARMv7_AXP_GCC/labservice/hwServices/mvStub.c
index 1633f5c050..2d6eddec42 100755
--- a/extension/srvCpu/firmware/internal/ARMv7_AXP_GCC/labservice/hwServices/mvStub.c
+++ b/extension/srvCpu/firmware/internal/ARMv7_AXP_GCC/labservice/hwServices/mvStub.c
@@ -1525,8 +1525,8 @@ MV_HWS_PORT_INIT_PARAMS hwsFalconPort4SupModes[] = {
 /* Port_50GBase_CR,     */  { _50GBase_CR,    MTI_MAC_100,   0,     MTI_PCS_100,    0,   RS_FEC_544_514, _26_5625G_PAM4,       0,   {0,0,0,0,0,0,0,0},   1,    XAUI_MEDIA,   _80BIT_ON, RS_FEC_544_514},
 /* Port_100GBase_KR2,   */  { _100GBase_KR2,  MTI_MAC_100,   0,     MTI_PCS_100,    0,   RS_FEC_544_514, _26_5625G_PAM4,       0,   {0,0,0,0,0,0,0,0},   2,    XAUI_MEDIA,   _80BIT_ON, RS_FEC_544_514},
 /* Port_100GBase_CR2,   */  { _100GBase_CR2,  MTI_MAC_100,   0,     MTI_PCS_100,    0,   RS_FEC_544_514, _26_5625G_PAM4,       0,   {0,0,0,0,0,0,0,0},   2,    XAUI_MEDIA,   _80BIT_ON, RS_FEC_544_514},
-/* Port_200GBase_KR4,   */  { _200GBase_KR4,  MTI_MAC_400,   0,     MTI_PCS_400,    0,   RS_FEC_544_514, _26_5625G_PAM4,       0,   {0,0,0,0,0,0,0,0},   4,    XAUI_MEDIA,   _80BIT_ON, RS_FEC_544_514},
-/* Port_200GBase_CR4,   */  { _200GBase_CR4,  MTI_MAC_400,   0,     MTI_PCS_400,    0,   RS_FEC_544_514, _26_5625G_PAM4,       0,   {0,0,0,0,0,0,0,0},   4,    XAUI_MEDIA,   _80BIT_ON, RS_FEC_544_514},
+/* Port_200GBase_KR4,   */  { _200GBase_KR4,  MTI_MAC_400,   0,     MTI_PCS_200,    0,   RS_FEC_544_514, _26_5625G_PAM4,       0,   {0,0,0,0,0,0,0,0},   4,    XAUI_MEDIA,   _80BIT_ON, RS_FEC_544_514},
+/* Port_200GBase_CR4,   */  { _200GBase_CR4,  MTI_MAC_400,   0,     MTI_PCS_200,    0,   RS_FEC_544_514, _26_5625G_PAM4,       0,   {0,0,0,0,0,0,0,0},   4,    XAUI_MEDIA,   _80BIT_ON, RS_FEC_544_514},
 /* Port_40GBase_KR2     */  { _40GBase_KR2,   MTI_MAC_100,   0,     MTI_PCS_100,    0,   FEC_OFF,        _20_625G,              0,   {0,0,0,0,0,0,0,0},  2,    XAUI_MEDIA,   _40BIT_ON, FEC_OFF|FC_FEC|RS_FEC},
 /* Last                 */  { NON_SUP_MODE,  MAC_NA,      NA_NUM,  PCS_NA,        NA_NUM,   FEC_OFF,        SPEED_NA,        NA_NUM,   {0,0,0,0,0,0,0,0},   0,    XAUI_MEDIA,   _10BIT_ON, FEC_NA}
 };
-- 
2.22.0

