#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 10 12:48:03 2023
# Process ID: 16813
# Current directory: /home/bharath/Documents/required/projects/AStar-Accelarator
# Command line: vivado .
# Log file: /home/bharath/Documents/required/projects/AStar-Accelarator/vivado.log
# Journal file: /home/bharath/Documents/required/projects/AStar-Accelarator/vivado.jou
# Running On: bharath-Aspire-A715-41G, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 8, Host memory: 6152 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_project priority_queue /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue -part xc7s100fgga676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
set_property board_part xilinx.com:sp701:part0:1.1 [current_project]
file mkdir /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new
close [ open /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v w ]
add_files /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v
update_compile_order -fileset sources_1
file mkdir /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v w ]
add_files -fileset sim_1 /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v
update_compile_order -fileset sim_1
set_property top queue_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Time resolution is 1 ps
source queue_tb.tcl
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6618.289 ; gain = 58.176 ; free physical = 772 ; free virtual = 5008
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6626.297 ; gain = 0.000 ; free physical = 751 ; free virtual = 4990
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 1
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6641.480 ; gain = 0.000 ; free physical = 780 ; free virtual = 5020
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 45
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6647.473 ; gain = 5.992 ; free physical = 280 ; free virtual = 4619
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
x
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6657.480 ; gain = 10.000 ; free physical = 269 ; free virtual = 4604
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6665.488 ; gain = 0.000 ; free physical = 307 ; free virtual = 4643
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
No
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6676.492 ; gain = 0.000 ; free physical = 294 ; free virtual = 4630
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
No
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6676.492 ; gain = 0.000 ; free physical = 289 ; free virtual = 4625
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
No
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6679.488 ; gain = 2.996 ; free physical = 294 ; free virtual = 4629
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
No
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6679.488 ; gain = 0.000 ; free physical = 294 ; free virtual = 4630
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
No
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6714.512 ; gain = 11.008 ; free physical = 394 ; free virtual = 4620
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
No
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 6714.512 ; gain = 0.000 ; free physical = 417 ; free virtual = 4639
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
No
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6721.508 ; gain = 6.996 ; free physical = 429 ; free virtual = 4651
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Yes
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6729.512 ; gain = 8.000 ; free physical = 427 ; free virtual = 4649
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Yes
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6737.516 ; gain = 8.000 ; free physical = 437 ; free virtual = 4659
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6745.520 ; gain = 8.000 ; free physical = 305 ; free virtual = 4545
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6761.527 ; gain = 8.000 ; free physical = 341 ; free virtual = 4574
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6763.531 ; gain = 2.004 ; free physical = 324 ; free virtual = 4557
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 5
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6763.531 ; gain = 0.000 ; free physical = 329 ; free virtual = 4562
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6779.539 ; gain = 10.004 ; free physical = 291 ; free virtual = 4528
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 6779.539 ; gain = 0.000 ; free physical = 250 ; free virtual = 4487
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6785.539 ; gain = 6.000 ; free physical = 243 ; free virtual = 4477
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6793.543 ; gain = 7.996 ; free physical = 244 ; free virtual = 4481
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6809.551 ; gain = 8.000 ; free physical = 239 ; free virtual = 4479
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6825.559 ; gain = 8.000 ; free physical = 202 ; free virtual = 4456
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6827.562 ; gain = 2.004 ; free physical = 216 ; free virtual = 4458
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
nor 
$finish called at time : 93 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 49
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6827.562 ; gain = 0.000 ; free physical = 199 ; free virtual = 4450
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6849.570 ; gain = 2.996 ; free physical = 209 ; free virtual = 4453
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project /home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.xpr
INFO: [Project 1-313] Project file moved from '/home/bharath/Documents/required/projects/AstarHardware/memory_manager' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
close_project
open_project /home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 564 ; free virtual = 4469
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 554 ; free virtual = 4463
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 509 ; free virtual = 4414
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 44
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 492 ; free virtual = 4401
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
ERROR: [VRFC 10-4982] syntax error near 'endmodule' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:50]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'endmodule' used in incorrect context [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v:50]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 666 ; free virtual = 4546
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 143 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 644 ; free virtual = 4526
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 143 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 641 ; free virtual = 4523
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 143 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 551 ; free virtual = 4451
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 560 ; free virtual = 4460
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
$finish called at time : 143 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 547 ; free virtual = 4447
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 549 ; free virtual = 4444
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 468 ; free virtual = 4411
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 445 ; free virtual = 4388
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'queue_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "queue_tb_behav -key {Behavioral:sim_1:Functional:queue_tb} -tclbatch {queue_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source queue_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'queue_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 439 ; free virtual = 4384
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 9
add_wave {{/queue_tb/dut/reg_bank}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 431 ; free virtual = 4376
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
true
true
true
true
true
true
true
true
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 446 ; free virtual = 4391
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
true
true
true
$finish called at time : 83 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6859.254 ; gain = 0.000 ; free physical = 449 ; free virtual = 4394
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
true
true
true
true
$finish called at time : 143 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6871.789 ; gain = 2.992 ; free physical = 433 ; free virtual = 4385
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
true
true
true
true
$finish called at time : 143 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6887.797 ; gain = 7.996 ; free physical = 413 ; free virtual = 4379
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6895.805 ; gain = 0.000 ; free physical = 379 ; free virtual = 4346
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
true
true
true
true
$finish called at time : 143 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 6903.805 ; gain = 8.000 ; free physical = 394 ; free virtual = 4360
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
ERROR: [VRFC 10-4982] syntax error near 'reg_depth' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v:40]
ERROR: [VRFC 10-4982] syntax error near 'reg_depth' [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v:51]
ERROR: [VRFC 10-2967] 'reg_depth' is not a task [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v:40]
ERROR: [VRFC 10-2967] 'reg_depth' is not a task [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v:51]
ERROR: [VRFC 10-8530] module 'queue' is ignored due to previous errors [/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
true
true
true
true
$finish called at time : 143 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 47
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 6988.848 ; gain = 39.824 ; free physical = 418 ; free virtual = 4379
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj queue_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sources_1/new/queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module queue_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'queue_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot queue_tb_behav xil_defaultlib.queue_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.queue
Compiling module xil_defaultlib.queue_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot queue_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
true
true
true
true
$finish called at time : 153 ns : File "/home/bharath/Documents/required/projects/AStar-Accelarator/priority_queue/priority_queue.srcs/sim_1/new/queue_tb.v" Line 48
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7044.875 ; gain = 0.000 ; free physical = 402 ; free virtual = 4364
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 10 23:04:59 2023...
