read -sv run_verilog_mid/adder_32b_8_83_77ded2cb60460fe328f5cd8626519546.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_83_77ded2cb60460fe328f5cd8626519546_yosys.v
