<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>ATMEL: PLL Macros</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<h1>PLL Macros<br>
<small>
[<a class="el" href="a00069.html">PLL driver</a>]</small>
</h1>These functions allow to control the PLL.  
<a href="#_details">More...</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g39fe5836a4cd36e47c3cca6d7d72c1de">PLL_OUT_FRQ</a>&nbsp;&nbsp;&nbsp;PLL_OUT_96MHZ</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#ge962d4bccf309b3b037c50993556156f">PLL_IN_PRESCAL_DISABLE</a>&nbsp;&nbsp;&nbsp;( 0&lt;&lt;PINDIV )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#gad49886a0e1d9a93c8457cebf467c2b0">PLL_IN_PRESCAL_ENABLE</a>&nbsp;&nbsp;&nbsp;( 1&lt;&lt;PINDIV )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g99eb1110ad112e930b557170cccadda9">PLL_OUT_32MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (O&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#gfa6bfec3edb6f21c927163d5381eaa59">PLL_OUT_40MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (O&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g52c639b0f9dd1235f260754cd45bc149">PLL_OUT_48MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#ga33c74c7060f905acbc56649005a170d">PLL_OUT_56MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g00f0cb011e5a1dd829754f6e3c86fa6b">PLL_OUT_64MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g516c41450a6eca5d1b1feae66af8b4b2">PLL_OUT_72MHZ</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIVO))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g6cdd9482803f106249d51a14f877e8ae">PLL_OUT_80MHZ</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (0&lt;&lt;PDIVO))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#ga6e644cab4a9335af739c2d3af4d2133">PLL_OUT_88MHZ</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g9a835e991161ef9b205fba0546555f1f">PLL_OUT_96MHZ</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#gbdfa2b1593b303aabb51565fed314eb6">PLL_OUT_MSK</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g669e6534f3ace045a8688b9e53656956">PLL_USB_DIV</a>&nbsp;&nbsp;&nbsp;(1&lt;&lt;PLLUSB)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#ge26109c7ee998bd517434b5f517867a6">PLL_HS_TMR_PSCAL_NULL</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PLLTM1) | (0&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#ge48a12f9606330bd2d746250105b7644">PLL_HS_TMR_PSCAL_1</a>&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g1ee806eb370c66ea08e9f68f2e730f68">PLL_HS_TMR_PSCAL_1DOT5</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (0&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#gee3c2e74726332f6fd9e6da2b85068b1">PLL_HS_TMR_PSCAL_2</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g413387f277392feecf7d114be806679c">PLL_HS_TMR_PSCAL_MSK</a>&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#gd026a484488341dc7dffa3b2b4c39a85">Pll_set_hs_tmr_pscal_null</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_NULL)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#gfe62eeafb560d0c39bdbf9474f22ff6d">Pll_set_hs_tmr_pscal_1</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#ge7c5c5cb90e4b028afb758e59b5a565d">Pll_set_hs_tmr_pscal_1dot5</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_1DOT5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g8b571a9fac26009cfa6e76a3ce700535">Pll_set_hs_tmr_pscal_2</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g6af4cab4347dd5b47ca88c18412a37b3">Start_pll</a>(in_prescal)&nbsp;&nbsp;&nbsp;(PLLFRQ &amp;= ~PLL_OUT_MSK,PLLFRQ|= PLL_OUT_FRQ| PLL_USB_DIV , PLLCSR = (in_prescal | (1&lt;&lt;PLLE)))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Start the PLL at only 48 MHz, regarding CPU frequency Start the USB PLL with clockfactor clockfactor can be PLLx06 or PLLx03.  <a href="#g6af4cab4347dd5b47ca88c18412a37b3"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#gca26efcf57390b489402086cbc4eb7ed">Is_pll_ready</a>()&nbsp;&nbsp;&nbsp;(PLLCSR &amp; (1&lt;&lt;PLOCK) )</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">return 1 when PLL locked  <a href="#gca26efcf57390b489402086cbc4eb7ed"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#gf8afae5562a37053c7a62ddda9fbf8b1">Wait_pll_ready</a>()&nbsp;&nbsp;&nbsp;while (!(PLLCSR &amp; (1&lt;&lt;PLOCK)))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Test PLL lock bit and wait until lock is set.  <a href="#gf8afae5562a37053c7a62ddda9fbf8b1"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g022c4595bb52964de09cbdfe47573c80">Stop_pll</a>()&nbsp;&nbsp;&nbsp;(PLLCSR  &amp;= (~(1&lt;&lt;PLLE)),PLLCSR=0 )</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop the PLL.  <a href="#g022c4595bb52964de09cbdfe47573c80"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g357640abb5adba24b1408a70e614fec7">Set_RC_pll_clock</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ |= (1&lt;&lt;PINMUX))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Select the internal RC as clock source for PLL.  <a href="#g357640abb5adba24b1408a70e614fec7"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00070.html#g90cb21dc60c6e807fc22e0b6b480d553">Set_XTAL_pll_clock</a>()&nbsp;&nbsp;&nbsp;(PLLFRQ &amp;= ~(1&lt;&lt;PINMUX))</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Select XTAL as clock source for PLL.  <a href="#g90cb21dc60c6e807fc22e0b6b480d553"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
These functions allow to control the PLL. 
<p>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="g39fe5836a4cd36e47c3cca6d7d72c1de"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_FRQ" ref="g39fe5836a4cd36e47c3cca6d7d72c1de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_FRQ&nbsp;&nbsp;&nbsp;PLL_OUT_96MHZ          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00057">57</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="ge962d4bccf309b3b037c50993556156f"></a><!-- doxytag: member="pll_drv.h::PLL_IN_PRESCAL_DISABLE" ref="ge962d4bccf309b3b037c50993556156f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_PRESCAL_DISABLE&nbsp;&nbsp;&nbsp;( 0&lt;&lt;PINDIV )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00062">62</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="gad49886a0e1d9a93c8457cebf467c2b0"></a><!-- doxytag: member="pll_drv.h::PLL_IN_PRESCAL_ENABLE" ref="gad49886a0e1d9a93c8457cebf467c2b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_IN_PRESCAL_ENABLE&nbsp;&nbsp;&nbsp;( 1&lt;&lt;PINDIV )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00063">63</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g99eb1110ad112e930b557170cccadda9"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_32MHZ" ref="g99eb1110ad112e930b557170cccadda9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_32MHZ&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (O&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00065">65</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="gfa6bfec3edb6f21c927163d5381eaa59"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_40MHZ" ref="gfa6bfec3edb6f21c927163d5381eaa59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_40MHZ&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (O&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00066">66</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g52c639b0f9dd1235f260754cd45bc149"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_48MHZ" ref="g52c639b0f9dd1235f260754cd45bc149" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_48MHZ&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00067">67</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="ga33c74c7060f905acbc56649005a170d"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_56MHZ" ref="ga33c74c7060f905acbc56649005a170d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_56MHZ&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00068">68</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g00f0cb011e5a1dd829754f6e3c86fa6b"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_64MHZ" ref="g00f0cb011e5a1dd829754f6e3c86fa6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_64MHZ&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00069">69</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g516c41450a6eca5d1b1feae66af8b4b2"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_72MHZ" ref="g516c41450a6eca5d1b1feae66af8b4b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_72MHZ&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIVO))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00070">70</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g6cdd9482803f106249d51a14f877e8ae"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_80MHZ" ref="g6cdd9482803f106249d51a14f877e8ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_80MHZ&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (0&lt;&lt;PDIVO))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00071">71</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="ga6e644cab4a9335af739c2d3af4d2133"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_88MHZ" ref="ga6e644cab4a9335af739c2d3af4d2133" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_88MHZ&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (0&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00072">72</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a835e991161ef9b205fba0546555f1f"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_96MHZ" ref="g9a835e991161ef9b205fba0546555f1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_96MHZ&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (0&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (0&lt;&lt;PDIV0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00073">73</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="gbdfa2b1593b303aabb51565fed314eb6"></a><!-- doxytag: member="pll_drv.h::PLL_OUT_MSK" ref="gbdfa2b1593b303aabb51565fed314eb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_OUT_MSK&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PDIV3)| (1&lt;&lt;PDIV2) | (1&lt;&lt;PDIV1)| (1&lt;&lt;PDIV0))          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00074">74</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g669e6534f3ace045a8688b9e53656956"></a><!-- doxytag: member="pll_drv.h::PLL_USB_DIV" ref="g669e6534f3ace045a8688b9e53656956" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_USB_DIV&nbsp;&nbsp;&nbsp;(1&lt;&lt;PLLUSB)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00077">77</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="ge26109c7ee998bd517434b5f517867a6"></a><!-- doxytag: member="pll_drv.h::PLL_HS_TMR_PSCAL_NULL" ref="ge26109c7ee998bd517434b5f517867a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_HS_TMR_PSCAL_NULL&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PLLTM1) | (0&lt;&lt;PLLTM0) )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00082">82</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="ge48a12f9606330bd2d746250105b7644"></a><!-- doxytag: member="pll_drv.h::PLL_HS_TMR_PSCAL_1" ref="ge48a12f9606330bd2d746250105b7644" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_HS_TMR_PSCAL_1&nbsp;&nbsp;&nbsp;( (0&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00083">83</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ee806eb370c66ea08e9f68f2e730f68"></a><!-- doxytag: member="pll_drv.h::PLL_HS_TMR_PSCAL_1DOT5" ref="g1ee806eb370c66ea08e9f68f2e730f68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_HS_TMR_PSCAL_1DOT5&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (0&lt;&lt;PLLTM0) )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00084">84</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="gee3c2e74726332f6fd9e6da2b85068b1"></a><!-- doxytag: member="pll_drv.h::PLL_HS_TMR_PSCAL_2" ref="gee3c2e74726332f6fd9e6da2b85068b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_HS_TMR_PSCAL_2&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00085">85</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g413387f277392feecf7d114be806679c"></a><!-- doxytag: member="pll_drv.h::PLL_HS_TMR_PSCAL_MSK" ref="g413387f277392feecf7d114be806679c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_HS_TMR_PSCAL_MSK&nbsp;&nbsp;&nbsp;( (1&lt;&lt;PLLTM1) | (1&lt;&lt;PLLTM0) )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00087">87</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="gd026a484488341dc7dffa3b2b4c39a85"></a><!-- doxytag: member="pll_drv.h::Pll_set_hs_tmr_pscal_null" ref="gd026a484488341dc7dffa3b2b4c39a85" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Pll_set_hs_tmr_pscal_null          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_NULL)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00089">89</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe62eeafb560d0c39bdbf9474f22ff6d"></a><!-- doxytag: member="pll_drv.h::Pll_set_hs_tmr_pscal_1" ref="gfe62eeafb560d0c39bdbf9474f22ff6d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Pll_set_hs_tmr_pscal_1          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_1)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00090">90</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7c5c5cb90e4b028afb758e59b5a565d"></a><!-- doxytag: member="pll_drv.h::Pll_set_hs_tmr_pscal_1dot5" ref="ge7c5c5cb90e4b028afb758e59b5a565d" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Pll_set_hs_tmr_pscal_1dot5          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_1DOT5)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00091">91</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b571a9fac26009cfa6e76a3ce700535"></a><!-- doxytag: member="pll_drv.h::Pll_set_hs_tmr_pscal_2" ref="g8b571a9fac26009cfa6e76a3ce700535" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Pll_set_hs_tmr_pscal_2          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLFRQ&amp;=~PLL_HS_TMR_PSCAL_MSK,PLLFRQ|=PLL_HS_TMR_PSCAL_2)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>
Definition at line <a class="el" href="a00096.html#l00092">92</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g6af4cab4347dd5b47ca88c18412a37b3"></a><!-- doxytag: member="pll_drv.h::Start_pll" ref="g6af4cab4347dd5b47ca88c18412a37b3" args="(in_prescal)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Start_pll          </td>
          <td>(</td>
          <td class="paramtype">in_prescal&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLFRQ &amp;= ~PLL_OUT_MSK,PLLFRQ|= PLL_OUT_FRQ| PLL_USB_DIV , PLLCSR = (in_prescal | (1&lt;&lt;PLLE)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start the PLL at only 48 MHz, regarding CPU frequency Start the USB PLL with clockfactor clockfactor can be PLLx06 or PLLx03. 
<p>

<p>
Definition at line <a class="el" href="a00096.html#l00098">98</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="gca26efcf57390b489402086cbc4eb7ed"></a><!-- doxytag: member="pll_drv.h::Is_pll_ready" ref="gca26efcf57390b489402086cbc4eb7ed" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Is_pll_ready          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLCSR &amp; (1&lt;&lt;PLOCK) )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
return 1 when PLL locked 
<p>

<p>
Definition at line <a class="el" href="a00096.html#l00102">102</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
<p>
Referenced by <a class="el" href="a00121.html#l00196">usb_general_interrupt()</a>, and <a class="el" href="a00119.html#l00652">usb_generate_remote_wakeup()</a>.
</div>
</div><p>
<a class="anchor" name="gf8afae5562a37053c7a62ddda9fbf8b1"></a><!-- doxytag: member="pll_drv.h::Wait_pll_ready" ref="gf8afae5562a37053c7a62ddda9fbf8b1" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Wait_pll_ready          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;while (!(PLLCSR &amp; (1&lt;&lt;PLOCK)))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Test PLL lock bit and wait until lock is set. 
<p>

<p>
Definition at line <a class="el" href="a00096.html#l00105">105</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
<p>
Referenced by <a class="el" href="a00121.html#l00196">usb_general_interrupt()</a>, <a class="el" href="a00119.html#l00652">usb_generate_remote_wakeup()</a>, and <a class="el" href="a00113.html#l00128">usb_start_device()</a>.
</div>
</div><p>
<a class="anchor" name="g022c4595bb52964de09cbdfe47573c80"></a><!-- doxytag: member="pll_drv.h::Stop_pll" ref="g022c4595bb52964de09cbdfe47573c80" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Stop_pll          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLCSR  &amp;= (~(1&lt;&lt;PLLE)),PLLCSR=0 )</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Stop the PLL. 
<p>

<p>
Definition at line <a class="el" href="a00096.html#l00108">108</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
<p>
Referenced by <a class="el" href="a00121.html#l00196">usb_general_interrupt()</a>.
</div>
</div><p>
<a class="anchor" name="g357640abb5adba24b1408a70e614fec7"></a><!-- doxytag: member="pll_drv.h::Set_RC_pll_clock" ref="g357640abb5adba24b1408a70e614fec7" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Set_RC_pll_clock          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLFRQ |= (1&lt;&lt;PINMUX))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Select the internal RC as clock source for PLL. 
<p>

<p>
Definition at line <a class="el" href="a00096.html#l00111">111</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<a class="anchor" name="g90cb21dc60c6e807fc22e0b6b480d553"></a><!-- doxytag: member="pll_drv.h::Set_XTAL_pll_clock" ref="g90cb21dc60c6e807fc22e0b6b480d553" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Set_XTAL_pll_clock          </td>
          <td>(</td>
&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(PLLFRQ &amp;= ~(1&lt;&lt;PINMUX))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Select XTAL as clock source for PLL. 
<p>

<p>
Definition at line <a class="el" href="a00096.html#l00114">114</a> of file <a class="el" href="a00096.html">pll_drv.h</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Fri Jul 18 17:20:59 2008 for ATMEL by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
