#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1147-g7ee7a483)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x560181879cb0 .scope module, "regfile_tb" "regfile_tb" 2 8;
 .timescale 0 0;
P_0x560181877430 .param/l "DWIDTH" 0 2 9, +C4<00000000000000000000000000100000>;
v0x5601818978f0_0 .var "clk", 0 0;
v0x5601818979b0_0 .var "din", 31 0;
v0x560181897a80_0 .net "dout1", 31 0, v0x560181897050_0;  1 drivers
v0x560181897b80_0 .net "dout2", 31 0, v0x560181897130_0;  1 drivers
v0x560181897c50_0 .var "rdaddr1", 4 0;
v0x560181897cf0_0 .var "rdaddr2", 4 0;
v0x560181897dc0_0 .var "wr", 0 0;
v0x560181897e90_0 .var "wraddr", 4 0;
S_0x560181879e90 .scope module, "dut" "regfile" 2 64, 3 8 0, S_0x560181879cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rdaddr1";
    .port_info 1 /INPUT 5 "rdaddr2";
    .port_info 2 /INPUT 5 "wraddr";
    .port_info 3 /INPUT 32 "din";
    .port_info 4 /INPUT 1 "wr";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "dout1";
    .port_info 7 /OUTPUT 32 "dout2";
P_0x56018187a070 .param/l "DWIDTH" 0 3 8, +C4<00000000000000000000000000100000>;
L_0x560181868560 .functor BUFZ 32, L_0x560181897f60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5601818984a0 .functor BUFZ 32, L_0x560181898240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5601818686d0_0 .net *"_ivl_0", 31 0, L_0x560181897f60;  1 drivers
v0x5601818969f0_0 .net *"_ivl_10", 6 0, L_0x5601818982e0;  1 drivers
L_0x7f51d72f0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560181896ad0_0 .net *"_ivl_13", 1 0, L_0x7f51d72f0060;  1 drivers
v0x560181896bc0_0 .net *"_ivl_2", 6 0, L_0x560181898060;  1 drivers
L_0x7f51d72f0018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560181896ca0_0 .net *"_ivl_5", 1 0, L_0x7f51d72f0018;  1 drivers
v0x560181896dd0_0 .net *"_ivl_8", 31 0, L_0x560181898240;  1 drivers
v0x560181896eb0_0 .net "clk", 0 0, v0x5601818978f0_0;  1 drivers
v0x560181896f70_0 .net "din", 31 0, v0x5601818979b0_0;  1 drivers
v0x560181897050_0 .var "dout1", 31 0;
v0x560181897130_0 .var "dout2", 31 0;
v0x560181897210_0 .net "dtempout1", 31 0, L_0x560181868560;  1 drivers
v0x5601818972f0_0 .net "dtempout2", 31 0, L_0x5601818984a0;  1 drivers
v0x5601818973d0_0 .net "rdaddr1", 4 0, v0x560181897c50_0;  1 drivers
v0x5601818974b0_0 .net "rdaddr2", 4 0, v0x560181897cf0_0;  1 drivers
v0x560181897590 .array "register", 31 0, 31 0;
v0x560181897650_0 .net "wr", 0 0, v0x560181897dc0_0;  1 drivers
v0x560181897710_0 .net "wraddr", 4 0, v0x560181897e90_0;  1 drivers
E_0x5601818766e0 .event posedge, v0x560181896eb0_0;
E_0x560181875f30 .event anyedge, v0x5601818972f0_0;
E_0x5601818617e0 .event anyedge, v0x560181897210_0;
L_0x560181897f60 .array/port v0x560181897590, L_0x560181898060;
L_0x560181898060 .concat [ 5 2 0 0], v0x560181897c50_0, L_0x7f51d72f0018;
L_0x560181898240 .array/port v0x560181897590, L_0x5601818982e0;
L_0x5601818982e0 .concat [ 5 2 0 0], v0x560181897cf0_0, L_0x7f51d72f0060;
    .scope S_0x560181879e90;
T_0 ;
    %wait E_0x5601818617e0;
    %load/vec4 v0x560181897210_0;
    %store/vec4 v0x560181897050_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x560181879e90;
T_1 ;
    %wait E_0x560181875f30;
    %load/vec4 v0x5601818972f0_0;
    %store/vec4 v0x560181897130_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x560181879e90;
T_2 ;
    %wait E_0x5601818766e0;
    %load/vec4 v0x560181897650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x560181896f70_0;
    %load/vec4 v0x560181897710_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x560181897590, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560181879cb0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5601818978f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560181897dc0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560181897c50_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560181897cf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5601818979b0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x560181879cb0;
T_4 ;
    %delay 2, 0;
    %load/vec4 v0x5601818978f0_0;
    %inv;
    %store/vec4 v0x5601818978f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560181879cb0;
T_5 ;
    %vpi_call 2 32 "$dumpfile", "regfile.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %vpi_call 2 34 "$display", "time\011 readReg1\011 readReg2\011 writeReg\011 writeData\011 wr\011 Regout1\011 Regout2\011\012" {0 0 0};
    %vpi_call 2 35 "$monitor", "%g\011 %d\011 %d\011 %d\011", $time, v0x560181897c50_0, v0x560181897cf0_0, v0x560181897e90_0, "%h\011 %b\011 %h\011 %h\011\012", v0x5601818979b0_0, v0x560181897dc0_0, v0x560181897a80_0, v0x560181897b80_0 {0 0 0};
    %delay 4, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x560181897e90_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 421824940, 0, 32;
    %store/vec4 v0x5601818979b0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560181897dc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560181897dc0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x560181897e90_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 1892317184, 0, 32;
    %store/vec4 v0x5601818979b0_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560181897dc0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560181897dc0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x560181897c50_0, 0, 5;
    %delay 4, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x560181897cf0_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x560181897e90_0, 0, 5;
    %delay 1, 0;
    %pushi/vec4 1703485907, 0, 32;
    %store/vec4 v0x5601818979b0_0, 0, 32;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560181897dc0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560181897dc0_0, 0, 1;
    %delay 4, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./regfile_tb.v";
    "./regfile.v";
