
projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090a8  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000598  080091e8  080091e8  000191e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009780  08009780  00019780  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08009784  08009784  00019784  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001e4  20000004  08009788  00020004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000036c  200001e8  0800996c  000201e8  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  20000554  0800996c  00020554  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001628a  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 0000362b  00000000  00000000  000364a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000017b0  00000000  00000000  00039ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001618  00000000  00000000  0003b280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000201f3  00000000  00000000  0003c898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000188ab  00000000  00000000  0005ca8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    000c8fe1  00000000  00000000  00075336  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  0013e317  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00007700  00000000  00000000  0013e368  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001e8 	.word	0x200001e8
 800015c:	00000000 	.word	0x00000000
 8000160:	080091d0 	.word	0x080091d0

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001ec 	.word	0x200001ec
 800017c:	080091d0 	.word	0x080091d0

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b66:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4313      	orrs	r3, r2
 8000b6e:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000b74:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b7c:	68fb      	ldr	r3, [r7, #12]
}
 8000b7e:	bf00      	nop
 8000b80:	3714      	adds	r7, #20
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
	...

08000b8c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b086      	sub	sp, #24
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000b92:	463b      	mov	r3, r7
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]
 8000ba0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ba2:	4b29      	ldr	r3, [pc, #164]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000ba4:	4a29      	ldr	r2, [pc, #164]	; (8000c4c <MX_ADC1_Init+0xc0>)
 8000ba6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ba8:	4b27      	ldr	r3, [pc, #156]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000bae:	4b26      	ldr	r3, [pc, #152]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000bb4:	4b24      	ldr	r3, [pc, #144]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000bba:	4b23      	ldr	r3, [pc, #140]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000bc0:	4b21      	ldr	r3, [pc, #132]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bc2:	2204      	movs	r2, #4
 8000bc4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000bc6:	4b20      	ldr	r3, [pc, #128]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000bcc:	4b1e      	ldr	r3, [pc, #120]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000bd2:	4b1d      	ldr	r3, [pc, #116]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bd4:	2201      	movs	r2, #1
 8000bd6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000bd8:	4b1b      	ldr	r3, [pc, #108]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000be0:	4b19      	ldr	r3, [pc, #100]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000be6:	4b18      	ldr	r3, [pc, #96]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000bec:	4b16      	ldr	r3, [pc, #88]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000bf4:	4b14      	ldr	r3, [pc, #80]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000bfa:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000c02:	4811      	ldr	r0, [pc, #68]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000c04:	f001 fc20 	bl	8002448 <HAL_ADC_Init>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000c0e:	f000 fa7e 	bl	800110e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000c12:	4b0f      	ldr	r3, [pc, #60]	; (8000c50 <MX_ADC1_Init+0xc4>)
 8000c14:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c16:	2306      	movs	r3, #6
 8000c18:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c1e:	237f      	movs	r3, #127	; 0x7f
 8000c20:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c22:	2304      	movs	r3, #4
 8000c24:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000c2a:	463b      	mov	r3, r7
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4806      	ldr	r0, [pc, #24]	; (8000c48 <MX_ADC1_Init+0xbc>)
 8000c30:	f001 fd56 	bl	80026e0 <HAL_ADC_ConfigChannel>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000c3a:	f000 fa68 	bl	800110e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000c3e:	bf00      	nop
 8000c40:	3718      	adds	r7, #24
 8000c42:	46bd      	mov	sp, r7
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	20000204 	.word	0x20000204
 8000c4c:	50040000 	.word	0x50040000
 8000c50:	14f00020 	.word	0x14f00020

08000c54 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b090      	sub	sp, #64	; 0x40
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c5c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c60:	2200      	movs	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	605a      	str	r2, [r3, #4]
 8000c66:	609a      	str	r2, [r3, #8]
 8000c68:	60da      	str	r2, [r3, #12]
 8000c6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c6c:	f107 0308 	add.w	r3, r7, #8
 8000c70:	2224      	movs	r2, #36	; 0x24
 8000c72:	2100      	movs	r1, #0
 8000c74:	4618      	mov	r0, r3
 8000c76:	f005 fa2d 	bl	80060d4 <memset>
  if(adcHandle->Instance==ADC1)
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	4a15      	ldr	r2, [pc, #84]	; (8000cd4 <HAL_ADC_MspInit+0x80>)
 8000c80:	4293      	cmp	r3, r2
 8000c82:	d123      	bne.n	8000ccc <HAL_ADC_MspInit+0x78>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000c84:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000c88:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000c8a:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000c8e:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c90:	f107 0308 	add.w	r3, r7, #8
 8000c94:	4618      	mov	r0, r3
 8000c96:	f004 f941 	bl	8004f1c <HAL_RCCEx_PeriphCLKConfig>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000ca0:	f000 fa35 	bl	800110e <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000ca4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ca8:	f7ff ff56 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cac:	2001      	movs	r0, #1
 8000cae:	f7ff ff53 	bl	8000b58 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cb6:	2303      	movs	r3, #3
 8000cb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cbe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000cc2:	4619      	mov	r1, r3
 8000cc4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cc8:	f002 fc26 	bl	8003518 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000ccc:	bf00      	nop
 8000cce:	3740      	adds	r7, #64	; 0x40
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	50040000 	.word	0x50040000

08000cd8 <LL_AHB1_GRP1_EnableClock>:
{
 8000cd8:	b480      	push	{r7}
 8000cda:	b085      	sub	sp, #20
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000ce0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000ce4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000ce6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4313      	orrs	r3, r2
 8000cee:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000cf0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000cf4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	4013      	ands	r3, r2
 8000cfa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000cfc:	68fb      	ldr	r3, [r7, #12]
}
 8000cfe:	bf00      	nop
 8000d00:	3714      	adds	r7, #20
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr

08000d0a <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000d0a:	b580      	push	{r7, lr}
 8000d0c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d0e:	2004      	movs	r0, #4
 8000d10:	f7ff ffe2 	bl	8000cd8 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d14:	2001      	movs	r0, #1
 8000d16:	f7ff ffdf 	bl	8000cd8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2100      	movs	r1, #0
 8000d1e:	200b      	movs	r0, #11
 8000d20:	f002 f97f 	bl	8003022 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d24:	200b      	movs	r0, #11
 8000d26:	f002 f996 	bl	8003056 <HAL_NVIC_EnableIRQ>

}
 8000d2a:	bf00      	nop
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <LL_AHB2_GRP1_EnableClock>:
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b085      	sub	sp, #20
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000d36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d3c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4313      	orrs	r3, r2
 8000d44:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000d4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d52:	68fb      	ldr	r3, [r7, #12]
}
 8000d54:	bf00      	nop
 8000d56:	3714      	adds	r7, #20
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5e:	4770      	bx	lr

08000d60 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b086      	sub	sp, #24
 8000d64:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d66:	1d3b      	adds	r3, r7, #4
 8000d68:	2200      	movs	r2, #0
 8000d6a:	601a      	str	r2, [r3, #0]
 8000d6c:	605a      	str	r2, [r3, #4]
 8000d6e:	609a      	str	r2, [r3, #8]
 8000d70:	60da      	str	r2, [r3, #12]
 8000d72:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d74:	2001      	movs	r0, #1
 8000d76:	f7ff ffda 	bl	8000d2e <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d7a:	2002      	movs	r0, #2
 8000d7c:	f7ff ffd7 	bl	8000d2e <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11
 8000d80:	2200      	movs	r2, #0
 8000d82:	f641 011c 	movw	r1, #6172	; 0x181c
 8000d86:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000d8a:	f002 fd45 	bl	8003818 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000d8e:	2201      	movs	r2, #1
 8000d90:	2102      	movs	r1, #2
 8000d92:	4825      	ldr	r0, [pc, #148]	; (8000e28 <MX_GPIO_Init+0xc8>)
 8000d94:	f002 fd40 	bl	8003818 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2130      	movs	r1, #48	; 0x30
 8000d9c:	4822      	ldr	r0, [pc, #136]	; (8000e28 <MX_GPIO_Init+0xc8>)
 8000d9e:	f002 fd3b 	bl	8003818 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA3 PA4 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11
 8000da2:	f641 031c 	movw	r3, #6172	; 0x181c
 8000da6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000da8:	2301      	movs	r3, #1
 8000daa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2300      	movs	r3, #0
 8000db2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db4:	1d3b      	adds	r3, r7, #4
 8000db6:	4619      	mov	r1, r3
 8000db8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dbc:	f002 fbac 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000dc0:	2340      	movs	r3, #64	; 0x40
 8000dc2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	4619      	mov	r1, r3
 8000dd0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd4:	f002 fba0 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dd8:	2304      	movs	r3, #4
 8000dda:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de0:	2300      	movs	r3, #0
 8000de2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000de4:	1d3b      	adds	r3, r7, #4
 8000de6:	4619      	mov	r1, r3
 8000de8:	480f      	ldr	r0, [pc, #60]	; (8000e28 <MX_GPIO_Init+0xc8>)
 8000dea:	f002 fb95 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000dee:	2301      	movs	r3, #1
 8000df0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000df6:	2301      	movs	r3, #1
 8000df8:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfa:	1d3b      	adds	r3, r7, #4
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	480a      	ldr	r0, [pc, #40]	; (8000e28 <MX_GPIO_Init+0xc8>)
 8000e00:	f002 fb8a 	bl	8003518 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000e04:	2332      	movs	r3, #50	; 0x32
 8000e06:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e08:	2301      	movs	r3, #1
 8000e0a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e10:	2300      	movs	r3, #0
 8000e12:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e14:	1d3b      	adds	r3, r7, #4
 8000e16:	4619      	mov	r1, r3
 8000e18:	4803      	ldr	r0, [pc, #12]	; (8000e28 <MX_GPIO_Init+0xc8>)
 8000e1a:	f002 fb7d 	bl	8003518 <HAL_GPIO_Init>

}
 8000e1e:	bf00      	nop
 8000e20:	3718      	adds	r7, #24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	48000400 	.word	0x48000400

08000e2c <LL_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB3ENR, Periphs);
 8000e34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e38:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000e3a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	4313      	orrs	r3, r2
 8000e42:	650b      	str	r3, [r1, #80]	; 0x50
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8000e44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000e50:	68fb      	ldr	r3, [r7, #12]
}
 8000e52:	bf00      	nop
 8000e54:	3714      	adds	r7, #20
 8000e56:	46bd      	mov	sp, r7
 8000e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5c:	4770      	bx	lr
	...

08000e60 <MX_IPCC_Init>:

IPCC_HandleTypeDef hipcc;

/* IPCC init function */
void MX_IPCC_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8000e64:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <MX_IPCC_Init+0x20>)
 8000e66:	4a07      	ldr	r2, [pc, #28]	; (8000e84 <MX_IPCC_Init+0x24>)
 8000e68:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8000e6a:	4805      	ldr	r0, [pc, #20]	; (8000e80 <MX_IPCC_Init+0x20>)
 8000e6c:	f002 fd06 	bl	800387c <HAL_IPCC_Init>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8000e76:	f000 f94a 	bl	800110e <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000268 	.word	0x20000268
 8000e84:	58000c00 	.word	0x58000c00

08000e88 <HAL_IPCC_MspInit>:

void HAL_IPCC_MspInit(IPCC_HandleTypeDef* ipccHandle)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]

  if(ipccHandle->Instance==IPCC)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	4a0d      	ldr	r2, [pc, #52]	; (8000ecc <HAL_IPCC_MspInit+0x44>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d113      	bne.n	8000ec2 <HAL_IPCC_MspInit+0x3a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* IPCC clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8000e9a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000e9e:	f7ff ffc5 	bl	8000e2c <LL_AHB3_GRP1_EnableClock>

    /* IPCC interrupt Init */
    HAL_NVIC_SetPriority(IPCC_C1_RX_IRQn, 0, 0);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	202c      	movs	r0, #44	; 0x2c
 8000ea8:	f002 f8bb 	bl	8003022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 8000eac:	202c      	movs	r0, #44	; 0x2c
 8000eae:	f002 f8d2 	bl	8003056 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(IPCC_C1_TX_IRQn, 0, 0);
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	202d      	movs	r0, #45	; 0x2d
 8000eb8:	f002 f8b3 	bl	8003022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 8000ebc:	202d      	movs	r0, #45	; 0x2d
 8000ebe:	f002 f8ca 	bl	8003056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }
}
 8000ec2:	bf00      	nop
 8000ec4:	3708      	adds	r7, #8
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	bf00      	nop
 8000ecc:	58000c00 	.word	0x58000c00

08000ed0 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */

extern void initialise_monitor_handles(void);

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM2)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ee0:	d101      	bne.n	8000ee6 <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		SoftUartHandler();
 8000ee2:	f000 fdc3 	bl	8001a6c <SoftUartHandler>
	}
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
	...

08000ef0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
   initialise_monitor_handles();
 8000ef6:	f008 f8c5 	bl	8009084 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efa:	f001 f86f 	bl	8001fdc <HAL_Init>
  // REMOVE ON DEBUG

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000efe:	f000 f8af 	bl	8001060 <SystemClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 8000f02:	f7ff ffad 	bl	8000e60 <MX_IPCC_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f06:	f7ff ff2b 	bl	8000d60 <MX_GPIO_Init>
  MX_DMA_Init();
 8000f0a:	f7ff fefe 	bl	8000d0a <MX_DMA_Init>
  MX_SPI1_Init();
 8000f0e:	f000 fe35 	bl	8001b7c <MX_SPI1_Init>
  MX_ADC1_Init();
 8000f12:	f7ff fe3b 	bl	8000b8c <MX_ADC1_Init>
  MX_TIM2_Init();
 8000f16:	f000 ff77 	bl	8001e08 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000f1a:	4844      	ldr	r0, [pc, #272]	; (800102c <main+0x13c>)
 8000f1c:	f004 fccc 	bl	80058b8 <HAL_TIM_Base_Start_IT>

  SoftUartInit(0,GPIOB,GPIO_PIN_1,GPIOB,GPIO_PIN_0);
 8000f20:	2301      	movs	r3, #1
 8000f22:	9300      	str	r3, [sp, #0]
 8000f24:	4b42      	ldr	r3, [pc, #264]	; (8001030 <main+0x140>)
 8000f26:	2202      	movs	r2, #2
 8000f28:	4941      	ldr	r1, [pc, #260]	; (8001030 <main+0x140>)
 8000f2a:	2000      	movs	r0, #0
 8000f2c:	f000 fac6 	bl	80014bc <SoftUartInit>
  SoftUartEnableRx(0);
 8000f30:	2000      	movs	r0, #0
 8000f32:	f000 fb6b 	bl	800160c <SoftUartEnableRx>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Starting STM32\n");
 8000f36:	483f      	ldr	r0, [pc, #252]	; (8001034 <main+0x144>)
 8000f38:	f005 fea4 	bl	8006c84 <puts>
  printf("Starting MAX\n");
 8000f3c:	483e      	ldr	r0, [pc, #248]	; (8001038 <main+0x148>)
 8000f3e:	f005 fea1 	bl	8006c84 <puts>
  EnableChip();
 8000f42:	f000 f8e9 	bl	8001118 <EnableChip>

  //printf("Init Max\n");
  init_PLL();
 8000f46:	f000 f96b 	bl	8001220 <init_PLL>

  //printf("write regs custom \n");
  write_regs_SOFT();
 8000f4a:	f000 f9b5 	bl	80012b8 <write_regs_SOFT>
  setIntegerMode();
 8000f4e:	f000 f959 	bl	8001204 <setIntegerMode>

  printf("EnablingRFOUT\n");
 8000f52:	483a      	ldr	r0, [pc, #232]	; (800103c <main+0x14c>)
 8000f54:	f005 fe96 	bl	8006c84 <puts>
  EnableRFOutput();
 8000f58:	f000 f8e8 	bl	800112c <EnableRFOutput>

  printf("Initialization done\n");
 8000f5c:	4838      	ldr	r0, [pc, #224]	; (8001040 <main+0x150>)
 8000f5e:	f005 fe91 	bl	8006c84 <puts>
  print_registers();
 8000f62:	f000 f8ed 	bl	8001140 <print_registers>
	  HAL_Delay(20);
	  printf(" ");
  }*/

  //calibrate();
  for (int i=0; i<4; i++){
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
 8000f6a:	e00b      	b.n	8000f84 <main+0x94>
	  printf("RFA PWR: %d\n", i);
 8000f6c:	6979      	ldr	r1, [r7, #20]
 8000f6e:	4835      	ldr	r0, [pc, #212]	; (8001044 <main+0x154>)
 8000f70:	f005 fe02 	bl	8006b78 <iprintf>
	  setRFA_PWR(i);
 8000f74:	6978      	ldr	r0, [r7, #20]
 8000f76:	f000 f923 	bl	80011c0 <setRFA_PWR>
	  program_PLL();
 8000f7a:	f000 fa25 	bl	80013c8 <program_PLL>
  for (int i=0; i<4; i++){
 8000f7e:	697b      	ldr	r3, [r7, #20]
 8000f80:	3301      	adds	r3, #1
 8000f82:	617b      	str	r3, [r7, #20]
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	2b03      	cmp	r3, #3
 8000f88:	ddf0      	ble.n	8000f6c <main+0x7c>
	  //HAL_Delay(1);
  }
  //print_registers();
  printf("Start\n");
 8000f8a:	482f      	ldr	r0, [pc, #188]	; (8001048 <main+0x158>)
 8000f8c:	f005 fe7a 	bl	8006c84 <puts>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET);
 8000f90:	2201      	movs	r2, #1
 8000f92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f002 fc3d 	bl	8003818 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fa4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fa8:	f002 fc36 	bl	8003818 <HAL_GPIO_WritePin>
  uint8_t db_at = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	74fb      	strb	r3, [r7, #19]
  //freq_char(25, 2500, 1);
  uint32_t freq_list[] = {1250};
 8000fb0:	f240 43e2 	movw	r3, #1250	; 0x4e2
 8000fb4:	60fb      	str	r3, [r7, #12]
  char string[] = "Hello\n";
 8000fb6:	4a25      	ldr	r2, [pc, #148]	; (800104c <main+0x15c>)
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000fbe:	6018      	str	r0, [r3, #0]
 8000fc0:	3304      	adds	r3, #4
 8000fc2:	8019      	strh	r1, [r3, #0]
 8000fc4:	3302      	adds	r3, #2
 8000fc6:	0c0a      	lsrs	r2, r1, #16
 8000fc8:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_12);
 8000fca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fd2:	f002 fc39 	bl	8003848 <HAL_GPIO_TogglePin>
	  HAL_Delay(1500);
 8000fd6:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8000fda:	f001 f885 	bl	80020e8 <HAL_Delay>
	  SoftUartPuts(0,string, sizeof(string));
 8000fde:	1d3b      	adds	r3, r7, #4
 8000fe0:	2207      	movs	r2, #7
 8000fe2:	4619      	mov	r1, r3
 8000fe4:	2000      	movs	r0, #0
 8000fe6:	f000 fc85 	bl	80018f4 <SoftUartPuts>
	  HAL_Delay(10);
 8000fea:	200a      	movs	r0, #10
 8000fec:	f001 f87c 	bl	80020e8 <HAL_Delay>
	  uint8_t avail =SoftUartRxAlavailable(0);
 8000ff0:	2000      	movs	r0, #0
 8000ff2:	f000 fb25 	bl	8001640 <SoftUartRxAlavailable>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	74bb      	strb	r3, [r7, #18]
	  printf("%d\n", avail);
 8000ffa:	7cbb      	ldrb	r3, [r7, #18]
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	4814      	ldr	r0, [pc, #80]	; (8001050 <main+0x160>)
 8001000:	f005 fdba 	bl	8006b78 <iprintf>

	  if (SoftUartRxAlavailable(0)){
 8001004:	2000      	movs	r0, #0
 8001006:	f000 fb1b 	bl	8001640 <SoftUartRxAlavailable>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d0dc      	beq.n	8000fca <main+0xda>
		  printf("Data availaable\n");
 8001010:	4810      	ldr	r0, [pc, #64]	; (8001054 <main+0x164>)
 8001012:	f005 fe37 	bl	8006c84 <puts>
		  SoftUartReadRxBuffer(0, RxBuffer, RX_BUF_LEN);
 8001016:	2240      	movs	r2, #64	; 0x40
 8001018:	490f      	ldr	r1, [pc, #60]	; (8001058 <main+0x168>)
 800101a:	2000      	movs	r0, #0
 800101c:	f000 fb24 	bl	8001668 <SoftUartReadRxBuffer>
		  printf("Data that arrive: %s\n", RxBuffer);
 8001020:	490d      	ldr	r1, [pc, #52]	; (8001058 <main+0x168>)
 8001022:	480e      	ldr	r0, [pc, #56]	; (800105c <main+0x16c>)
 8001024:	f005 fda8 	bl	8006b78 <iprintf>
  {
 8001028:	e7cf      	b.n	8000fca <main+0xda>
 800102a:	bf00      	nop
 800102c:	20000448 	.word	0x20000448
 8001030:	48000400 	.word	0x48000400
 8001034:	080091e8 	.word	0x080091e8
 8001038:	080091f8 	.word	0x080091f8
 800103c:	08009208 	.word	0x08009208
 8001040:	08009218 	.word	0x08009218
 8001044:	0800922c 	.word	0x0800922c
 8001048:	0800923c 	.word	0x0800923c
 800104c:	08009270 	.word	0x08009270
 8001050:	08009244 	.word	0x08009244
 8001054:	08009248 	.word	0x08009248
 8001058:	200002a4 	.word	0x200002a4
 800105c:	08009258 	.word	0x08009258

08001060 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b09a      	sub	sp, #104	; 0x68
 8001064:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001066:	f107 0320 	add.w	r3, r7, #32
 800106a:	2248      	movs	r2, #72	; 0x48
 800106c:	2100      	movs	r1, #0
 800106e:	4618      	mov	r0, r3
 8001070:	f005 f830 	bl	80060d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001074:	1d3b      	adds	r3, r7, #4
 8001076:	2200      	movs	r2, #0
 8001078:	601a      	str	r2, [r3, #0]
 800107a:	605a      	str	r2, [r3, #4]
 800107c:	609a      	str	r2, [r3, #8]
 800107e:	60da      	str	r2, [r3, #12]
 8001080:	611a      	str	r2, [r3, #16]
 8001082:	615a      	str	r2, [r3, #20]
 8001084:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_MSI;
 8001086:	2322      	movs	r3, #34	; 0x22
 8001088:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800108e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001090:	2301      	movs	r3, #1
 8001092:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001094:	2340      	movs	r3, #64	; 0x40
 8001096:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001098:	2300      	movs	r3, #0
 800109a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800109c:	2360      	movs	r3, #96	; 0x60
 800109e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010a0:	2302      	movs	r3, #2
 80010a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010a4:	2301      	movs	r3, #1
 80010a6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80010a8:	2300      	movs	r3, #0
 80010aa:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLN = 16;
 80010ac:	2310      	movs	r3, #16
 80010ae:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010b0:	f44f 23c0 	mov.w	r3, #393216	; 0x60000
 80010b4:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010b6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80010ba:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 80010bc:	f04f 63c0 	mov.w	r3, #100663296	; 0x6000000
 80010c0:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010c2:	f107 0320 	add.w	r3, r7, #32
 80010c6:	4618      	mov	r0, r3
 80010c8:	f003 f866 	bl	8004198 <HAL_RCC_OscConfig>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80010d2:	f000 f81c 	bl	800110e <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80010d6:	236f      	movs	r3, #111	; 0x6f
 80010d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010da:	2303      	movs	r3, #3
 80010dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010e2:	2300      	movs	r3, #0
 80010e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80010ee:	2300      	movs	r3, #0
 80010f0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010f2:	1d3b      	adds	r3, r7, #4
 80010f4:	2101      	movs	r1, #1
 80010f6:	4618      	mov	r0, r3
 80010f8:	f003 fbb8 	bl	800486c <HAL_RCC_ClockConfig>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001102:	f000 f804 	bl	800110e <Error_Handler>
  }
}
 8001106:	bf00      	nop
 8001108:	3768      	adds	r7, #104	; 0x68
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}

0800110e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800110e:	b480      	push	{r7}
 8001110:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001112:	b672      	cpsid	i
}
 8001114:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001116:	e7fe      	b.n	8001116 <Error_Handler+0x8>

08001118 <EnableChip>:
/**
  * @brief Turn MAX2870 PLL on
  * By setting CE pin high
  * @retval
  */
void EnableChip(){
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 800111c:	2201      	movs	r2, #1
 800111e:	2104      	movs	r1, #4
 8001120:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001124:	f002 fb78 	bl	8003818 <HAL_GPIO_WritePin>
}
 8001128:	bf00      	nop
 800112a:	bd80      	pop	{r7, pc}

0800112c <EnableRFOutput>:

void DisableChip(){
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
}

void EnableRFOutput(){
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8001130:	2201      	movs	r2, #1
 8001132:	2108      	movs	r1, #8
 8001134:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001138:	f002 fb6e 	bl	8003818 <HAL_GPIO_WritePin>
}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}

08001140 <print_registers>:

void DisableRFOutput(){
 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
}

void print_registers(){
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
	printf("reg0: %x\n", reg0);
 8001144:	4b12      	ldr	r3, [pc, #72]	; (8001190 <print_registers+0x50>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4619      	mov	r1, r3
 800114a:	4812      	ldr	r0, [pc, #72]	; (8001194 <print_registers+0x54>)
 800114c:	f005 fd14 	bl	8006b78 <iprintf>
	printf("reg1: %x\n", reg1);
 8001150:	4b11      	ldr	r3, [pc, #68]	; (8001198 <print_registers+0x58>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4619      	mov	r1, r3
 8001156:	4811      	ldr	r0, [pc, #68]	; (800119c <print_registers+0x5c>)
 8001158:	f005 fd0e 	bl	8006b78 <iprintf>
	printf("reg2: %x\n", reg2);
 800115c:	4b10      	ldr	r3, [pc, #64]	; (80011a0 <print_registers+0x60>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4619      	mov	r1, r3
 8001162:	4810      	ldr	r0, [pc, #64]	; (80011a4 <print_registers+0x64>)
 8001164:	f005 fd08 	bl	8006b78 <iprintf>
	printf("reg3: %x\n", reg3);
 8001168:	4b0f      	ldr	r3, [pc, #60]	; (80011a8 <print_registers+0x68>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4619      	mov	r1, r3
 800116e:	480f      	ldr	r0, [pc, #60]	; (80011ac <print_registers+0x6c>)
 8001170:	f005 fd02 	bl	8006b78 <iprintf>
	printf("reg4: %x\n", reg4);
 8001174:	4b0e      	ldr	r3, [pc, #56]	; (80011b0 <print_registers+0x70>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4619      	mov	r1, r3
 800117a:	480e      	ldr	r0, [pc, #56]	; (80011b4 <print_registers+0x74>)
 800117c:	f005 fcfc 	bl	8006b78 <iprintf>
	printf("reg5: %x\n", reg5);
 8001180:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <print_registers+0x78>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4619      	mov	r1, r3
 8001186:	480d      	ldr	r0, [pc, #52]	; (80011bc <print_registers+0x7c>)
 8001188:	f005 fcf6 	bl	8006b78 <iprintf>
}
 800118c:	bf00      	nop
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200002e4 	.word	0x200002e4
 8001194:	08009278 	.word	0x08009278
 8001198:	200002e8 	.word	0x200002e8
 800119c:	08009284 	.word	0x08009284
 80011a0:	200002ec 	.word	0x200002ec
 80011a4:	08009290 	.word	0x08009290
 80011a8:	200002f0 	.word	0x200002f0
 80011ac:	0800929c 	.word	0x0800929c
 80011b0:	200002f4 	.word	0x200002f4
 80011b4:	080092a8 	.word	0x080092a8
 80011b8:	200002f8 	.word	0x200002f8
 80011bc:	080092b4 	.word	0x080092b4

080011c0 <setRFA_PWR>:
	uint32_t newnewreg4 = new_reg4 | ((diva_value)&DIVA_MASK);
	write_reg(newnewreg4);
}

//00, 01, 02, 03
void setRFA_PWR(uint8_t rfa_pwr){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b086      	sub	sp, #24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
	if (rfa_pwr > 4 || rfa_pwr < 0){
 80011ca:	79fb      	ldrb	r3, [r7, #7]
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d813      	bhi.n	80011f8 <setRFA_PWR+0x38>
		return;//invalid value
	}
	// bits 4 and 3
	uint32_t RFA_PWR_MASK = 0b11 << 3;
 80011d0:	2318      	movs	r3, #24
 80011d2:	617b      	str	r3, [r7, #20]
	// set bits to zero
	uint32_t newreg4 = reg4 & ~(RFA_PWR_MASK);
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	43da      	mvns	r2, r3
 80011d8:	4b09      	ldr	r3, [pc, #36]	; (8001200 <setRFA_PWR+0x40>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	4013      	ands	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
	uint32_t newnewreg4 = newreg4 | ((rfa_pwr << 3)&RFA_PWR_MASK);
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	461a      	mov	r2, r3
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	4013      	ands	r3, r2
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4313      	orrs	r3, r2
 80011ee:	60fb      	str	r3, [r7, #12]
	write_reg(newnewreg4);
 80011f0:	68f8      	ldr	r0, [r7, #12]
 80011f2:	f000 f8a3 	bl	800133c <write_reg>
 80011f6:	e000      	b.n	80011fa <setRFA_PWR+0x3a>
		return;//invalid value
 80011f8:	bf00      	nop
}
 80011fa:	3718      	adds	r7, #24
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	200002f4 	.word	0x200002f4

08001204 <setIntegerMode>:

void enableRFA(){
	write_reg(reg4 | (1<<5));
}

void setIntegerMode(){
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
	write_reg(reg0 | (1<<31));
 8001208:	4b04      	ldr	r3, [pc, #16]	; (800121c <setIntegerMode+0x18>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001210:	4618      	mov	r0, r3
 8001212:	f000 f893 	bl	800133c <write_reg>
}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	200002e4 	.word	0x200002e4

08001220 <init_PLL>:
}
/**
  * @brief Initialize chip as specified in datasheet
  * @retval GPIO_PinState Lock Detect
  */
void init_PLL(){
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	// Zapis registrov default hodnotami
	write_reg(default_reg5);
 8001224:	4b21      	ldr	r3, [pc, #132]	; (80012ac <init_PLL+0x8c>)
 8001226:	4618      	mov	r0, r3
 8001228:	f000 f888 	bl	800133c <write_reg>
	// disable RF outputs
	write_reg(default_reg4 & ~((1 << 5) | (1<<8)));
 800122c:	4b20      	ldr	r3, [pc, #128]	; (80012b0 <init_PLL+0x90>)
 800122e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f882 	bl	800133c <write_reg>
	write_reg(default_reg3);
 8001238:	230b      	movs	r3, #11
 800123a:	4618      	mov	r0, r3
 800123c:	f000 f87e 	bl	800133c <write_reg>
	write_reg(default_reg2);
 8001240:	f244 0342 	movw	r3, #16450	; 0x4042
 8001244:	4618      	mov	r0, r3
 8001246:	f000 f879 	bl	800133c <write_reg>
	write_reg(default_reg1);
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <init_PLL+0x94>)
 800124c:	4618      	mov	r0, r3
 800124e:	f000 f875 	bl	800133c <write_reg>
	write_reg(default_reg0);
 8001252:	f44f 03fa 	mov.w	r3, #8192000	; 0x7d0000
 8001256:	4618      	mov	r0, r3
 8001258:	f000 f870 	bl	800133c <write_reg>
	program_PLL();
 800125c:	f000 f8b4 	bl	80013c8 <program_PLL>
	// 20 ms between writes as specified in datasheet
	HAL_Delay(20);
 8001260:	2014      	movs	r0, #20
 8001262:	f000 ff41 	bl	80020e8 <HAL_Delay>
	write_reg(default_reg5);
 8001266:	4b11      	ldr	r3, [pc, #68]	; (80012ac <init_PLL+0x8c>)
 8001268:	4618      	mov	r0, r3
 800126a:	f000 f867 	bl	800133c <write_reg>
	write_reg(default_reg4 & ~((1 << 5) | (1<<8)));
 800126e:	4b10      	ldr	r3, [pc, #64]	; (80012b0 <init_PLL+0x90>)
 8001270:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001274:	4618      	mov	r0, r3
 8001276:	f000 f861 	bl	800133c <write_reg>
	write_reg(default_reg3);
 800127a:	230b      	movs	r3, #11
 800127c:	4618      	mov	r0, r3
 800127e:	f000 f85d 	bl	800133c <write_reg>
	write_reg(default_reg2);
 8001282:	f244 0342 	movw	r3, #16450	; 0x4042
 8001286:	4618      	mov	r0, r3
 8001288:	f000 f858 	bl	800133c <write_reg>
	write_reg(default_reg1);
 800128c:	4b09      	ldr	r3, [pc, #36]	; (80012b4 <init_PLL+0x94>)
 800128e:	4618      	mov	r0, r3
 8001290:	f000 f854 	bl	800133c <write_reg>
	write_reg(default_reg0);
 8001294:	f44f 03fa 	mov.w	r3, #8192000	; 0x7d0000
 8001298:	4618      	mov	r0, r3
 800129a:	f000 f84f 	bl	800133c <write_reg>
	program_PLL();
 800129e:	f000 f893 	bl	80013c8 <program_PLL>
	HAL_Delay(20);
 80012a2:	2014      	movs	r0, #20
 80012a4:	f000 ff20 	bl	80020e8 <HAL_Delay>
}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	00400005 	.word	0x00400005
 80012b0:	6180b23c 	.word	0x6180b23c
 80012b4:	2000fff9 	.word	0x2000fff9

080012b8 <write_regs_SOFT>:

void write_regs_SOFT(){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
	//write registers as specified in MAX emulator
	uint32_t reg0 = 0x80320000;
 80012be:	4b12      	ldr	r3, [pc, #72]	; (8001308 <write_regs_SOFT+0x50>)
 80012c0:	617b      	str	r3, [r7, #20]
	uint32_t reg1 = 0x80033E81;
 80012c2:	4b12      	ldr	r3, [pc, #72]	; (800130c <write_regs_SOFT+0x54>)
 80012c4:	613b      	str	r3, [r7, #16]
	uint32_t reg2 = 0x0C004042;
 80012c6:	4b12      	ldr	r3, [pc, #72]	; (8001310 <write_regs_SOFT+0x58>)
 80012c8:	60fb      	str	r3, [r7, #12]
	uint32_t reg3 = 0x00000133;
 80012ca:	f240 1333 	movw	r3, #307	; 0x133
 80012ce:	60bb      	str	r3, [r7, #8]
	uint32_t reg4 = 0x629802FC;
 80012d0:	4b10      	ldr	r3, [pc, #64]	; (8001314 <write_regs_SOFT+0x5c>)
 80012d2:	607b      	str	r3, [r7, #4]
	uint32_t reg5 = 0x00400005;
 80012d4:	4b10      	ldr	r3, [pc, #64]	; (8001318 <write_regs_SOFT+0x60>)
 80012d6:	603b      	str	r3, [r7, #0]
	write_reg(reg5);
 80012d8:	6838      	ldr	r0, [r7, #0]
 80012da:	f000 f82f 	bl	800133c <write_reg>
	write_reg(reg4);
 80012de:	6878      	ldr	r0, [r7, #4]
 80012e0:	f000 f82c 	bl	800133c <write_reg>
	write_reg(reg3);
 80012e4:	68b8      	ldr	r0, [r7, #8]
 80012e6:	f000 f829 	bl	800133c <write_reg>
	write_reg(reg2);
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f000 f826 	bl	800133c <write_reg>
	write_reg(reg1);
 80012f0:	6938      	ldr	r0, [r7, #16]
 80012f2:	f000 f823 	bl	800133c <write_reg>
	write_reg(reg0);
 80012f6:	6978      	ldr	r0, [r7, #20]
 80012f8:	f000 f820 	bl	800133c <write_reg>
	program_PLL();
 80012fc:	f000 f864 	bl	80013c8 <program_PLL>
}
 8001300:	bf00      	nop
 8001302:	3718      	adds	r7, #24
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	80320000 	.word	0x80320000
 800130c:	80033e81 	.word	0x80033e81
 8001310:	0c004042 	.word	0x0c004042
 8001314:	629802fc 	.word	0x629802fc
 8001318:	00400005 	.word	0x00400005

0800131c <swap_words>:

// big endian to little endian for 32bits
uint32_t swap_words(uint32_t rozumne){
 800131c:	b480      	push	{r7}
 800131e:	b085      	sub	sp, #20
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	uint32_t swapped = (rozumne >> 16) | (rozumne << 16);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	ea4f 4333 	mov.w	r3, r3, ror #16
 800132a:	60fb      	str	r3, [r7, #12]
	return swapped;
 800132c:	68fb      	ldr	r3, [r7, #12]
}
 800132e:	4618      	mov	r0, r3
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
	...

0800133c <write_reg>:

// preforms write to register
uint8_t write_reg(uint32_t data){
 800133c:	b480      	push	{r7}
 800133e:	b085      	sub	sp, #20
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
	// determine register address
	uint32_t reg_addr = data & 0b111;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	f003 0307 	and.w	r3, r3, #7
 800134a:	60fb      	str	r3, [r7, #12]

	switch (reg_addr){
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2b05      	cmp	r3, #5
 8001350:	d826      	bhi.n	80013a0 <write_reg+0x64>
 8001352:	a201      	add	r2, pc, #4	; (adr r2, 8001358 <write_reg+0x1c>)
 8001354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001358:	08001371 	.word	0x08001371
 800135c:	08001379 	.word	0x08001379
 8001360:	08001381 	.word	0x08001381
 8001364:	08001389 	.word	0x08001389
 8001368:	08001391 	.word	0x08001391
 800136c:	08001399 	.word	0x08001399
			case 0:
				reg0 = data;
 8001370:	4a0f      	ldr	r2, [pc, #60]	; (80013b0 <write_reg+0x74>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6013      	str	r3, [r2, #0]
				break;
 8001376:	e015      	b.n	80013a4 <write_reg+0x68>
			case 1:
				reg1 = data;
 8001378:	4a0e      	ldr	r2, [pc, #56]	; (80013b4 <write_reg+0x78>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6013      	str	r3, [r2, #0]
				break;
 800137e:	e011      	b.n	80013a4 <write_reg+0x68>
			case 2:
				reg2 = data;
 8001380:	4a0d      	ldr	r2, [pc, #52]	; (80013b8 <write_reg+0x7c>)
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6013      	str	r3, [r2, #0]
				break;
 8001386:	e00d      	b.n	80013a4 <write_reg+0x68>
			case 3:
				reg3 = data;
 8001388:	4a0c      	ldr	r2, [pc, #48]	; (80013bc <write_reg+0x80>)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6013      	str	r3, [r2, #0]
				break;
 800138e:	e009      	b.n	80013a4 <write_reg+0x68>
			case 4:
				reg4 = data;
 8001390:	4a0b      	ldr	r2, [pc, #44]	; (80013c0 <write_reg+0x84>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	6013      	str	r3, [r2, #0]
				break;
 8001396:	e005      	b.n	80013a4 <write_reg+0x68>
			case 5:
				reg5 = data;
 8001398:	4a0a      	ldr	r2, [pc, #40]	; (80013c4 <write_reg+0x88>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6013      	str	r3, [r2, #0]
				break;
 800139e:	e001      	b.n	80013a4 <write_reg+0x68>
			default:
				// invalid address
				return 1;
 80013a0:	2301      	movs	r3, #1
 80013a2:	e7ff      	b.n	80013a4 <write_reg+0x68>
				break;
	}
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3714      	adds	r7, #20
 80013a8:	46bd      	mov	sp, r7
 80013aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ae:	4770      	bx	lr
 80013b0:	200002e4 	.word	0x200002e4
 80013b4:	200002e8 	.word	0x200002e8
 80013b8:	200002ec 	.word	0x200002ec
 80013bc:	200002f0 	.word	0x200002f0
 80013c0:	200002f4 	.word	0x200002f4
 80013c4:	200002f8 	.word	0x200002f8

080013c8 <program_PLL>:

// sends all registers to PLL
void program_PLL(){
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	write_to_PLL(reg5);
 80013cc:	4b0f      	ldr	r3, [pc, #60]	; (800140c <program_PLL+0x44>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f000 f827 	bl	8001424 <write_to_PLL>
	write_to_PLL(reg4);
 80013d6:	4b0e      	ldr	r3, [pc, #56]	; (8001410 <program_PLL+0x48>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	4618      	mov	r0, r3
 80013dc:	f000 f822 	bl	8001424 <write_to_PLL>
	write_to_PLL(reg3);
 80013e0:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <program_PLL+0x4c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4618      	mov	r0, r3
 80013e6:	f000 f81d 	bl	8001424 <write_to_PLL>
	write_to_PLL(reg2);
 80013ea:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <program_PLL+0x50>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f000 f818 	bl	8001424 <write_to_PLL>
	write_to_PLL(reg1);
 80013f4:	4b09      	ldr	r3, [pc, #36]	; (800141c <program_PLL+0x54>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4618      	mov	r0, r3
 80013fa:	f000 f813 	bl	8001424 <write_to_PLL>
	write_to_PLL(reg0);
 80013fe:	4b08      	ldr	r3, [pc, #32]	; (8001420 <program_PLL+0x58>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4618      	mov	r0, r3
 8001404:	f000 f80e 	bl	8001424 <write_to_PLL>
}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	200002f8 	.word	0x200002f8
 8001410:	200002f4 	.word	0x200002f4
 8001414:	200002f0 	.word	0x200002f0
 8001418:	200002ec 	.word	0x200002ec
 800141c:	200002e8 	.word	0x200002e8
 8001420:	200002e4 	.word	0x200002e4

08001424 <write_to_PLL>:

uint8_t write_to_PLL(uint32_t data){
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	// endianness swap
	uint32_t swapped_data = swap_words(data);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f7ff ff75 	bl	800131c <swap_words>
 8001432:	4603      	mov	r3, r0
 8001434:	60bb      	str	r3, [r7, #8]
	uint16_t* pData = (uint16_t*)&swapped_data;
 8001436:	f107 0308 	add.w	r3, r7, #8
 800143a:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800143c:	2200      	movs	r2, #0
 800143e:	2110      	movs	r1, #16
 8001440:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001444:	f002 f9e8 	bl	8003818 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8001448:	2001      	movs	r0, #1
 800144a:	f000 fe4d 	bl	80020e8 <HAL_Delay>
	//HAL_StatusTypeDef result =  HAL_SPI_Transmit(&hspi1, (uint8_t*)pData, 2, 1000);
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*)pData, 2);
 800144e:	2202      	movs	r2, #2
 8001450:	68f9      	ldr	r1, [r7, #12]
 8001452:	4808      	ldr	r0, [pc, #32]	; (8001474 <write_to_PLL+0x50>)
 8001454:	f003 fee0 	bl	8005218 <HAL_SPI_Transmit_DMA>
	//printf("SPI Transmit result: %x\n", result);
	HAL_Delay(1);
 8001458:	2001      	movs	r0, #1
 800145a:	f000 fe45 	bl	80020e8 <HAL_Delay>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800145e:	2201      	movs	r2, #1
 8001460:	2110      	movs	r1, #16
 8001462:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001466:	f002 f9d7 	bl	8003818 <HAL_GPIO_WritePin>

	return 0;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3710      	adds	r7, #16
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000380 	.word	0x20000380

08001478 <SoftUartGpioReadPin>:
// For timing division
__IO  uint8_t 		SU_Timer=0;

// Read RX single Pin Value
GPIO_PinState SoftUartGpioReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
	return HAL_GPIO_ReadPin(GPIOx,GPIO_Pin);
 8001484:	887b      	ldrh	r3, [r7, #2]
 8001486:	4619      	mov	r1, r3
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f002 f9ad 	bl	80037e8 <HAL_GPIO_ReadPin>
 800148e:	4603      	mov	r3, r0
}
 8001490:	4618      	mov	r0, r3
 8001492:	3708      	adds	r7, #8
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}

08001498 <SoftUartGpioWritePin>:

// Write TX single Pin Value
void SoftUartGpioWritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	460b      	mov	r3, r1
 80014a2:	807b      	strh	r3, [r7, #2]
 80014a4:	4613      	mov	r3, r2
 80014a6:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(GPIOx,GPIO_Pin,PinState);
 80014a8:	787a      	ldrb	r2, [r7, #1]
 80014aa:	887b      	ldrh	r3, [r7, #2]
 80014ac:	4619      	mov	r1, r3
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f002 f9b2 	bl	8003818 <HAL_GPIO_WritePin>
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <SoftUartInit>:

// Initial Soft Uart
SoftUartState_E SoftUartInit(uint8_t SoftUartNumber,GPIO_TypeDef *TxPort,uint16_t TxPin,GPIO_TypeDef *RxPort,uint16_t RxPin)
{
 80014bc:	b480      	push	{r7}
 80014be:	b085      	sub	sp, #20
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607b      	str	r3, [r7, #4]
 80014c6:	4603      	mov	r3, r0
 80014c8:	73fb      	strb	r3, [r7, #15]
 80014ca:	4613      	mov	r3, r2
 80014cc:	81bb      	strh	r3, [r7, #12]
	if(SoftUartNumber>=Number_Of_SoftUarts)return SoftUart_Error;
 80014ce:	7bfb      	ldrb	r3, [r7, #15]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d001      	beq.n	80014d8 <SoftUartInit+0x1c>
 80014d4:	2301      	movs	r3, #1
 80014d6:	e07c      	b.n	80015d2 <SoftUartInit+0x116>

	SUart[SoftUartNumber].TxNComplated=0;
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
 80014da:	4a41      	ldr	r2, [pc, #260]	; (80015e0 <SoftUartInit+0x124>)
 80014dc:	015b      	lsls	r3, r3, #5
 80014de:	4413      	add	r3, r2
 80014e0:	2200      	movs	r2, #0
 80014e2:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].RxBitCounter=0;
 80014e4:	7bfb      	ldrb	r3, [r7, #15]
 80014e6:	4a3e      	ldr	r2, [pc, #248]	; (80015e0 <SoftUartInit+0x124>)
 80014e8:	015b      	lsls	r3, r3, #5
 80014ea:	4413      	add	r3, r2
 80014ec:	3306      	adds	r3, #6
 80014ee:	2200      	movs	r2, #0
 80014f0:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].RxBitShift=0;
 80014f2:	7bfb      	ldrb	r3, [r7, #15]
 80014f4:	4a3a      	ldr	r2, [pc, #232]	; (80015e0 <SoftUartInit+0x124>)
 80014f6:	015b      	lsls	r3, r3, #5
 80014f8:	4413      	add	r3, r2
 80014fa:	3305      	adds	r3, #5
 80014fc:	2200      	movs	r2, #0
 80014fe:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].RxIndex=0;
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	4a37      	ldr	r2, [pc, #220]	; (80015e0 <SoftUartInit+0x124>)
 8001504:	015b      	lsls	r3, r3, #5
 8001506:	4413      	add	r3, r2
 8001508:	3309      	adds	r3, #9
 800150a:	2200      	movs	r2, #0
 800150c:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].TxEnable=0;
 800150e:	7bfb      	ldrb	r3, [r7, #15]
 8001510:	4a33      	ldr	r2, [pc, #204]	; (80015e0 <SoftUartInit+0x124>)
 8001512:	015b      	lsls	r3, r3, #5
 8001514:	4413      	add	r3, r2
 8001516:	3301      	adds	r3, #1
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].RxEnable=0;
 800151c:	7bfb      	ldrb	r3, [r7, #15]
 800151e:	4a30      	ldr	r2, [pc, #192]	; (80015e0 <SoftUartInit+0x124>)
 8001520:	015b      	lsls	r3, r3, #5
 8001522:	4413      	add	r3, r2
 8001524:	3302      	adds	r3, #2
 8001526:	2200      	movs	r2, #0
 8001528:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].TxBitCounter=0;
 800152a:	7bfb      	ldrb	r3, [r7, #15]
 800152c:	4a2c      	ldr	r2, [pc, #176]	; (80015e0 <SoftUartInit+0x124>)
 800152e:	015b      	lsls	r3, r3, #5
 8001530:	4413      	add	r3, r2
 8001532:	3304      	adds	r3, #4
 8001534:	2200      	movs	r2, #0
 8001536:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].TxBitShift=0;
 8001538:	7bfb      	ldrb	r3, [r7, #15]
 800153a:	4a29      	ldr	r2, [pc, #164]	; (80015e0 <SoftUartInit+0x124>)
 800153c:	015b      	lsls	r3, r3, #5
 800153e:	4413      	add	r3, r2
 8001540:	3303      	adds	r3, #3
 8001542:	2200      	movs	r2, #0
 8001544:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].TxIndex=0;
 8001546:	7bfb      	ldrb	r3, [r7, #15]
 8001548:	4a25      	ldr	r2, [pc, #148]	; (80015e0 <SoftUartInit+0x124>)
 800154a:	015b      	lsls	r3, r3, #5
 800154c:	4413      	add	r3, r2
 800154e:	3307      	adds	r3, #7
 8001550:	2200      	movs	r2, #0
 8001552:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].TxSize=0;
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	4a22      	ldr	r2, [pc, #136]	; (80015e0 <SoftUartInit+0x124>)
 8001558:	015b      	lsls	r3, r3, #5
 800155a:	4413      	add	r3, r2
 800155c:	3308      	adds	r3, #8
 800155e:	2200      	movs	r2, #0
 8001560:	701a      	strb	r2, [r3, #0]

	SUart[SoftUartNumber].Buffer=&SUBuffer[SoftUartNumber];
 8001562:	7bfa      	ldrb	r2, [r7, #15]
 8001564:	7bf9      	ldrb	r1, [r7, #15]
 8001566:	4613      	mov	r3, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	4413      	add	r3, r2
 800156c:	015b      	lsls	r3, r3, #5
 800156e:	4a1d      	ldr	r2, [pc, #116]	; (80015e4 <SoftUartInit+0x128>)
 8001570:	441a      	add	r2, r3
 8001572:	481b      	ldr	r0, [pc, #108]	; (80015e0 <SoftUartInit+0x124>)
 8001574:	014b      	lsls	r3, r1, #5
 8001576:	4403      	add	r3, r0
 8001578:	330c      	adds	r3, #12
 800157a:	601a      	str	r2, [r3, #0]

	SUart[SoftUartNumber].RxPort=RxPort;
 800157c:	7bfb      	ldrb	r3, [r7, #15]
 800157e:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <SoftUartInit+0x124>)
 8001580:	015b      	lsls	r3, r3, #5
 8001582:	4413      	add	r3, r2
 8001584:	3318      	adds	r3, #24
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	601a      	str	r2, [r3, #0]
	SUart[SoftUartNumber].RxPin=RxPin;
 800158a:	7bfb      	ldrb	r3, [r7, #15]
 800158c:	4a14      	ldr	r2, [pc, #80]	; (80015e0 <SoftUartInit+0x124>)
 800158e:	015b      	lsls	r3, r3, #5
 8001590:	4413      	add	r3, r2
 8001592:	331c      	adds	r3, #28
 8001594:	8b3a      	ldrh	r2, [r7, #24]
 8001596:	801a      	strh	r2, [r3, #0]

	SUart[SoftUartNumber].TxPort=TxPort;
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	4a11      	ldr	r2, [pc, #68]	; (80015e0 <SoftUartInit+0x124>)
 800159c:	015b      	lsls	r3, r3, #5
 800159e:	4413      	add	r3, r2
 80015a0:	3310      	adds	r3, #16
 80015a2:	68ba      	ldr	r2, [r7, #8]
 80015a4:	601a      	str	r2, [r3, #0]
	SUart[SoftUartNumber].TxPin=TxPin;
 80015a6:	7bfb      	ldrb	r3, [r7, #15]
 80015a8:	4a0d      	ldr	r2, [pc, #52]	; (80015e0 <SoftUartInit+0x124>)
 80015aa:	015b      	lsls	r3, r3, #5
 80015ac:	4413      	add	r3, r2
 80015ae:	3314      	adds	r3, #20
 80015b0:	89ba      	ldrh	r2, [r7, #12]
 80015b2:	801a      	strh	r2, [r3, #0]

	SUart[SoftUartNumber].RxTimingFlag=0;
 80015b4:	7bfb      	ldrb	r3, [r7, #15]
 80015b6:	4a0a      	ldr	r2, [pc, #40]	; (80015e0 <SoftUartInit+0x124>)
 80015b8:	015b      	lsls	r3, r3, #5
 80015ba:	4413      	add	r3, r2
 80015bc:	331e      	adds	r3, #30
 80015be:	2200      	movs	r2, #0
 80015c0:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].RxBitOffset=0;
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
 80015c4:	4a06      	ldr	r2, [pc, #24]	; (80015e0 <SoftUartInit+0x124>)
 80015c6:	015b      	lsls	r3, r3, #5
 80015c8:	4413      	add	r3, r2
 80015ca:	331f      	adds	r3, #31
 80015cc:	2200      	movs	r2, #0
 80015ce:	701a      	strb	r2, [r3, #0]

	return SoftUart_OK;
 80015d0:	2300      	movs	r3, #0
}
 80015d2:	4618      	mov	r0, r3
 80015d4:	3714      	adds	r7, #20
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	200002fc 	.word	0x200002fc
 80015e4:	2000031c 	.word	0x2000031c

080015e8 <SoftUartTransmitBit>:

// Send one bit to TX pin
void SoftUartTransmitBit(SoftUart_S *SU,uint8_t Bit0_1)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	460b      	mov	r3, r1
 80015f2:	70fb      	strb	r3, [r7, #3]
	SoftUartGpioWritePin(SU->TxPort,SU->TxPin,(GPIO_PinState)Bit0_1);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	6918      	ldr	r0, [r3, #16]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	8a9b      	ldrh	r3, [r3, #20]
 80015fc:	78fa      	ldrb	r2, [r7, #3]
 80015fe:	4619      	mov	r1, r3
 8001600:	f7ff ff4a 	bl	8001498 <SoftUartGpioWritePin>
}
 8001604:	bf00      	nop
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <SoftUartEnableRx>:

// Enable Soft Uart Receiving
SoftUartState_E SoftUartEnableRx(uint8_t SoftUartNumber)
{
 800160c:	b480      	push	{r7}
 800160e:	b083      	sub	sp, #12
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
	if(SoftUartNumber>=Number_Of_SoftUarts)return SoftUart_Error;
 8001616:	79fb      	ldrb	r3, [r7, #7]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d001      	beq.n	8001620 <SoftUartEnableRx+0x14>
 800161c:	2301      	movs	r3, #1
 800161e:	e007      	b.n	8001630 <SoftUartEnableRx+0x24>
	SUart[SoftUartNumber].RxEnable=1;
 8001620:	79fb      	ldrb	r3, [r7, #7]
 8001622:	4a06      	ldr	r2, [pc, #24]	; (800163c <SoftUartEnableRx+0x30>)
 8001624:	015b      	lsls	r3, r3, #5
 8001626:	4413      	add	r3, r2
 8001628:	3302      	adds	r3, #2
 800162a:	2201      	movs	r2, #1
 800162c:	701a      	strb	r2, [r3, #0]
	return SoftUart_OK;
 800162e:	2300      	movs	r3, #0
}
 8001630:	4618      	mov	r0, r3
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr
 800163c:	200002fc 	.word	0x200002fc

08001640 <SoftUartRxAlavailable>:
	return SoftUart_OK;
}

// Read Size of Received Data in buffer
uint8_t SoftUartRxAlavailable(uint8_t SoftUartNumber)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]
	return SUart[SoftUartNumber].RxIndex;
 800164a:	79fb      	ldrb	r3, [r7, #7]
 800164c:	4a05      	ldr	r2, [pc, #20]	; (8001664 <SoftUartRxAlavailable+0x24>)
 800164e:	015b      	lsls	r3, r3, #5
 8001650:	4413      	add	r3, r2
 8001652:	3309      	adds	r3, #9
 8001654:	781b      	ldrb	r3, [r3, #0]
}
 8001656:	4618      	mov	r0, r3
 8001658:	370c      	adds	r7, #12
 800165a:	46bd      	mov	sp, r7
 800165c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop
 8001664:	200002fc 	.word	0x200002fc

08001668 <SoftUartReadRxBuffer>:

// Move Received Data to Another Buffer
SoftUartState_E SoftUartReadRxBuffer(uint8_t SoftUartNumber,uint8_t *Buffer,uint8_t Len)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	4603      	mov	r3, r0
 8001670:	6039      	str	r1, [r7, #0]
 8001672:	71fb      	strb	r3, [r7, #7]
 8001674:	4613      	mov	r3, r2
 8001676:	71bb      	strb	r3, [r7, #6]
	int i;
	if(SoftUartNumber>=Number_Of_SoftUarts)return SoftUart_Error;
 8001678:	79fb      	ldrb	r3, [r7, #7]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <SoftUartReadRxBuffer+0x1a>
 800167e:	2301      	movs	r3, #1
 8001680:	e04f      	b.n	8001722 <SoftUartReadRxBuffer+0xba>
	for(i=0;i<Len;i++)
 8001682:	2300      	movs	r3, #0
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	e010      	b.n	80016aa <SoftUartReadRxBuffer+0x42>
	{
		Buffer[i]=SUart[SoftUartNumber].Buffer->Rx[i];
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	4a29      	ldr	r2, [pc, #164]	; (8001730 <SoftUartReadRxBuffer+0xc8>)
 800168c:	015b      	lsls	r3, r3, #5
 800168e:	4413      	add	r3, r2
 8001690:	330c      	adds	r3, #12
 8001692:	6819      	ldr	r1, [r3, #0]
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	683a      	ldr	r2, [r7, #0]
 8001698:	4413      	add	r3, r2
 800169a:	68fa      	ldr	r2, [r7, #12]
 800169c:	440a      	add	r2, r1
 800169e:	3220      	adds	r2, #32
 80016a0:	7812      	ldrb	r2, [r2, #0]
 80016a2:	701a      	strb	r2, [r3, #0]
	for(i=0;i<Len;i++)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	3301      	adds	r3, #1
 80016a8:	60fb      	str	r3, [r7, #12]
 80016aa:	79bb      	ldrb	r3, [r7, #6]
 80016ac:	68fa      	ldr	r2, [r7, #12]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	dbea      	blt.n	8001688 <SoftUartReadRxBuffer+0x20>
	}
	for(i=0;i<SUart[SoftUartNumber].RxIndex;i++)
 80016b2:	2300      	movs	r3, #0
 80016b4:	60fb      	str	r3, [r7, #12]
 80016b6:	e019      	b.n	80016ec <SoftUartReadRxBuffer+0x84>
	{
		SUart[SoftUartNumber].Buffer->Rx[i]=SUart[SoftUartNumber].Buffer->Rx[i+Len];
 80016b8:	79fb      	ldrb	r3, [r7, #7]
 80016ba:	4a1d      	ldr	r2, [pc, #116]	; (8001730 <SoftUartReadRxBuffer+0xc8>)
 80016bc:	015b      	lsls	r3, r3, #5
 80016be:	4413      	add	r3, r2
 80016c0:	330c      	adds	r3, #12
 80016c2:	6819      	ldr	r1, [r3, #0]
 80016c4:	79ba      	ldrb	r2, [r7, #6]
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	4413      	add	r3, r2
 80016ca:	79fa      	ldrb	r2, [r7, #7]
 80016cc:	4818      	ldr	r0, [pc, #96]	; (8001730 <SoftUartReadRxBuffer+0xc8>)
 80016ce:	0152      	lsls	r2, r2, #5
 80016d0:	4402      	add	r2, r0
 80016d2:	320c      	adds	r2, #12
 80016d4:	6812      	ldr	r2, [r2, #0]
 80016d6:	440b      	add	r3, r1
 80016d8:	f893 1020 	ldrb.w	r1, [r3, #32]
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	4413      	add	r3, r2
 80016e0:	3320      	adds	r3, #32
 80016e2:	460a      	mov	r2, r1
 80016e4:	701a      	strb	r2, [r3, #0]
	for(i=0;i<SUart[SoftUartNumber].RxIndex;i++)
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	3301      	adds	r3, #1
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	79fb      	ldrb	r3, [r7, #7]
 80016ee:	4a10      	ldr	r2, [pc, #64]	; (8001730 <SoftUartReadRxBuffer+0xc8>)
 80016f0:	015b      	lsls	r3, r3, #5
 80016f2:	4413      	add	r3, r2
 80016f4:	3309      	adds	r3, #9
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	461a      	mov	r2, r3
 80016fa:	68fb      	ldr	r3, [r7, #12]
 80016fc:	4293      	cmp	r3, r2
 80016fe:	dbdb      	blt.n	80016b8 <SoftUartReadRxBuffer+0x50>
	}
	SUart[SoftUartNumber].RxIndex-=Len;
 8001700:	79fb      	ldrb	r3, [r7, #7]
 8001702:	4a0b      	ldr	r2, [pc, #44]	; (8001730 <SoftUartReadRxBuffer+0xc8>)
 8001704:	015b      	lsls	r3, r3, #5
 8001706:	4413      	add	r3, r2
 8001708:	3309      	adds	r3, #9
 800170a:	7819      	ldrb	r1, [r3, #0]
 800170c:	79fb      	ldrb	r3, [r7, #7]
 800170e:	79ba      	ldrb	r2, [r7, #6]
 8001710:	1a8a      	subs	r2, r1, r2
 8001712:	b2d1      	uxtb	r1, r2
 8001714:	4a06      	ldr	r2, [pc, #24]	; (8001730 <SoftUartReadRxBuffer+0xc8>)
 8001716:	015b      	lsls	r3, r3, #5
 8001718:	4413      	add	r3, r2
 800171a:	3309      	adds	r3, #9
 800171c:	460a      	mov	r2, r1
 800171e:	701a      	strb	r2, [r3, #0]
	return SoftUart_OK;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	3714      	adds	r7, #20
 8001726:	46bd      	mov	sp, r7
 8001728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop
 8001730:	200002fc 	.word	0x200002fc

08001734 <SoftUartTxProcess>:

// Soft Uart Transmit Data Process
void SoftUartTxProcess(SoftUart_S *SU)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	if(SU->TxEnable)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	785b      	ldrb	r3, [r3, #1]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d066      	beq.n	8001812 <SoftUartTxProcess+0xde>
	{
		// Start
		if(SU->TxBitCounter==0)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	791b      	ldrb	r3, [r3, #4]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d110      	bne.n	800176e <SoftUartTxProcess+0x3a>
		{
			SU->TxNComplated=1;
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	2201      	movs	r2, #1
 8001750:	701a      	strb	r2, [r3, #0]
			SU->TxBitShift=0;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	70da      	strb	r2, [r3, #3]
			SoftUartTransmitBit(SU,0);
 8001758:	2100      	movs	r1, #0
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ff44 	bl	80015e8 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	791b      	ldrb	r3, [r3, #4]
 8001764:	3301      	adds	r3, #1
 8001766:	b2da      	uxtb	r2, r3
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	711a      	strb	r2, [r3, #4]
				SU->TxNComplated=0;
				SU->TxEnable=0;
			}
		}
	}
}
 800176c:	e051      	b.n	8001812 <SoftUartTxProcess+0xde>
		else if(SU->TxBitCounter<SoftUart_DATA_LEN_C1)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	791b      	ldrb	r3, [r3, #4]
 8001772:	2b08      	cmp	r3, #8
 8001774:	d81e      	bhi.n	80017b4 <SoftUartTxProcess+0x80>
			SoftUartTransmitBit(SU,((SU->Buffer->Tx[SU->TxIndex])>>(SU->TxBitShift))&0x01);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	68db      	ldr	r3, [r3, #12]
 800177a:	687a      	ldr	r2, [r7, #4]
 800177c:	79d2      	ldrb	r2, [r2, #7]
 800177e:	5c9b      	ldrb	r3, [r3, r2]
 8001780:	461a      	mov	r2, r3
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	78db      	ldrb	r3, [r3, #3]
 8001786:	fa42 f303 	asr.w	r3, r2, r3
 800178a:	b2db      	uxtb	r3, r3
 800178c:	f003 0301 	and.w	r3, r3, #1
 8001790:	b2db      	uxtb	r3, r3
 8001792:	4619      	mov	r1, r3
 8001794:	6878      	ldr	r0, [r7, #4]
 8001796:	f7ff ff27 	bl	80015e8 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	791b      	ldrb	r3, [r3, #4]
 800179e:	3301      	adds	r3, #1
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	711a      	strb	r2, [r3, #4]
			SU->TxBitShift++;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	78db      	ldrb	r3, [r3, #3]
 80017aa:	3301      	adds	r3, #1
 80017ac:	b2da      	uxtb	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	70da      	strb	r2, [r3, #3]
}
 80017b2:	e02e      	b.n	8001812 <SoftUartTxProcess+0xde>
		else if(SU->TxBitCounter==SoftUart_DATA_LEN_C1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	791b      	ldrb	r3, [r3, #4]
 80017b8:	2b09      	cmp	r3, #9
 80017ba:	d10a      	bne.n	80017d2 <SoftUartTxProcess+0x9e>
			SoftUartTransmitBit(SU,1);
 80017bc:	2101      	movs	r1, #1
 80017be:	6878      	ldr	r0, [r7, #4]
 80017c0:	f7ff ff12 	bl	80015e8 <SoftUartTransmitBit>
			SU->TxBitCounter++;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	791b      	ldrb	r3, [r3, #4]
 80017c8:	3301      	adds	r3, #1
 80017ca:	b2da      	uxtb	r2, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	711a      	strb	r2, [r3, #4]
}
 80017d0:	e01f      	b.n	8001812 <SoftUartTxProcess+0xde>
		else if(SU->TxBitCounter==SoftUart_DATA_LEN_C2)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	791b      	ldrb	r3, [r3, #4]
 80017d6:	2b0a      	cmp	r3, #10
 80017d8:	d11b      	bne.n	8001812 <SoftUartTxProcess+0xde>
			SU->TxBitCounter=0;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2200      	movs	r2, #0
 80017de:	711a      	strb	r2, [r3, #4]
			SU->TxIndex++;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	79db      	ldrb	r3, [r3, #7]
 80017e4:	3301      	adds	r3, #1
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	71da      	strb	r2, [r3, #7]
			if(SU->TxSize > SU->TxIndex)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	7a1a      	ldrb	r2, [r3, #8]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	79db      	ldrb	r3, [r3, #7]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d906      	bls.n	8001806 <SoftUartTxProcess+0xd2>
				SU->TxNComplated=1;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	701a      	strb	r2, [r3, #0]
				SU->TxEnable=1;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2201      	movs	r2, #1
 8001802:	705a      	strb	r2, [r3, #1]
}
 8001804:	e005      	b.n	8001812 <SoftUartTxProcess+0xde>
				SU->TxNComplated=0;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	701a      	strb	r2, [r3, #0]
				SU->TxEnable=0;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	705a      	strb	r2, [r3, #1]
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}

0800181a <SoftUartRxDataBitProcess>:

// Soft Uart Receive Data Process
void SoftUartRxDataBitProcess(SoftUart_S *SU,uint8_t B0_1)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	460b      	mov	r3, r1
 8001824:	70fb      	strb	r3, [r7, #3]
	if(SU->RxEnable)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	789b      	ldrb	r3, [r3, #2]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d05c      	beq.n	80018e8 <SoftUartRxDataBitProcess+0xce>
	{
		// Start
		if(SU->RxBitCounter==0)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	799b      	ldrb	r3, [r3, #6]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d114      	bne.n	8001860 <SoftUartRxDataBitProcess+0x46>
		{
			// Start Bit is 0
			if(B0_1)return;
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d154      	bne.n	80018e6 <SoftUartRxDataBitProcess+0xcc>

			SU->RxBitShift=0;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2200      	movs	r2, #0
 8001840:	715a      	strb	r2, [r3, #5]
			SU->RxBitCounter++;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	799b      	ldrb	r3, [r3, #6]
 8001846:	3301      	adds	r3, #1
 8001848:	b2da      	uxtb	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	719a      	strb	r2, [r3, #6]
			SU->Buffer->Rx[SU->RxIndex]=0;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	68db      	ldr	r3, [r3, #12]
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	7a52      	ldrb	r2, [r2, #9]
 8001856:	4413      	add	r3, r2
 8001858:	2200      	movs	r2, #0
 800185a:	f883 2020 	strb.w	r2, [r3, #32]
 800185e:	e043      	b.n	80018e8 <SoftUartRxDataBitProcess+0xce>
		}
		// Data
		else if(SU->RxBitCounter<SoftUart_DATA_LEN_C1)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	799b      	ldrb	r3, [r3, #6]
 8001864:	2b08      	cmp	r3, #8
 8001866:	d826      	bhi.n	80018b6 <SoftUartRxDataBitProcess+0x9c>
		{
			SU->Buffer->Rx[SU->RxIndex]|=((B0_1&0x01)<<SU->RxBitShift);
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	68db      	ldr	r3, [r3, #12]
 800186c:	687a      	ldr	r2, [r7, #4]
 800186e:	7a52      	ldrb	r2, [r2, #9]
 8001870:	4413      	add	r3, r2
 8001872:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001876:	b25a      	sxtb	r2, r3
 8001878:	78fb      	ldrb	r3, [r7, #3]
 800187a:	f003 0301 	and.w	r3, r3, #1
 800187e:	6879      	ldr	r1, [r7, #4]
 8001880:	7949      	ldrb	r1, [r1, #5]
 8001882:	408b      	lsls	r3, r1
 8001884:	b25b      	sxtb	r3, r3
 8001886:	4313      	orrs	r3, r2
 8001888:	b258      	sxtb	r0, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	7a52      	ldrb	r2, [r2, #9]
 8001892:	4611      	mov	r1, r2
 8001894:	b2c2      	uxtb	r2, r0
 8001896:	440b      	add	r3, r1
 8001898:	f883 2020 	strb.w	r2, [r3, #32]
			SU->RxBitCounter++;
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	799b      	ldrb	r3, [r3, #6]
 80018a0:	3301      	adds	r3, #1
 80018a2:	b2da      	uxtb	r2, r3
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	719a      	strb	r2, [r3, #6]
			SU->RxBitShift++;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	795b      	ldrb	r3, [r3, #5]
 80018ac:	3301      	adds	r3, #1
 80018ae:	b2da      	uxtb	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	715a      	strb	r2, [r3, #5]
 80018b4:	e018      	b.n	80018e8 <SoftUartRxDataBitProcess+0xce>
		}
		// Stop and Complete
		else if(SU->RxBitCounter==SoftUart_DATA_LEN_C1)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	799b      	ldrb	r3, [r3, #6]
 80018ba:	2b09      	cmp	r3, #9
 80018bc:	d114      	bne.n	80018e8 <SoftUartRxDataBitProcess+0xce>
		{
			SU->RxBitCounter=0;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	719a      	strb	r2, [r3, #6]
			SU->RxTimingFlag=0;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2200      	movs	r2, #0
 80018c8:	779a      	strb	r2, [r3, #30]

			//Stop Bit must be 1
			if(B0_1)
 80018ca:	78fb      	ldrb	r3, [r7, #3]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d00b      	beq.n	80018e8 <SoftUartRxDataBitProcess+0xce>
			{
				// Received successfully
				// Change RX Buffer Index
				if((SU->RxIndex)<(SoftUartRxBufferSize-1))(SU->RxIndex)++;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	7a5b      	ldrb	r3, [r3, #9]
 80018d4:	2b3e      	cmp	r3, #62	; 0x3e
 80018d6:	d807      	bhi.n	80018e8 <SoftUartRxDataBitProcess+0xce>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	7a5b      	ldrb	r3, [r3, #9]
 80018dc:	3301      	adds	r3, #1
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	725a      	strb	r2, [r3, #9]
 80018e4:	e000      	b.n	80018e8 <SoftUartRxDataBitProcess+0xce>
			if(B0_1)return;
 80018e6:	bf00      	nop
			}
			// if not : ERROR -> Overwrite data
		}
	}
}
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr
	...

080018f4 <SoftUartPuts>:
	while(SUart[SoftUartNumber].TxNComplated);
}

// Copy Data to Transmit Buffer and Start Sending
SoftUartState_E SoftUartPuts(uint8_t SoftUartNumber,uint8_t *Str,uint8_t Len)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	6039      	str	r1, [r7, #0]
 80018fe:	71fb      	strb	r3, [r7, #7]
 8001900:	4613      	mov	r3, r2
 8001902:	71bb      	strb	r3, [r7, #6]
	int i;

	if(SoftUartNumber>=Number_Of_SoftUarts)return SoftUart_Error;
 8001904:	79fb      	ldrb	r3, [r7, #7]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <SoftUartPuts+0x1a>
 800190a:	2301      	movs	r3, #1
 800190c:	e03d      	b.n	800198a <SoftUartPuts+0x96>
	if(SUart[SoftUartNumber].TxNComplated) return SoftUart_Error;
 800190e:	79fb      	ldrb	r3, [r7, #7]
 8001910:	4a21      	ldr	r2, [pc, #132]	; (8001998 <SoftUartPuts+0xa4>)
 8001912:	015b      	lsls	r3, r3, #5
 8001914:	4413      	add	r3, r2
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <SoftUartPuts+0x2e>
 800191e:	2301      	movs	r3, #1
 8001920:	e033      	b.n	800198a <SoftUartPuts+0x96>

	SUart[SoftUartNumber].TxIndex=0;
 8001922:	79fb      	ldrb	r3, [r7, #7]
 8001924:	4a1c      	ldr	r2, [pc, #112]	; (8001998 <SoftUartPuts+0xa4>)
 8001926:	015b      	lsls	r3, r3, #5
 8001928:	4413      	add	r3, r2
 800192a:	3307      	adds	r3, #7
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].TxSize=Len;
 8001930:	79fb      	ldrb	r3, [r7, #7]
 8001932:	4a19      	ldr	r2, [pc, #100]	; (8001998 <SoftUartPuts+0xa4>)
 8001934:	015b      	lsls	r3, r3, #5
 8001936:	4413      	add	r3, r2
 8001938:	3308      	adds	r3, #8
 800193a:	79ba      	ldrb	r2, [r7, #6]
 800193c:	701a      	strb	r2, [r3, #0]

	for(i=0;i<Len;i++)
 800193e:	2300      	movs	r3, #0
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	e010      	b.n	8001966 <SoftUartPuts+0x72>
	{
		SUart[SoftUartNumber].Buffer->Tx[i]= Str[i];
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	683a      	ldr	r2, [r7, #0]
 8001948:	4413      	add	r3, r2
 800194a:	79fa      	ldrb	r2, [r7, #7]
 800194c:	4912      	ldr	r1, [pc, #72]	; (8001998 <SoftUartPuts+0xa4>)
 800194e:	0152      	lsls	r2, r2, #5
 8001950:	440a      	add	r2, r1
 8001952:	320c      	adds	r2, #12
 8001954:	6812      	ldr	r2, [r2, #0]
 8001956:	7819      	ldrb	r1, [r3, #0]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	4413      	add	r3, r2
 800195c:	460a      	mov	r2, r1
 800195e:	701a      	strb	r2, [r3, #0]
	for(i=0;i<Len;i++)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	3301      	adds	r3, #1
 8001964:	60fb      	str	r3, [r7, #12]
 8001966:	79bb      	ldrb	r3, [r7, #6]
 8001968:	68fa      	ldr	r2, [r7, #12]
 800196a:	429a      	cmp	r2, r3
 800196c:	dbea      	blt.n	8001944 <SoftUartPuts+0x50>
	}

	SUart[SoftUartNumber].TxNComplated=1;
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	4a09      	ldr	r2, [pc, #36]	; (8001998 <SoftUartPuts+0xa4>)
 8001972:	015b      	lsls	r3, r3, #5
 8001974:	4413      	add	r3, r2
 8001976:	2201      	movs	r2, #1
 8001978:	701a      	strb	r2, [r3, #0]
	SUart[SoftUartNumber].TxEnable=1;
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	4a06      	ldr	r2, [pc, #24]	; (8001998 <SoftUartPuts+0xa4>)
 800197e:	015b      	lsls	r3, r3, #5
 8001980:	4413      	add	r3, r2
 8001982:	3301      	adds	r3, #1
 8001984:	2201      	movs	r2, #1
 8001986:	701a      	strb	r2, [r3, #0]

	return SoftUart_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr
 8001996:	bf00      	nop
 8001998:	200002fc 	.word	0x200002fc

0800199c <SoftUartScanRxPorts>:

// Capture RX and Get BitOffset
uint8_t SoftUartScanRxPorts(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
	int i;
	uint8_t Buffer=0x00,Bit;
 80019a2:	2300      	movs	r3, #0
 80019a4:	70fb      	strb	r3, [r7, #3]

	for(i=0;i<Number_Of_SoftUarts;i++)
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	e050      	b.n	8001a4e <SoftUartScanRxPorts+0xb2>
	{
		// Read RX GPIO Value
		Bit=SoftUartGpioReadPin(SUart[i].RxPort,SUart[i].RxPin);
 80019ac:	4a2c      	ldr	r2, [pc, #176]	; (8001a60 <SoftUartScanRxPorts+0xc4>)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	015b      	lsls	r3, r3, #5
 80019b2:	4413      	add	r3, r2
 80019b4:	3318      	adds	r3, #24
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	4929      	ldr	r1, [pc, #164]	; (8001a60 <SoftUartScanRxPorts+0xc4>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	015b      	lsls	r3, r3, #5
 80019be:	440b      	add	r3, r1
 80019c0:	331c      	adds	r3, #28
 80019c2:	881b      	ldrh	r3, [r3, #0]
 80019c4:	4619      	mov	r1, r3
 80019c6:	4610      	mov	r0, r2
 80019c8:	f7ff fd56 	bl	8001478 <SoftUartGpioReadPin>
 80019cc:	4603      	mov	r3, r0
 80019ce:	70bb      	strb	r3, [r7, #2]

		// Starting conditions
		if(!SUart[i].RxBitCounter && !SUart[i].RxTimingFlag && !Bit)
 80019d0:	4a23      	ldr	r2, [pc, #140]	; (8001a60 <SoftUartScanRxPorts+0xc4>)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	015b      	lsls	r3, r3, #5
 80019d6:	4413      	add	r3, r2
 80019d8:	3306      	adds	r3, #6
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d127      	bne.n	8001a30 <SoftUartScanRxPorts+0x94>
 80019e0:	4a1f      	ldr	r2, [pc, #124]	; (8001a60 <SoftUartScanRxPorts+0xc4>)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	015b      	lsls	r3, r3, #5
 80019e6:	4413      	add	r3, r2
 80019e8:	331e      	adds	r3, #30
 80019ea:	781b      	ldrb	r3, [r3, #0]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d11f      	bne.n	8001a30 <SoftUartScanRxPorts+0x94>
 80019f0:	78bb      	ldrb	r3, [r7, #2]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d11c      	bne.n	8001a30 <SoftUartScanRxPorts+0x94>
		{
			// Save RX Bit Offset
			// Calculate middle position of data puls
			SUart[i].RxBitOffset=((SU_Timer+2)%5);
 80019f6:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <SoftUartScanRxPorts+0xc8>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	b2db      	uxtb	r3, r3
 80019fc:	1c9a      	adds	r2, r3, #2
 80019fe:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <SoftUartScanRxPorts+0xcc>)
 8001a00:	fb83 1302 	smull	r1, r3, r3, r2
 8001a04:	1059      	asrs	r1, r3, #1
 8001a06:	17d3      	asrs	r3, r2, #31
 8001a08:	1ac9      	subs	r1, r1, r3
 8001a0a:	460b      	mov	r3, r1
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	440b      	add	r3, r1
 8001a10:	1ad1      	subs	r1, r2, r3
 8001a12:	b2c9      	uxtb	r1, r1
 8001a14:	4a12      	ldr	r2, [pc, #72]	; (8001a60 <SoftUartScanRxPorts+0xc4>)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	015b      	lsls	r3, r3, #5
 8001a1a:	4413      	add	r3, r2
 8001a1c:	331f      	adds	r3, #31
 8001a1e:	460a      	mov	r2, r1
 8001a20:	701a      	strb	r2, [r3, #0]

			// Timing Offset is Set
			SUart[i].RxTimingFlag=1;
 8001a22:	4a0f      	ldr	r2, [pc, #60]	; (8001a60 <SoftUartScanRxPorts+0xc4>)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	015b      	lsls	r3, r3, #5
 8001a28:	4413      	add	r3, r2
 8001a2a:	331e      	adds	r3, #30
 8001a2c:	2201      	movs	r2, #1
 8001a2e:	701a      	strb	r2, [r3, #0]
		}

		// Add all RX GPIO State to Buffer
		Buffer|=((Bit&0x01)<<i);
 8001a30:	78bb      	ldrb	r3, [r7, #2]
 8001a32:	f003 0201 	and.w	r2, r3, #1
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3c:	b25a      	sxtb	r2, r3
 8001a3e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a42:	4313      	orrs	r3, r2
 8001a44:	b25b      	sxtb	r3, r3
 8001a46:	70fb      	strb	r3, [r7, #3]
	for(i=0;i<Number_Of_SoftUarts;i++)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	3301      	adds	r3, #1
 8001a4c:	607b      	str	r3, [r7, #4]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	ddab      	ble.n	80019ac <SoftUartScanRxPorts+0x10>
	}
	return Buffer;
 8001a54:	78fb      	ldrb	r3, [r7, #3]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	200002fc 	.word	0x200002fc
 8001a64:	2000037c 	.word	0x2000037c
 8001a68:	66666667 	.word	0x66666667

08001a6c <SoftUartHandler>:

// SoftUartHandler must call in interrupt every 0.2*(1/BR)
// if BR=9600 then 0.2*(1/9600)=20.8333333 uS
void SoftUartHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
	int     	i;
	uint8_t 	SU_DBuffer;

	// Capture RX and Get BitOffset
	SU_DBuffer = SoftUartScanRxPorts();
 8001a72:	f7ff ff93 	bl	800199c <SoftUartScanRxPorts>
 8001a76:	4603      	mov	r3, r0
 8001a78:	70fb      	strb	r3, [r7, #3]

	for(i=0;i < Number_Of_SoftUarts;i++)
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	e01c      	b.n	8001aba <SoftUartHandler+0x4e>
	{
		// Receive Data if we in middle data pulse position
		if(SUart[i].RxBitOffset == SU_Timer)
 8001a80:	4a23      	ldr	r2, [pc, #140]	; (8001b10 <SoftUartHandler+0xa4>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	015b      	lsls	r3, r3, #5
 8001a86:	4413      	add	r3, r2
 8001a88:	331f      	adds	r3, #31
 8001a8a:	781a      	ldrb	r2, [r3, #0]
 8001a8c:	4b21      	ldr	r3, [pc, #132]	; (8001b14 <SoftUartHandler+0xa8>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d10e      	bne.n	8001ab4 <SoftUartHandler+0x48>
		{
			SoftUartRxDataBitProcess(&SUart[i],((SU_DBuffer>>i)&0x01));
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	015b      	lsls	r3, r3, #5
 8001a9a:	4a1d      	ldr	r2, [pc, #116]	; (8001b10 <SoftUartHandler+0xa4>)
 8001a9c:	1898      	adds	r0, r3, r2
 8001a9e:	78fa      	ldrb	r2, [r7, #3]
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	fa42 f303 	asr.w	r3, r2, r3
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	f003 0301 	and.w	r3, r3, #1
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	f7ff feb3 	bl	800181a <SoftUartRxDataBitProcess>
	for(i=0;i < Number_Of_SoftUarts;i++)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	3301      	adds	r3, #1
 8001ab8:	607b      	str	r3, [r7, #4]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	dddf      	ble.n	8001a80 <SoftUartHandler+0x14>
		}
	}

	// Sending always happens in the first time slot
	if(SU_Timer==0)
 8001ac0:	4b14      	ldr	r3, [pc, #80]	; (8001b14 <SoftUartHandler+0xa8>)
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b2db      	uxtb	r3, r3
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10f      	bne.n	8001aea <SoftUartHandler+0x7e>
	{
		// Transmit Data
		for(i=0;i < Number_Of_SoftUarts;i++)
 8001aca:	2300      	movs	r3, #0
 8001acc:	607b      	str	r3, [r7, #4]
 8001ace:	e009      	b.n	8001ae4 <SoftUartHandler+0x78>
		{
			SoftUartTxProcess(&SUart[i]);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	015b      	lsls	r3, r3, #5
 8001ad4:	4a0e      	ldr	r2, [pc, #56]	; (8001b10 <SoftUartHandler+0xa4>)
 8001ad6:	4413      	add	r3, r2
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f7ff fe2b 	bl	8001734 <SoftUartTxProcess>
		for(i=0;i < Number_Of_SoftUarts;i++)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	ddf2      	ble.n	8001ad0 <SoftUartHandler+0x64>
		}
	}

	// Timing process
	SU_Timer++;
 8001aea:	4b0a      	ldr	r3, [pc, #40]	; (8001b14 <SoftUartHandler+0xa8>)
 8001aec:	781b      	ldrb	r3, [r3, #0]
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	3301      	adds	r3, #1
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	4b07      	ldr	r3, [pc, #28]	; (8001b14 <SoftUartHandler+0xa8>)
 8001af6:	701a      	strb	r2, [r3, #0]
	if(SU_Timer >= 5)SU_Timer=0;
 8001af8:	4b06      	ldr	r3, [pc, #24]	; (8001b14 <SoftUartHandler+0xa8>)
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b04      	cmp	r3, #4
 8001b00:	d902      	bls.n	8001b08 <SoftUartHandler+0x9c>
 8001b02:	4b04      	ldr	r3, [pc, #16]	; (8001b14 <SoftUartHandler+0xa8>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	701a      	strb	r2, [r3, #0]
}
 8001b08:	bf00      	nop
 8001b0a:	3708      	adds	r7, #8
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	200002fc 	.word	0x200002fc
 8001b14:	2000037c 	.word	0x2000037c

08001b18 <LL_AHB2_GRP1_EnableClock>:
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b085      	sub	sp, #20
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001b20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b26:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001b30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4013      	ands	r3, r2
 8001b3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b3c:	68fb      	ldr	r3, [r7, #12]
}
 8001b3e:	bf00      	nop
 8001b40:	3714      	adds	r7, #20
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr

08001b4a <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001b4a:	b480      	push	{r7}
 8001b4c:	b085      	sub	sp, #20
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001b52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b56:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b58:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001b62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b66:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001b80:	4b1b      	ldr	r3, [pc, #108]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001b82:	4a1c      	ldr	r2, [pc, #112]	; (8001bf4 <MX_SPI1_Init+0x78>)
 8001b84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b86:	4b1a      	ldr	r3, [pc, #104]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001b88:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001b8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8001b8e:	4b18      	ldr	r3, [pc, #96]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001b90:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001b94:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001b96:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001b98:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8001b9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b9e:	4b14      	ldr	r3, [pc, #80]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ba4:	4b12      	ldr	r3, [pc, #72]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001baa:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bb0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8001bb2:	4b0f      	ldr	r3, [pc, #60]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bb4:	2238      	movs	r2, #56	; 0x38
 8001bb6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bb8:	4b0d      	ldr	r3, [pc, #52]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bbe:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bc4:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bcc:	2207      	movs	r2, #7
 8001bce:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bd0:	4b07      	ldr	r3, [pc, #28]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bd6:	4b06      	ldr	r3, [pc, #24]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bd8:	2208      	movs	r2, #8
 8001bda:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bdc:	4804      	ldr	r0, [pc, #16]	; (8001bf0 <MX_SPI1_Init+0x74>)
 8001bde:	f003 fa78 	bl	80050d2 <HAL_SPI_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8001be8:	f7ff fa91 	bl	800110e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001bec:	bf00      	nop
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	20000380 	.word	0x20000380
 8001bf4:	40013000 	.word	0x40013000

08001bf8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b088      	sub	sp, #32
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	f107 030c 	add.w	r3, r7, #12
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
 8001c08:	605a      	str	r2, [r3, #4]
 8001c0a:	609a      	str	r2, [r3, #8]
 8001c0c:	60da      	str	r2, [r3, #12]
 8001c0e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a24      	ldr	r2, [pc, #144]	; (8001ca8 <HAL_SPI_MspInit+0xb0>)
 8001c16:	4293      	cmp	r3, r2
 8001c18:	d142      	bne.n	8001ca0 <HAL_SPI_MspInit+0xa8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001c1a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001c1e:	f7ff ff94 	bl	8001b4a <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c22:	2001      	movs	r0, #1
 8001c24:	f7ff ff78 	bl	8001b18 <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001c28:	23a0      	movs	r3, #160	; 0xa0
 8001c2a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c30:	2300      	movs	r3, #0
 8001c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c38:	2305      	movs	r3, #5
 8001c3a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3c:	f107 030c 	add.w	r3, r7, #12
 8001c40:	4619      	mov	r1, r3
 8001c42:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c46:	f001 fc67 	bl	8003518 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 8001c4a:	4b18      	ldr	r3, [pc, #96]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c4c:	4a18      	ldr	r2, [pc, #96]	; (8001cb0 <HAL_SPI_MspInit+0xb8>)
 8001c4e:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 8001c50:	4b16      	ldr	r3, [pc, #88]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c52:	2207      	movs	r2, #7
 8001c54:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c56:	4b15      	ldr	r3, [pc, #84]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c58:	2210      	movs	r2, #16
 8001c5a:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c5c:	4b13      	ldr	r3, [pc, #76]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c62:	4b12      	ldr	r3, [pc, #72]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c64:	2280      	movs	r2, #128	; 0x80
 8001c66:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001c68:	4b10      	ldr	r3, [pc, #64]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c6a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c6e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001c70:	4b0e      	ldr	r3, [pc, #56]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c72:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c76:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001c78:	4b0c      	ldr	r3, [pc, #48]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c7e:	4b0b      	ldr	r3, [pc, #44]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001c84:	4809      	ldr	r0, [pc, #36]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c86:	f001 fa01 	bl	800308c <HAL_DMA_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <HAL_SPI_MspInit+0x9c>
    {
      Error_Handler();
 8001c90:	f7ff fa3d 	bl	800110e <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	4a05      	ldr	r2, [pc, #20]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c98:	655a      	str	r2, [r3, #84]	; 0x54
 8001c9a:	4a04      	ldr	r2, [pc, #16]	; (8001cac <HAL_SPI_MspInit+0xb4>)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001ca0:	bf00      	nop
 8001ca2:	3720      	adds	r7, #32
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40013000 	.word	0x40013000
 8001cac:	200003e4 	.word	0x200003e4
 8001cb0:	40020008 	.word	0x40020008

08001cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cc6:	e7fe      	b.n	8001cc6 <NMI_Handler+0x4>

08001cc8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ccc:	e7fe      	b.n	8001ccc <HardFault_Handler+0x4>

08001cce <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cd2:	e7fe      	b.n	8001cd2 <MemManage_Handler+0x4>

08001cd4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cd8:	e7fe      	b.n	8001cd8 <BusFault_Handler+0x4>

08001cda <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cde:	e7fe      	b.n	8001cde <UsageFault_Handler+0x4>

08001ce0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d0a:	b580      	push	{r7, lr}
 8001d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d0e:	f000 f9bf 	bl	8002090 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001d1c:	4802      	ldr	r0, [pc, #8]	; (8001d28 <DMA1_Channel1_IRQHandler+0x10>)
 8001d1e:	f001 fabc 	bl	800329a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	200003e4 	.word	0x200003e4

08001d2c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d30:	4802      	ldr	r0, [pc, #8]	; (8001d3c <TIM2_IRQHandler+0x10>)
 8001d32:	f003 fe0f 	bl	8005954 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d36:	bf00      	nop
 8001d38:	bd80      	pop	{r7, pc}
 8001d3a:	bf00      	nop
 8001d3c:	20000448 	.word	0x20000448

08001d40 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8001d44:	4802      	ldr	r0, [pc, #8]	; (8001d50 <IPCC_C1_RX_IRQHandler+0x10>)
 8001d46:	f001 fe19 	bl	800397c <HAL_IPCC_RX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000268 	.word	0x20000268

08001d54 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8001d58:	4802      	ldr	r0, [pc, #8]	; (8001d64 <IPCC_C1_TX_IRQHandler+0x10>)
 8001d5a:	f001 fdc1 	bl	80038e0 <HAL_IPCC_TX_IRQHandler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8001d5e:	bf00      	nop
 8001d60:	bd80      	pop	{r7, pc}
 8001d62:	bf00      	nop
 8001d64:	20000268 	.word	0x20000268

08001d68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d70:	4a14      	ldr	r2, [pc, #80]	; (8001dc4 <_sbrk+0x5c>)
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <_sbrk+0x60>)
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d7c:	4b13      	ldr	r3, [pc, #76]	; (8001dcc <_sbrk+0x64>)
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d102      	bne.n	8001d8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d84:	4b11      	ldr	r3, [pc, #68]	; (8001dcc <_sbrk+0x64>)
 8001d86:	4a12      	ldr	r2, [pc, #72]	; (8001dd0 <_sbrk+0x68>)
 8001d88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d8a:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <_sbrk+0x64>)
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4413      	add	r3, r2
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d207      	bcs.n	8001da8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d98:	f004 f96a 	bl	8006070 <__errno>
 8001d9c:	4603      	mov	r3, r0
 8001d9e:	220c      	movs	r2, #12
 8001da0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001da2:	f04f 33ff 	mov.w	r3, #4294967295
 8001da6:	e009      	b.n	8001dbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da8:	4b08      	ldr	r3, [pc, #32]	; (8001dcc <_sbrk+0x64>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dae:	4b07      	ldr	r3, [pc, #28]	; (8001dcc <_sbrk+0x64>)
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4413      	add	r3, r2
 8001db6:	4a05      	ldr	r2, [pc, #20]	; (8001dcc <_sbrk+0x64>)
 8001db8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dba:	68fb      	ldr	r3, [r7, #12]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20010000 	.word	0x20010000
 8001dc8:	00000400 	.word	0x00000400
 8001dcc:	20000444 	.word	0x20000444
 8001dd0:	20000558 	.word	0x20000558

08001dd4 <LL_APB1_GRP1_EnableClock>:
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b085      	sub	sp, #20
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001de0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001de2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	4313      	orrs	r3, r2
 8001dea:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001dec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001df0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4013      	ands	r3, r2
 8001df6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001df8:	68fb      	ldr	r3, [r7, #12]
}
 8001dfa:	bf00      	nop
 8001dfc:	3714      	adds	r7, #20
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
	...

08001e08 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b088      	sub	sp, #32
 8001e0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e0e:	f107 0310 	add.w	r3, r7, #16
 8001e12:	2200      	movs	r2, #0
 8001e14:	601a      	str	r2, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	609a      	str	r2, [r3, #8]
 8001e1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e1c:	1d3b      	adds	r3, r7, #4
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e26:	4b1d      	ldr	r3, [pc, #116]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e28:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001e2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16;
 8001e2e:	4b1b      	ldr	r3, [pc, #108]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e30:	2210      	movs	r2, #16
 8001e32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e34:	4b19      	ldr	r3, [pc, #100]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 38;
 8001e3a:	4b18      	ldr	r3, [pc, #96]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e3c:	2226      	movs	r2, #38	; 0x26
 8001e3e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e40:	4b16      	ldr	r3, [pc, #88]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e46:	4b15      	ldr	r3, [pc, #84]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e48:	2280      	movs	r2, #128	; 0x80
 8001e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e4c:	4813      	ldr	r0, [pc, #76]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e4e:	f003 fcdb 	bl	8005808 <HAL_TIM_Base_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001e58:	f7ff f959 	bl	800110e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e60:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e62:	f107 0310 	add.w	r3, r7, #16
 8001e66:	4619      	mov	r1, r3
 8001e68:	480c      	ldr	r0, [pc, #48]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e6a:	f003 fe92 	bl	8005b92 <HAL_TIM_ConfigClockSource>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001e74:	f7ff f94b 	bl	800110e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e80:	1d3b      	adds	r3, r7, #4
 8001e82:	4619      	mov	r1, r3
 8001e84:	4805      	ldr	r0, [pc, #20]	; (8001e9c <MX_TIM2_Init+0x94>)
 8001e86:	f004 f875 	bl	8005f74 <HAL_TIMEx_MasterConfigSynchronization>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d001      	beq.n	8001e94 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001e90:	f7ff f93d 	bl	800110e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001e94:	bf00      	nop
 8001e96:	3720      	adds	r7, #32
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	20000448 	.word	0x20000448

08001ea0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001eb0:	d10a      	bne.n	8001ec8 <HAL_TIM_Base_MspInit+0x28>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	f7ff ff8e 	bl	8001dd4 <LL_APB1_GRP1_EnableClock>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2100      	movs	r1, #0
 8001ebc:	201c      	movs	r0, #28
 8001ebe:	f001 f8b0 	bl	8003022 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ec2:	201c      	movs	r0, #28
 8001ec4:	f001 f8c7 	bl	8003056 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001ec8:	bf00      	nop
 8001eca:	3708      	adds	r7, #8
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	bd80      	pop	{r7, pc}

08001ed0 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8001ed0:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ed2:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ed4:	3304      	adds	r3, #4

08001ed6 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ed6:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ed8:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8001eda:	d3f9      	bcc.n	8001ed0 <CopyDataInit>
  bx lr
 8001edc:	4770      	bx	lr

08001ede <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8001ede:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8001ee0:	3004      	adds	r0, #4

08001ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8001ee2:	4288      	cmp	r0, r1
  bcc FillZerobss
 8001ee4:	d3fb      	bcc.n	8001ede <FillZerobss>
  bx lr
 8001ee6:	4770      	bx	lr

08001ee8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
   ldr   r0, =_estack
 8001ee8:	480c      	ldr	r0, [pc, #48]	; (8001f1c <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8001eea:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001eec:	f000 f828 	bl	8001f40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8001ef0:	480b      	ldr	r0, [pc, #44]	; (8001f20 <LoopForever+0x8>)
 8001ef2:	490c      	ldr	r1, [pc, #48]	; (8001f24 <LoopForever+0xc>)
 8001ef4:	4a0c      	ldr	r2, [pc, #48]	; (8001f28 <LoopForever+0x10>)
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	f7ff ffed 	bl	8001ed6 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8001efc:	480b      	ldr	r0, [pc, #44]	; (8001f2c <LoopForever+0x14>)
 8001efe:	490c      	ldr	r1, [pc, #48]	; (8001f30 <LoopForever+0x18>)
 8001f00:	2300      	movs	r3, #0
 8001f02:	f7ff ffee 	bl	8001ee2 <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001f06:	480b      	ldr	r0, [pc, #44]	; (8001f34 <LoopForever+0x1c>)
 8001f08:	490b      	ldr	r1, [pc, #44]	; (8001f38 <LoopForever+0x20>)
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	f7ff ffe9 	bl	8001ee2 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001f10:	f004 f8b4 	bl	800607c <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8001f14:	f7fe ffec 	bl	8000ef0 <main>

08001f18 <LoopForever>:

LoopForever:
  b LoopForever
 8001f18:	e7fe      	b.n	8001f18 <LoopForever>
 8001f1a:	0000      	.short	0x0000
   ldr   r0, =_estack
 8001f1c:	20010000 	.word	0x20010000
  INIT_DATA _sdata, _edata, _sidata
 8001f20:	20000004 	.word	0x20000004
 8001f24:	200001e8 	.word	0x200001e8
 8001f28:	08009788 	.word	0x08009788
  INIT_BSS _sbss, _ebss
 8001f2c:	200001e8 	.word	0x200001e8
 8001f30:	20000554 	.word	0x20000554
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8001f34:	20030000 	.word	0x20030000
 8001f38:	20030000 	.word	0x20030000

08001f3c <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001f3c:	e7fe      	b.n	8001f3c <ADC1_IRQHandler>
	...

08001f40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8001f44:	4b22      	ldr	r3, [pc, #136]	; (8001fd0 <SystemInit+0x90>)
 8001f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f4a:	4a21      	ldr	r2, [pc, #132]	; (8001fd0 <SystemInit+0x90>)
 8001f4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001f54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f5e:	f043 0301 	orr.w	r3, r3, #1
 8001f62:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8001f64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f68:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8001f6c:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8001f6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f78:	4b16      	ldr	r3, [pc, #88]	; (8001fd4 <SystemInit+0x94>)
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8001f7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f8a:	f023 0305 	bic.w	r3, r3, #5
 8001f8e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001f92:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f96:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001f9a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001f9e:	f023 0301 	bic.w	r3, r3, #1
 8001fa2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8001fa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001faa:	4a0b      	ldr	r2, [pc, #44]	; (8001fd8 <SystemInit+0x98>)
 8001fac:	60da      	str	r2, [r3, #12]
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001fae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001fb8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fbc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001fbe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	619a      	str	r2, [r3, #24]
}
 8001fc6:	bf00      	nop
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	e000ed00 	.word	0xe000ed00
 8001fd4:	faf6fefb 	.word	0xfaf6fefb
 8001fd8:	22041000 	.word	0x22041000

08001fdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001fe6:	4b0c      	ldr	r3, [pc, #48]	; (8002018 <HAL_Init+0x3c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a0b      	ldr	r2, [pc, #44]	; (8002018 <HAL_Init+0x3c>)
 8001fec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ff0:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ff2:	2003      	movs	r0, #3
 8001ff4:	f001 f80a 	bl	800300c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f000 f80f 	bl	800201c <HAL_InitTick>
 8001ffe:	4603      	mov	r3, r0
 8002000:	2b00      	cmp	r3, #0
 8002002:	d002      	beq.n	800200a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8002004:	2301      	movs	r3, #1
 8002006:	71fb      	strb	r3, [r7, #7]
 8002008:	e001      	b.n	800200e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800200a:	f7ff fe53 	bl	8001cb4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800200e:	79fb      	ldrb	r3, [r7, #7]
}
 8002010:	4618      	mov	r0, r3
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	58004000 	.word	0x58004000

0800201c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8002028:	4b17      	ldr	r3, [pc, #92]	; (8002088 <HAL_InitTick+0x6c>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d024      	beq.n	800207a <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002030:	f002 fdc8 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8002034:	4602      	mov	r2, r0
 8002036:	4b14      	ldr	r3, [pc, #80]	; (8002088 <HAL_InitTick+0x6c>)
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	4619      	mov	r1, r3
 800203c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002040:	fbb3 f3f1 	udiv	r3, r3, r1
 8002044:	fbb2 f3f3 	udiv	r3, r2, r3
 8002048:	4618      	mov	r0, r3
 800204a:	f001 f812 	bl	8003072 <HAL_SYSTICK_Config>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d10f      	bne.n	8002074 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b0f      	cmp	r3, #15
 8002058:	d809      	bhi.n	800206e <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800205a:	2200      	movs	r2, #0
 800205c:	6879      	ldr	r1, [r7, #4]
 800205e:	f04f 30ff 	mov.w	r0, #4294967295
 8002062:	f000 ffde 	bl	8003022 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002066:	4a09      	ldr	r2, [pc, #36]	; (800208c <HAL_InitTick+0x70>)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	e007      	b.n	800207e <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800206e:	2301      	movs	r3, #1
 8002070:	73fb      	strb	r3, [r7, #15]
 8002072:	e004      	b.n	800207e <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	73fb      	strb	r3, [r7, #15]
 8002078:	e001      	b.n	800207e <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800207e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002080:	4618      	mov	r0, r3
 8002082:	3710      	adds	r7, #16
 8002084:	46bd      	mov	sp, r7
 8002086:	bd80      	pop	{r7, pc}
 8002088:	2000000c 	.word	0x2000000c
 800208c:	20000008 	.word	0x20000008

08002090 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002094:	4b06      	ldr	r3, [pc, #24]	; (80020b0 <HAL_IncTick+0x20>)
 8002096:	781b      	ldrb	r3, [r3, #0]
 8002098:	461a      	mov	r2, r3
 800209a:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <HAL_IncTick+0x24>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4413      	add	r3, r2
 80020a0:	4a04      	ldr	r2, [pc, #16]	; (80020b4 <HAL_IncTick+0x24>)
 80020a2:	6013      	str	r3, [r2, #0]
}
 80020a4:	bf00      	nop
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	2000000c 	.word	0x2000000c
 80020b4:	20000494 	.word	0x20000494

080020b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  return uwTick;
 80020bc:	4b03      	ldr	r3, [pc, #12]	; (80020cc <HAL_GetTick+0x14>)
 80020be:	681b      	ldr	r3, [r3, #0]
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	20000494 	.word	0x20000494

080020d0 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80020d4:	4b03      	ldr	r3, [pc, #12]	; (80020e4 <HAL_GetTickPrio+0x14>)
 80020d6:	681b      	ldr	r3, [r3, #0]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	20000008 	.word	0x20000008

080020e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b084      	sub	sp, #16
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f0:	f7ff ffe2 	bl	80020b8 <HAL_GetTick>
 80020f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002100:	d005      	beq.n	800210e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002102:	4b0a      	ldr	r3, [pc, #40]	; (800212c <HAL_Delay+0x44>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	461a      	mov	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	4413      	add	r3, r2
 800210c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800210e:	bf00      	nop
 8002110:	f7ff ffd2 	bl	80020b8 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	68fa      	ldr	r2, [r7, #12]
 800211c:	429a      	cmp	r2, r3
 800211e:	d8f7      	bhi.n	8002110 <HAL_Delay+0x28>
  {
  }
}
 8002120:	bf00      	nop
 8002122:	bf00      	nop
 8002124:	3710      	adds	r7, #16
 8002126:	46bd      	mov	sp, r7
 8002128:	bd80      	pop	{r7, pc}
 800212a:	bf00      	nop
 800212c:	2000000c 	.word	0x2000000c

08002130 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002130:	b480      	push	{r7}
 8002132:	b083      	sub	sp, #12
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	689b      	ldr	r3, [r3, #8]
 800213e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	431a      	orrs	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800214a:	bf00      	nop
 800214c:	370c      	adds	r7, #12
 800214e:	46bd      	mov	sp, r7
 8002150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002154:	4770      	bx	lr

08002156 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002156:	b480      	push	{r7}
 8002158:	b083      	sub	sp, #12
 800215a:	af00      	add	r7, sp, #0
 800215c:	6078      	str	r0, [r7, #4]
 800215e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	689b      	ldr	r3, [r3, #8]
 8002164:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	431a      	orrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	609a      	str	r2, [r3, #8]
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800218c:	4618      	mov	r0, r3
 800218e:	370c      	adds	r7, #12
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr

08002198 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002198:	b480      	push	{r7}
 800219a:	b087      	sub	sp, #28
 800219c:	af00      	add	r7, sp, #0
 800219e:	60f8      	str	r0, [r7, #12]
 80021a0:	60b9      	str	r1, [r7, #8]
 80021a2:	607a      	str	r2, [r7, #4]
 80021a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	3360      	adds	r3, #96	; 0x60
 80021aa:	461a      	mov	r2, r3
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	4b08      	ldr	r3, [pc, #32]	; (80021dc <LL_ADC_SetOffset+0x44>)
 80021ba:	4013      	ands	r3, r2
 80021bc:	687a      	ldr	r2, [r7, #4]
 80021be:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	430a      	orrs	r2, r1
 80021c6:	4313      	orrs	r3, r2
 80021c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80021d0:	bf00      	nop
 80021d2:	371c      	adds	r7, #28
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr
 80021dc:	03fff000 	.word	0x03fff000

080021e0 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
 80021e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	3360      	adds	r3, #96	; 0x60
 80021ee:	461a      	mov	r2, r3
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	4413      	add	r3, r2
 80021f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002200:	4618      	mov	r0, r3
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800220c:	b480      	push	{r7}
 800220e:	b087      	sub	sp, #28
 8002210:	af00      	add	r7, sp, #0
 8002212:	60f8      	str	r0, [r7, #12]
 8002214:	60b9      	str	r1, [r7, #8]
 8002216:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	3360      	adds	r3, #96	; 0x60
 800221c:	461a      	mov	r2, r3
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002226:	697b      	ldr	r3, [r7, #20]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	431a      	orrs	r2, r3
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002236:	bf00      	nop
 8002238:	371c      	adds	r7, #28
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr

08002242 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002242:	b480      	push	{r7}
 8002244:	b087      	sub	sp, #28
 8002246:	af00      	add	r7, sp, #0
 8002248:	60f8      	str	r0, [r7, #12]
 800224a:	60b9      	str	r1, [r7, #8]
 800224c:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	3330      	adds	r3, #48	; 0x30
 8002252:	461a      	mov	r2, r3
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	0a1b      	lsrs	r3, r3, #8
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	f003 030c 	and.w	r3, r3, #12
 800225e:	4413      	add	r3, r2
 8002260:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	681a      	ldr	r2, [r3, #0]
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	f003 031f 	and.w	r3, r3, #31
 800226c:	211f      	movs	r1, #31
 800226e:	fa01 f303 	lsl.w	r3, r1, r3
 8002272:	43db      	mvns	r3, r3
 8002274:	401a      	ands	r2, r3
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	0e9b      	lsrs	r3, r3, #26
 800227a:	f003 011f 	and.w	r1, r3, #31
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	f003 031f 	and.w	r3, r3, #31
 8002284:	fa01 f303 	lsl.w	r3, r1, r3
 8002288:	431a      	orrs	r2, r3
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800228e:	bf00      	nop
 8002290:	371c      	adds	r7, #28
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr

0800229a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800229a:	b480      	push	{r7}
 800229c:	b087      	sub	sp, #28
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	3314      	adds	r3, #20
 80022aa:	461a      	mov	r2, r3
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	0e5b      	lsrs	r3, r3, #25
 80022b0:	009b      	lsls	r3, r3, #2
 80022b2:	f003 0304 	and.w	r3, r3, #4
 80022b6:	4413      	add	r3, r2
 80022b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	68bb      	ldr	r3, [r7, #8]
 80022c0:	0d1b      	lsrs	r3, r3, #20
 80022c2:	f003 031f 	and.w	r3, r3, #31
 80022c6:	2107      	movs	r1, #7
 80022c8:	fa01 f303 	lsl.w	r3, r1, r3
 80022cc:	43db      	mvns	r3, r3
 80022ce:	401a      	ands	r2, r3
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	0d1b      	lsrs	r3, r3, #20
 80022d4:	f003 031f 	and.w	r3, r3, #31
 80022d8:	6879      	ldr	r1, [r7, #4]
 80022da:	fa01 f303 	lsl.w	r3, r1, r3
 80022de:	431a      	orrs	r2, r3
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80022e4:	bf00      	nop
 80022e6:	371c      	adds	r7, #28
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002308:	43db      	mvns	r3, r3
 800230a:	401a      	ands	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	f003 0318 	and.w	r3, r3, #24
 8002312:	4908      	ldr	r1, [pc, #32]	; (8002334 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002314:	40d9      	lsrs	r1, r3
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	400b      	ands	r3, r1
 800231a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800231e:	431a      	orrs	r2, r3
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002326:	bf00      	nop
 8002328:	3714      	adds	r7, #20
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	0007ffff 	.word	0x0007ffff

08002338 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002348:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6093      	str	r3, [r2, #8]
}
 8002350:	bf00      	nop
 8002352:	370c      	adds	r7, #12
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800236c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002370:	d101      	bne.n	8002376 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002372:	2301      	movs	r3, #1
 8002374:	e000      	b.n	8002378 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	370c      	adds	r7, #12
 800237c:	46bd      	mov	sp, r7
 800237e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002382:	4770      	bx	lr

08002384 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002384:	b480      	push	{r7}
 8002386:	b083      	sub	sp, #12
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	689b      	ldr	r3, [r3, #8]
 8002390:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002394:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002398:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80023a0:	bf00      	nop
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80023c0:	d101      	bne.n	80023c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80023c6:	2300      	movs	r3, #0
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	f003 0301 	and.w	r3, r3, #1
 80023e4:	2b01      	cmp	r3, #1
 80023e6:	d101      	bne.n	80023ec <LL_ADC_IsEnabled+0x18>
 80023e8:	2301      	movs	r3, #1
 80023ea:	e000      	b.n	80023ee <LL_ADC_IsEnabled+0x1a>
 80023ec:	2300      	movs	r3, #0
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	370c      	adds	r7, #12
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr

080023fa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80023fa:	b480      	push	{r7}
 80023fc:	b083      	sub	sp, #12
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	f003 0304 	and.w	r3, r3, #4
 800240a:	2b04      	cmp	r3, #4
 800240c:	d101      	bne.n	8002412 <LL_ADC_REG_IsConversionOngoing+0x18>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002412:	2300      	movs	r3, #0
}
 8002414:	4618      	mov	r0, r3
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002420:	b480      	push	{r7}
 8002422:	b083      	sub	sp, #12
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	f003 0308 	and.w	r3, r3, #8
 8002430:	2b08      	cmp	r3, #8
 8002432:	d101      	bne.n	8002438 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002434:	2301      	movs	r3, #1
 8002436:	e000      	b.n	800243a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002438:	2300      	movs	r3, #0
}
 800243a:	4618      	mov	r0, r3
 800243c:	370c      	adds	r7, #12
 800243e:	46bd      	mov	sp, r7
 8002440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002444:	4770      	bx	lr
	...

08002448 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b088      	sub	sp, #32
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002450:	2300      	movs	r3, #0
 8002452:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 8002454:	2300      	movs	r3, #0
 8002456:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002458:	2300      	movs	r3, #0
 800245a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d101      	bne.n	8002466 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e12e      	b.n	80026c4 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	691b      	ldr	r3, [r3, #16]
 800246a:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002470:	2b00      	cmp	r3, #0
 8002472:	d109      	bne.n	8002488 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002474:	6878      	ldr	r0, [r7, #4]
 8002476:	f7fe fbed 	bl	8000c54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	4618      	mov	r0, r3
 800248e:	f7ff ff65 	bl	800235c <LL_ADC_IsDeepPowerDownEnabled>
 8002492:	4603      	mov	r3, r0
 8002494:	2b00      	cmp	r3, #0
 8002496:	d004      	beq.n	80024a2 <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff ff4b 	bl	8002338 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff ff80 	bl	80023ac <LL_ADC_IsInternalRegulatorEnabled>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d115      	bne.n	80024de <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f7ff ff64 	bl	8002384 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024bc:	4b83      	ldr	r3, [pc, #524]	; (80026cc <HAL_ADC_Init+0x284>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	099b      	lsrs	r3, r3, #6
 80024c2:	4a83      	ldr	r2, [pc, #524]	; (80026d0 <HAL_ADC_Init+0x288>)
 80024c4:	fba2 2303 	umull	r2, r3, r2, r3
 80024c8:	099b      	lsrs	r3, r3, #6
 80024ca:	3301      	adds	r3, #1
 80024cc:	005b      	lsls	r3, r3, #1
 80024ce:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024d0:	e002      	b.n	80024d8 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	3b01      	subs	r3, #1
 80024d6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1f9      	bne.n	80024d2 <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff ff62 	bl	80023ac <LL_ADC_IsInternalRegulatorEnabled>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d10d      	bne.n	800250a <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024f2:	f043 0210 	orr.w	r2, r3, #16
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024fe:	f043 0201 	orr.w	r2, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff ff73 	bl	80023fa <LL_ADC_REG_IsConversionOngoing>
 8002514:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800251a:	f003 0310 	and.w	r3, r3, #16
 800251e:	2b00      	cmp	r3, #0
 8002520:	f040 80c7 	bne.w	80026b2 <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	2b00      	cmp	r3, #0
 8002528:	f040 80c3 	bne.w	80026b2 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002530:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002534:	f043 0202 	orr.w	r2, r3, #2
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff ff47 	bl	80023d4 <LL_ADC_IsEnabled>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d10b      	bne.n	8002564 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800254c:	4861      	ldr	r0, [pc, #388]	; (80026d4 <HAL_ADC_Init+0x28c>)
 800254e:	f7ff ff41 	bl	80023d4 <LL_ADC_IsEnabled>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d105      	bne.n	8002564 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	4619      	mov	r1, r3
 800255e:	485e      	ldr	r0, [pc, #376]	; (80026d8 <HAL_ADC_Init+0x290>)
 8002560:	f7ff fde6 	bl	8002130 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	7e5b      	ldrb	r3, [r3, #25]
 8002568:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800256e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002574:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800257a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002582:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8002584:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002586:	69ba      	ldr	r2, [r7, #24]
 8002588:	4313      	orrs	r3, r2
 800258a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d106      	bne.n	80025a4 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800259a:	3b01      	subs	r3, #1
 800259c:	045b      	lsls	r3, r3, #17
 800259e:	69ba      	ldr	r2, [r7, #24]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d009      	beq.n	80025c0 <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4313      	orrs	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	68da      	ldr	r2, [r3, #12]
 80025c6:	4b45      	ldr	r3, [pc, #276]	; (80026dc <HAL_ADC_Init+0x294>)
 80025c8:	4013      	ands	r3, r2
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	6812      	ldr	r2, [r2, #0]
 80025ce:	69b9      	ldr	r1, [r7, #24]
 80025d0:	430b      	orrs	r3, r1
 80025d2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff ff0e 	bl	80023fa <LL_ADC_REG_IsConversionOngoing>
 80025de:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7ff ff1b 	bl	8002420 <LL_ADC_INJ_IsConversionOngoing>
 80025ea:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d13d      	bne.n	800266e <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d13a      	bne.n	800266e <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80025fc:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002604:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002606:	4313      	orrs	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68db      	ldr	r3, [r3, #12]
 8002610:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002614:	f023 0302 	bic.w	r3, r3, #2
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	69b9      	ldr	r1, [r7, #24]
 800261e:	430b      	orrs	r3, r1
 8002620:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002628:	2b01      	cmp	r3, #1
 800262a:	d118      	bne.n	800265e <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002636:	f023 0304 	bic.w	r3, r3, #4
 800263a:	687a      	ldr	r2, [r7, #4]
 800263c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800263e:	687a      	ldr	r2, [r7, #4]
 8002640:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002642:	4311      	orrs	r1, r2
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002648:	4311      	orrs	r1, r2
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800264e:	430a      	orrs	r2, r1
 8002650:	431a      	orrs	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f042 0201 	orr.w	r2, r2, #1
 800265a:	611a      	str	r2, [r3, #16]
 800265c:	e007      	b.n	800266e <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	691a      	ldr	r2, [r3, #16]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 0201 	bic.w	r2, r2, #1
 800266c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	691b      	ldr	r3, [r3, #16]
 8002672:	2b01      	cmp	r3, #1
 8002674:	d10c      	bne.n	8002690 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267c:	f023 010f 	bic.w	r1, r3, #15
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	69db      	ldr	r3, [r3, #28]
 8002684:	1e5a      	subs	r2, r3, #1
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	430a      	orrs	r2, r1
 800268c:	631a      	str	r2, [r3, #48]	; 0x30
 800268e:	e007      	b.n	80026a0 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 020f 	bic.w	r2, r2, #15
 800269e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026a4:	f023 0303 	bic.w	r3, r3, #3
 80026a8:	f043 0201 	orr.w	r2, r3, #1
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	655a      	str	r2, [r3, #84]	; 0x54
 80026b0:	e007      	b.n	80026c2 <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026b6:	f043 0210 	orr.w	r2, r3, #16
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80026c2:	7ffb      	ldrb	r3, [r7, #31]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	3720      	adds	r7, #32
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	20000004 	.word	0x20000004
 80026d0:	053e2d63 	.word	0x053e2d63
 80026d4:	50040000 	.word	0x50040000
 80026d8:	50040300 	.word	0x50040300
 80026dc:	fff0c007 	.word	0xfff0c007

080026e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b0b6      	sub	sp, #216	; 0xd8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
 80026e8:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026ea:	2300      	movs	r3, #0
 80026ec:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80026f0:	2300      	movs	r3, #0
 80026f2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d101      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x22>
 80026fe:	2302      	movs	r3, #2
 8002700:	e39f      	b.n	8002e42 <HAL_ADC_ConfigChannel+0x762>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	2201      	movs	r2, #1
 8002706:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f7ff fe73 	bl	80023fa <LL_ADC_REG_IsConversionOngoing>
 8002714:	4603      	mov	r3, r0
 8002716:	2b00      	cmp	r3, #0
 8002718:	f040 8384 	bne.w	8002e24 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6818      	ldr	r0, [r3, #0]
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	6859      	ldr	r1, [r3, #4]
 8002724:	683b      	ldr	r3, [r7, #0]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	461a      	mov	r2, r3
 800272a:	f7ff fd8a 	bl	8002242 <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7ff fe61 	bl	80023fa <LL_ADC_REG_IsConversionOngoing>
 8002738:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fe6d 	bl	8002420 <LL_ADC_INJ_IsConversionOngoing>
 8002746:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800274a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800274e:	2b00      	cmp	r3, #0
 8002750:	f040 81a6 	bne.w	8002aa0 <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002754:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002758:	2b00      	cmp	r3, #0
 800275a:	f040 81a1 	bne.w	8002aa0 <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6818      	ldr	r0, [r3, #0]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	6819      	ldr	r1, [r3, #0]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	461a      	mov	r2, r3
 800276c:	f7ff fd95 	bl	800229a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	695a      	ldr	r2, [r3, #20]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	68db      	ldr	r3, [r3, #12]
 800277a:	08db      	lsrs	r3, r3, #3
 800277c:	f003 0303 	and.w	r3, r3, #3
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	fa02 f303 	lsl.w	r3, r2, r3
 8002786:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	691b      	ldr	r3, [r3, #16]
 800278e:	2b04      	cmp	r3, #4
 8002790:	d00a      	beq.n	80027a8 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6818      	ldr	r0, [r3, #0]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	6919      	ldr	r1, [r3, #16]
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80027a2:	f7ff fcf9 	bl	8002198 <LL_ADC_SetOffset>
 80027a6:	e17b      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2100      	movs	r1, #0
 80027ae:	4618      	mov	r0, r3
 80027b0:	f7ff fd16 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 80027b4:	4603      	mov	r3, r0
 80027b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d10a      	bne.n	80027d4 <HAL_ADC_ConfigChannel+0xf4>
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	2100      	movs	r1, #0
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7ff fd0b 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 80027ca:	4603      	mov	r3, r0
 80027cc:	0e9b      	lsrs	r3, r3, #26
 80027ce:	f003 021f 	and.w	r2, r3, #31
 80027d2:	e01e      	b.n	8002812 <HAL_ADC_ConfigChannel+0x132>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2100      	movs	r1, #0
 80027da:	4618      	mov	r0, r3
 80027dc:	f7ff fd00 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 80027e0:	4603      	mov	r3, r0
 80027e2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80027ea:	fa93 f3a3 	rbit	r3, r3
 80027ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80027f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80027f6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80027fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8002802:	2320      	movs	r3, #32
 8002804:	e004      	b.n	8002810 <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8002806:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800280a:	fab3 f383 	clz	r3, r3
 800280e:	b2db      	uxtb	r3, r3
 8002810:	461a      	mov	r2, r3
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800281a:	2b00      	cmp	r3, #0
 800281c:	d105      	bne.n	800282a <HAL_ADC_ConfigChannel+0x14a>
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	0e9b      	lsrs	r3, r3, #26
 8002824:	f003 031f 	and.w	r3, r3, #31
 8002828:	e018      	b.n	800285c <HAL_ADC_ConfigChannel+0x17c>
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002832:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002836:	fa93 f3a3 	rbit	r3, r3
 800283a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800283e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002842:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002846:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800284a:	2b00      	cmp	r3, #0
 800284c:	d101      	bne.n	8002852 <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 800284e:	2320      	movs	r3, #32
 8002850:	e004      	b.n	800285c <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8002852:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002856:	fab3 f383 	clz	r3, r3
 800285a:	b2db      	uxtb	r3, r3
 800285c:	429a      	cmp	r2, r3
 800285e:	d106      	bne.n	800286e <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2200      	movs	r2, #0
 8002866:	2100      	movs	r1, #0
 8002868:	4618      	mov	r0, r3
 800286a:	f7ff fccf 	bl	800220c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2101      	movs	r1, #1
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff fcb3 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 800287a:	4603      	mov	r3, r0
 800287c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10a      	bne.n	800289a <HAL_ADC_ConfigChannel+0x1ba>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	2101      	movs	r1, #1
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff fca8 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8002890:	4603      	mov	r3, r0
 8002892:	0e9b      	lsrs	r3, r3, #26
 8002894:	f003 021f 	and.w	r2, r3, #31
 8002898:	e01e      	b.n	80028d8 <HAL_ADC_ConfigChannel+0x1f8>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	2101      	movs	r1, #1
 80028a0:	4618      	mov	r0, r3
 80028a2:	f7ff fc9d 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 80028a6:	4603      	mov	r3, r0
 80028a8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80028b0:	fa93 f3a3 	rbit	r3, r3
 80028b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80028b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80028bc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80028c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 80028c8:	2320      	movs	r3, #32
 80028ca:	e004      	b.n	80028d6 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 80028cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80028d0:	fab3 f383 	clz	r3, r3
 80028d4:	b2db      	uxtb	r3, r3
 80028d6:	461a      	mov	r2, r3
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d105      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x210>
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	0e9b      	lsrs	r3, r3, #26
 80028ea:	f003 031f 	and.w	r3, r3, #31
 80028ee:	e018      	b.n	8002922 <HAL_ADC_ConfigChannel+0x242>
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002904:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002908:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800290c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002910:	2b00      	cmp	r3, #0
 8002912:	d101      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8002914:	2320      	movs	r3, #32
 8002916:	e004      	b.n	8002922 <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8002918:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800291c:	fab3 f383 	clz	r3, r3
 8002920:	b2db      	uxtb	r3, r3
 8002922:	429a      	cmp	r2, r3
 8002924:	d106      	bne.n	8002934 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2200      	movs	r2, #0
 800292c:	2101      	movs	r1, #1
 800292e:	4618      	mov	r0, r3
 8002930:	f7ff fc6c 	bl	800220c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	2102      	movs	r1, #2
 800293a:	4618      	mov	r0, r3
 800293c:	f7ff fc50 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8002940:	4603      	mov	r3, r0
 8002942:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002946:	2b00      	cmp	r3, #0
 8002948:	d10a      	bne.n	8002960 <HAL_ADC_ConfigChannel+0x280>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2102      	movs	r1, #2
 8002950:	4618      	mov	r0, r3
 8002952:	f7ff fc45 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8002956:	4603      	mov	r3, r0
 8002958:	0e9b      	lsrs	r3, r3, #26
 800295a:	f003 021f 	and.w	r2, r3, #31
 800295e:	e01e      	b.n	800299e <HAL_ADC_ConfigChannel+0x2be>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2102      	movs	r1, #2
 8002966:	4618      	mov	r0, r3
 8002968:	f7ff fc3a 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 800296c:	4603      	mov	r3, r0
 800296e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002972:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002976:	fa93 f3a3 	rbit	r3, r3
 800297a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 800297e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002982:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002986:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 800298e:	2320      	movs	r3, #32
 8002990:	e004      	b.n	800299c <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 8002992:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002996:	fab3 f383 	clz	r3, r3
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d105      	bne.n	80029b6 <HAL_ADC_ConfigChannel+0x2d6>
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	0e9b      	lsrs	r3, r3, #26
 80029b0:	f003 031f 	and.w	r3, r3, #31
 80029b4:	e016      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x304>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029be:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80029c2:	fa93 f3a3 	rbit	r3, r3
 80029c6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80029c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80029ca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80029ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d101      	bne.n	80029da <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 80029d6:	2320      	movs	r3, #32
 80029d8:	e004      	b.n	80029e4 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 80029da:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80029de:	fab3 f383 	clz	r3, r3
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d106      	bne.n	80029f6 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2200      	movs	r2, #0
 80029ee:	2102      	movs	r1, #2
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fc0b 	bl	800220c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2103      	movs	r1, #3
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff fbef 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8002a02:	4603      	mov	r3, r0
 8002a04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10a      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x342>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	2103      	movs	r1, #3
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7ff fbe4 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	0e9b      	lsrs	r3, r3, #26
 8002a1c:	f003 021f 	and.w	r2, r3, #31
 8002a20:	e017      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x372>
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2103      	movs	r1, #3
 8002a28:	4618      	mov	r0, r3
 8002a2a:	f7ff fbd9 	bl	80021e0 <LL_ADC_GetOffsetChannel>
 8002a2e:	4603      	mov	r3, r0
 8002a30:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a34:	fa93 f3a3 	rbit	r3, r3
 8002a38:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002a3a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a3c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002a3e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d101      	bne.n	8002a48 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 8002a44:	2320      	movs	r3, #32
 8002a46:	e003      	b.n	8002a50 <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 8002a48:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002a4a:	fab3 f383 	clz	r3, r3
 8002a4e:	b2db      	uxtb	r3, r3
 8002a50:	461a      	mov	r2, r3
 8002a52:	683b      	ldr	r3, [r7, #0]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d105      	bne.n	8002a6a <HAL_ADC_ConfigChannel+0x38a>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	0e9b      	lsrs	r3, r3, #26
 8002a64:	f003 031f 	and.w	r3, r3, #31
 8002a68:	e011      	b.n	8002a8e <HAL_ADC_ConfigChannel+0x3ae>
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a70:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002a72:	fa93 f3a3 	rbit	r3, r3
 8002a76:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002a78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a7a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002a7c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d101      	bne.n	8002a86 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 8002a82:	2320      	movs	r3, #32
 8002a84:	e003      	b.n	8002a8e <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8002a86:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a88:	fab3 f383 	clz	r3, r3
 8002a8c:	b2db      	uxtb	r3, r3
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d106      	bne.n	8002aa0 <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2200      	movs	r2, #0
 8002a98:	2103      	movs	r1, #3
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff fbb6 	bl	800220c <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fc95 	bl	80023d4 <LL_ADC_IsEnabled>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	f040 81c2 	bne.w	8002e36 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	6819      	ldr	r1, [r3, #0]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	f7ff fc16 	bl	80022f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	68db      	ldr	r3, [r3, #12]
 8002ac8:	4a8e      	ldr	r2, [pc, #568]	; (8002d04 <HAL_ADC_ConfigChannel+0x624>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	f040 8130 	bne.w	8002d30 <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d10b      	bne.n	8002af8 <HAL_ADC_ConfigChannel+0x418>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	0e9b      	lsrs	r3, r3, #26
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	f003 031f 	and.w	r3, r3, #31
 8002aec:	2b09      	cmp	r3, #9
 8002aee:	bf94      	ite	ls
 8002af0:	2301      	movls	r3, #1
 8002af2:	2300      	movhi	r3, #0
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	e019      	b.n	8002b2c <HAL_ADC_ConfigChannel+0x44c>
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002afe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002b00:	fa93 f3a3 	rbit	r3, r3
 8002b04:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002b06:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b08:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002b0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 8002b10:	2320      	movs	r3, #32
 8002b12:	e003      	b.n	8002b1c <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 8002b14:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002b16:	fab3 f383 	clz	r3, r3
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	f003 031f 	and.w	r3, r3, #31
 8002b22:	2b09      	cmp	r3, #9
 8002b24:	bf94      	ite	ls
 8002b26:	2301      	movls	r3, #1
 8002b28:	2300      	movhi	r3, #0
 8002b2a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d079      	beq.n	8002c24 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002b30:	683b      	ldr	r3, [r7, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d107      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x46c>
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	0e9b      	lsrs	r3, r3, #26
 8002b42:	3301      	adds	r3, #1
 8002b44:	069b      	lsls	r3, r3, #26
 8002b46:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b4a:	e015      	b.n	8002b78 <HAL_ADC_ConfigChannel+0x498>
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002b54:	fa93 f3a3 	rbit	r3, r3
 8002b58:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002b5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b5c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002b5e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d101      	bne.n	8002b68 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002b64:	2320      	movs	r3, #32
 8002b66:	e003      	b.n	8002b70 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002b68:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b6a:	fab3 f383 	clz	r3, r3
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	3301      	adds	r3, #1
 8002b72:	069b      	lsls	r3, r3, #26
 8002b74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d109      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x4b8>
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	0e9b      	lsrs	r3, r3, #26
 8002b8a:	3301      	adds	r3, #1
 8002b8c:	f003 031f 	and.w	r3, r3, #31
 8002b90:	2101      	movs	r1, #1
 8002b92:	fa01 f303 	lsl.w	r3, r1, r3
 8002b96:	e017      	b.n	8002bc8 <HAL_ADC_ConfigChannel+0x4e8>
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002ba0:	fa93 f3a3 	rbit	r3, r3
 8002ba4:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002ba6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ba8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002baa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d101      	bne.n	8002bb4 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 8002bb0:	2320      	movs	r3, #32
 8002bb2:	e003      	b.n	8002bbc <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8002bb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002bb6:	fab3 f383 	clz	r3, r3
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	3301      	adds	r3, #1
 8002bbe:	f003 031f 	and.w	r3, r3, #31
 8002bc2:	2101      	movs	r1, #1
 8002bc4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc8:	ea42 0103 	orr.w	r1, r2, r3
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d10a      	bne.n	8002bee <HAL_ADC_ConfigChannel+0x50e>
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	0e9b      	lsrs	r3, r3, #26
 8002bde:	3301      	adds	r3, #1
 8002be0:	f003 021f 	and.w	r2, r3, #31
 8002be4:	4613      	mov	r3, r2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	4413      	add	r3, r2
 8002bea:	051b      	lsls	r3, r3, #20
 8002bec:	e018      	b.n	8002c20 <HAL_ADC_ConfigChannel+0x540>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bf6:	fa93 f3a3 	rbit	r3, r3
 8002bfa:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002bfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d101      	bne.n	8002c0a <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002c06:	2320      	movs	r3, #32
 8002c08:	e003      	b.n	8002c12 <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002c0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c0c:	fab3 f383 	clz	r3, r3
 8002c10:	b2db      	uxtb	r3, r3
 8002c12:	3301      	adds	r3, #1
 8002c14:	f003 021f 	and.w	r2, r3, #31
 8002c18:	4613      	mov	r3, r2
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	4413      	add	r3, r2
 8002c1e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c20:	430b      	orrs	r3, r1
 8002c22:	e080      	b.n	8002d26 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002c24:	683b      	ldr	r3, [r7, #0]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d107      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x560>
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	0e9b      	lsrs	r3, r3, #26
 8002c36:	3301      	adds	r3, #1
 8002c38:	069b      	lsls	r3, r3, #26
 8002c3a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c3e:	e015      	b.n	8002c6c <HAL_ADC_ConfigChannel+0x58c>
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c48:	fa93 f3a3 	rbit	r3, r3
 8002c4c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c50:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d101      	bne.n	8002c5c <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 8002c58:	2320      	movs	r3, #32
 8002c5a:	e003      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 8002c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c5e:	fab3 f383 	clz	r3, r3
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	3301      	adds	r3, #1
 8002c66:	069b      	lsls	r3, r3, #26
 8002c68:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d109      	bne.n	8002c8c <HAL_ADC_ConfigChannel+0x5ac>
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	0e9b      	lsrs	r3, r3, #26
 8002c7e:	3301      	adds	r3, #1
 8002c80:	f003 031f 	and.w	r3, r3, #31
 8002c84:	2101      	movs	r1, #1
 8002c86:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8a:	e017      	b.n	8002cbc <HAL_ADC_ConfigChannel+0x5dc>
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c92:	6a3b      	ldr	r3, [r7, #32]
 8002c94:	fa93 f3a3 	rbit	r3, r3
 8002c98:	61fb      	str	r3, [r7, #28]
  return result;
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8002ca4:	2320      	movs	r3, #32
 8002ca6:	e003      	b.n	8002cb0 <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8002ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002caa:	fab3 f383 	clz	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	f003 031f 	and.w	r3, r3, #31
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002cbc:	ea42 0103 	orr.w	r1, r2, r3
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10d      	bne.n	8002ce8 <HAL_ADC_ConfigChannel+0x608>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	0e9b      	lsrs	r3, r3, #26
 8002cd2:	3301      	adds	r3, #1
 8002cd4:	f003 021f 	and.w	r2, r3, #31
 8002cd8:	4613      	mov	r3, r2
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	4413      	add	r3, r2
 8002cde:	3b1e      	subs	r3, #30
 8002ce0:	051b      	lsls	r3, r3, #20
 8002ce2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ce6:	e01d      	b.n	8002d24 <HAL_ADC_ConfigChannel+0x644>
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	fa93 f3a3 	rbit	r3, r3
 8002cf4:	613b      	str	r3, [r7, #16]
  return result;
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002cfa:	69bb      	ldr	r3, [r7, #24]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d103      	bne.n	8002d08 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 8002d00:	2320      	movs	r3, #32
 8002d02:	e005      	b.n	8002d10 <HAL_ADC_ConfigChannel+0x630>
 8002d04:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	fab3 f383 	clz	r3, r3
 8002d0e:	b2db      	uxtb	r3, r3
 8002d10:	3301      	adds	r3, #1
 8002d12:	f003 021f 	and.w	r2, r3, #31
 8002d16:	4613      	mov	r3, r2
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	4413      	add	r3, r2
 8002d1c:	3b1e      	subs	r3, #30
 8002d1e:	051b      	lsls	r3, r3, #20
 8002d20:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d24:	430b      	orrs	r3, r1
 8002d26:	683a      	ldr	r2, [r7, #0]
 8002d28:	6892      	ldr	r2, [r2, #8]
 8002d2a:	4619      	mov	r1, r3
 8002d2c:	f7ff fab5 	bl	800229a <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	4b45      	ldr	r3, [pc, #276]	; (8002e4c <HAL_ADC_ConfigChannel+0x76c>)
 8002d36:	4013      	ands	r3, r2
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d07c      	beq.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002d3c:	4844      	ldr	r0, [pc, #272]	; (8002e50 <HAL_ADC_ConfigChannel+0x770>)
 8002d3e:	f7ff fa1d 	bl	800217c <LL_ADC_GetCommonPathInternalCh>
 8002d42:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d46:	4843      	ldr	r0, [pc, #268]	; (8002e54 <HAL_ADC_ConfigChannel+0x774>)
 8002d48:	f7ff fb44 	bl	80023d4 <LL_ADC_IsEnabled>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d15e      	bne.n	8002e10 <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	4a40      	ldr	r2, [pc, #256]	; (8002e58 <HAL_ADC_ConfigChannel+0x778>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d127      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x6cc>
 8002d5c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d121      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a39      	ldr	r2, [pc, #228]	; (8002e54 <HAL_ADC_ConfigChannel+0x774>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d161      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8002d72:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002d76:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4834      	ldr	r0, [pc, #208]	; (8002e50 <HAL_ADC_ConfigChannel+0x770>)
 8002d7e:	f7ff f9ea 	bl	8002156 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002d82:	4b36      	ldr	r3, [pc, #216]	; (8002e5c <HAL_ADC_ConfigChannel+0x77c>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	099b      	lsrs	r3, r3, #6
 8002d88:	4a35      	ldr	r2, [pc, #212]	; (8002e60 <HAL_ADC_ConfigChannel+0x780>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	099b      	lsrs	r3, r3, #6
 8002d90:	1c5a      	adds	r2, r3, #1
 8002d92:	4613      	mov	r3, r2
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	4413      	add	r3, r2
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002d9c:	e002      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	3b01      	subs	r3, #1
 8002da2:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d1f9      	bne.n	8002d9e <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002daa:	e044      	b.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a2c      	ldr	r2, [pc, #176]	; (8002e64 <HAL_ADC_ConfigChannel+0x784>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d113      	bne.n	8002dde <HAL_ADC_ConfigChannel+0x6fe>
 8002db6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002dba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d10d      	bne.n	8002dde <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a23      	ldr	r2, [pc, #140]	; (8002e54 <HAL_ADC_ConfigChannel+0x774>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d134      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8002dcc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002dd0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	481e      	ldr	r0, [pc, #120]	; (8002e50 <HAL_ADC_ConfigChannel+0x770>)
 8002dd8:	f7ff f9bd 	bl	8002156 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002ddc:	e02b      	b.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a21      	ldr	r2, [pc, #132]	; (8002e68 <HAL_ADC_ConfigChannel+0x788>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d126      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
 8002de8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002dec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d120      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	4a16      	ldr	r2, [pc, #88]	; (8002e54 <HAL_ADC_ConfigChannel+0x774>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d11b      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8002dfe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002e02:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002e06:	4619      	mov	r1, r3
 8002e08:	4811      	ldr	r0, [pc, #68]	; (8002e50 <HAL_ADC_ConfigChannel+0x770>)
 8002e0a:	f7ff f9a4 	bl	8002156 <LL_ADC_SetCommonPathInternalCh>
 8002e0e:	e012      	b.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e14:	f043 0220 	orr.w	r2, r3, #32
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	655a      	str	r2, [r3, #84]	; 0x54

          tmp_hal_status = HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002e22:	e008      	b.n	8002e36 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e28:	f043 0220 	orr.w	r2, r3, #32
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e30:	2301      	movs	r3, #1
 8002e32:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 8002e3e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	37d8      	adds	r7, #216	; 0xd8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	80080000 	.word	0x80080000
 8002e50:	50040300 	.word	0x50040300
 8002e54:	50040000 	.word	0x50040000
 8002e58:	c7520000 	.word	0xc7520000
 8002e5c:	20000004 	.word	0x20000004
 8002e60:	053e2d63 	.word	0x053e2d63
 8002e64:	cb840000 	.word	0xcb840000
 8002e68:	80000001 	.word	0x80000001

08002e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e7c:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e88:	4013      	ands	r3, r2
 8002e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e9e:	4a04      	ldr	r2, [pc, #16]	; (8002eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	60d3      	str	r3, [r2, #12]
}
 8002ea4:	bf00      	nop
 8002ea6:	3714      	adds	r7, #20
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb8:	4b04      	ldr	r3, [pc, #16]	; (8002ecc <__NVIC_GetPriorityGrouping+0x18>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	0a1b      	lsrs	r3, r3, #8
 8002ebe:	f003 0307 	and.w	r3, r3, #7
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	db0b      	blt.n	8002efa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ee2:	79fb      	ldrb	r3, [r7, #7]
 8002ee4:	f003 021f 	and.w	r2, r3, #31
 8002ee8:	4907      	ldr	r1, [pc, #28]	; (8002f08 <__NVIC_EnableIRQ+0x38>)
 8002eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eee:	095b      	lsrs	r3, r3, #5
 8002ef0:	2001      	movs	r0, #1
 8002ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	e000e100 	.word	0xe000e100

08002f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	6039      	str	r1, [r7, #0]
 8002f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	db0a      	blt.n	8002f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	b2da      	uxtb	r2, r3
 8002f24:	490c      	ldr	r1, [pc, #48]	; (8002f58 <__NVIC_SetPriority+0x4c>)
 8002f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2a:	0112      	lsls	r2, r2, #4
 8002f2c:	b2d2      	uxtb	r2, r2
 8002f2e:	440b      	add	r3, r1
 8002f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f34:	e00a      	b.n	8002f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	4908      	ldr	r1, [pc, #32]	; (8002f5c <__NVIC_SetPriority+0x50>)
 8002f3c:	79fb      	ldrb	r3, [r7, #7]
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	3b04      	subs	r3, #4
 8002f44:	0112      	lsls	r2, r2, #4
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	440b      	add	r3, r1
 8002f4a:	761a      	strb	r2, [r3, #24]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr
 8002f58:	e000e100 	.word	0xe000e100
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b089      	sub	sp, #36	; 0x24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f003 0307 	and.w	r3, r3, #7
 8002f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	f1c3 0307 	rsb	r3, r3, #7
 8002f7a:	2b04      	cmp	r3, #4
 8002f7c:	bf28      	it	cs
 8002f7e:	2304      	movcs	r3, #4
 8002f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	3304      	adds	r3, #4
 8002f86:	2b06      	cmp	r3, #6
 8002f88:	d902      	bls.n	8002f90 <NVIC_EncodePriority+0x30>
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	3b03      	subs	r3, #3
 8002f8e:	e000      	b.n	8002f92 <NVIC_EncodePriority+0x32>
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f94:	f04f 32ff 	mov.w	r2, #4294967295
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43da      	mvns	r2, r3
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	401a      	ands	r2, r3
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb2:	43d9      	mvns	r1, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb8:	4313      	orrs	r3, r2
         );
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3724      	adds	r7, #36	; 0x24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
	...

08002fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002fd8:	d301      	bcc.n	8002fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e00f      	b.n	8002ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fde:	4a0a      	ldr	r2, [pc, #40]	; (8003008 <SysTick_Config+0x40>)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	3b01      	subs	r3, #1
 8002fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fe6:	210f      	movs	r1, #15
 8002fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8002fec:	f7ff ff8e 	bl	8002f0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002ff0:	4b05      	ldr	r3, [pc, #20]	; (8003008 <SysTick_Config+0x40>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002ff6:	4b04      	ldr	r3, [pc, #16]	; (8003008 <SysTick_Config+0x40>)
 8002ff8:	2207      	movs	r2, #7
 8002ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	e000e010 	.word	0xe000e010

0800300c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f7ff ff29 	bl	8002e6c <__NVIC_SetPriorityGrouping>
}
 800301a:	bf00      	nop
 800301c:	3708      	adds	r7, #8
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}

08003022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003022:	b580      	push	{r7, lr}
 8003024:	b086      	sub	sp, #24
 8003026:	af00      	add	r7, sp, #0
 8003028:	4603      	mov	r3, r0
 800302a:	60b9      	str	r1, [r7, #8]
 800302c:	607a      	str	r2, [r7, #4]
 800302e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003030:	f7ff ff40 	bl	8002eb4 <__NVIC_GetPriorityGrouping>
 8003034:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	68b9      	ldr	r1, [r7, #8]
 800303a:	6978      	ldr	r0, [r7, #20]
 800303c:	f7ff ff90 	bl	8002f60 <NVIC_EncodePriority>
 8003040:	4602      	mov	r2, r0
 8003042:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003046:	4611      	mov	r1, r2
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff ff5f 	bl	8002f0c <__NVIC_SetPriority>
}
 800304e:	bf00      	nop
 8003050:	3718      	adds	r7, #24
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003056:	b580      	push	{r7, lr}
 8003058:	b082      	sub	sp, #8
 800305a:	af00      	add	r7, sp, #0
 800305c:	4603      	mov	r3, r0
 800305e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003060:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003064:	4618      	mov	r0, r3
 8003066:	f7ff ff33 	bl	8002ed0 <__NVIC_EnableIRQ>
}
 800306a:	bf00      	nop
 800306c:	3708      	adds	r7, #8
 800306e:	46bd      	mov	sp, r7
 8003070:	bd80      	pop	{r7, pc}

08003072 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003072:	b580      	push	{r7, lr}
 8003074:	b082      	sub	sp, #8
 8003076:	af00      	add	r7, sp, #0
 8003078:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff ffa4 	bl	8002fc8 <SysTick_Config>
 8003080:	4603      	mov	r3, r0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
	...

0800308c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e078      	b.n	8003190 <HAL_DMA_Init+0x104>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	461a      	mov	r2, r3
 80030a4:	4b3c      	ldr	r3, [pc, #240]	; (8003198 <HAL_DMA_Init+0x10c>)
 80030a6:	4413      	add	r3, r2
 80030a8:	4a3c      	ldr	r2, [pc, #240]	; (800319c <HAL_DMA_Init+0x110>)
 80030aa:	fba2 2303 	umull	r2, r3, r2, r3
 80030ae:	091b      	lsrs	r3, r3, #4
 80030b0:	009a      	lsls	r2, r3, #2
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a39      	ldr	r2, [pc, #228]	; (80031a0 <HAL_DMA_Init+0x114>)
 80030ba:	641a      	str	r2, [r3, #64]	; 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2202      	movs	r2, #2
 80030c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80030d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80030e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	691b      	ldr	r3, [r3, #16]
 80030e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6a1b      	ldr	r3, [r3, #32]
 80030fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003100:	68fa      	ldr	r2, [r7, #12]
 8003102:	4313      	orrs	r3, r2
 8003104:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	68fa      	ldr	r2, [r7, #12]
 800310c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800310e:	6878      	ldr	r0, [r7, #4]
 8003110:	f000 f9b0 	bl	8003474 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800311c:	d102      	bne.n	8003124 <HAL_DMA_Init+0x98>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2200      	movs	r2, #0
 8003122:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685a      	ldr	r2, [r3, #4]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800312c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003130:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003136:	687a      	ldr	r2, [r7, #4]
 8003138:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800313a:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d010      	beq.n	8003166 <HAL_DMA_Init+0xda>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	2b04      	cmp	r3, #4
 800314a:	d80c      	bhi.n	8003166 <HAL_DMA_Init+0xda>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f000 f9bd 	bl	80034cc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003162:	605a      	str	r2, [r3, #4]
 8003164:	e008      	b.n	8003178 <HAL_DMA_Init+0xec>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2200      	movs	r2, #0
 800317c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2201      	movs	r2, #1
 8003182:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800318e:	2300      	movs	r3, #0
}
 8003190:	4618      	mov	r0, r3
 8003192:	3710      	adds	r7, #16
 8003194:	46bd      	mov	sp, r7
 8003196:	bd80      	pop	{r7, pc}
 8003198:	bffdfff8 	.word	0xbffdfff8
 800319c:	cccccccd 	.word	0xcccccccd
 80031a0:	40020000 	.word	0x40020000

080031a4 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
 80031b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80031b2:	2300      	movs	r3, #0
 80031b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d101      	bne.n	80031c4 <HAL_DMA_Start_IT+0x20>
 80031c0:	2302      	movs	r3, #2
 80031c2:	e066      	b.n	8003292 <HAL_DMA_Start_IT+0xee>
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2201      	movs	r2, #1
 80031c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	d155      	bne.n	8003284 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0201 	bic.w	r2, r2, #1
 80031f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	68b9      	ldr	r1, [r7, #8]
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 f8fb 	bl	80033f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	2b00      	cmp	r3, #0
 8003208:	d008      	beq.n	800321c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f042 020e 	orr.w	r2, r2, #14
 8003218:	601a      	str	r2, [r3, #0]
 800321a:	e00f      	b.n	800323c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f022 0204 	bic.w	r2, r2, #4
 800322a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681a      	ldr	r2, [r3, #0]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f042 020a 	orr.w	r2, r2, #10
 800323a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d007      	beq.n	800325a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800324e:	681a      	ldr	r2, [r3, #0]
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003254:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003258:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800325e:	2b00      	cmp	r3, #0
 8003260:	d007      	beq.n	8003272 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003266:	681a      	ldr	r2, [r3, #0]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800326c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003270:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f042 0201 	orr.w	r2, r2, #1
 8003280:	601a      	str	r2, [r3, #0]
 8003282:	e005      	b.n	8003290 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800328c:	2302      	movs	r3, #2
 800328e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003290:	7dfb      	ldrb	r3, [r7, #23]
}
 8003292:	4618      	mov	r0, r3
 8003294:	3718      	adds	r7, #24
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}

0800329a <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800329a:	b580      	push	{r7, lr}
 800329c:	b084      	sub	sp, #16
 800329e:	af00      	add	r7, sp, #0
 80032a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b6:	f003 031c 	and.w	r3, r3, #28
 80032ba:	2204      	movs	r2, #4
 80032bc:	409a      	lsls	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	4013      	ands	r3, r2
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d026      	beq.n	8003314 <HAL_DMA_IRQHandler+0x7a>
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	f003 0304 	and.w	r3, r3, #4
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d021      	beq.n	8003314 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f003 0320 	and.w	r3, r3, #32
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d107      	bne.n	80032ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 0204 	bic.w	r2, r2, #4
 80032ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032f2:	f003 021c 	and.w	r2, r3, #28
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fa:	2104      	movs	r1, #4
 80032fc:	fa01 f202 	lsl.w	r2, r1, r2
 8003300:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003306:	2b00      	cmp	r3, #0
 8003308:	d071      	beq.n	80033ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330e:	6878      	ldr	r0, [r7, #4]
 8003310:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003312:	e06c      	b.n	80033ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003318:	f003 031c 	and.w	r3, r3, #28
 800331c:	2202      	movs	r2, #2
 800331e:	409a      	lsls	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	4013      	ands	r3, r2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d02e      	beq.n	8003386 <HAL_DMA_IRQHandler+0xec>
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d029      	beq.n	8003386 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f003 0320 	and.w	r3, r3, #32
 800333c:	2b00      	cmp	r3, #0
 800333e:	d10b      	bne.n	8003358 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f022 020a 	bic.w	r2, r2, #10
 800334e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2201      	movs	r2, #1
 8003354:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335c:	f003 021c 	and.w	r2, r3, #28
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	2102      	movs	r1, #2
 8003366:	fa01 f202 	lsl.w	r2, r1, r2
 800336a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2200      	movs	r2, #0
 8003370:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003378:	2b00      	cmp	r3, #0
 800337a:	d038      	beq.n	80033ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003384:	e033      	b.n	80033ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800338a:	f003 031c 	and.w	r3, r3, #28
 800338e:	2208      	movs	r2, #8
 8003390:	409a      	lsls	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	4013      	ands	r3, r2
 8003396:	2b00      	cmp	r3, #0
 8003398:	d02a      	beq.n	80033f0 <HAL_DMA_IRQHandler+0x156>
 800339a:	68bb      	ldr	r3, [r7, #8]
 800339c:	f003 0308 	and.w	r3, r3, #8
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d025      	beq.n	80033f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 020e 	bic.w	r2, r2, #14
 80033b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b8:	f003 021c 	and.w	r2, r3, #28
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	2101      	movs	r1, #1
 80033c2:	fa01 f202 	lsl.w	r2, r1, r2
 80033c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	2200      	movs	r2, #0
 80033da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d004      	beq.n	80033f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80033ee:	bf00      	nop
 80033f0:	bf00      	nop
}
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033f8:	b480      	push	{r7}
 80033fa:	b085      	sub	sp, #20
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	60f8      	str	r0, [r7, #12]
 8003400:	60b9      	str	r1, [r7, #8]
 8003402:	607a      	str	r2, [r7, #4]
 8003404:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800340a:	68fa      	ldr	r2, [r7, #12]
 800340c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800340e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003414:	2b00      	cmp	r3, #0
 8003416:	d004      	beq.n	8003422 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800341c:	68fa      	ldr	r2, [r7, #12]
 800341e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003420:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003426:	f003 021c 	and.w	r2, r3, #28
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	2101      	movs	r1, #1
 8003430:	fa01 f202 	lsl.w	r2, r1, r2
 8003434:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	2b10      	cmp	r3, #16
 8003444:	d108      	bne.n	8003458 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003456:	e007      	b.n	8003468 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	68ba      	ldr	r2, [r7, #8]
 800345e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	687a      	ldr	r2, [r7, #4]
 8003466:	60da      	str	r2, [r3, #12]
}
 8003468:	bf00      	nop
 800346a:	3714      	adds	r7, #20
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003474:	b480      	push	{r7}
 8003476:	b085      	sub	sp, #20
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003480:	089b      	lsrs	r3, r3, #2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003488:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	6493      	str	r3, [r2, #72]	; 0x48
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	b2db      	uxtb	r3, r3
 8003496:	3b08      	subs	r3, #8
 8003498:	4a0a      	ldr	r2, [pc, #40]	; (80034c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 800349a:	fba2 2303 	umull	r2, r3, r2, r3
 800349e:	091b      	lsrs	r3, r3, #4
 80034a0:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	4a08      	ldr	r2, [pc, #32]	; (80034c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80034a6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f003 031f 	and.w	r3, r3, #31
 80034ae:	2201      	movs	r2, #1
 80034b0:	409a      	lsls	r2, r3
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80034b6:	bf00      	nop
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	cccccccd 	.word	0xcccccccd
 80034c8:	40020880 	.word	0x40020880

080034cc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80034dc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80034de:	68fa      	ldr	r2, [r7, #12]
 80034e0:	4b0b      	ldr	r3, [pc, #44]	; (8003510 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80034e2:	4413      	add	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	461a      	mov	r2, r3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	4a09      	ldr	r2, [pc, #36]	; (8003514 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 80034f0:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	3b01      	subs	r3, #1
 80034f6:	f003 0303 	and.w	r3, r3, #3
 80034fa:	2201      	movs	r2, #1
 80034fc:	409a      	lsls	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003502:	bf00      	nop
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	1000823f 	.word	0x1000823f
 8003514:	40020940 	.word	0x40020940

08003518 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003518:	b480      	push	{r7}
 800351a:	b087      	sub	sp, #28
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003522:	2300      	movs	r3, #0
 8003524:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003526:	e146      	b.n	80037b6 <HAL_GPIO_Init+0x29e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	2101      	movs	r1, #1
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	fa01 f303 	lsl.w	r3, r1, r3
 8003534:	4013      	ands	r3, r2
 8003536:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2b00      	cmp	r3, #0
 800353c:	f000 8138 	beq.w	80037b0 <HAL_GPIO_Init+0x298>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f003 0303 	and.w	r3, r3, #3
 8003548:	2b01      	cmp	r3, #1
 800354a:	d005      	beq.n	8003558 <HAL_GPIO_Init+0x40>
 800354c:	683b      	ldr	r3, [r7, #0]
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	f003 0303 	and.w	r3, r3, #3
 8003554:	2b02      	cmp	r3, #2
 8003556:	d130      	bne.n	80035ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	005b      	lsls	r3, r3, #1
 8003562:	2203      	movs	r2, #3
 8003564:	fa02 f303 	lsl.w	r3, r2, r3
 8003568:	43db      	mvns	r3, r3
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	4013      	ands	r3, r2
 800356e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	68da      	ldr	r2, [r3, #12]
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	005b      	lsls	r3, r3, #1
 8003578:	fa02 f303 	lsl.w	r3, r2, r3
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	4313      	orrs	r3, r2
 8003580:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	693a      	ldr	r2, [r7, #16]
 8003586:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800358e:	2201      	movs	r2, #1
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	43db      	mvns	r3, r3
 8003598:	693a      	ldr	r2, [r7, #16]
 800359a:	4013      	ands	r3, r2
 800359c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	091b      	lsrs	r3, r3, #4
 80035a4:	f003 0201 	and.w	r2, r3, #1
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	fa02 f303 	lsl.w	r3, r2, r3
 80035ae:	693a      	ldr	r2, [r7, #16]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	693a      	ldr	r2, [r7, #16]
 80035b8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	2b03      	cmp	r3, #3
 80035c4:	d017      	beq.n	80035f6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	2203      	movs	r2, #3
 80035d2:	fa02 f303 	lsl.w	r3, r2, r3
 80035d6:	43db      	mvns	r3, r3
 80035d8:	693a      	ldr	r2, [r7, #16]
 80035da:	4013      	ands	r3, r2
 80035dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	689a      	ldr	r2, [r3, #8]
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4313      	orrs	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	693a      	ldr	r2, [r7, #16]
 80035f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	f003 0303 	and.w	r3, r3, #3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d123      	bne.n	800364a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	08da      	lsrs	r2, r3, #3
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	3208      	adds	r2, #8
 800360a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800360e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	220f      	movs	r2, #15
 800361a:	fa02 f303 	lsl.w	r3, r2, r3
 800361e:	43db      	mvns	r3, r3
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	4013      	ands	r3, r2
 8003624:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	691a      	ldr	r2, [r3, #16]
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	009b      	lsls	r3, r3, #2
 8003632:	fa02 f303 	lsl.w	r3, r2, r3
 8003636:	693a      	ldr	r2, [r7, #16]
 8003638:	4313      	orrs	r3, r2
 800363a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	08da      	lsrs	r2, r3, #3
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	3208      	adds	r2, #8
 8003644:	6939      	ldr	r1, [r7, #16]
 8003646:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003650:	697b      	ldr	r3, [r7, #20]
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	2203      	movs	r2, #3
 8003656:	fa02 f303 	lsl.w	r3, r2, r3
 800365a:	43db      	mvns	r3, r3
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	4013      	ands	r3, r2
 8003660:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	f003 0203 	and.w	r2, r3, #3
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	693a      	ldr	r2, [r7, #16]
 8003674:	4313      	orrs	r3, r2
 8003676:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	693a      	ldr	r2, [r7, #16]
 800367c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003686:	2b00      	cmp	r3, #0
 8003688:	f000 8092 	beq.w	80037b0 <HAL_GPIO_Init+0x298>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800368c:	4a51      	ldr	r2, [pc, #324]	; (80037d4 <HAL_GPIO_Init+0x2bc>)
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	089b      	lsrs	r3, r3, #2
 8003692:	3302      	adds	r3, #2
 8003694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003698:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f003 0303 	and.w	r3, r3, #3
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	220f      	movs	r2, #15
 80036a4:	fa02 f303 	lsl.w	r3, r2, r3
 80036a8:	43db      	mvns	r3, r3
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80036b6:	d013      	beq.n	80036e0 <HAL_GPIO_Init+0x1c8>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	4a47      	ldr	r2, [pc, #284]	; (80037d8 <HAL_GPIO_Init+0x2c0>)
 80036bc:	4293      	cmp	r3, r2
 80036be:	d00d      	beq.n	80036dc <HAL_GPIO_Init+0x1c4>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a46      	ldr	r2, [pc, #280]	; (80037dc <HAL_GPIO_Init+0x2c4>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d007      	beq.n	80036d8 <HAL_GPIO_Init+0x1c0>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a45      	ldr	r2, [pc, #276]	; (80037e0 <HAL_GPIO_Init+0x2c8>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d101      	bne.n	80036d4 <HAL_GPIO_Init+0x1bc>
 80036d0:	2304      	movs	r3, #4
 80036d2:	e006      	b.n	80036e2 <HAL_GPIO_Init+0x1ca>
 80036d4:	2307      	movs	r3, #7
 80036d6:	e004      	b.n	80036e2 <HAL_GPIO_Init+0x1ca>
 80036d8:	2302      	movs	r3, #2
 80036da:	e002      	b.n	80036e2 <HAL_GPIO_Init+0x1ca>
 80036dc:	2301      	movs	r3, #1
 80036de:	e000      	b.n	80036e2 <HAL_GPIO_Init+0x1ca>
 80036e0:	2300      	movs	r3, #0
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	f002 0203 	and.w	r2, r2, #3
 80036e8:	0092      	lsls	r2, r2, #2
 80036ea:	4093      	lsls	r3, r2
 80036ec:	693a      	ldr	r2, [r7, #16]
 80036ee:	4313      	orrs	r3, r2
 80036f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036f2:	4938      	ldr	r1, [pc, #224]	; (80037d4 <HAL_GPIO_Init+0x2bc>)
 80036f4:	697b      	ldr	r3, [r7, #20]
 80036f6:	089b      	lsrs	r3, r3, #2
 80036f8:	3302      	adds	r3, #2
 80036fa:	693a      	ldr	r2, [r7, #16]
 80036fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003700:	4b38      	ldr	r3, [pc, #224]	; (80037e4 <HAL_GPIO_Init+0x2cc>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	43db      	mvns	r3, r3
 800370a:	693a      	ldr	r2, [r7, #16]
 800370c:	4013      	ands	r3, r2
 800370e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d003      	beq.n	8003724 <HAL_GPIO_Init+0x20c>
        {
          temp |= iocurrent;
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	4313      	orrs	r3, r2
 8003722:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003724:	4a2f      	ldr	r2, [pc, #188]	; (80037e4 <HAL_GPIO_Init+0x2cc>)
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800372a:	4b2e      	ldr	r3, [pc, #184]	; (80037e4 <HAL_GPIO_Init+0x2cc>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	43db      	mvns	r3, r3
 8003734:	693a      	ldr	r2, [r7, #16]
 8003736:	4013      	ands	r3, r2
 8003738:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685b      	ldr	r3, [r3, #4]
 800373e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d003      	beq.n	800374e <HAL_GPIO_Init+0x236>
        {
          temp |= iocurrent;
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	4313      	orrs	r3, r2
 800374c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800374e:	4a25      	ldr	r2, [pc, #148]	; (80037e4 <HAL_GPIO_Init+0x2cc>)
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003754:	4b23      	ldr	r3, [pc, #140]	; (80037e4 <HAL_GPIO_Init+0x2cc>)
 8003756:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800375a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	43db      	mvns	r3, r3
 8003760:	693a      	ldr	r2, [r7, #16]
 8003762:	4013      	ands	r3, r2
 8003764:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <HAL_GPIO_Init+0x262>
        {
          temp |= iocurrent;
 8003772:	693a      	ldr	r2, [r7, #16]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	4313      	orrs	r3, r2
 8003778:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800377a:	4a1a      	ldr	r2, [pc, #104]	; (80037e4 <HAL_GPIO_Init+0x2cc>)
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

        temp = EXTI->EMR1;
 8003782:	4b18      	ldr	r3, [pc, #96]	; (80037e4 <HAL_GPIO_Init+0x2cc>)
 8003784:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003788:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	43db      	mvns	r3, r3
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	4013      	ands	r3, r2
 8003792:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	685b      	ldr	r3, [r3, #4]
 8003798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379c:	2b00      	cmp	r3, #0
 800379e:	d003      	beq.n	80037a8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80037a0:	693a      	ldr	r2, [r7, #16]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	4313      	orrs	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037a8:	4a0e      	ldr	r2, [pc, #56]	; (80037e4 <HAL_GPIO_Init+0x2cc>)
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
      }
    }

    position++;
 80037b0:	697b      	ldr	r3, [r7, #20]
 80037b2:	3301      	adds	r3, #1
 80037b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	fa22 f303 	lsr.w	r3, r2, r3
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	f47f aeb1 	bne.w	8003528 <HAL_GPIO_Init+0x10>
  }
}
 80037c6:	bf00      	nop
 80037c8:	bf00      	nop
 80037ca:	371c      	adds	r7, #28
 80037cc:	46bd      	mov	sp, r7
 80037ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d2:	4770      	bx	lr
 80037d4:	40010000 	.word	0x40010000
 80037d8:	48000400 	.word	0x48000400
 80037dc:	48000800 	.word	0x48000800
 80037e0:	48001000 	.word	0x48001000
 80037e4:	58000800 	.word	0x58000800

080037e8 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	460b      	mov	r3, r1
 80037f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	691a      	ldr	r2, [r3, #16]
 80037f8:	887b      	ldrh	r3, [r7, #2]
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d002      	beq.n	8003806 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003800:	2301      	movs	r3, #1
 8003802:	73fb      	strb	r3, [r7, #15]
 8003804:	e001      	b.n	800380a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003806:	2300      	movs	r3, #0
 8003808:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800380a:	7bfb      	ldrb	r3, [r7, #15]
}
 800380c:	4618      	mov	r0, r3
 800380e:	3714      	adds	r7, #20
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr

08003818 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
 8003820:	460b      	mov	r3, r1
 8003822:	807b      	strh	r3, [r7, #2]
 8003824:	4613      	mov	r3, r2
 8003826:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003828:	787b      	ldrb	r3, [r7, #1]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800382e:	887a      	ldrh	r2, [r7, #2]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003834:	e002      	b.n	800383c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003836:	887a      	ldrh	r2, [r7, #2]
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800383c:	bf00      	nop
 800383e:	370c      	adds	r7, #12
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr

08003848 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800385a:	887a      	ldrh	r2, [r7, #2]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	4013      	ands	r3, r2
 8003860:	041a      	lsls	r2, r3, #16
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	43d9      	mvns	r1, r3
 8003866:	887b      	ldrh	r3, [r7, #2]
 8003868:	400b      	ands	r3, r1
 800386a:	431a      	orrs	r2, r3
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	619a      	str	r2, [r3, #24]
}
 8003870:	bf00      	nop
 8003872:	3714      	adds	r7, #20
 8003874:	46bd      	mov	sp, r7
 8003876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387a:	4770      	bx	lr

0800387c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 8003884:	2300      	movs	r3, #0
 8003886:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d01e      	beq.n	80038cc <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800388e:	4b13      	ldr	r3, [pc, #76]	; (80038dc <HAL_IPCC_Init+0x60>)
 8003890:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003898:	b2db      	uxtb	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	d102      	bne.n	80038a4 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f7fd faf2 	bl	8000e88 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 80038a4:	68b8      	ldr	r0, [r7, #8]
 80038a6:	f000 f8f5 	bl	8003a94 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f043 1201 	orr.w	r2, r3, #65537	; 0x10001
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f000 f8c6 	bl	8003a48 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	635a      	str	r2, [r3, #52]	; 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2201      	movs	r2, #1
 80038c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80038ca:	e001      	b.n	80038d0 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
 80038da:	bf00      	nop
 80038dc:	58000c00 	.word	0x58000c00

080038e0 <HAL_IPCC_TX_IRQHandler>:
  * @brief  This function handles IPCC Tx Free interrupt request.
  * @param  hipcc IPCC handle
  * @retval None
  */
void HAL_IPCC_TX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b086      	sub	sp, #24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 80038e8:	2300      	movs	r3, #0
 80038ea:	613b      	str	r3, [r7, #16]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 80038ec:	4b22      	ldr	r3, [pc, #136]	; (8003978 <HAL_IPCC_TX_IRQHandler+0x98>)
 80038ee:	60fb      	str	r3, [r7, #12]

  /* check the Tx free channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_TX_BUF;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	43db      	mvns	r3, r3
 80038f6:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80038fa:	617b      	str	r3, [r7, #20]
  irqmask = irqmask & ~(currentInstance->SR << IPCC_MR_CH1FM_Pos);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	68db      	ldr	r3, [r3, #12]
 8003900:	041b      	lsls	r3, r3, #16
 8003902:	43db      	mvns	r3, r3
 8003904:	697a      	ldr	r2, [r7, #20]
 8003906:	4013      	ands	r3, r2
 8003908:	617b      	str	r3, [r7, #20]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 800390a:	e02c      	b.n	8003966 <HAL_IPCC_TX_IRQHandler+0x86>
  {
    bit_pos = 1UL << (IPCC_MR_CH1FM_Pos + (ch_count & CHANNEL_INDEX_MASK));
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	f003 030f 	and.w	r3, r3, #15
 8003912:	3310      	adds	r3, #16
 8003914:	2201      	movs	r2, #1
 8003916:	fa02 f303 	lsl.w	r3, r2, r3
 800391a:	60bb      	str	r3, [r7, #8]

    if ((irqmask & bit_pos) != 0U)
 800391c:	697a      	ldr	r2, [r7, #20]
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	4013      	ands	r3, r2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d01c      	beq.n	8003960 <HAL_IPCC_TX_IRQHandler+0x80>
    {
      /* mask the channel Free interrupt  */
      currentInstance->MR |= bit_pos;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	685a      	ldr	r2, [r3, #4]
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	431a      	orrs	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackTx[ch_count] != NULL)
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	693b      	ldr	r3, [r7, #16]
 8003936:	3306      	adds	r3, #6
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d009      	beq.n	8003956 <HAL_IPCC_TX_IRQHandler+0x76>
      {
        hipcc->ChannelCallbackTx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_TX);
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	3306      	adds	r3, #6
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4413      	add	r3, r2
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	6939      	ldr	r1, [r7, #16]
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	4798      	blx	r3
      }
      irqmask =  irqmask & ~(bit_pos);
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	43db      	mvns	r3, r3
 800395a:	697a      	ldr	r2, [r7, #20]
 800395c:	4013      	ands	r3, r2
 800395e:	617b      	str	r3, [r7, #20]
    }
    ch_count++;
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	3301      	adds	r3, #1
 8003964:	613b      	str	r3, [r7, #16]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d1cf      	bne.n	800390c <HAL_IPCC_TX_IRQHandler+0x2c>
  }
}
 800396c:	bf00      	nop
 800396e:	bf00      	nop
 8003970:	3718      	adds	r7, #24
 8003972:	46bd      	mov	sp, r7
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	58000c00 	.word	0x58000c00

0800397c <HAL_IPCC_RX_IRQHandler>:
  * @brief  This function handles IPCC Rx Occupied interrupt request.
  * @param  hipcc : IPCC handle
  * @retval None
  */
void HAL_IPCC_RX_IRQHandler(IPCC_HandleTypeDef *const hipcc)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	b088      	sub	sp, #32
 8003980:	af00      	add	r7, sp, #0
 8003982:	6078      	str	r0, [r7, #4]
  uint32_t irqmask;
  uint32_t bit_pos;
  uint32_t ch_count = 0U;
 8003984:	2300      	movs	r3, #0
 8003986:	61bb      	str	r3, [r7, #24]
  IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 8003988:	4b20      	ldr	r3, [pc, #128]	; (8003a0c <HAL_IPCC_RX_IRQHandler+0x90>)
 800398a:	617b      	str	r3, [r7, #20]
  IPCC_CommonTypeDef *otherInstance = IPCC_C2;
 800398c:	4b20      	ldr	r3, [pc, #128]	; (8003a10 <HAL_IPCC_RX_IRQHandler+0x94>)
 800398e:	613b      	str	r3, [r7, #16]

  /* check the Rx occupied channels which are not masked */
  irqmask = ~(currentInstance->MR) & IPCC_ALL_RX_BUF;
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	43db      	mvns	r3, r3
 8003996:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800399a:	61fb      	str	r3, [r7, #28]
  irqmask = irqmask & otherInstance->SR;
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	69fa      	ldr	r2, [r7, #28]
 80039a2:	4013      	ands	r3, r2
 80039a4:	61fb      	str	r3, [r7, #28]

  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 80039a6:	e029      	b.n	80039fc <HAL_IPCC_RX_IRQHandler+0x80>
  {
    bit_pos = 1UL << (ch_count & CHANNEL_INDEX_MASK);
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	f003 030f 	and.w	r3, r3, #15
 80039ae:	2201      	movs	r2, #1
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	60fb      	str	r3, [r7, #12]

    if ((irqmask & bit_pos) != 0U)
 80039b6:	69fa      	ldr	r2, [r7, #28]
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4013      	ands	r3, r2
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d01a      	beq.n	80039f6 <HAL_IPCC_RX_IRQHandler+0x7a>
    {
      /* mask the channel occupied interrupt */
      currentInstance->MR |= bit_pos;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	685a      	ldr	r2, [r3, #4]
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	605a      	str	r2, [r3, #4]
      if (hipcc->ChannelCallbackRx[ch_count] != NULL)
 80039cc:	687a      	ldr	r2, [r7, #4]
 80039ce:	69bb      	ldr	r3, [r7, #24]
 80039d0:	009b      	lsls	r3, r3, #2
 80039d2:	4413      	add	r3, r2
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d008      	beq.n	80039ec <HAL_IPCC_RX_IRQHandler+0x70>
      {
        hipcc->ChannelCallbackRx[ch_count](hipcc, ch_count, IPCC_CHANNEL_DIR_RX);
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4413      	add	r3, r2
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	69b9      	ldr	r1, [r7, #24]
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	4798      	blx	r3
      }
      irqmask = irqmask & ~(bit_pos);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	43db      	mvns	r3, r3
 80039f0:	69fa      	ldr	r2, [r7, #28]
 80039f2:	4013      	ands	r3, r2
 80039f4:	61fb      	str	r3, [r7, #28]
    }
    ch_count++;
 80039f6:	69bb      	ldr	r3, [r7, #24]
 80039f8:	3301      	adds	r3, #1
 80039fa:	61bb      	str	r3, [r7, #24]
  while (irqmask != 0UL)  /* if several bits are set, it loops to serve all of them */
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1d2      	bne.n	80039a8 <HAL_IPCC_RX_IRQHandler+0x2c>
  }
}
 8003a02:	bf00      	nop
 8003a04:	bf00      	nop
 8003a06:	3720      	adds	r7, #32
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	58000c00 	.word	0x58000c00
 8003a10:	58000c10 	.word	0x58000c10

08003a14 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b085      	sub	sp, #20
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	60b9      	str	r1, [r7, #8]
 8003a1e:	4613      	mov	r3, r2
 8003a20:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 8003a22:	bf00      	nop
 8003a24:	3714      	adds	r7, #20
 8003a26:	46bd      	mov	sp, r7
 8003a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2c:	4770      	bx	lr

08003a2e <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b085      	sub	sp, #20
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 8003a3c:	bf00      	nop
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr

08003a48 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003a50:	2300      	movs	r3, #0
 8003a52:	60fb      	str	r3, [r7, #12]
 8003a54:	e00f      	b.n	8003a76 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	4413      	add	r3, r2
 8003a5e:	4a0b      	ldr	r2, [pc, #44]	; (8003a8c <IPCC_SetDefaultCallbacks+0x44>)
 8003a60:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 8003a62:	687a      	ldr	r2, [r7, #4]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	3306      	adds	r3, #6
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	4413      	add	r3, r2
 8003a6c:	4a08      	ldr	r2, [pc, #32]	; (8003a90 <IPCC_SetDefaultCallbacks+0x48>)
 8003a6e:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	3301      	adds	r3, #1
 8003a74:	60fb      	str	r3, [r7, #12]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2b05      	cmp	r3, #5
 8003a7a:	d9ec      	bls.n	8003a56 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 8003a7c:	bf00      	nop
 8003a7e:	bf00      	nop
 8003a80:	3714      	adds	r7, #20
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	08003a15 	.word	0x08003a15
 8003a90:	08003a2f 	.word	0x08003a2f

08003a94 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f04f 123f 	mov.w	r2, #4128831	; 0x3f003f
 8003aa8:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	223f      	movs	r2, #63	; 0x3f
 8003aae:	609a      	str	r2, [r3, #8]
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003abc:	b480      	push	{r7}
 8003abe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ac0:	4b05      	ldr	r3, [pc, #20]	; (8003ad8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4a04      	ldr	r2, [pc, #16]	; (8003ad8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003ac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aca:	6013      	str	r3, [r2, #0]
}
 8003acc:	bf00      	nop
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr
 8003ad6:	bf00      	nop
 8003ad8:	58000400 	.word	0x58000400

08003adc <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 8003adc:	b480      	push	{r7}
 8003ade:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8003ae0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003aea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003aee:	d101      	bne.n	8003af4 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8003af0:	2301      	movs	r3, #1
 8003af2:	e000      	b.n	8003af6 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8003b00:	b480      	push	{r7}
 8003b02:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8003b04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003b12:	6013      	str	r3, [r2, #0]
}
 8003b14:	bf00      	nop
 8003b16:	46bd      	mov	sp, r7
 8003b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1c:	4770      	bx	lr

08003b1e <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8003b22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b30:	6013      	str	r3, [r2, #0]
}
 8003b32:	bf00      	nop
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8003b40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b4a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003b4e:	d101      	bne.n	8003b54 <LL_RCC_HSE_IsReady+0x18>
 8003b50:	2301      	movs	r3, #1
 8003b52:	e000      	b.n	8003b56 <LL_RCC_HSE_IsReady+0x1a>
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5e:	4770      	bx	lr

08003b60 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8003b60:	b480      	push	{r7}
 8003b62:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8003b64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b72:	6013      	str	r3, [r2, #0]
}
 8003b74:	bf00      	nop
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr

08003b7e <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 8003b7e:	b480      	push	{r7}
 8003b80:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8003b82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003b8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b90:	6013      	str	r3, [r2, #0]
}
 8003b92:	bf00      	nop
 8003b94:	46bd      	mov	sp, r7
 8003b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9a:	4770      	bx	lr

08003b9c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003ba0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003baa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bae:	d101      	bne.n	8003bb4 <LL_RCC_HSI_IsReady+0x18>
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e000      	b.n	8003bb6 <LL_RCC_HSI_IsReady+0x1a>
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8003bc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	061b      	lsls	r3, r3, #24
 8003bd6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	604b      	str	r3, [r1, #4]
}
 8003bde:	bf00      	nop
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <LL_RCC_HSI48_Enable>:
  * @brief  Enable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Enable(void)
{
 8003bea:	b480      	push	{r7}
 8003bec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003bee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003bf2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003bf6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003bfa:	f043 0301 	orr.w	r3, r3, #1
 8003bfe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8003c02:	bf00      	nop
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr

08003c0c <LL_RCC_HSI48_Disable>:
  * @brief  Disable HSI48
  * @rmtoll CRRCR          HSI48ON       LL_RCC_HSI48_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI48_Disable(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8003c10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c14:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c18:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c1c:	f023 0301 	bic.w	r3, r3, #1
 8003c20:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
}
 8003c24:	bf00      	nop
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr

08003c2e <LL_RCC_HSI48_IsReady>:
  * @brief  Check if HSI48 oscillator Ready
  * @rmtoll CRRCR          HSI48RDY      LL_RCC_HSI48_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)
{
 8003c2e:	b480      	push	{r7}
 8003c30:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8003c32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c36:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b02      	cmp	r3, #2
 8003c40:	d101      	bne.n	8003c46 <LL_RCC_HSI48_IsReady+0x18>
 8003c42:	2301      	movs	r3, #1
 8003c44:	e000      	b.n	8003c48 <LL_RCC_HSI48_IsReady+0x1a>
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr

08003c52 <LL_RCC_LSE_Enable>:
  * @brief  Enable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Enable(void)
{
 8003c52:	b480      	push	{r7}
 8003c54:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c5e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c62:	f043 0301 	orr.w	r3, r3, #1
 8003c66:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003c6a:	bf00      	nop
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr

08003c74 <LL_RCC_LSE_Disable>:
  * @brief  Disable  Low Speed External (LSE) crystal.
  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_Disable(void)
{
 8003c74:	b480      	push	{r7}
 8003c76:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003c78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c80:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003c84:	f023 0301 	bic.w	r3, r3, #1
 8003c88:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003c8c:	bf00      	nop
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr

08003c96 <LL_RCC_LSE_EnableBypass>:
  * @brief  Enable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
{
 8003c96:	b480      	push	{r7}
 8003c98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003c9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ca2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003ca6:	f043 0304 	orr.w	r3, r3, #4
 8003caa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003cae:	bf00      	nop
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr

08003cb8 <LL_RCC_LSE_DisableBypass>:
  * @brief  Disable external clock source (LSE bypass).
  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003cbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003cc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cc4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003cc8:	f023 0304 	bic.w	r3, r3, #4
 8003ccc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003cd0:	bf00      	nop
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003cde:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d101      	bne.n	8003cf2 <LL_RCC_LSE_IsReady+0x18>
 8003cee:	2301      	movs	r3, #1
 8003cf0:	e000      	b.n	8003cf4 <LL_RCC_LSE_IsReady+0x1a>
 8003cf2:	2300      	movs	r3, #0
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <LL_RCC_LSI1_Enable>:
  * @brief  Enable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Enable(void)
{
 8003cfe:	b480      	push	{r7}
 8003d00:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003d02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d06:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d0e:	f043 0301 	orr.w	r3, r3, #1
 8003d12:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003d16:	bf00      	nop
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr

08003d20 <LL_RCC_LSI1_Disable>:
  * @brief  Disable LSI1 Oscillator
  * @rmtoll CSR          LSI1ON         LL_RCC_LSI1_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI1_Disable(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8003d24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d30:	f023 0301 	bic.w	r3, r3, #1
 8003d34:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003d38:	bf00      	nop
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr

08003d42 <LL_RCC_LSI1_IsReady>:
  * @brief  Check if LSI1 is Ready
  * @rmtoll CSR          LSI1RDY        LL_RCC_LSI1_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI1_IsReady(void)
{
 8003d42:	b480      	push	{r7}
 8003d44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8003d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d101      	bne.n	8003d5a <LL_RCC_LSI1_IsReady+0x18>
 8003d56:	2301      	movs	r3, #1
 8003d58:	e000      	b.n	8003d5c <LL_RCC_LSI1_IsReady+0x1a>
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	46bd      	mov	sp, r7
 8003d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d64:	4770      	bx	lr

08003d66 <LL_RCC_LSI2_Enable>:
  * @brief  Enable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Enable(void)
{
 8003d66:	b480      	push	{r7}
 8003d68:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003d6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d72:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d76:	f043 0304 	orr.w	r3, r3, #4
 8003d7a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003d7e:	bf00      	nop
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <LL_RCC_LSI2_Disable>:
  * @brief  Disable LSI2 Oscillator
  * @rmtoll CSR          LSI2ON         LL_RCC_LSI2_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_Disable(void)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8003d8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003d90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003d98:	f023 0304 	bic.w	r3, r3, #4
 8003d9c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8003da0:	bf00      	nop
 8003da2:	46bd      	mov	sp, r7
 8003da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da8:	4770      	bx	lr

08003daa <LL_RCC_LSI2_IsReady>:
  * @brief  Check if LSI2 is Ready
  * @rmtoll CSR          LSI2RDY        LL_RCC_LSI2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI2_IsReady(void)
{
 8003daa:	b480      	push	{r7}
 8003dac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8003dae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003db2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003db6:	f003 0308 	and.w	r3, r3, #8
 8003dba:	2b08      	cmp	r3, #8
 8003dbc:	d101      	bne.n	8003dc2 <LL_RCC_LSI2_IsReady+0x18>
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e000      	b.n	8003dc4 <LL_RCC_LSI2_IsReady+0x1a>
 8003dc2:	2300      	movs	r3, #0
}
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr

08003dce <LL_RCC_LSI2_SetTrimming>:
  * @rmtoll CSR        LSI2TRIM       LL_RCC_LSI2_SetTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 15
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI2_SetTrimming(uint32_t Value)
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b083      	sub	sp, #12
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8003dd6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dde:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	021b      	lsls	r3, r3, #8
 8003de6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003dea:	4313      	orrs	r3, r2
 8003dec:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8003df0:	bf00      	nop
 8003df2:	370c      	adds	r7, #12
 8003df4:	46bd      	mov	sp, r7
 8003df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfa:	4770      	bx	lr

08003dfc <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8003e00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e0a:	f043 0301 	orr.w	r3, r3, #1
 8003e0e:	6013      	str	r3, [r2, #0]
}
 8003e10:	bf00      	nop
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8003e1a:	b480      	push	{r7}
 8003e1c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8003e1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8003e28:	f023 0301 	bic.w	r3, r3, #1
 8003e2c:	6013      	str	r3, [r2, #0]
}
 8003e2e:	bf00      	nop
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8003e3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f003 0302 	and.w	r3, r3, #2
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d101      	bne.n	8003e4e <LL_RCC_MSI_IsReady+0x16>
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	e000      	b.n	8003e50 <LL_RCC_MSI_IsReady+0x18>
 8003e4e:	2300      	movs	r3, #0
}
 8003e50:	4618      	mov	r0, r3
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <LL_RCC_MSI_SetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b083      	sub	sp, #12
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8003e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e6c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	600b      	str	r3, [r1, #0]
}
 8003e76:	bf00      	nop
 8003e78:	370c      	adds	r7, #12
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e80:	4770      	bx	lr

08003e82 <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8003e88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003e92:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2bb0      	cmp	r3, #176	; 0xb0
 8003e98:	d901      	bls.n	8003e9e <LL_RCC_MSI_GetRange+0x1c>
  {
    msiRange = LL_RCC_MSIRANGE_11;
 8003e9a:	23b0      	movs	r3, #176	; 0xb0
 8003e9c:	607b      	str	r3, [r7, #4]
  }
  return msiRange;
 8003e9e:	687b      	ldr	r3, [r7, #4]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8003eb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	021b      	lsls	r3, r3, #8
 8003ec2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	604b      	str	r3, [r1, #4]
}
 8003eca:	bf00      	nop
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr

08003ed6 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8003ed6:	b480      	push	{r7}
 8003ed8:	b083      	sub	sp, #12
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8003ede:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f023 0203 	bic.w	r2, r3, #3
 8003ee8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	608b      	str	r3, [r1, #8]
}
 8003ef2:	bf00      	nop
 8003ef4:	370c      	adds	r7, #12
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr

08003efe <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003efe:	b480      	push	{r7}
 8003f00:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003f02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f06:	689b      	ldr	r3, [r3, #8]
 8003f08:	f003 030c 	and.w	r3, r3, #12
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f14:	4770      	bx	lr

08003f16 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003f16:	b480      	push	{r7}
 8003f18:	b083      	sub	sp, #12
 8003f1a:	af00      	add	r7, sp, #0
 8003f1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8003f1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	608b      	str	r3, [r1, #8]
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	b083      	sub	sp, #12
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8003f46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f4a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003f4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f52:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4313      	orrs	r3, r2
 8003f5a:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003f5e:	bf00      	nop
 8003f60:	370c      	adds	r7, #12
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr

08003f6a <LL_RCC_SetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB4Prescaler(uint32_t Prescaler)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	b083      	sub	sp, #12
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8003f72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003f76:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003f7a:	f023 020f 	bic.w	r2, r3, #15
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	091b      	lsrs	r3, r3, #4
 8003f82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003f86:	4313      	orrs	r3, r2
 8003f88:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8003fa0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003faa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	608b      	str	r3, [r1, #8]
}
 8003fb4:	bf00      	nop
 8003fb6:	370c      	adds	r7, #12
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr

08003fc0 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8003fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	608b      	str	r3, [r1, #8]
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003fec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffe:	4770      	bx	lr

08004000 <LL_RCC_GetAHB4Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB4Prescaler(void)
{
 8004000:	b480      	push	{r7}
 8004002:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8004004:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004008:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800400c:	011b      	lsls	r3, r3, #4
 800400e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8004012:	4618      	mov	r0, r3
 8004014:	46bd      	mov	sp, r7
 8004016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401a:	4770      	bx	lr

0800401c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800401c:	b480      	push	{r7}
 800401e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004020:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800402a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800402e:	6013      	str	r3, [r2, #0]
}
 8004030:	bf00      	nop
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr

0800403a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800403a:	b480      	push	{r7}
 800403c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800403e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004048:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800404c:	6013      	str	r3, [r2, #0]
}
 800404e:	bf00      	nop
 8004050:	46bd      	mov	sp, r7
 8004052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004056:	4770      	bx	lr

08004058 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8004058:	b480      	push	{r7}
 800405a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800405c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004066:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800406a:	d101      	bne.n	8004070 <LL_RCC_PLL_IsReady+0x18>
 800406c:	2301      	movs	r3, #1
 800406e:	e000      	b.n	8004072 <LL_RCC_PLL_IsReady+0x1a>
 8004070:	2300      	movs	r3, #0
}
 8004072:	4618      	mov	r0, r3
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8004080:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	0a1b      	lsrs	r3, r3, #8
 8004088:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 800408c:	4618      	mov	r0, r3
 800408e:	46bd      	mov	sp, r7
 8004090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004094:	4770      	bx	lr

08004096 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8004096:	b480      	push	{r7}
 8004098:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800409a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80040a4:	4618      	mov	r0, r3
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80040ae:	b480      	push	{r7}
 80040b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80040b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80040bc:	4618      	mov	r0, r3
 80040be:	46bd      	mov	sp, r7
 80040c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c4:	4770      	bx	lr

080040c6 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80040c6:	b480      	push	{r7}
 80040c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80040ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	f003 0303 	and.w	r3, r3, #3
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr

080040de <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 80040de:	b480      	push	{r7}
 80040e0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 80040e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040f0:	d101      	bne.n	80040f6 <LL_RCC_IsActiveFlag_HPRE+0x18>
 80040f2:	2301      	movs	r3, #1
 80040f4:	e000      	b.n	80040f8 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 80040f6:	2300      	movs	r3, #0
}
 80040f8:	4618      	mov	r0, r3
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr

08004102 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 8004102:	b480      	push	{r7}
 8004104:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8004106:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800410a:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800410e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004112:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004116:	d101      	bne.n	800411c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8004118:	2301      	movs	r3, #1
 800411a:	e000      	b.n	800411e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8004128:	b480      	push	{r7}
 800412a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800412c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004130:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8004134:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800413c:	d101      	bne.n	8004142 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800413e:	2301      	movs	r3, #1
 8004140:	e000      	b.n	8004144 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr

0800414e <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800414e:	b480      	push	{r7}
 8004150:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8004152:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800415c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004160:	d101      	bne.n	8004166 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8004162:	2301      	movs	r3, #1
 8004164:	e000      	b.n	8004168 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr

08004172 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8004172:	b480      	push	{r7}
 8004174:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8004176:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004180:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004184:	d101      	bne.n	800418a <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8004186:	2301      	movs	r3, #1
 8004188:	e000      	b.n	800418c <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
	...

08004198 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004198:	b590      	push	{r4, r7, lr}
 800419a:	b08d      	sub	sp, #52	; 0x34
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d101      	bne.n	80041aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e35c      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 0320 	and.w	r3, r3, #32
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	f000 808d 	beq.w	80042d2 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041b8:	f7ff fea1 	bl	8003efe <LL_RCC_GetSysClkSource>
 80041bc:	62f8      	str	r0, [r7, #44]	; 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041be:	f7ff ff82 	bl	80040c6 <LL_RCC_PLL_GetMainSource>
 80041c2:	62b8      	str	r0, [r7, #40]	; 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80041c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d005      	beq.n	80041d6 <HAL_RCC_OscConfig+0x3e>
 80041ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041cc:	2b0c      	cmp	r3, #12
 80041ce:	d147      	bne.n	8004260 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 80041d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d144      	bne.n	8004260 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	69db      	ldr	r3, [r3, #28]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d101      	bne.n	80041e2 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e340      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80041e6:	f7ff fe4c 	bl	8003e82 <LL_RCC_MSI_GetRange>
 80041ea:	4603      	mov	r3, r0
 80041ec:	429c      	cmp	r4, r3
 80041ee:	d914      	bls.n	800421a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f4:	4618      	mov	r0, r3
 80041f6:	f000 fcf9 	bl	8004bec <RCC_SetFlashLatencyFromMSIRange>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e32f      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004208:	4618      	mov	r0, r3
 800420a:	f7ff fe26 	bl	8003e5a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a1b      	ldr	r3, [r3, #32]
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff fe4a 	bl	8003eac <LL_RCC_MSI_SetCalibTrimming>
 8004218:	e013      	b.n	8004242 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff fe1b 	bl	8003e5a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	4618      	mov	r0, r3
 800422a:	f7ff fe3f 	bl	8003eac <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004232:	4618      	mov	r0, r3
 8004234:	f000 fcda 	bl	8004bec <RCC_SetFlashLatencyFromMSIRange>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d001      	beq.n	8004242 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e310      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004242:	f000 fcbf 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8004246:	4603      	mov	r3, r0
 8004248:	4aa4      	ldr	r2, [pc, #656]	; (80044dc <HAL_RCC_OscConfig+0x344>)
 800424a:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800424c:	4ba4      	ldr	r3, [pc, #656]	; (80044e0 <HAL_RCC_OscConfig+0x348>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4618      	mov	r0, r3
 8004252:	f7fd fee3 	bl	800201c <HAL_InitTick>
 8004256:	4603      	mov	r3, r0
 8004258:	2b00      	cmp	r3, #0
 800425a:	d039      	beq.n	80042d0 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e301      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	69db      	ldr	r3, [r3, #28]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d01e      	beq.n	80042a6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004268:	f7ff fdc8 	bl	8003dfc <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800426c:	f7fd ff24 	bl	80020b8 <HAL_GetTick>
 8004270:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8004272:	e008      	b.n	8004286 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004274:	f7fd ff20 	bl	80020b8 <HAL_GetTick>
 8004278:	4602      	mov	r2, r0
 800427a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800427c:	1ad3      	subs	r3, r2, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d901      	bls.n	8004286 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8004282:	2303      	movs	r3, #3
 8004284:	e2ee      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_MSI_IsReady() == 0U)
 8004286:	f7ff fdd7 	bl	8003e38 <LL_RCC_MSI_IsReady>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d0f1      	beq.n	8004274 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004294:	4618      	mov	r0, r3
 8004296:	f7ff fde0 	bl	8003e5a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a1b      	ldr	r3, [r3, #32]
 800429e:	4618      	mov	r0, r3
 80042a0:	f7ff fe04 	bl	8003eac <LL_RCC_MSI_SetCalibTrimming>
 80042a4:	e015      	b.n	80042d2 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80042a6:	f7ff fdb8 	bl	8003e1a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042aa:	f7fd ff05 	bl	80020b8 <HAL_GetTick>
 80042ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042b2:	f7fd ff01 	bl	80020b8 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e2cf      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_MSI_IsReady() != 0U)
 80042c4:	f7ff fdb8 	bl	8003e38 <LL_RCC_MSI_IsReady>
 80042c8:	4603      	mov	r3, r0
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1f1      	bne.n	80042b2 <HAL_RCC_OscConfig+0x11a>
 80042ce:	e000      	b.n	80042d2 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80042d0:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0301 	and.w	r3, r3, #1
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d047      	beq.n	800436e <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80042de:	f7ff fe0e 	bl	8003efe <LL_RCC_GetSysClkSource>
 80042e2:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80042e4:	f7ff feef 	bl	80040c6 <LL_RCC_PLL_GetMainSource>
 80042e8:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80042ea:	6a3b      	ldr	r3, [r7, #32]
 80042ec:	2b08      	cmp	r3, #8
 80042ee:	d005      	beq.n	80042fc <HAL_RCC_OscConfig+0x164>
 80042f0:	6a3b      	ldr	r3, [r7, #32]
 80042f2:	2b0c      	cmp	r3, #12
 80042f4:	d108      	bne.n	8004308 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 80042f6:	69fb      	ldr	r3, [r7, #28]
 80042f8:	2b03      	cmp	r3, #3
 80042fa:	d105      	bne.n	8004308 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	685b      	ldr	r3, [r3, #4]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d134      	bne.n	800436e <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e2ad      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004310:	d102      	bne.n	8004318 <HAL_RCC_OscConfig+0x180>
 8004312:	f7ff fbf5 	bl	8003b00 <LL_RCC_HSE_Enable>
 8004316:	e001      	b.n	800431c <HAL_RCC_OscConfig+0x184>
 8004318:	f7ff fc01 	bl	8003b1e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d012      	beq.n	800434a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004324:	f7fd fec8 	bl	80020b8 <HAL_GetTick>
 8004328:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800432a:	e008      	b.n	800433e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800432c:	f7fd fec4 	bl	80020b8 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b64      	cmp	r3, #100	; 0x64
 8004338:	d901      	bls.n	800433e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	e292      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSE_IsReady() == 0U)
 800433e:	f7ff fbfd 	bl	8003b3c <LL_RCC_HSE_IsReady>
 8004342:	4603      	mov	r3, r0
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0f1      	beq.n	800432c <HAL_RCC_OscConfig+0x194>
 8004348:	e011      	b.n	800436e <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800434a:	f7fd feb5 	bl	80020b8 <HAL_GetTick>
 800434e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8004350:	e008      	b.n	8004364 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004352:	f7fd feb1 	bl	80020b8 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b64      	cmp	r3, #100	; 0x64
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e27f      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSE_IsReady() != 0U)
 8004364:	f7ff fbea 	bl	8003b3c <LL_RCC_HSE_IsReady>
 8004368:	4603      	mov	r3, r0
 800436a:	2b00      	cmp	r3, #0
 800436c:	d1f1      	bne.n	8004352 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d04c      	beq.n	8004414 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800437a:	f7ff fdc0 	bl	8003efe <LL_RCC_GetSysClkSource>
 800437e:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004380:	f7ff fea1 	bl	80040c6 <LL_RCC_PLL_GetMainSource>
 8004384:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8004386:	69bb      	ldr	r3, [r7, #24]
 8004388:	2b04      	cmp	r3, #4
 800438a:	d005      	beq.n	8004398 <HAL_RCC_OscConfig+0x200>
 800438c:	69bb      	ldr	r3, [r7, #24]
 800438e:	2b0c      	cmp	r3, #12
 8004390:	d10e      	bne.n	80043b0 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2b02      	cmp	r3, #2
 8004396:	d10b      	bne.n	80043b0 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d101      	bne.n	80043a4 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e25f      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	691b      	ldr	r3, [r3, #16]
 80043a8:	4618      	mov	r0, r3
 80043aa:	f7ff fc09 	bl	8003bc0 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80043ae:	e031      	b.n	8004414 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d019      	beq.n	80043ec <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043b8:	f7ff fbd2 	bl	8003b60 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043bc:	f7fd fe7c 	bl	80020b8 <HAL_GetTick>
 80043c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 80043c2:	e008      	b.n	80043d6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043c4:	f7fd fe78 	bl	80020b8 <HAL_GetTick>
 80043c8:	4602      	mov	r2, r0
 80043ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043cc:	1ad3      	subs	r3, r2, r3
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d901      	bls.n	80043d6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	e246      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSI_IsReady() == 0U)
 80043d6:	f7ff fbe1 	bl	8003b9c <LL_RCC_HSI_IsReady>
 80043da:	4603      	mov	r3, r0
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d0f1      	beq.n	80043c4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	691b      	ldr	r3, [r3, #16]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff fbeb 	bl	8003bc0 <LL_RCC_HSI_SetCalibTrimming>
 80043ea:	e013      	b.n	8004414 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043ec:	f7ff fbc7 	bl	8003b7e <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f0:	f7fd fe62 	bl	80020b8 <HAL_GetTick>
 80043f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80043f6:	e008      	b.n	800440a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80043f8:	f7fd fe5e 	bl	80020b8 <HAL_GetTick>
 80043fc:	4602      	mov	r2, r0
 80043fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004400:	1ad3      	subs	r3, r2, r3
 8004402:	2b02      	cmp	r3, #2
 8004404:	d901      	bls.n	800440a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 8004406:	2303      	movs	r3, #3
 8004408:	e22c      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_HSI_IsReady() != 0U)
 800440a:	f7ff fbc7 	bl	8003b9c <LL_RCC_HSI_IsReady>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d1f1      	bne.n	80043f8 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0308 	and.w	r3, r3, #8
 800441c:	2b00      	cmp	r3, #0
 800441e:	d106      	bne.n	800442e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 8004428:	2b00      	cmp	r3, #0
 800442a:	f000 80a3 	beq.w	8004574 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	695b      	ldr	r3, [r3, #20]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d076      	beq.n	8004524 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f003 0310 	and.w	r3, r3, #16
 800443e:	2b00      	cmp	r3, #0
 8004440:	d046      	beq.n	80044d0 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 8004442:	f7ff fc7e 	bl	8003d42 <LL_RCC_LSI1_IsReady>
 8004446:	4603      	mov	r3, r0
 8004448:	2b00      	cmp	r3, #0
 800444a:	d113      	bne.n	8004474 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800444c:	f7ff fc57 	bl	8003cfe <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004450:	f7fd fe32 	bl	80020b8 <HAL_GetTick>
 8004454:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 8004456:	e008      	b.n	800446a <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004458:	f7fd fe2e 	bl	80020b8 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b02      	cmp	r3, #2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e1fc      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800446a:	f7ff fc6a 	bl	8003d42 <LL_RCC_LSI1_IsReady>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d0f1      	beq.n	8004458 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 8004474:	f7ff fc77 	bl	8003d66 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004478:	f7fd fe1e 	bl	80020b8 <HAL_GetTick>
 800447c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004480:	f7fd fe1a 	bl	80020b8 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b03      	cmp	r3, #3
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e1e8      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI2_IsReady() == 0U)
 8004492:	f7ff fc8a 	bl	8003daa <LL_RCC_LSI2_IsReady>
 8004496:	4603      	mov	r3, r0
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0f1      	beq.n	8004480 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7ff fc94 	bl	8003dce <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 80044a6:	f7ff fc3b 	bl	8003d20 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044aa:	f7fd fe05 	bl	80020b8 <HAL_GetTick>
 80044ae:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 80044b0:	e008      	b.n	80044c4 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80044b2:	f7fd fe01 	bl	80020b8 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e1cf      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI1_IsReady() != 0U)
 80044c4:	f7ff fc3d 	bl	8003d42 <LL_RCC_LSI1_IsReady>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d1f1      	bne.n	80044b2 <HAL_RCC_OscConfig+0x31a>
 80044ce:	e051      	b.n	8004574 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 80044d0:	f7ff fc15 	bl	8003cfe <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044d4:	f7fd fdf0 	bl	80020b8 <HAL_GetTick>
 80044d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 80044da:	e00c      	b.n	80044f6 <HAL_RCC_OscConfig+0x35e>
 80044dc:	20000004 	.word	0x20000004
 80044e0:	20000008 	.word	0x20000008
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 80044e4:	f7fd fde8 	bl	80020b8 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e1b6      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI1_IsReady() == 0U)
 80044f6:	f7ff fc24 	bl	8003d42 <LL_RCC_LSI1_IsReady>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d0f1      	beq.n	80044e4 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 8004500:	f7ff fc42 	bl	8003d88 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004504:	e008      	b.n	8004518 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004506:	f7fd fdd7 	bl	80020b8 <HAL_GetTick>
 800450a:	4602      	mov	r2, r0
 800450c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450e:	1ad3      	subs	r3, r2, r3
 8004510:	2b03      	cmp	r3, #3
 8004512:	d901      	bls.n	8004518 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e1a5      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (LL_RCC_LSI2_IsReady() != 0U)
 8004518:	f7ff fc47 	bl	8003daa <LL_RCC_LSI2_IsReady>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f1      	bne.n	8004506 <HAL_RCC_OscConfig+0x36e>
 8004522:	e027      	b.n	8004574 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 8004524:	f7ff fc30 	bl	8003d88 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004528:	f7fd fdc6 	bl	80020b8 <HAL_GetTick>
 800452c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800452e:	e008      	b.n	8004542 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 8004530:	f7fd fdc2 	bl	80020b8 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	2b03      	cmp	r3, #3
 800453c:	d901      	bls.n	8004542 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800453e:	2303      	movs	r3, #3
 8004540:	e190      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSI2_IsReady() != 0U)
 8004542:	f7ff fc32 	bl	8003daa <LL_RCC_LSI2_IsReady>
 8004546:	4603      	mov	r3, r0
 8004548:	2b00      	cmp	r3, #0
 800454a:	d1f1      	bne.n	8004530 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800454c:	f7ff fbe8 	bl	8003d20 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004550:	f7fd fdb2 	bl	80020b8 <HAL_GetTick>
 8004554:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 8004556:	e008      	b.n	800456a <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 8004558:	f7fd fdae 	bl	80020b8 <HAL_GetTick>
 800455c:	4602      	mov	r2, r0
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	1ad3      	subs	r3, r2, r3
 8004562:	2b02      	cmp	r3, #2
 8004564:	d901      	bls.n	800456a <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 8004566:	2303      	movs	r3, #3
 8004568:	e17c      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800456a:	f7ff fbea 	bl	8003d42 <LL_RCC_LSI1_IsReady>
 800456e:	4603      	mov	r3, r0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d1f1      	bne.n	8004558 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f003 0304 	and.w	r3, r3, #4
 800457c:	2b00      	cmp	r3, #0
 800457e:	d05b      	beq.n	8004638 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004580:	4ba7      	ldr	r3, [pc, #668]	; (8004820 <HAL_RCC_OscConfig+0x688>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004588:	2b00      	cmp	r3, #0
 800458a:	d114      	bne.n	80045b6 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800458c:	f7ff fa96 	bl	8003abc <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004590:	f7fd fd92 	bl	80020b8 <HAL_GetTick>
 8004594:	6278      	str	r0, [r7, #36]	; 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004596:	e008      	b.n	80045aa <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004598:	f7fd fd8e 	bl	80020b8 <HAL_GetTick>
 800459c:	4602      	mov	r2, r0
 800459e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a0:	1ad3      	subs	r3, r2, r3
 80045a2:	2b02      	cmp	r3, #2
 80045a4:	d901      	bls.n	80045aa <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 80045a6:	2303      	movs	r3, #3
 80045a8:	e15c      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80045aa:	4b9d      	ldr	r3, [pc, #628]	; (8004820 <HAL_RCC_OscConfig+0x688>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d0f0      	beq.n	8004598 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d102      	bne.n	80045c4 <HAL_RCC_OscConfig+0x42c>
 80045be:	f7ff fb48 	bl	8003c52 <LL_RCC_LSE_Enable>
 80045c2:	e00c      	b.n	80045de <HAL_RCC_OscConfig+0x446>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	2b05      	cmp	r3, #5
 80045ca:	d104      	bne.n	80045d6 <HAL_RCC_OscConfig+0x43e>
 80045cc:	f7ff fb63 	bl	8003c96 <LL_RCC_LSE_EnableBypass>
 80045d0:	f7ff fb3f 	bl	8003c52 <LL_RCC_LSE_Enable>
 80045d4:	e003      	b.n	80045de <HAL_RCC_OscConfig+0x446>
 80045d6:	f7ff fb4d 	bl	8003c74 <LL_RCC_LSE_Disable>
 80045da:	f7ff fb6d 	bl	8003cb8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d014      	beq.n	8004610 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045e6:	f7fd fd67 	bl	80020b8 <HAL_GetTick>
 80045ea:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80045ec:	e00a      	b.n	8004604 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ee:	f7fd fd63 	bl	80020b8 <HAL_GetTick>
 80045f2:	4602      	mov	r2, r0
 80045f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045f6:	1ad3      	subs	r3, r2, r3
 80045f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d901      	bls.n	8004604 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 8004600:	2303      	movs	r3, #3
 8004602:	e12f      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSE_IsReady() == 0U)
 8004604:	f7ff fb69 	bl	8003cda <LL_RCC_LSE_IsReady>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d0ef      	beq.n	80045ee <HAL_RCC_OscConfig+0x456>
 800460e:	e013      	b.n	8004638 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004610:	f7fd fd52 	bl	80020b8 <HAL_GetTick>
 8004614:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8004616:	e00a      	b.n	800462e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004618:	f7fd fd4e 	bl	80020b8 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	f241 3288 	movw	r2, #5000	; 0x1388
 8004626:	4293      	cmp	r3, r2
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e11a      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_LSE_IsReady() != 0U)
 800462e:	f7ff fb54 	bl	8003cda <LL_RCC_LSE_IsReady>
 8004632:	4603      	mov	r3, r0
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1ef      	bne.n	8004618 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004640:	2b00      	cmp	r3, #0
 8004642:	d02c      	beq.n	800469e <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004648:	2b00      	cmp	r3, #0
 800464a:	d014      	beq.n	8004676 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800464c:	f7ff facd 	bl	8003bea <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004650:	f7fd fd32 	bl	80020b8 <HAL_GetTick>
 8004654:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 8004656:	e008      	b.n	800466a <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004658:	f7fd fd2e 	bl	80020b8 <HAL_GetTick>
 800465c:	4602      	mov	r2, r0
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	1ad3      	subs	r3, r2, r3
 8004662:	2b02      	cmp	r3, #2
 8004664:	d901      	bls.n	800466a <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 8004666:	2303      	movs	r3, #3
 8004668:	e0fc      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800466a:	f7ff fae0 	bl	8003c2e <LL_RCC_HSI48_IsReady>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d0f1      	beq.n	8004658 <HAL_RCC_OscConfig+0x4c0>
 8004674:	e013      	b.n	800469e <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004676:	f7ff fac9 	bl	8003c0c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800467a:	f7fd fd1d 	bl	80020b8 <HAL_GetTick>
 800467e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004680:	e008      	b.n	8004694 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004682:	f7fd fd19 	bl	80020b8 <HAL_GetTick>
 8004686:	4602      	mov	r2, r0
 8004688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800468a:	1ad3      	subs	r3, r2, r3
 800468c:	2b02      	cmp	r3, #2
 800468e:	d901      	bls.n	8004694 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8004690:	2303      	movs	r3, #3
 8004692:	e0e7      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      while (LL_RCC_HSI48_IsReady() != 0U)
 8004694:	f7ff facb 	bl	8003c2e <LL_RCC_HSI48_IsReady>
 8004698:	4603      	mov	r3, r0
 800469a:	2b00      	cmp	r3, #0
 800469c:	d1f1      	bne.n	8004682 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f000 80dd 	beq.w	8004862 <HAL_RCC_OscConfig+0x6ca>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046a8:	f7ff fc29 	bl	8003efe <LL_RCC_GetSysClkSource>
 80046ac:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 80046ae:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80046b2:	68db      	ldr	r3, [r3, #12]
 80046b4:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	f040 80a6 	bne.w	800480c <HAL_RCC_OscConfig+0x674>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f003 0203 	and.w	r2, r3, #3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d123      	bne.n	8004716 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80046d8:	429a      	cmp	r2, r3
 80046da:	d11c      	bne.n	8004716 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	0a1b      	lsrs	r3, r3, #8
 80046e0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d114      	bne.n	8004716 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d10d      	bne.n	8004716 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f003 6260 	and.w	r2, r3, #234881024	; 0xe000000
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004704:	429a      	cmp	r2, r3
 8004706:	d106      	bne.n	8004716 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004712:	429a      	cmp	r2, r3
 8004714:	d054      	beq.n	80047c0 <HAL_RCC_OscConfig+0x628>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	2b0c      	cmp	r3, #12
 800471a:	d04f      	beq.n	80047bc <HAL_RCC_OscConfig+0x624>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800471c:	f7ff fc8d 	bl	800403a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004720:	f7fd fcca 	bl	80020b8 <HAL_GetTick>
 8004724:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004726:	e008      	b.n	800473a <HAL_RCC_OscConfig+0x5a2>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004728:	f7fd fcc6 	bl	80020b8 <HAL_GetTick>
 800472c:	4602      	mov	r2, r0
 800472e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004730:	1ad3      	subs	r3, r2, r3
 8004732:	2b02      	cmp	r3, #2
 8004734:	d901      	bls.n	800473a <HAL_RCC_OscConfig+0x5a2>
              {
                return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e094      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800473a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d1ef      	bne.n	8004728 <HAL_RCC_OscConfig+0x590>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004748:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	4b35      	ldr	r3, [pc, #212]	; (8004824 <HAL_RCC_OscConfig+0x68c>)
 8004750:	4013      	ands	r3, r2
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004756:	687a      	ldr	r2, [r7, #4]
 8004758:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800475a:	4311      	orrs	r1, r2
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004760:	0212      	lsls	r2, r2, #8
 8004762:	4311      	orrs	r1, r2
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004768:	4311      	orrs	r1, r2
 800476a:	687a      	ldr	r2, [r7, #4]
 800476c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800476e:	4311      	orrs	r1, r2
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8004774:	430a      	orrs	r2, r1
 8004776:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800477a:	4313      	orrs	r3, r2
 800477c:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800477e:	f7ff fc4d 	bl	800401c <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004782:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800478c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004790:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004792:	f7fd fc91 	bl	80020b8 <HAL_GetTick>
 8004796:	6278      	str	r0, [r7, #36]	; 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004798:	e008      	b.n	80047ac <HAL_RCC_OscConfig+0x614>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800479a:	f7fd fc8d 	bl	80020b8 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b02      	cmp	r3, #2
 80047a6:	d901      	bls.n	80047ac <HAL_RCC_OscConfig+0x614>
              {
                return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e05b      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d0ef      	beq.n	800479a <HAL_RCC_OscConfig+0x602>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80047ba:	e052      	b.n	8004862 <HAL_RCC_OscConfig+0x6ca>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047bc:	2301      	movs	r3, #1
 80047be:	e051      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d149      	bne.n	8004862 <HAL_RCC_OscConfig+0x6ca>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80047ce:	f7ff fc25 	bl	800401c <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80047d6:	68db      	ldr	r3, [r3, #12]
 80047d8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80047dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047e0:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80047e2:	f7fd fc69 	bl	80020b8 <HAL_GetTick>
 80047e6:	6278      	str	r0, [r7, #36]	; 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047e8:	e008      	b.n	80047fc <HAL_RCC_OscConfig+0x664>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047ea:	f7fd fc65 	bl	80020b8 <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x664>
            {
              return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e033      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d0ef      	beq.n	80047ea <HAL_RCC_OscConfig+0x652>
 800480a:	e02a      	b.n	8004862 <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	2b0c      	cmp	r3, #12
 8004810:	d025      	beq.n	800485e <HAL_RCC_OscConfig+0x6c6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004812:	f7ff fc12 	bl	800403a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004816:	f7fd fc4f 	bl	80020b8 <HAL_GetTick>
 800481a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800481c:	e00d      	b.n	800483a <HAL_RCC_OscConfig+0x6a2>
 800481e:	bf00      	nop
 8004820:	58000400 	.word	0x58000400
 8004824:	11c1808c 	.word	0x11c1808c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004828:	f7fd fc46 	bl	80020b8 <HAL_GetTick>
 800482c:	4602      	mov	r2, r0
 800482e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004830:	1ad3      	subs	r3, r2, r3
 8004832:	2b02      	cmp	r3, #2
 8004834:	d901      	bls.n	800483a <HAL_RCC_OscConfig+0x6a2>
          {
            return HAL_TIMEOUT;
 8004836:	2303      	movs	r3, #3
 8004838:	e014      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800483a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d1ef      	bne.n	8004828 <HAL_RCC_OscConfig+0x690>

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
#else
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLREN));
 8004848:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004852:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004856:	f023 0303 	bic.w	r3, r3, #3
 800485a:	60d3      	str	r3, [r2, #12]
 800485c:	e001      	b.n	8004862 <HAL_RCC_OscConfig+0x6ca>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_RCC_OscConfig+0x6cc>
      }
    }
  }
  return HAL_OK;
 8004862:	2300      	movs	r3, #0
}
 8004864:	4618      	mov	r0, r3
 8004866:	3734      	adds	r7, #52	; 0x34
 8004868:	46bd      	mov	sp, r7
 800486a:	bd90      	pop	{r4, r7, pc}

0800486c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b084      	sub	sp, #16
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2b00      	cmp	r3, #0
 800487a:	d101      	bne.n	8004880 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e12d      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004880:	4b98      	ldr	r3, [pc, #608]	; (8004ae4 <HAL_RCC_ClockConfig+0x278>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0307 	and.w	r3, r3, #7
 8004888:	683a      	ldr	r2, [r7, #0]
 800488a:	429a      	cmp	r2, r3
 800488c:	d91b      	bls.n	80048c6 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800488e:	4b95      	ldr	r3, [pc, #596]	; (8004ae4 <HAL_RCC_ClockConfig+0x278>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f023 0207 	bic.w	r2, r3, #7
 8004896:	4993      	ldr	r1, [pc, #588]	; (8004ae4 <HAL_RCC_ClockConfig+0x278>)
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	4313      	orrs	r3, r2
 800489c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800489e:	f7fd fc0b 	bl	80020b8 <HAL_GetTick>
 80048a2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a4:	e008      	b.n	80048b8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80048a6:	f7fd fc07 	bl	80020b8 <HAL_GetTick>
 80048aa:	4602      	mov	r2, r0
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	1ad3      	subs	r3, r2, r3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	d901      	bls.n	80048b8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80048b4:	2303      	movs	r3, #3
 80048b6:	e111      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048b8:	4b8a      	ldr	r3, [pc, #552]	; (8004ae4 <HAL_RCC_ClockConfig+0x278>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	683a      	ldr	r2, [r7, #0]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d1ef      	bne.n	80048a6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d016      	beq.n	8004900 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	4618      	mov	r0, r3
 80048d8:	f7ff fb1d 	bl	8003f16 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80048dc:	f7fd fbec 	bl	80020b8 <HAL_GetTick>
 80048e0:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80048e2:	e008      	b.n	80048f6 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80048e4:	f7fd fbe8 	bl	80020b8 <HAL_GetTick>
 80048e8:	4602      	mov	r2, r0
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	1ad3      	subs	r3, r2, r3
 80048ee:	2b02      	cmp	r3, #2
 80048f0:	d901      	bls.n	80048f6 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e0f2      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80048f6:	f7ff fbf2 	bl	80040de <LL_RCC_IsActiveFlag_HPRE>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0f1      	beq.n	80048e4 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 0320 	and.w	r3, r3, #32
 8004908:	2b00      	cmp	r3, #0
 800490a:	d016      	beq.n	800493a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	695b      	ldr	r3, [r3, #20]
 8004910:	4618      	mov	r0, r3
 8004912:	f7ff fb14 	bl	8003f3e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004916:	f7fd fbcf 	bl	80020b8 <HAL_GetTick>
 800491a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800491c:	e008      	b.n	8004930 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800491e:	f7fd fbcb 	bl	80020b8 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d901      	bls.n	8004930 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e0d5      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8004930:	f7ff fbe7 	bl	8004102 <LL_RCC_IsActiveFlag_C2HPRE>
 8004934:	4603      	mov	r3, r0
 8004936:	2b00      	cmp	r3, #0
 8004938:	d0f1      	beq.n	800491e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004942:	2b00      	cmp	r3, #0
 8004944:	d016      	beq.n	8004974 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	699b      	ldr	r3, [r3, #24]
 800494a:	4618      	mov	r0, r3
 800494c:	f7ff fb0d 	bl	8003f6a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8004950:	f7fd fbb2 	bl	80020b8 <HAL_GetTick>
 8004954:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8004956:	e008      	b.n	800496a <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004958:	f7fd fbae 	bl	80020b8 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	2b02      	cmp	r3, #2
 8004964:	d901      	bls.n	800496a <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8004966:	2303      	movs	r3, #3
 8004968:	e0b8      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800496a:	f7ff fbdd 	bl	8004128 <LL_RCC_IsActiveFlag_SHDHPRE>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d0f1      	beq.n	8004958 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0304 	and.w	r3, r3, #4
 800497c:	2b00      	cmp	r3, #0
 800497e:	d016      	beq.n	80049ae <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	68db      	ldr	r3, [r3, #12]
 8004984:	4618      	mov	r0, r3
 8004986:	f7ff fb07 	bl	8003f98 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800498a:	f7fd fb95 	bl	80020b8 <HAL_GetTick>
 800498e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8004990:	e008      	b.n	80049a4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8004992:	f7fd fb91 	bl	80020b8 <HAL_GetTick>
 8004996:	4602      	mov	r2, r0
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	2b02      	cmp	r3, #2
 800499e:	d901      	bls.n	80049a4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	e09b      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80049a4:	f7ff fbd3 	bl	800414e <LL_RCC_IsActiveFlag_PPRE1>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d0f1      	beq.n	8004992 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0308 	and.w	r3, r3, #8
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d017      	beq.n	80049ea <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	691b      	ldr	r3, [r3, #16]
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	4618      	mov	r0, r3
 80049c2:	f7ff fafd 	bl	8003fc0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80049c6:	f7fd fb77 	bl	80020b8 <HAL_GetTick>
 80049ca:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80049cc:	e008      	b.n	80049e0 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80049ce:	f7fd fb73 	bl	80020b8 <HAL_GetTick>
 80049d2:	4602      	mov	r2, r0
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	1ad3      	subs	r3, r2, r3
 80049d8:	2b02      	cmp	r3, #2
 80049da:	d901      	bls.n	80049e0 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 80049dc:	2303      	movs	r3, #3
 80049de:	e07d      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80049e0:	f7ff fbc7 	bl	8004172 <LL_RCC_IsActiveFlag_PPRE2>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0f1      	beq.n	80049ce <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d043      	beq.n	8004a7e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d106      	bne.n	8004a0c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80049fe:	f7ff f89d 	bl	8003b3c <LL_RCC_HSE_IsReady>
 8004a02:	4603      	mov	r3, r0
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d11e      	bne.n	8004a46 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e067      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	2b03      	cmp	r3, #3
 8004a12:	d106      	bne.n	8004a22 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8004a14:	f7ff fb20 	bl	8004058 <LL_RCC_PLL_IsReady>
 8004a18:	4603      	mov	r3, r0
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d113      	bne.n	8004a46 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e05c      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d106      	bne.n	8004a38 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8004a2a:	f7ff fa05 	bl	8003e38 <LL_RCC_MSI_IsReady>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d108      	bne.n	8004a46 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e051      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8004a38:	f7ff f8b0 	bl	8003b9c <LL_RCC_HSI_IsReady>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d101      	bne.n	8004a46 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8004a42:	2301      	movs	r3, #1
 8004a44:	e04a      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f7ff fa43 	bl	8003ed6 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a50:	f7fd fb32 	bl	80020b8 <HAL_GetTick>
 8004a54:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a56:	e00a      	b.n	8004a6e <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a58:	f7fd fb2e 	bl	80020b8 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d901      	bls.n	8004a6e <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8004a6a:	2303      	movs	r3, #3
 8004a6c:	e036      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a6e:	f7ff fa46 	bl	8003efe <LL_RCC_GetSysClkSource>
 8004a72:	4602      	mov	r2, r0
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d1ec      	bne.n	8004a58 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a7e:	4b19      	ldr	r3, [pc, #100]	; (8004ae4 <HAL_RCC_ClockConfig+0x278>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f003 0307 	and.w	r3, r3, #7
 8004a86:	683a      	ldr	r2, [r7, #0]
 8004a88:	429a      	cmp	r2, r3
 8004a8a:	d21b      	bcs.n	8004ac4 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a8c:	4b15      	ldr	r3, [pc, #84]	; (8004ae4 <HAL_RCC_ClockConfig+0x278>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f023 0207 	bic.w	r2, r3, #7
 8004a94:	4913      	ldr	r1, [pc, #76]	; (8004ae4 <HAL_RCC_ClockConfig+0x278>)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a9c:	f7fd fb0c 	bl	80020b8 <HAL_GetTick>
 8004aa0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aa2:	e008      	b.n	8004ab6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004aa4:	f7fd fb08 	bl	80020b8 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	2b02      	cmp	r3, #2
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e012      	b.n	8004adc <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ab6:	4b0b      	ldr	r3, [pc, #44]	; (8004ae4 <HAL_RCC_ClockConfig+0x278>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	683a      	ldr	r2, [r7, #0]
 8004ac0:	429a      	cmp	r2, r3
 8004ac2:	d1ef      	bne.n	8004aa4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004ac4:	f000 f87e 	bl	8004bc4 <HAL_RCC_GetHCLKFreq>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	4a07      	ldr	r2, [pc, #28]	; (8004ae8 <HAL_RCC_ClockConfig+0x27c>)
 8004acc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 8004ace:	f7fd faff 	bl	80020d0 <HAL_GetTickPrio>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7fd faa1 	bl	800201c <HAL_InitTick>
 8004ada:	4603      	mov	r3, r0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	58004000 	.word	0x58004000
 8004ae8:	20000004 	.word	0x20000004

08004aec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004aec:	b590      	push	{r4, r7, lr}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004af2:	f7ff fa04 	bl	8003efe <LL_RCC_GetSysClkSource>
 8004af6:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d10a      	bne.n	8004b14 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004afe:	f7ff f9c0 	bl	8003e82 <LL_RCC_MSI_GetRange>
 8004b02:	4603      	mov	r3, r0
 8004b04:	091b      	lsrs	r3, r3, #4
 8004b06:	f003 030f 	and.w	r3, r3, #15
 8004b0a:	4a2b      	ldr	r2, [pc, #172]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004b0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b10:	60fb      	str	r3, [r7, #12]
 8004b12:	e04b      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2b04      	cmp	r3, #4
 8004b18:	d102      	bne.n	8004b20 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004b1a:	4b28      	ldr	r3, [pc, #160]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004b1c:	60fb      	str	r3, [r7, #12]
 8004b1e:	e045      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2b08      	cmp	r3, #8
 8004b24:	d10a      	bne.n	8004b3c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004b26:	f7fe ffd9 	bl	8003adc <LL_RCC_HSE_IsEnabledDiv2>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d102      	bne.n	8004b36 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8004b30:	4b22      	ldr	r3, [pc, #136]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004b32:	60fb      	str	r3, [r7, #12]
 8004b34:	e03a      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8004b36:	4b22      	ldr	r3, [pc, #136]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004b38:	60fb      	str	r3, [r7, #12]
 8004b3a:	e037      	b.n	8004bac <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8004b3c:	f7ff fac3 	bl	80040c6 <LL_RCC_PLL_GetMainSource>
 8004b40:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b02      	cmp	r3, #2
 8004b46:	d003      	beq.n	8004b50 <HAL_RCC_GetSysClockFreq+0x64>
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	2b03      	cmp	r3, #3
 8004b4c:	d003      	beq.n	8004b56 <HAL_RCC_GetSysClockFreq+0x6a>
 8004b4e:	e00d      	b.n	8004b6c <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8004b50:	4b1a      	ldr	r3, [pc, #104]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004b52:	60bb      	str	r3, [r7, #8]
        break;
 8004b54:	e015      	b.n	8004b82 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8004b56:	f7fe ffc1 	bl	8003adc <LL_RCC_HSE_IsEnabledDiv2>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	2b01      	cmp	r3, #1
 8004b5e:	d102      	bne.n	8004b66 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8004b60:	4b16      	ldr	r3, [pc, #88]	; (8004bbc <HAL_RCC_GetSysClockFreq+0xd0>)
 8004b62:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8004b64:	e00d      	b.n	8004b82 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 8004b66:	4b16      	ldr	r3, [pc, #88]	; (8004bc0 <HAL_RCC_GetSysClockFreq+0xd4>)
 8004b68:	60bb      	str	r3, [r7, #8]
        break;
 8004b6a:	e00a      	b.n	8004b82 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 8004b6c:	f7ff f989 	bl	8003e82 <LL_RCC_MSI_GetRange>
 8004b70:	4603      	mov	r3, r0
 8004b72:	091b      	lsrs	r3, r3, #4
 8004b74:	f003 030f 	and.w	r3, r3, #15
 8004b78:	4a0f      	ldr	r2, [pc, #60]	; (8004bb8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8004b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b7e:	60bb      	str	r3, [r7, #8]
        break;
 8004b80:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 8004b82:	f7ff fa7b 	bl	800407c <LL_RCC_PLL_GetN>
 8004b86:	4602      	mov	r2, r0
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	fb03 f402 	mul.w	r4, r3, r2
 8004b8e:	f7ff fa8e 	bl	80040ae <LL_RCC_PLL_GetDivider>
 8004b92:	4603      	mov	r3, r0
 8004b94:	091b      	lsrs	r3, r3, #4
 8004b96:	3301      	adds	r3, #1
 8004b98:	fbb4 f4f3 	udiv	r4, r4, r3
 8004b9c:	f7ff fa7b 	bl	8004096 <LL_RCC_PLL_GetR>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	0f5b      	lsrs	r3, r3, #29
 8004ba4:	3301      	adds	r3, #1
 8004ba6:	fbb4 f3f3 	udiv	r3, r4, r3
 8004baa:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8004bac:	68fb      	ldr	r3, [r7, #12]
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3714      	adds	r7, #20
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd90      	pop	{r4, r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	08009348 	.word	0x08009348
 8004bbc:	00f42400 	.word	0x00f42400
 8004bc0:	01e84800 	.word	0x01e84800

08004bc4 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004bc4:	b598      	push	{r3, r4, r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8004bc8:	f7ff ff90 	bl	8004aec <HAL_RCC_GetSysClockFreq>
 8004bcc:	4604      	mov	r4, r0
 8004bce:	f7ff fa0b 	bl	8003fe8 <LL_RCC_GetAHBPrescaler>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	091b      	lsrs	r3, r3, #4
 8004bd6:	f003 030f 	and.w	r3, r3, #15
 8004bda:	4a03      	ldr	r2, [pc, #12]	; (8004be8 <HAL_RCC_GetHCLKFreq+0x24>)
 8004bdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004be0:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	bd98      	pop	{r3, r4, r7, pc}
 8004be8:	08009308 	.word	0x08009308

08004bec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b084      	sub	sp, #16
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2bb0      	cmp	r3, #176	; 0xb0
 8004bf8:	d903      	bls.n	8004c02 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 8004bfa:	4b14      	ldr	r3, [pc, #80]	; (8004c4c <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8004bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bfe:	60fb      	str	r3, [r7, #12]
 8004c00:	e007      	b.n	8004c12 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	091b      	lsrs	r3, r3, #4
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	4a10      	ldr	r2, [pc, #64]	; (8004c4c <RCC_SetFlashLatencyFromMSIRange+0x60>)
 8004c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c10:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 8004c12:	f7ff f9f5 	bl	8004000 <LL_RCC_GetAHB4Prescaler>
 8004c16:	4603      	mov	r3, r0
 8004c18:	091b      	lsrs	r3, r3, #4
 8004c1a:	f003 030f 	and.w	r3, r3, #15
 8004c1e:	4a0c      	ldr	r2, [pc, #48]	; (8004c50 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 8004c20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c24:	68fa      	ldr	r2, [r7, #12]
 8004c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c2a:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	4a09      	ldr	r2, [pc, #36]	; (8004c54 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 8004c30:	fba2 2303 	umull	r2, r3, r2, r3
 8004c34:	0c9b      	lsrs	r3, r3, #18
 8004c36:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	f000 f80c 	bl	8004c58 <RCC_SetFlashLatency>
 8004c40:	4603      	mov	r3, r0
#endif /* PWR_CR1_VOS */
}
 8004c42:	4618      	mov	r0, r3
 8004c44:	3710      	adds	r7, #16
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bd80      	pop	{r7, pc}
 8004c4a:	bf00      	nop
 8004c4c:	08009348 	.word	0x08009348
 8004c50:	08009308 	.word	0x08009308
 8004c54:	431bde83 	.word	0x431bde83

08004c58 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8004c58:	b590      	push	{r4, r7, lr}
 8004c5a:	b08f      	sub	sp, #60	; 0x3c
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
 8004c60:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 8004c62:	4b24      	ldr	r3, [pc, #144]	; (8004cf4 <RCC_SetFlashLatency+0x9c>)
 8004c64:	f107 041c 	add.w	r4, r7, #28
 8004c68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 8004c6e:	4b22      	ldr	r3, [pc, #136]	; (8004cf8 <RCC_SetFlashLatency+0xa0>)
 8004c70:	f107 040c 	add.w	r4, r7, #12
 8004c74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
      }
    }
  }
#else
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004c7e:	2300      	movs	r3, #0
 8004c80:	633b      	str	r3, [r7, #48]	; 0x30
 8004c82:	e013      	b.n	8004cac <RCC_SetFlashLatency+0x54>
  {
    if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8004c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c86:	009b      	lsls	r3, r3, #2
 8004c88:	3338      	adds	r3, #56	; 0x38
 8004c8a:	443b      	add	r3, r7
 8004c8c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
 8004c90:	687a      	ldr	r2, [r7, #4]
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d807      	bhi.n	8004ca6 <RCC_SetFlashLatency+0x4e>
    {
      latency = FLASH_LATENCY_RANGE[index];
 8004c96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	3338      	adds	r3, #56	; 0x38
 8004c9c:	443b      	add	r3, r7
 8004c9e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8004ca2:	637b      	str	r3, [r7, #52]	; 0x34
      break;
 8004ca4:	e005      	b.n	8004cb2 <RCC_SetFlashLatency+0x5a>
  for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8004ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ca8:	3301      	adds	r3, #1
 8004caa:	633b      	str	r3, [r7, #48]	; 0x30
 8004cac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cae:	2b03      	cmp	r3, #3
 8004cb0:	d9e8      	bls.n	8004c84 <RCC_SetFlashLatency+0x2c>
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 8004cb2:	4b12      	ldr	r3, [pc, #72]	; (8004cfc <RCC_SetFlashLatency+0xa4>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f023 0207 	bic.w	r2, r3, #7
 8004cba:	4910      	ldr	r1, [pc, #64]	; (8004cfc <RCC_SetFlashLatency+0xa4>)
 8004cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004cc2:	f7fd f9f9 	bl	80020b8 <HAL_GetTick>
 8004cc6:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004cc8:	e008      	b.n	8004cdc <RCC_SetFlashLatency+0x84>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8004cca:	f7fd f9f5 	bl	80020b8 <HAL_GetTick>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd2:	1ad3      	subs	r3, r2, r3
 8004cd4:	2b02      	cmp	r3, #2
 8004cd6:	d901      	bls.n	8004cdc <RCC_SetFlashLatency+0x84>
    {
      return HAL_TIMEOUT;
 8004cd8:	2303      	movs	r3, #3
 8004cda:	e007      	b.n	8004cec <RCC_SetFlashLatency+0x94>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8004cdc:	4b07      	ldr	r3, [pc, #28]	; (8004cfc <RCC_SetFlashLatency+0xa4>)
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0307 	and.w	r3, r3, #7
 8004ce4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d1ef      	bne.n	8004cca <RCC_SetFlashLatency+0x72>
    }
  }
  return HAL_OK;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	373c      	adds	r7, #60	; 0x3c
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd90      	pop	{r4, r7, pc}
 8004cf4:	080092e8 	.word	0x080092e8
 8004cf8:	080092f8 	.word	0x080092f8
 8004cfc:	58004000 	.word	0x58004000

08004d00 <LL_RCC_LSE_IsEnabled>:
{
 8004d00:	b480      	push	{r7}
 8004d02:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 8004d04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d08:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d0c:	f003 0301 	and.w	r3, r3, #1
 8004d10:	2b01      	cmp	r3, #1
 8004d12:	d101      	bne.n	8004d18 <LL_RCC_LSE_IsEnabled+0x18>
 8004d14:	2301      	movs	r3, #1
 8004d16:	e000      	b.n	8004d1a <LL_RCC_LSE_IsEnabled+0x1a>
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d22:	4770      	bx	lr

08004d24 <LL_RCC_LSE_IsReady>:
{
 8004d24:	b480      	push	{r7}
 8004d26:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004d28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d30:	f003 0302 	and.w	r3, r3, #2
 8004d34:	2b02      	cmp	r3, #2
 8004d36:	d101      	bne.n	8004d3c <LL_RCC_LSE_IsReady+0x18>
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e000      	b.n	8004d3e <LL_RCC_LSE_IsReady+0x1a>
 8004d3c:	2300      	movs	r3, #0
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <LL_RCC_SetRFWKPClockSource>:
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 8004d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d54:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d58:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004d5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	4313      	orrs	r3, r2
 8004d64:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
}
 8004d68:	bf00      	nop
 8004d6a:	370c      	adds	r7, #12
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d72:	4770      	bx	lr

08004d74 <LL_RCC_SetUSARTClockSource>:
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 8004d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d84:	f023 0203 	bic.w	r2, r3, #3
 8004d88:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	4313      	orrs	r3, r2
 8004d90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr

08004da0 <LL_RCC_SetI2CClockSource>:
{
 8004da0:	b480      	push	{r7}
 8004da2:	b083      	sub	sp, #12
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8004da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004dac:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	091b      	lsrs	r3, r3, #4
 8004db4:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004db8:	43db      	mvns	r3, r3
 8004dba:	401a      	ands	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	011b      	lsls	r3, r3, #4
 8004dc0:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8004dc4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004dce:	bf00      	nop
 8004dd0:	370c      	adds	r7, #12
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr

08004dda <LL_RCC_SetLPTIMClockSource>:
{
 8004dda:	b480      	push	{r7}
 8004ddc:	b083      	sub	sp, #12
 8004dde:	af00      	add	r7, sp, #0
 8004de0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8004de2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004de6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	0c1b      	lsrs	r3, r3, #16
 8004dee:	041b      	lsls	r3, r3, #16
 8004df0:	43db      	mvns	r3, r3
 8004df2:	401a      	ands	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	041b      	lsls	r3, r3, #16
 8004df8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004e02:	bf00      	nop
 8004e04:	370c      	adds	r7, #12
 8004e06:	46bd      	mov	sp, r7
 8004e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0c:	4770      	bx	lr

08004e0e <LL_RCC_SetRNGClockSource>:
{
 8004e0e:	b480      	push	{r7}
 8004e10:	b083      	sub	sp, #12
 8004e12:	af00      	add	r7, sp, #0
 8004e14:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8004e16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e1e:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004e22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004e2e:	bf00      	nop
 8004e30:	370c      	adds	r7, #12
 8004e32:	46bd      	mov	sp, r7
 8004e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e38:	4770      	bx	lr

08004e3a <LL_RCC_SetCLK48ClockSource>:
{
 8004e3a:	b480      	push	{r7}
 8004e3c:	b083      	sub	sp, #12
 8004e3e:	af00      	add	r7, sp, #0
 8004e40:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 8004e42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004e4e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004e5a:	bf00      	nop
 8004e5c:	370c      	adds	r7, #12
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr

08004e66 <LL_RCC_SetADCClockSource>:
{
 8004e66:	b480      	push	{r7}
 8004e68:	b083      	sub	sp, #12
 8004e6a:	af00      	add	r7, sp, #0
 8004e6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8004e6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e76:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004e7a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	4313      	orrs	r3, r2
 8004e82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr

08004e92 <LL_RCC_SetRTCClockSource>:
{
 8004e92:	b480      	push	{r7}
 8004e94:	b083      	sub	sp, #12
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8004e9a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ea2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ea6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8004eb2:	bf00      	nop
 8004eb4:	370c      	adds	r7, #12
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebc:	4770      	bx	lr

08004ebe <LL_RCC_GetRTCClockSource>:
{
 8004ebe:	b480      	push	{r7}
 8004ec0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8004ec2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ec6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eca:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <LL_RCC_ForceBackupDomainReset>:
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004edc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ee4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ee8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004ef0:	bf00      	nop
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef8:	4770      	bx	lr

08004efa <LL_RCC_ReleaseBackupDomainReset>:
{
 8004efa:	b480      	push	{r7}
 8004efc:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8004efe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f06:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f0a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8004f12:	bf00      	nop
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr

08004f1c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b088      	sub	sp, #32
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 8004f24:	2300      	movs	r3, #0
 8004f26:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8004f28:	2300      	movs	r3, #0
 8004f2a:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d046      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 8004f38:	f7ff ffc1 	bl	8004ebe <LL_RCC_GetRTCClockSource>
 8004f3c:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	69db      	ldr	r3, [r3, #28]
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	d03c      	beq.n	8004fc2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8004f48:	f7fe fdb8 	bl	8003abc <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 8004f4c:	69bb      	ldr	r3, [r7, #24]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d105      	bne.n	8004f5e <HAL_RCCEx_PeriphCLKConfig+0x42>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	69db      	ldr	r3, [r3, #28]
 8004f56:	4618      	mov	r0, r3
 8004f58:	f7ff ff9b 	bl	8004e92 <LL_RCC_SetRTCClockSource>
 8004f5c:	e02e      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xa0>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 8004f5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f66:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 8004f68:	f7ff ffb6 	bl	8004ed8 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 8004f6c:	f7ff ffc5 	bl	8004efa <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	69db      	ldr	r3, [r3, #28]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 8004f7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 8004f88:	f7ff feba 	bl	8004d00 <LL_RCC_LSE_IsEnabled>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d114      	bne.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xa0>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f92:	f7fd f891 	bl	80020b8 <HAL_GetTick>
 8004f96:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 8004f98:	e00b      	b.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x96>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f9a:	f7fd f88d 	bl	80020b8 <HAL_GetTick>
 8004f9e:	4602      	mov	r2, r0
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d902      	bls.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x96>
            {
              ret = HAL_TIMEOUT;
 8004fac:	2303      	movs	r3, #3
 8004fae:	77fb      	strb	r3, [r7, #31]
              break;
 8004fb0:	e004      	b.n	8004fbc <HAL_RCCEx_PeriphCLKConfig+0xa0>
          while (LL_RCC_LSE_IsReady() != 1U)
 8004fb2:	f7ff feb7 	bl	8004d24 <LL_RCC_LSE_IsReady>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d1ee      	bne.n	8004f9a <HAL_RCCEx_PeriphCLKConfig+0x7e>
          }
        }
      }

      /* set overall return value */
      status = ret;
 8004fbc:	7ffb      	ldrb	r3, [r7, #31]
 8004fbe:	77bb      	strb	r3, [r7, #30]
 8004fc0:	e001      	b.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fc2:	7ffb      	ldrb	r3, [r7, #31]
 8004fc4:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f003 0301 	and.w	r3, r3, #1
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d004      	beq.n	8004fdc <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f7ff fecc 	bl	8004d74 <LL_RCC_SetUSARTClockSource>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0310 	and.w	r3, r3, #16
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d004      	beq.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7ff fef4 	bl	8004dda <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f003 0320 	and.w	r3, r3, #32
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d004      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	4618      	mov	r0, r3
 8005004:	f7ff fee9 	bl	8004dda <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f003 0304 	and.w	r3, r3, #4
 8005010:	2b00      	cmp	r3, #0
 8005012:	d004      	beq.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	4618      	mov	r0, r3
 800501a:	f7ff fec1 	bl	8004da0 <LL_RCC_SetI2CClockSource>
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005026:	2b00      	cmp	r3, #0
 8005028:	d02b      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	695b      	ldr	r3, [r3, #20]
 800502e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005032:	d008      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800503c:	d003      	beq.n	8005046 <HAL_RCCEx_PeriphCLKConfig+0x12a>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d105      	bne.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	4618      	mov	r0, r3
 800504c:	f7ff fedf 	bl	8004e0e <LL_RCC_SetRNGClockSource>
 8005050:	e00a      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800505a:	60fb      	str	r3, [r7, #12]
 800505c:	2000      	movs	r0, #0
 800505e:	f7ff fed6 	bl	8004e0e <LL_RCC_SetRNGClockSource>
 8005062:	68f8      	ldr	r0, [r7, #12]
 8005064:	f7ff fee9 	bl	8004e3a <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	695b      	ldr	r3, [r3, #20]
 800506c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8005070:	d107      	bne.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8005072:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800507c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005080:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800508a:	2b00      	cmp	r3, #0
 800508c:	d011      	beq.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	699b      	ldr	r3, [r3, #24]
 8005092:	4618      	mov	r0, r3
 8005094:	f7ff fee7 	bl	8004e66 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80050a0:	d107      	bne.n	80050b2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80050a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80050ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050b0:	60d3      	str	r3, [r2, #12]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d004      	beq.n	80050c8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a1b      	ldr	r3, [r3, #32]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7ff fe40 	bl	8004d48 <LL_RCC_SetRFWKPClockSource>
    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 80050c8:	7fbb      	ldrb	r3, [r7, #30]
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3720      	adds	r7, #32
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b084      	sub	sp, #16
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d101      	bne.n	80050e4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e095      	b.n	8005210 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d108      	bne.n	80050fe <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050f4:	d009      	beq.n	800510a <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2200      	movs	r2, #0
 80050fa:	61da      	str	r2, [r3, #28]
 80050fc:	e005      	b.n	800510a <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2200      	movs	r2, #0
 8005108:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005116:	b2db      	uxtb	r3, r3
 8005118:	2b00      	cmp	r3, #0
 800511a:	d106      	bne.n	800512a <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7fc fd67 	bl	8001bf8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2202      	movs	r2, #2
 800512e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	681a      	ldr	r2, [r3, #0]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005140:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800514a:	d902      	bls.n	8005152 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800514c:	2300      	movs	r3, #0
 800514e:	60fb      	str	r3, [r7, #12]
 8005150:	e002      	b.n	8005158 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005152:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005156:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005160:	d007      	beq.n	8005172 <HAL_SPI_Init+0xa0>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	68db      	ldr	r3, [r3, #12]
 8005166:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800516a:	d002      	beq.n	8005172 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	691b      	ldr	r3, [r3, #16]
 8005188:	f003 0302 	and.w	r3, r3, #2
 800518c:	431a      	orrs	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	695b      	ldr	r3, [r3, #20]
 8005192:	f003 0301 	and.w	r3, r3, #1
 8005196:	431a      	orrs	r2, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80051a0:	431a      	orrs	r2, r3
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	69db      	ldr	r3, [r3, #28]
 80051a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80051aa:	431a      	orrs	r2, r3
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6a1b      	ldr	r3, [r3, #32]
 80051b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051b4:	ea42 0103 	orr.w	r1, r2, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	430a      	orrs	r2, r1
 80051c6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	699b      	ldr	r3, [r3, #24]
 80051cc:	0c1b      	lsrs	r3, r3, #16
 80051ce:	f003 0204 	and.w	r2, r3, #4
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051d6:	f003 0310 	and.w	r3, r3, #16
 80051da:	431a      	orrs	r2, r3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051e0:	f003 0308 	and.w	r3, r3, #8
 80051e4:	431a      	orrs	r2, r3
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	68db      	ldr	r3, [r3, #12]
 80051ea:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80051ee:	ea42 0103 	orr.w	r1, r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	430a      	orrs	r2, r1
 80051fe:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800520e:	2300      	movs	r3, #0
}
 8005210:	4618      	mov	r0, r3
 8005212:	3710      	adds	r7, #16
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}

08005218 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
 800521e:	60f8      	str	r0, [r7, #12]
 8005220:	60b9      	str	r1, [r7, #8]
 8005222:	4613      	mov	r3, r2
 8005224:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005226:	2300      	movs	r3, #0
 8005228:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005230:	2b01      	cmp	r3, #1
 8005232:	d101      	bne.n	8005238 <HAL_SPI_Transmit_DMA+0x20>
 8005234:	2302      	movs	r3, #2
 8005236:	e0d8      	b.n	80053ea <HAL_SPI_Transmit_DMA+0x1d2>
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005246:	b2db      	uxtb	r3, r3
 8005248:	2b01      	cmp	r3, #1
 800524a:	d002      	beq.n	8005252 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800524c:	2302      	movs	r3, #2
 800524e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005250:	e0c6      	b.n	80053e0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	2b00      	cmp	r3, #0
 8005256:	d002      	beq.n	800525e <HAL_SPI_Transmit_DMA+0x46>
 8005258:	88fb      	ldrh	r3, [r7, #6]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d102      	bne.n	8005264 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800525e:	2301      	movs	r3, #1
 8005260:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005262:	e0bd      	b.n	80053e0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2203      	movs	r2, #3
 8005268:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	68ba      	ldr	r2, [r7, #8]
 8005276:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	88fa      	ldrh	r2, [r7, #6]
 800527c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	88fa      	ldrh	r2, [r7, #6]
 8005282:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052ae:	d10f      	bne.n	80052d0 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052be:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	681a      	ldr	r2, [r3, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80052ce:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052d4:	4a47      	ldr	r2, [pc, #284]	; (80053f4 <HAL_SPI_Transmit_DMA+0x1dc>)
 80052d6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052dc:	4a46      	ldr	r2, [pc, #280]	; (80053f8 <HAL_SPI_Transmit_DMA+0x1e0>)
 80052de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052e4:	4a45      	ldr	r2, [pc, #276]	; (80053fc <HAL_SPI_Transmit_DMA+0x1e4>)
 80052e6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80052ec:	2200      	movs	r2, #0
 80052ee:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685a      	ldr	r2, [r3, #4]
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80052fe:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005308:	d82d      	bhi.n	8005366 <HAL_SPI_Transmit_DMA+0x14e>
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800530e:	699b      	ldr	r3, [r3, #24]
 8005310:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005314:	d127      	bne.n	8005366 <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800531a:	b29b      	uxth	r3, r3
 800531c:	f003 0301 	and.w	r3, r3, #1
 8005320:	2b00      	cmp	r3, #0
 8005322:	d10f      	bne.n	8005344 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005332:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005338:	b29b      	uxth	r3, r3
 800533a:	085b      	lsrs	r3, r3, #1
 800533c:	b29a      	uxth	r2, r3
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005342:	e010      	b.n	8005366 <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	685a      	ldr	r2, [r3, #4]
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005352:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005358:	b29b      	uxth	r3, r3
 800535a:	085b      	lsrs	r3, r3, #1
 800535c:	b29b      	uxth	r3, r3
 800535e:	3301      	adds	r3, #1
 8005360:	b29a      	uxth	r2, r3
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800536e:	4619      	mov	r1, r3
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	330c      	adds	r3, #12
 8005376:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800537c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800537e:	f7fd ff11 	bl	80031a4 <HAL_DMA_Start_IT>
 8005382:	4603      	mov	r3, r0
 8005384:	2b00      	cmp	r3, #0
 8005386:	d00c      	beq.n	80053a2 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800538c:	f043 0210 	orr.w	r2, r3, #16
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8005394:	2301      	movs	r3, #1
 8005396:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80053a0:	e01e      	b.n	80053e0 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ac:	2b40      	cmp	r3, #64	; 0x40
 80053ae:	d007      	beq.n	80053c0 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80053be:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	685a      	ldr	r2, [r3, #4]
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f042 0220 	orr.w	r2, r2, #32
 80053ce:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f042 0202 	orr.w	r2, r2, #2
 80053de:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80053e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	080054e3 	.word	0x080054e3
 80053f8:	0800543d 	.word	0x0800543d
 80053fc:	080054ff 	.word	0x080054ff

08005400 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005400:	b480      	push	{r7}
 8005402:	b083      	sub	sp, #12
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800541c:	bf00      	nop
 800541e:	370c      	adds	r7, #12
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005428:	b480      	push	{r7}
 800542a:	b083      	sub	sp, #12
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b086      	sub	sp, #24
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005448:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800544a:	f7fc fe35 	bl	80020b8 <HAL_GetTick>
 800544e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f003 0320 	and.w	r3, r3, #32
 800545a:	2b20      	cmp	r3, #32
 800545c:	d03b      	beq.n	80054d6 <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	685a      	ldr	r2, [r3, #4]
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	f022 0220 	bic.w	r2, r2, #32
 800546c:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f022 0202 	bic.w	r2, r2, #2
 800547c:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800547e:	693a      	ldr	r2, [r7, #16]
 8005480:	2164      	movs	r1, #100	; 0x64
 8005482:	6978      	ldr	r0, [r7, #20]
 8005484:	f000 f97a 	bl	800577c <SPI_EndRxTxTransaction>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d005      	beq.n	800549a <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800548e:	697b      	ldr	r3, [r7, #20]
 8005490:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005492:	f043 0220 	orr.w	r2, r3, #32
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	689b      	ldr	r3, [r3, #8]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d10a      	bne.n	80054b8 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054a2:	2300      	movs	r3, #0
 80054a4:	60fb      	str	r3, [r7, #12]
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68db      	ldr	r3, [r3, #12]
 80054ac:	60fb      	str	r3, [r7, #12]
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	60fb      	str	r3, [r7, #12]
 80054b6:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	2200      	movs	r2, #0
 80054bc:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d003      	beq.n	80054d6 <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80054ce:	6978      	ldr	r0, [r7, #20]
 80054d0:	f7ff ffaa 	bl	8005428 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80054d4:	e002      	b.n	80054dc <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 80054d6:	6978      	ldr	r0, [r7, #20]
 80054d8:	f7ff ff92 	bl	8005400 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054dc:	3718      	adds	r7, #24
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}

080054e2 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b084      	sub	sp, #16
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ee:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 80054f0:	68f8      	ldr	r0, [r7, #12]
 80054f2:	f7ff ff8f 	bl	8005414 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80054f6:	bf00      	nop
 80054f8:	3710      	adds	r7, #16
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b084      	sub	sp, #16
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800550a:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f022 0203 	bic.w	r2, r2, #3
 800551a:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005520:	f043 0210 	orr.w	r2, r3, #16
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005530:	68f8      	ldr	r0, [r7, #12]
 8005532:	f7ff ff79 	bl	8005428 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005536:	bf00      	nop
 8005538:	3710      	adds	r7, #16
 800553a:	46bd      	mov	sp, r7
 800553c:	bd80      	pop	{r7, pc}
	...

08005540 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b088      	sub	sp, #32
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	4613      	mov	r3, r2
 800554e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005550:	f7fc fdb2 	bl	80020b8 <HAL_GetTick>
 8005554:	4602      	mov	r2, r0
 8005556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005558:	1a9b      	subs	r3, r3, r2
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	4413      	add	r3, r2
 800555e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005560:	f7fc fdaa 	bl	80020b8 <HAL_GetTick>
 8005564:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005566:	4b39      	ldr	r3, [pc, #228]	; (800564c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	015b      	lsls	r3, r3, #5
 800556c:	0d1b      	lsrs	r3, r3, #20
 800556e:	69fa      	ldr	r2, [r7, #28]
 8005570:	fb02 f303 	mul.w	r3, r2, r3
 8005574:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005576:	e054      	b.n	8005622 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005578:	683b      	ldr	r3, [r7, #0]
 800557a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557e:	d050      	beq.n	8005622 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005580:	f7fc fd9a 	bl	80020b8 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	69fa      	ldr	r2, [r7, #28]
 800558c:	429a      	cmp	r2, r3
 800558e:	d902      	bls.n	8005596 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d13d      	bne.n	8005612 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	685a      	ldr	r2, [r3, #4]
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80055a4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	685b      	ldr	r3, [r3, #4]
 80055aa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055ae:	d111      	bne.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80055b8:	d004      	beq.n	80055c4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80055c2:	d107      	bne.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	681a      	ldr	r2, [r3, #0]
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80055dc:	d10f      	bne.n	80055fe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055ec:	601a      	str	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80055fc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2201      	movs	r2, #1
 8005602:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e017      	b.n	8005642 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2b00      	cmp	r3, #0
 8005616:	d101      	bne.n	800561c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005618:	2300      	movs	r3, #0
 800561a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800561c:	697b      	ldr	r3, [r7, #20]
 800561e:	3b01      	subs	r3, #1
 8005620:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	689a      	ldr	r2, [r3, #8]
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	4013      	ands	r3, r2
 800562c:	68ba      	ldr	r2, [r7, #8]
 800562e:	429a      	cmp	r2, r3
 8005630:	bf0c      	ite	eq
 8005632:	2301      	moveq	r3, #1
 8005634:	2300      	movne	r3, #0
 8005636:	b2db      	uxtb	r3, r3
 8005638:	461a      	mov	r2, r3
 800563a:	79fb      	ldrb	r3, [r7, #7]
 800563c:	429a      	cmp	r2, r3
 800563e:	d19b      	bne.n	8005578 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005640:	2300      	movs	r3, #0
}
 8005642:	4618      	mov	r0, r3
 8005644:	3720      	adds	r7, #32
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	20000004 	.word	0x20000004

08005650 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b08a      	sub	sp, #40	; 0x28
 8005654:	af00      	add	r7, sp, #0
 8005656:	60f8      	str	r0, [r7, #12]
 8005658:	60b9      	str	r1, [r7, #8]
 800565a:	607a      	str	r2, [r7, #4]
 800565c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800565e:	2300      	movs	r3, #0
 8005660:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005662:	f7fc fd29 	bl	80020b8 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800566a:	1a9b      	subs	r3, r3, r2
 800566c:	683a      	ldr	r2, [r7, #0]
 800566e:	4413      	add	r3, r2
 8005670:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005672:	f7fc fd21 	bl	80020b8 <HAL_GetTick>
 8005676:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	330c      	adds	r3, #12
 800567e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005680:	4b3d      	ldr	r3, [pc, #244]	; (8005778 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005682:	681a      	ldr	r2, [r3, #0]
 8005684:	4613      	mov	r3, r2
 8005686:	009b      	lsls	r3, r3, #2
 8005688:	4413      	add	r3, r2
 800568a:	00da      	lsls	r2, r3, #3
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	0d1b      	lsrs	r3, r3, #20
 8005690:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005692:	fb02 f303 	mul.w	r3, r2, r3
 8005696:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005698:	e060      	b.n	800575c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80056a0:	d107      	bne.n	80056b2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d104      	bne.n	80056b2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	781b      	ldrb	r3, [r3, #0]
 80056ac:	b2db      	uxtb	r3, r3
 80056ae:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80056b0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056b8:	d050      	beq.n	800575c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80056ba:	f7fc fcfd 	bl	80020b8 <HAL_GetTick>
 80056be:	4602      	mov	r2, r0
 80056c0:	6a3b      	ldr	r3, [r7, #32]
 80056c2:	1ad3      	subs	r3, r2, r3
 80056c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d902      	bls.n	80056d0 <SPI_WaitFifoStateUntilTimeout+0x80>
 80056ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d13d      	bne.n	800574c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	685a      	ldr	r2, [r3, #4]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80056de:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	685b      	ldr	r3, [r3, #4]
 80056e4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80056e8:	d111      	bne.n	800570e <SPI_WaitFifoStateUntilTimeout+0xbe>
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80056f2:	d004      	beq.n	80056fe <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	689b      	ldr	r3, [r3, #8]
 80056f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056fc:	d107      	bne.n	800570e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681a      	ldr	r2, [r3, #0]
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800570c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005712:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005716:	d10f      	bne.n	8005738 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005726:	601a      	str	r2, [r3, #0]
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005736:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e010      	b.n	800576e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005752:	2300      	movs	r3, #0
 8005754:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	3b01      	subs	r3, #1
 800575a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689a      	ldr	r2, [r3, #8]
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	4013      	ands	r3, r2
 8005766:	687a      	ldr	r2, [r7, #4]
 8005768:	429a      	cmp	r2, r3
 800576a:	d196      	bne.n	800569a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800576c:	2300      	movs	r3, #0
}
 800576e:	4618      	mov	r0, r3
 8005770:	3728      	adds	r7, #40	; 0x28
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	20000004 	.word	0x20000004

0800577c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800577c:	b580      	push	{r7, lr}
 800577e:	b086      	sub	sp, #24
 8005780:	af02      	add	r7, sp, #8
 8005782:	60f8      	str	r0, [r7, #12]
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	9300      	str	r3, [sp, #0]
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	2200      	movs	r2, #0
 8005790:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005794:	68f8      	ldr	r0, [r7, #12]
 8005796:	f7ff ff5b 	bl	8005650 <SPI_WaitFifoStateUntilTimeout>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	d007      	beq.n	80057b0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057a4:	f043 0220 	orr.w	r2, r3, #32
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e027      	b.n	8005800 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	68bb      	ldr	r3, [r7, #8]
 80057b6:	2200      	movs	r2, #0
 80057b8:	2180      	movs	r1, #128	; 0x80
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	f7ff fec0 	bl	8005540 <SPI_WaitFlagStateUntilTimeout>
 80057c0:	4603      	mov	r3, r0
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d007      	beq.n	80057d6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ca:	f043 0220 	orr.w	r2, r3, #32
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e014      	b.n	8005800 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	9300      	str	r3, [sp, #0]
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	2200      	movs	r2, #0
 80057de:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80057e2:	68f8      	ldr	r0, [r7, #12]
 80057e4:	f7ff ff34 	bl	8005650 <SPI_WaitFifoStateUntilTimeout>
 80057e8:	4603      	mov	r3, r0
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d007      	beq.n	80057fe <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057f2:	f043 0220 	orr.w	r2, r3, #32
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e000      	b.n	8005800 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80057fe:	2300      	movs	r3, #0
}
 8005800:	4618      	mov	r0, r3
 8005802:	3710      	adds	r7, #16
 8005804:	46bd      	mov	sp, r7
 8005806:	bd80      	pop	{r7, pc}

08005808 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d101      	bne.n	800581a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e049      	b.n	80058ae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b00      	cmp	r3, #0
 8005824:	d106      	bne.n	8005834 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	2200      	movs	r2, #0
 800582a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f7fc fb36 	bl	8001ea0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2202      	movs	r2, #2
 8005838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	3304      	adds	r3, #4
 8005844:	4619      	mov	r1, r3
 8005846:	4610      	mov	r0, r2
 8005848:	f000 fa94 	bl	8005d74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2201      	movs	r2, #1
 8005850:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2201      	movs	r2, #1
 8005860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2201      	movs	r2, #1
 8005868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058ac:	2300      	movs	r3, #0
}
 80058ae:	4618      	mov	r0, r3
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
	...

080058b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b085      	sub	sp, #20
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058c6:	b2db      	uxtb	r3, r3
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d001      	beq.n	80058d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058cc:	2301      	movs	r3, #1
 80058ce:	e036      	b.n	800593e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2202      	movs	r2, #2
 80058d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68da      	ldr	r2, [r3, #12]
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f042 0201 	orr.w	r2, r2, #1
 80058e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a17      	ldr	r2, [pc, #92]	; (800594c <HAL_TIM_Base_Start_IT+0x94>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d004      	beq.n	80058fc <HAL_TIM_Base_Start_IT+0x44>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058fa:	d115      	bne.n	8005928 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	689a      	ldr	r2, [r3, #8]
 8005902:	4b13      	ldr	r3, [pc, #76]	; (8005950 <HAL_TIM_Base_Start_IT+0x98>)
 8005904:	4013      	ands	r3, r2
 8005906:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	2b06      	cmp	r3, #6
 800590c:	d015      	beq.n	800593a <HAL_TIM_Base_Start_IT+0x82>
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005914:	d011      	beq.n	800593a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f042 0201 	orr.w	r2, r2, #1
 8005924:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005926:	e008      	b.n	800593a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681a      	ldr	r2, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f042 0201 	orr.w	r2, r2, #1
 8005936:	601a      	str	r2, [r3, #0]
 8005938:	e000      	b.n	800593c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800593a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800593c:	2300      	movs	r3, #0
}
 800593e:	4618      	mov	r0, r3
 8005940:	3714      	adds	r7, #20
 8005942:	46bd      	mov	sp, r7
 8005944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop
 800594c:	40012c00 	.word	0x40012c00
 8005950:	00010007 	.word	0x00010007

08005954 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005954:	b580      	push	{r7, lr}
 8005956:	b082      	sub	sp, #8
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	691b      	ldr	r3, [r3, #16]
 8005962:	f003 0302 	and.w	r3, r3, #2
 8005966:	2b02      	cmp	r3, #2
 8005968:	d122      	bne.n	80059b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	f003 0302 	and.w	r3, r3, #2
 8005974:	2b02      	cmp	r3, #2
 8005976:	d11b      	bne.n	80059b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f06f 0202 	mvn.w	r2, #2
 8005980:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	2201      	movs	r2, #1
 8005986:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699b      	ldr	r3, [r3, #24]
 800598e:	f003 0303 	and.w	r3, r3, #3
 8005992:	2b00      	cmp	r3, #0
 8005994:	d003      	beq.n	800599e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 f9ce 	bl	8005d38 <HAL_TIM_IC_CaptureCallback>
 800599c:	e005      	b.n	80059aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f000 f9c0 	bl	8005d24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	f000 f9d1 	bl	8005d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	691b      	ldr	r3, [r3, #16]
 80059b6:	f003 0304 	and.w	r3, r3, #4
 80059ba:	2b04      	cmp	r3, #4
 80059bc:	d122      	bne.n	8005a04 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	68db      	ldr	r3, [r3, #12]
 80059c4:	f003 0304 	and.w	r3, r3, #4
 80059c8:	2b04      	cmp	r3, #4
 80059ca:	d11b      	bne.n	8005a04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	f06f 0204 	mvn.w	r2, #4
 80059d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2202      	movs	r2, #2
 80059da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	699b      	ldr	r3, [r3, #24]
 80059e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d003      	beq.n	80059f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f9a4 	bl	8005d38 <HAL_TIM_IC_CaptureCallback>
 80059f0:	e005      	b.n	80059fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f996 	bl	8005d24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f000 f9a7 	bl	8005d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	f003 0308 	and.w	r3, r3, #8
 8005a0e:	2b08      	cmp	r3, #8
 8005a10:	d122      	bne.n	8005a58 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	f003 0308 	and.w	r3, r3, #8
 8005a1c:	2b08      	cmp	r3, #8
 8005a1e:	d11b      	bne.n	8005a58 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f06f 0208 	mvn.w	r2, #8
 8005a28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	2204      	movs	r2, #4
 8005a2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	69db      	ldr	r3, [r3, #28]
 8005a36:	f003 0303 	and.w	r3, r3, #3
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d003      	beq.n	8005a46 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a3e:	6878      	ldr	r0, [r7, #4]
 8005a40:	f000 f97a 	bl	8005d38 <HAL_TIM_IC_CaptureCallback>
 8005a44:	e005      	b.n	8005a52 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 f96c 	bl	8005d24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f000 f97d 	bl	8005d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	691b      	ldr	r3, [r3, #16]
 8005a5e:	f003 0310 	and.w	r3, r3, #16
 8005a62:	2b10      	cmp	r3, #16
 8005a64:	d122      	bne.n	8005aac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	68db      	ldr	r3, [r3, #12]
 8005a6c:	f003 0310 	and.w	r3, r3, #16
 8005a70:	2b10      	cmp	r3, #16
 8005a72:	d11b      	bne.n	8005aac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f06f 0210 	mvn.w	r2, #16
 8005a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2208      	movs	r2, #8
 8005a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	69db      	ldr	r3, [r3, #28]
 8005a8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d003      	beq.n	8005a9a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a92:	6878      	ldr	r0, [r7, #4]
 8005a94:	f000 f950 	bl	8005d38 <HAL_TIM_IC_CaptureCallback>
 8005a98:	e005      	b.n	8005aa6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 f942 	bl	8005d24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f953 	bl	8005d4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	691b      	ldr	r3, [r3, #16]
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d10e      	bne.n	8005ad8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	f003 0301 	and.w	r3, r3, #1
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d107      	bne.n	8005ad8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f06f 0201 	mvn.w	r2, #1
 8005ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7fb f9fc 	bl	8000ed0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	691b      	ldr	r3, [r3, #16]
 8005ade:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ae2:	2b80      	cmp	r3, #128	; 0x80
 8005ae4:	d10e      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68db      	ldr	r3, [r3, #12]
 8005aec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005af0:	2b80      	cmp	r3, #128	; 0x80
 8005af2:	d107      	bne.n	8005b04 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005afc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005afe:	6878      	ldr	r0, [r7, #4]
 8005b00:	f000 faa2 	bl	8006048 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b12:	d10e      	bne.n	8005b32 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b1e:	2b80      	cmp	r3, #128	; 0x80
 8005b20:	d107      	bne.n	8005b32 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005b2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f000 fa95 	bl	800605c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b3c:	2b40      	cmp	r3, #64	; 0x40
 8005b3e:	d10e      	bne.n	8005b5e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b4a:	2b40      	cmp	r3, #64	; 0x40
 8005b4c:	d107      	bne.n	8005b5e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005b56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b58:	6878      	ldr	r0, [r7, #4]
 8005b5a:	f000 f901 	bl	8005d60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	f003 0320 	and.w	r3, r3, #32
 8005b68:	2b20      	cmp	r3, #32
 8005b6a:	d10e      	bne.n	8005b8a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f003 0320 	and.w	r3, r3, #32
 8005b76:	2b20      	cmp	r3, #32
 8005b78:	d107      	bne.n	8005b8a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f06f 0220 	mvn.w	r2, #32
 8005b82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 fa55 	bl	8006034 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b8a:	bf00      	nop
 8005b8c:	3708      	adds	r7, #8
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd80      	pop	{r7, pc}

08005b92 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b92:	b580      	push	{r7, lr}
 8005b94:	b084      	sub	sp, #16
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
 8005b9a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d101      	bne.n	8005bae <HAL_TIM_ConfigClockSource+0x1c>
 8005baa:	2302      	movs	r3, #2
 8005bac:	e0b6      	b.n	8005d1c <HAL_TIM_ConfigClockSource+0x18a>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2201      	movs	r2, #1
 8005bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2202      	movs	r2, #2
 8005bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	689b      	ldr	r3, [r3, #8]
 8005bc4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8005bcc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005bd0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005bd8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	68ba      	ldr	r2, [r7, #8]
 8005be0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bea:	d03e      	beq.n	8005c6a <HAL_TIM_ConfigClockSource+0xd8>
 8005bec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005bf0:	f200 8087 	bhi.w	8005d02 <HAL_TIM_ConfigClockSource+0x170>
 8005bf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bf8:	f000 8086 	beq.w	8005d08 <HAL_TIM_ConfigClockSource+0x176>
 8005bfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c00:	d87f      	bhi.n	8005d02 <HAL_TIM_ConfigClockSource+0x170>
 8005c02:	2b70      	cmp	r3, #112	; 0x70
 8005c04:	d01a      	beq.n	8005c3c <HAL_TIM_ConfigClockSource+0xaa>
 8005c06:	2b70      	cmp	r3, #112	; 0x70
 8005c08:	d87b      	bhi.n	8005d02 <HAL_TIM_ConfigClockSource+0x170>
 8005c0a:	2b60      	cmp	r3, #96	; 0x60
 8005c0c:	d050      	beq.n	8005cb0 <HAL_TIM_ConfigClockSource+0x11e>
 8005c0e:	2b60      	cmp	r3, #96	; 0x60
 8005c10:	d877      	bhi.n	8005d02 <HAL_TIM_ConfigClockSource+0x170>
 8005c12:	2b50      	cmp	r3, #80	; 0x50
 8005c14:	d03c      	beq.n	8005c90 <HAL_TIM_ConfigClockSource+0xfe>
 8005c16:	2b50      	cmp	r3, #80	; 0x50
 8005c18:	d873      	bhi.n	8005d02 <HAL_TIM_ConfigClockSource+0x170>
 8005c1a:	2b40      	cmp	r3, #64	; 0x40
 8005c1c:	d058      	beq.n	8005cd0 <HAL_TIM_ConfigClockSource+0x13e>
 8005c1e:	2b40      	cmp	r3, #64	; 0x40
 8005c20:	d86f      	bhi.n	8005d02 <HAL_TIM_ConfigClockSource+0x170>
 8005c22:	2b30      	cmp	r3, #48	; 0x30
 8005c24:	d064      	beq.n	8005cf0 <HAL_TIM_ConfigClockSource+0x15e>
 8005c26:	2b30      	cmp	r3, #48	; 0x30
 8005c28:	d86b      	bhi.n	8005d02 <HAL_TIM_ConfigClockSource+0x170>
 8005c2a:	2b20      	cmp	r3, #32
 8005c2c:	d060      	beq.n	8005cf0 <HAL_TIM_ConfigClockSource+0x15e>
 8005c2e:	2b20      	cmp	r3, #32
 8005c30:	d867      	bhi.n	8005d02 <HAL_TIM_ConfigClockSource+0x170>
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d05c      	beq.n	8005cf0 <HAL_TIM_ConfigClockSource+0x15e>
 8005c36:	2b10      	cmp	r3, #16
 8005c38:	d05a      	beq.n	8005cf0 <HAL_TIM_ConfigClockSource+0x15e>
 8005c3a:	e062      	b.n	8005d02 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6818      	ldr	r0, [r3, #0]
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	6899      	ldr	r1, [r3, #8]
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	f000 f972 	bl	8005f34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	689b      	ldr	r3, [r3, #8]
 8005c56:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c5e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	68ba      	ldr	r2, [r7, #8]
 8005c66:	609a      	str	r2, [r3, #8]
      break;
 8005c68:	e04f      	b.n	8005d0a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	6899      	ldr	r1, [r3, #8]
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	685a      	ldr	r2, [r3, #4]
 8005c76:	683b      	ldr	r3, [r7, #0]
 8005c78:	68db      	ldr	r3, [r3, #12]
 8005c7a:	f000 f95b 	bl	8005f34 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689a      	ldr	r2, [r3, #8]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c8c:	609a      	str	r2, [r3, #8]
      break;
 8005c8e:	e03c      	b.n	8005d0a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6818      	ldr	r0, [r3, #0]
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	6859      	ldr	r1, [r3, #4]
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	461a      	mov	r2, r3
 8005c9e:	f000 f8cd 	bl	8005e3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2150      	movs	r1, #80	; 0x50
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 f926 	bl	8005efa <TIM_ITRx_SetConfig>
      break;
 8005cae:	e02c      	b.n	8005d0a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6818      	ldr	r0, [r3, #0]
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	6859      	ldr	r1, [r3, #4]
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	68db      	ldr	r3, [r3, #12]
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	f000 f8ec 	bl	8005e9a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2160      	movs	r1, #96	; 0x60
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f000 f916 	bl	8005efa <TIM_ITRx_SetConfig>
      break;
 8005cce:	e01c      	b.n	8005d0a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6818      	ldr	r0, [r3, #0]
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	6859      	ldr	r1, [r3, #4]
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	461a      	mov	r2, r3
 8005cde:	f000 f8ad 	bl	8005e3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2140      	movs	r1, #64	; 0x40
 8005ce8:	4618      	mov	r0, r3
 8005cea:	f000 f906 	bl	8005efa <TIM_ITRx_SetConfig>
      break;
 8005cee:	e00c      	b.n	8005d0a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681a      	ldr	r2, [r3, #0]
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4619      	mov	r1, r3
 8005cfa:	4610      	mov	r0, r2
 8005cfc:	f000 f8fd 	bl	8005efa <TIM_ITRx_SetConfig>
      break;
 8005d00:	e003      	b.n	8005d0a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	73fb      	strb	r3, [r7, #15]
      break;
 8005d06:	e000      	b.n	8005d0a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005d08:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005d1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005d24:	b480      	push	{r7}
 8005d26:	b083      	sub	sp, #12
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005d2c:	bf00      	nop
 8005d2e:	370c      	adds	r7, #12
 8005d30:	46bd      	mov	sp, r7
 8005d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d36:	4770      	bx	lr

08005d38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005d40:	bf00      	nop
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d54:	bf00      	nop
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d68:	bf00      	nop
 8005d6a:	370c      	adds	r7, #12
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b085      	sub	sp, #20
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]
 8005d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	4a2a      	ldr	r2, [pc, #168]	; (8005e30 <TIM_Base_SetConfig+0xbc>)
 8005d88:	4293      	cmp	r3, r2
 8005d8a:	d003      	beq.n	8005d94 <TIM_Base_SetConfig+0x20>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d92:	d108      	bne.n	8005da6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d9c:	683b      	ldr	r3, [r7, #0]
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	68fa      	ldr	r2, [r7, #12]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	4a21      	ldr	r2, [pc, #132]	; (8005e30 <TIM_Base_SetConfig+0xbc>)
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d00b      	beq.n	8005dc6 <TIM_Base_SetConfig+0x52>
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005db4:	d007      	beq.n	8005dc6 <TIM_Base_SetConfig+0x52>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	4a1e      	ldr	r2, [pc, #120]	; (8005e34 <TIM_Base_SetConfig+0xc0>)
 8005dba:	4293      	cmp	r3, r2
 8005dbc:	d003      	beq.n	8005dc6 <TIM_Base_SetConfig+0x52>
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	4a1d      	ldr	r2, [pc, #116]	; (8005e38 <TIM_Base_SetConfig+0xc4>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	d108      	bne.n	8005dd8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005dcc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	68fa      	ldr	r2, [r7, #12]
 8005dd4:	4313      	orrs	r3, r2
 8005dd6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	4313      	orrs	r3, r2
 8005de4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	68fa      	ldr	r2, [r7, #12]
 8005dea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	689a      	ldr	r2, [r3, #8]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	681a      	ldr	r2, [r3, #0]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	4a0c      	ldr	r2, [pc, #48]	; (8005e30 <TIM_Base_SetConfig+0xbc>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d007      	beq.n	8005e14 <TIM_Base_SetConfig+0xa0>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	4a0b      	ldr	r2, [pc, #44]	; (8005e34 <TIM_Base_SetConfig+0xc0>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d003      	beq.n	8005e14 <TIM_Base_SetConfig+0xa0>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	4a0a      	ldr	r2, [pc, #40]	; (8005e38 <TIM_Base_SetConfig+0xc4>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d103      	bne.n	8005e1c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	691a      	ldr	r2, [r3, #16]
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	2201      	movs	r2, #1
 8005e20:	615a      	str	r2, [r3, #20]
}
 8005e22:	bf00      	nop
 8005e24:	3714      	adds	r7, #20
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr
 8005e2e:	bf00      	nop
 8005e30:	40012c00 	.word	0x40012c00
 8005e34:	40014400 	.word	0x40014400
 8005e38:	40014800 	.word	0x40014800

08005e3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	60f8      	str	r0, [r7, #12]
 8005e44:	60b9      	str	r1, [r7, #8]
 8005e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6a1b      	ldr	r3, [r3, #32]
 8005e52:	f023 0201 	bic.w	r2, r3, #1
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	699b      	ldr	r3, [r3, #24]
 8005e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005e66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	011b      	lsls	r3, r3, #4
 8005e6c:	693a      	ldr	r2, [r7, #16]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f023 030a 	bic.w	r3, r3, #10
 8005e78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005e7a:	697a      	ldr	r2, [r7, #20]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	693a      	ldr	r2, [r7, #16]
 8005e86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	697a      	ldr	r2, [r7, #20]
 8005e8c:	621a      	str	r2, [r3, #32]
}
 8005e8e:	bf00      	nop
 8005e90:	371c      	adds	r7, #28
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b087      	sub	sp, #28
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	60f8      	str	r0, [r7, #12]
 8005ea2:	60b9      	str	r1, [r7, #8]
 8005ea4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6a1b      	ldr	r3, [r3, #32]
 8005eaa:	f023 0210 	bic.w	r2, r3, #16
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	699b      	ldr	r3, [r3, #24]
 8005eb6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	6a1b      	ldr	r3, [r3, #32]
 8005ebc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ec4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	031b      	lsls	r3, r3, #12
 8005eca:	697a      	ldr	r2, [r7, #20]
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005ed6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	011b      	lsls	r3, r3, #4
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	697a      	ldr	r2, [r7, #20]
 8005ee6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	693a      	ldr	r2, [r7, #16]
 8005eec:	621a      	str	r2, [r3, #32]
}
 8005eee:	bf00      	nop
 8005ef0:	371c      	adds	r7, #28
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr

08005efa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005efa:	b480      	push	{r7}
 8005efc:	b085      	sub	sp, #20
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
 8005f02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	689b      	ldr	r3, [r3, #8]
 8005f08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005f10:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f14:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f16:	683a      	ldr	r2, [r7, #0]
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	f043 0307 	orr.w	r3, r3, #7
 8005f20:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	609a      	str	r2, [r3, #8]
}
 8005f28:	bf00      	nop
 8005f2a:	3714      	adds	r7, #20
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f32:	4770      	bx	lr

08005f34 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b087      	sub	sp, #28
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	60f8      	str	r0, [r7, #12]
 8005f3c:	60b9      	str	r1, [r7, #8]
 8005f3e:	607a      	str	r2, [r7, #4]
 8005f40:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	689b      	ldr	r3, [r3, #8]
 8005f46:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005f4e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	021a      	lsls	r2, r3, #8
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	431a      	orrs	r2, r3
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	697a      	ldr	r2, [r7, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	697a      	ldr	r2, [r7, #20]
 8005f66:	609a      	str	r2, [r3, #8]
}
 8005f68:	bf00      	nop
 8005f6a:	371c      	adds	r7, #28
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f72:	4770      	bx	lr

08005f74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
 8005f7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d101      	bne.n	8005f8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005f88:	2302      	movs	r3, #2
 8005f8a:	e04a      	b.n	8006022 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	2202      	movs	r2, #2
 8005f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a1f      	ldr	r2, [pc, #124]	; (8006030 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d108      	bne.n	8005fc8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005fbc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	4313      	orrs	r3, r2
 8005fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005fd0:	683b      	ldr	r3, [r7, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68fa      	ldr	r2, [r7, #12]
 8005fe0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	4a12      	ldr	r2, [pc, #72]	; (8006030 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d004      	beq.n	8005ff6 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ff4:	d10c      	bne.n	8006010 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005ffc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	689b      	ldr	r3, [r3, #8]
 8006002:	68ba      	ldr	r2, [r7, #8]
 8006004:	4313      	orrs	r3, r2
 8006006:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	68ba      	ldr	r2, [r7, #8]
 800600e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2201      	movs	r2, #1
 8006014:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3714      	adds	r7, #20
 8006026:	46bd      	mov	sp, r7
 8006028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602c:	4770      	bx	lr
 800602e:	bf00      	nop
 8006030:	40012c00 	.word	0x40012c00

08006034 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006034:	b480      	push	{r7}
 8006036:	b083      	sub	sp, #12
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800603c:	bf00      	nop
 800603e:	370c      	adds	r7, #12
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006048:	b480      	push	{r7}
 800604a:	b083      	sub	sp, #12
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006050:	bf00      	nop
 8006052:	370c      	adds	r7, #12
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr

0800605c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800605c:	b480      	push	{r7}
 800605e:	b083      	sub	sp, #12
 8006060:	af00      	add	r7, sp, #0
 8006062:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <__errno>:
 8006070:	4b01      	ldr	r3, [pc, #4]	; (8006078 <__errno+0x8>)
 8006072:	6818      	ldr	r0, [r3, #0]
 8006074:	4770      	bx	lr
 8006076:	bf00      	nop
 8006078:	20000010 	.word	0x20000010

0800607c <__libc_init_array>:
 800607c:	b570      	push	{r4, r5, r6, lr}
 800607e:	4d0d      	ldr	r5, [pc, #52]	; (80060b4 <__libc_init_array+0x38>)
 8006080:	4c0d      	ldr	r4, [pc, #52]	; (80060b8 <__libc_init_array+0x3c>)
 8006082:	1b64      	subs	r4, r4, r5
 8006084:	10a4      	asrs	r4, r4, #2
 8006086:	2600      	movs	r6, #0
 8006088:	42a6      	cmp	r6, r4
 800608a:	d109      	bne.n	80060a0 <__libc_init_array+0x24>
 800608c:	4d0b      	ldr	r5, [pc, #44]	; (80060bc <__libc_init_array+0x40>)
 800608e:	4c0c      	ldr	r4, [pc, #48]	; (80060c0 <__libc_init_array+0x44>)
 8006090:	f003 f89e 	bl	80091d0 <_init>
 8006094:	1b64      	subs	r4, r4, r5
 8006096:	10a4      	asrs	r4, r4, #2
 8006098:	2600      	movs	r6, #0
 800609a:	42a6      	cmp	r6, r4
 800609c:	d105      	bne.n	80060aa <__libc_init_array+0x2e>
 800609e:	bd70      	pop	{r4, r5, r6, pc}
 80060a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80060a4:	4798      	blx	r3
 80060a6:	3601      	adds	r6, #1
 80060a8:	e7ee      	b.n	8006088 <__libc_init_array+0xc>
 80060aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80060ae:	4798      	blx	r3
 80060b0:	3601      	adds	r6, #1
 80060b2:	e7f2      	b.n	800609a <__libc_init_array+0x1e>
 80060b4:	08009780 	.word	0x08009780
 80060b8:	08009780 	.word	0x08009780
 80060bc:	08009780 	.word	0x08009780
 80060c0:	08009784 	.word	0x08009784

080060c4 <malloc>:
 80060c4:	4b02      	ldr	r3, [pc, #8]	; (80060d0 <malloc+0xc>)
 80060c6:	4601      	mov	r1, r0
 80060c8:	6818      	ldr	r0, [r3, #0]
 80060ca:	f000 b877 	b.w	80061bc <_malloc_r>
 80060ce:	bf00      	nop
 80060d0:	20000010 	.word	0x20000010

080060d4 <memset>:
 80060d4:	4402      	add	r2, r0
 80060d6:	4603      	mov	r3, r0
 80060d8:	4293      	cmp	r3, r2
 80060da:	d100      	bne.n	80060de <memset+0xa>
 80060dc:	4770      	bx	lr
 80060de:	f803 1b01 	strb.w	r1, [r3], #1
 80060e2:	e7f9      	b.n	80060d8 <memset+0x4>

080060e4 <_free_r>:
 80060e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060e6:	2900      	cmp	r1, #0
 80060e8:	d044      	beq.n	8006174 <_free_r+0x90>
 80060ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060ee:	9001      	str	r0, [sp, #4]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f1a1 0404 	sub.w	r4, r1, #4
 80060f6:	bfb8      	it	lt
 80060f8:	18e4      	addlt	r4, r4, r3
 80060fa:	f001 ff49 	bl	8007f90 <__malloc_lock>
 80060fe:	4a1e      	ldr	r2, [pc, #120]	; (8006178 <_free_r+0x94>)
 8006100:	9801      	ldr	r0, [sp, #4]
 8006102:	6813      	ldr	r3, [r2, #0]
 8006104:	b933      	cbnz	r3, 8006114 <_free_r+0x30>
 8006106:	6063      	str	r3, [r4, #4]
 8006108:	6014      	str	r4, [r2, #0]
 800610a:	b003      	add	sp, #12
 800610c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006110:	f001 bf44 	b.w	8007f9c <__malloc_unlock>
 8006114:	42a3      	cmp	r3, r4
 8006116:	d908      	bls.n	800612a <_free_r+0x46>
 8006118:	6825      	ldr	r5, [r4, #0]
 800611a:	1961      	adds	r1, r4, r5
 800611c:	428b      	cmp	r3, r1
 800611e:	bf01      	itttt	eq
 8006120:	6819      	ldreq	r1, [r3, #0]
 8006122:	685b      	ldreq	r3, [r3, #4]
 8006124:	1949      	addeq	r1, r1, r5
 8006126:	6021      	streq	r1, [r4, #0]
 8006128:	e7ed      	b.n	8006106 <_free_r+0x22>
 800612a:	461a      	mov	r2, r3
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	b10b      	cbz	r3, 8006134 <_free_r+0x50>
 8006130:	42a3      	cmp	r3, r4
 8006132:	d9fa      	bls.n	800612a <_free_r+0x46>
 8006134:	6811      	ldr	r1, [r2, #0]
 8006136:	1855      	adds	r5, r2, r1
 8006138:	42a5      	cmp	r5, r4
 800613a:	d10b      	bne.n	8006154 <_free_r+0x70>
 800613c:	6824      	ldr	r4, [r4, #0]
 800613e:	4421      	add	r1, r4
 8006140:	1854      	adds	r4, r2, r1
 8006142:	42a3      	cmp	r3, r4
 8006144:	6011      	str	r1, [r2, #0]
 8006146:	d1e0      	bne.n	800610a <_free_r+0x26>
 8006148:	681c      	ldr	r4, [r3, #0]
 800614a:	685b      	ldr	r3, [r3, #4]
 800614c:	6053      	str	r3, [r2, #4]
 800614e:	4421      	add	r1, r4
 8006150:	6011      	str	r1, [r2, #0]
 8006152:	e7da      	b.n	800610a <_free_r+0x26>
 8006154:	d902      	bls.n	800615c <_free_r+0x78>
 8006156:	230c      	movs	r3, #12
 8006158:	6003      	str	r3, [r0, #0]
 800615a:	e7d6      	b.n	800610a <_free_r+0x26>
 800615c:	6825      	ldr	r5, [r4, #0]
 800615e:	1961      	adds	r1, r4, r5
 8006160:	428b      	cmp	r3, r1
 8006162:	bf04      	itt	eq
 8006164:	6819      	ldreq	r1, [r3, #0]
 8006166:	685b      	ldreq	r3, [r3, #4]
 8006168:	6063      	str	r3, [r4, #4]
 800616a:	bf04      	itt	eq
 800616c:	1949      	addeq	r1, r1, r5
 800616e:	6021      	streq	r1, [r4, #0]
 8006170:	6054      	str	r4, [r2, #4]
 8006172:	e7ca      	b.n	800610a <_free_r+0x26>
 8006174:	b003      	add	sp, #12
 8006176:	bd30      	pop	{r4, r5, pc}
 8006178:	20000498 	.word	0x20000498

0800617c <sbrk_aligned>:
 800617c:	b570      	push	{r4, r5, r6, lr}
 800617e:	4e0e      	ldr	r6, [pc, #56]	; (80061b8 <sbrk_aligned+0x3c>)
 8006180:	460c      	mov	r4, r1
 8006182:	6831      	ldr	r1, [r6, #0]
 8006184:	4605      	mov	r5, r0
 8006186:	b911      	cbnz	r1, 800618e <sbrk_aligned+0x12>
 8006188:	f000 fd84 	bl	8006c94 <_sbrk_r>
 800618c:	6030      	str	r0, [r6, #0]
 800618e:	4621      	mov	r1, r4
 8006190:	4628      	mov	r0, r5
 8006192:	f000 fd7f 	bl	8006c94 <_sbrk_r>
 8006196:	1c43      	adds	r3, r0, #1
 8006198:	d00a      	beq.n	80061b0 <sbrk_aligned+0x34>
 800619a:	1cc4      	adds	r4, r0, #3
 800619c:	f024 0403 	bic.w	r4, r4, #3
 80061a0:	42a0      	cmp	r0, r4
 80061a2:	d007      	beq.n	80061b4 <sbrk_aligned+0x38>
 80061a4:	1a21      	subs	r1, r4, r0
 80061a6:	4628      	mov	r0, r5
 80061a8:	f000 fd74 	bl	8006c94 <_sbrk_r>
 80061ac:	3001      	adds	r0, #1
 80061ae:	d101      	bne.n	80061b4 <sbrk_aligned+0x38>
 80061b0:	f04f 34ff 	mov.w	r4, #4294967295
 80061b4:	4620      	mov	r0, r4
 80061b6:	bd70      	pop	{r4, r5, r6, pc}
 80061b8:	2000049c 	.word	0x2000049c

080061bc <_malloc_r>:
 80061bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061c0:	1ccd      	adds	r5, r1, #3
 80061c2:	f025 0503 	bic.w	r5, r5, #3
 80061c6:	3508      	adds	r5, #8
 80061c8:	2d0c      	cmp	r5, #12
 80061ca:	bf38      	it	cc
 80061cc:	250c      	movcc	r5, #12
 80061ce:	2d00      	cmp	r5, #0
 80061d0:	4607      	mov	r7, r0
 80061d2:	db01      	blt.n	80061d8 <_malloc_r+0x1c>
 80061d4:	42a9      	cmp	r1, r5
 80061d6:	d905      	bls.n	80061e4 <_malloc_r+0x28>
 80061d8:	230c      	movs	r3, #12
 80061da:	603b      	str	r3, [r7, #0]
 80061dc:	2600      	movs	r6, #0
 80061de:	4630      	mov	r0, r6
 80061e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061e4:	4e2e      	ldr	r6, [pc, #184]	; (80062a0 <_malloc_r+0xe4>)
 80061e6:	f001 fed3 	bl	8007f90 <__malloc_lock>
 80061ea:	6833      	ldr	r3, [r6, #0]
 80061ec:	461c      	mov	r4, r3
 80061ee:	bb34      	cbnz	r4, 800623e <_malloc_r+0x82>
 80061f0:	4629      	mov	r1, r5
 80061f2:	4638      	mov	r0, r7
 80061f4:	f7ff ffc2 	bl	800617c <sbrk_aligned>
 80061f8:	1c43      	adds	r3, r0, #1
 80061fa:	4604      	mov	r4, r0
 80061fc:	d14d      	bne.n	800629a <_malloc_r+0xde>
 80061fe:	6834      	ldr	r4, [r6, #0]
 8006200:	4626      	mov	r6, r4
 8006202:	2e00      	cmp	r6, #0
 8006204:	d140      	bne.n	8006288 <_malloc_r+0xcc>
 8006206:	6823      	ldr	r3, [r4, #0]
 8006208:	4631      	mov	r1, r6
 800620a:	4638      	mov	r0, r7
 800620c:	eb04 0803 	add.w	r8, r4, r3
 8006210:	f000 fd40 	bl	8006c94 <_sbrk_r>
 8006214:	4580      	cmp	r8, r0
 8006216:	d13a      	bne.n	800628e <_malloc_r+0xd2>
 8006218:	6821      	ldr	r1, [r4, #0]
 800621a:	3503      	adds	r5, #3
 800621c:	1a6d      	subs	r5, r5, r1
 800621e:	f025 0503 	bic.w	r5, r5, #3
 8006222:	3508      	adds	r5, #8
 8006224:	2d0c      	cmp	r5, #12
 8006226:	bf38      	it	cc
 8006228:	250c      	movcc	r5, #12
 800622a:	4629      	mov	r1, r5
 800622c:	4638      	mov	r0, r7
 800622e:	f7ff ffa5 	bl	800617c <sbrk_aligned>
 8006232:	3001      	adds	r0, #1
 8006234:	d02b      	beq.n	800628e <_malloc_r+0xd2>
 8006236:	6823      	ldr	r3, [r4, #0]
 8006238:	442b      	add	r3, r5
 800623a:	6023      	str	r3, [r4, #0]
 800623c:	e00e      	b.n	800625c <_malloc_r+0xa0>
 800623e:	6822      	ldr	r2, [r4, #0]
 8006240:	1b52      	subs	r2, r2, r5
 8006242:	d41e      	bmi.n	8006282 <_malloc_r+0xc6>
 8006244:	2a0b      	cmp	r2, #11
 8006246:	d916      	bls.n	8006276 <_malloc_r+0xba>
 8006248:	1961      	adds	r1, r4, r5
 800624a:	42a3      	cmp	r3, r4
 800624c:	6025      	str	r5, [r4, #0]
 800624e:	bf18      	it	ne
 8006250:	6059      	strne	r1, [r3, #4]
 8006252:	6863      	ldr	r3, [r4, #4]
 8006254:	bf08      	it	eq
 8006256:	6031      	streq	r1, [r6, #0]
 8006258:	5162      	str	r2, [r4, r5]
 800625a:	604b      	str	r3, [r1, #4]
 800625c:	4638      	mov	r0, r7
 800625e:	f104 060b 	add.w	r6, r4, #11
 8006262:	f001 fe9b 	bl	8007f9c <__malloc_unlock>
 8006266:	f026 0607 	bic.w	r6, r6, #7
 800626a:	1d23      	adds	r3, r4, #4
 800626c:	1af2      	subs	r2, r6, r3
 800626e:	d0b6      	beq.n	80061de <_malloc_r+0x22>
 8006270:	1b9b      	subs	r3, r3, r6
 8006272:	50a3      	str	r3, [r4, r2]
 8006274:	e7b3      	b.n	80061de <_malloc_r+0x22>
 8006276:	6862      	ldr	r2, [r4, #4]
 8006278:	42a3      	cmp	r3, r4
 800627a:	bf0c      	ite	eq
 800627c:	6032      	streq	r2, [r6, #0]
 800627e:	605a      	strne	r2, [r3, #4]
 8006280:	e7ec      	b.n	800625c <_malloc_r+0xa0>
 8006282:	4623      	mov	r3, r4
 8006284:	6864      	ldr	r4, [r4, #4]
 8006286:	e7b2      	b.n	80061ee <_malloc_r+0x32>
 8006288:	4634      	mov	r4, r6
 800628a:	6876      	ldr	r6, [r6, #4]
 800628c:	e7b9      	b.n	8006202 <_malloc_r+0x46>
 800628e:	230c      	movs	r3, #12
 8006290:	603b      	str	r3, [r7, #0]
 8006292:	4638      	mov	r0, r7
 8006294:	f001 fe82 	bl	8007f9c <__malloc_unlock>
 8006298:	e7a1      	b.n	80061de <_malloc_r+0x22>
 800629a:	6025      	str	r5, [r4, #0]
 800629c:	e7de      	b.n	800625c <_malloc_r+0xa0>
 800629e:	bf00      	nop
 80062a0:	20000498 	.word	0x20000498

080062a4 <__cvt>:
 80062a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80062a8:	ec55 4b10 	vmov	r4, r5, d0
 80062ac:	2d00      	cmp	r5, #0
 80062ae:	460e      	mov	r6, r1
 80062b0:	4619      	mov	r1, r3
 80062b2:	462b      	mov	r3, r5
 80062b4:	bfbb      	ittet	lt
 80062b6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80062ba:	461d      	movlt	r5, r3
 80062bc:	2300      	movge	r3, #0
 80062be:	232d      	movlt	r3, #45	; 0x2d
 80062c0:	700b      	strb	r3, [r1, #0]
 80062c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80062c8:	4691      	mov	r9, r2
 80062ca:	f023 0820 	bic.w	r8, r3, #32
 80062ce:	bfbc      	itt	lt
 80062d0:	4622      	movlt	r2, r4
 80062d2:	4614      	movlt	r4, r2
 80062d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80062d8:	d005      	beq.n	80062e6 <__cvt+0x42>
 80062da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80062de:	d100      	bne.n	80062e2 <__cvt+0x3e>
 80062e0:	3601      	adds	r6, #1
 80062e2:	2102      	movs	r1, #2
 80062e4:	e000      	b.n	80062e8 <__cvt+0x44>
 80062e6:	2103      	movs	r1, #3
 80062e8:	ab03      	add	r3, sp, #12
 80062ea:	9301      	str	r3, [sp, #4]
 80062ec:	ab02      	add	r3, sp, #8
 80062ee:	9300      	str	r3, [sp, #0]
 80062f0:	ec45 4b10 	vmov	d0, r4, r5
 80062f4:	4653      	mov	r3, sl
 80062f6:	4632      	mov	r2, r6
 80062f8:	f000 fe2a 	bl	8006f50 <_dtoa_r>
 80062fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006300:	4607      	mov	r7, r0
 8006302:	d102      	bne.n	800630a <__cvt+0x66>
 8006304:	f019 0f01 	tst.w	r9, #1
 8006308:	d022      	beq.n	8006350 <__cvt+0xac>
 800630a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800630e:	eb07 0906 	add.w	r9, r7, r6
 8006312:	d110      	bne.n	8006336 <__cvt+0x92>
 8006314:	783b      	ldrb	r3, [r7, #0]
 8006316:	2b30      	cmp	r3, #48	; 0x30
 8006318:	d10a      	bne.n	8006330 <__cvt+0x8c>
 800631a:	2200      	movs	r2, #0
 800631c:	2300      	movs	r3, #0
 800631e:	4620      	mov	r0, r4
 8006320:	4629      	mov	r1, r5
 8006322:	f7fa fba9 	bl	8000a78 <__aeabi_dcmpeq>
 8006326:	b918      	cbnz	r0, 8006330 <__cvt+0x8c>
 8006328:	f1c6 0601 	rsb	r6, r6, #1
 800632c:	f8ca 6000 	str.w	r6, [sl]
 8006330:	f8da 3000 	ldr.w	r3, [sl]
 8006334:	4499      	add	r9, r3
 8006336:	2200      	movs	r2, #0
 8006338:	2300      	movs	r3, #0
 800633a:	4620      	mov	r0, r4
 800633c:	4629      	mov	r1, r5
 800633e:	f7fa fb9b 	bl	8000a78 <__aeabi_dcmpeq>
 8006342:	b108      	cbz	r0, 8006348 <__cvt+0xa4>
 8006344:	f8cd 900c 	str.w	r9, [sp, #12]
 8006348:	2230      	movs	r2, #48	; 0x30
 800634a:	9b03      	ldr	r3, [sp, #12]
 800634c:	454b      	cmp	r3, r9
 800634e:	d307      	bcc.n	8006360 <__cvt+0xbc>
 8006350:	9b03      	ldr	r3, [sp, #12]
 8006352:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006354:	1bdb      	subs	r3, r3, r7
 8006356:	4638      	mov	r0, r7
 8006358:	6013      	str	r3, [r2, #0]
 800635a:	b004      	add	sp, #16
 800635c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006360:	1c59      	adds	r1, r3, #1
 8006362:	9103      	str	r1, [sp, #12]
 8006364:	701a      	strb	r2, [r3, #0]
 8006366:	e7f0      	b.n	800634a <__cvt+0xa6>

08006368 <__exponent>:
 8006368:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800636a:	4603      	mov	r3, r0
 800636c:	2900      	cmp	r1, #0
 800636e:	bfb8      	it	lt
 8006370:	4249      	neglt	r1, r1
 8006372:	f803 2b02 	strb.w	r2, [r3], #2
 8006376:	bfb4      	ite	lt
 8006378:	222d      	movlt	r2, #45	; 0x2d
 800637a:	222b      	movge	r2, #43	; 0x2b
 800637c:	2909      	cmp	r1, #9
 800637e:	7042      	strb	r2, [r0, #1]
 8006380:	dd2a      	ble.n	80063d8 <__exponent+0x70>
 8006382:	f10d 0407 	add.w	r4, sp, #7
 8006386:	46a4      	mov	ip, r4
 8006388:	270a      	movs	r7, #10
 800638a:	46a6      	mov	lr, r4
 800638c:	460a      	mov	r2, r1
 800638e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006392:	fb07 1516 	mls	r5, r7, r6, r1
 8006396:	3530      	adds	r5, #48	; 0x30
 8006398:	2a63      	cmp	r2, #99	; 0x63
 800639a:	f104 34ff 	add.w	r4, r4, #4294967295
 800639e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80063a2:	4631      	mov	r1, r6
 80063a4:	dcf1      	bgt.n	800638a <__exponent+0x22>
 80063a6:	3130      	adds	r1, #48	; 0x30
 80063a8:	f1ae 0502 	sub.w	r5, lr, #2
 80063ac:	f804 1c01 	strb.w	r1, [r4, #-1]
 80063b0:	1c44      	adds	r4, r0, #1
 80063b2:	4629      	mov	r1, r5
 80063b4:	4561      	cmp	r1, ip
 80063b6:	d30a      	bcc.n	80063ce <__exponent+0x66>
 80063b8:	f10d 0209 	add.w	r2, sp, #9
 80063bc:	eba2 020e 	sub.w	r2, r2, lr
 80063c0:	4565      	cmp	r5, ip
 80063c2:	bf88      	it	hi
 80063c4:	2200      	movhi	r2, #0
 80063c6:	4413      	add	r3, r2
 80063c8:	1a18      	subs	r0, r3, r0
 80063ca:	b003      	add	sp, #12
 80063cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80063d2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80063d6:	e7ed      	b.n	80063b4 <__exponent+0x4c>
 80063d8:	2330      	movs	r3, #48	; 0x30
 80063da:	3130      	adds	r1, #48	; 0x30
 80063dc:	7083      	strb	r3, [r0, #2]
 80063de:	70c1      	strb	r1, [r0, #3]
 80063e0:	1d03      	adds	r3, r0, #4
 80063e2:	e7f1      	b.n	80063c8 <__exponent+0x60>

080063e4 <_printf_float>:
 80063e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e8:	ed2d 8b02 	vpush	{d8}
 80063ec:	b08d      	sub	sp, #52	; 0x34
 80063ee:	460c      	mov	r4, r1
 80063f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80063f4:	4616      	mov	r6, r2
 80063f6:	461f      	mov	r7, r3
 80063f8:	4605      	mov	r5, r0
 80063fa:	f001 fd4f 	bl	8007e9c <_localeconv_r>
 80063fe:	f8d0 a000 	ldr.w	sl, [r0]
 8006402:	4650      	mov	r0, sl
 8006404:	f7f9 febc 	bl	8000180 <strlen>
 8006408:	2300      	movs	r3, #0
 800640a:	930a      	str	r3, [sp, #40]	; 0x28
 800640c:	6823      	ldr	r3, [r4, #0]
 800640e:	9305      	str	r3, [sp, #20]
 8006410:	f8d8 3000 	ldr.w	r3, [r8]
 8006414:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006418:	3307      	adds	r3, #7
 800641a:	f023 0307 	bic.w	r3, r3, #7
 800641e:	f103 0208 	add.w	r2, r3, #8
 8006422:	f8c8 2000 	str.w	r2, [r8]
 8006426:	e9d3 2300 	ldrd	r2, r3, [r3]
 800642a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800642e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006432:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006436:	9307      	str	r3, [sp, #28]
 8006438:	f8cd 8018 	str.w	r8, [sp, #24]
 800643c:	ee08 0a10 	vmov	s16, r0
 8006440:	4b9f      	ldr	r3, [pc, #636]	; (80066c0 <_printf_float+0x2dc>)
 8006442:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006446:	f04f 32ff 	mov.w	r2, #4294967295
 800644a:	f7fa fb47 	bl	8000adc <__aeabi_dcmpun>
 800644e:	bb88      	cbnz	r0, 80064b4 <_printf_float+0xd0>
 8006450:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006454:	4b9a      	ldr	r3, [pc, #616]	; (80066c0 <_printf_float+0x2dc>)
 8006456:	f04f 32ff 	mov.w	r2, #4294967295
 800645a:	f7fa fb21 	bl	8000aa0 <__aeabi_dcmple>
 800645e:	bb48      	cbnz	r0, 80064b4 <_printf_float+0xd0>
 8006460:	2200      	movs	r2, #0
 8006462:	2300      	movs	r3, #0
 8006464:	4640      	mov	r0, r8
 8006466:	4649      	mov	r1, r9
 8006468:	f7fa fb10 	bl	8000a8c <__aeabi_dcmplt>
 800646c:	b110      	cbz	r0, 8006474 <_printf_float+0x90>
 800646e:	232d      	movs	r3, #45	; 0x2d
 8006470:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006474:	4b93      	ldr	r3, [pc, #588]	; (80066c4 <_printf_float+0x2e0>)
 8006476:	4894      	ldr	r0, [pc, #592]	; (80066c8 <_printf_float+0x2e4>)
 8006478:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800647c:	bf94      	ite	ls
 800647e:	4698      	movls	r8, r3
 8006480:	4680      	movhi	r8, r0
 8006482:	2303      	movs	r3, #3
 8006484:	6123      	str	r3, [r4, #16]
 8006486:	9b05      	ldr	r3, [sp, #20]
 8006488:	f023 0204 	bic.w	r2, r3, #4
 800648c:	6022      	str	r2, [r4, #0]
 800648e:	f04f 0900 	mov.w	r9, #0
 8006492:	9700      	str	r7, [sp, #0]
 8006494:	4633      	mov	r3, r6
 8006496:	aa0b      	add	r2, sp, #44	; 0x2c
 8006498:	4621      	mov	r1, r4
 800649a:	4628      	mov	r0, r5
 800649c:	f000 f9d8 	bl	8006850 <_printf_common>
 80064a0:	3001      	adds	r0, #1
 80064a2:	f040 8090 	bne.w	80065c6 <_printf_float+0x1e2>
 80064a6:	f04f 30ff 	mov.w	r0, #4294967295
 80064aa:	b00d      	add	sp, #52	; 0x34
 80064ac:	ecbd 8b02 	vpop	{d8}
 80064b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064b4:	4642      	mov	r2, r8
 80064b6:	464b      	mov	r3, r9
 80064b8:	4640      	mov	r0, r8
 80064ba:	4649      	mov	r1, r9
 80064bc:	f7fa fb0e 	bl	8000adc <__aeabi_dcmpun>
 80064c0:	b140      	cbz	r0, 80064d4 <_printf_float+0xf0>
 80064c2:	464b      	mov	r3, r9
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	bfbc      	itt	lt
 80064c8:	232d      	movlt	r3, #45	; 0x2d
 80064ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80064ce:	487f      	ldr	r0, [pc, #508]	; (80066cc <_printf_float+0x2e8>)
 80064d0:	4b7f      	ldr	r3, [pc, #508]	; (80066d0 <_printf_float+0x2ec>)
 80064d2:	e7d1      	b.n	8006478 <_printf_float+0x94>
 80064d4:	6863      	ldr	r3, [r4, #4]
 80064d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80064da:	9206      	str	r2, [sp, #24]
 80064dc:	1c5a      	adds	r2, r3, #1
 80064de:	d13f      	bne.n	8006560 <_printf_float+0x17c>
 80064e0:	2306      	movs	r3, #6
 80064e2:	6063      	str	r3, [r4, #4]
 80064e4:	9b05      	ldr	r3, [sp, #20]
 80064e6:	6861      	ldr	r1, [r4, #4]
 80064e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80064ec:	2300      	movs	r3, #0
 80064ee:	9303      	str	r3, [sp, #12]
 80064f0:	ab0a      	add	r3, sp, #40	; 0x28
 80064f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 80064f6:	ab09      	add	r3, sp, #36	; 0x24
 80064f8:	ec49 8b10 	vmov	d0, r8, r9
 80064fc:	9300      	str	r3, [sp, #0]
 80064fe:	6022      	str	r2, [r4, #0]
 8006500:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006504:	4628      	mov	r0, r5
 8006506:	f7ff fecd 	bl	80062a4 <__cvt>
 800650a:	9b06      	ldr	r3, [sp, #24]
 800650c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800650e:	2b47      	cmp	r3, #71	; 0x47
 8006510:	4680      	mov	r8, r0
 8006512:	d108      	bne.n	8006526 <_printf_float+0x142>
 8006514:	1cc8      	adds	r0, r1, #3
 8006516:	db02      	blt.n	800651e <_printf_float+0x13a>
 8006518:	6863      	ldr	r3, [r4, #4]
 800651a:	4299      	cmp	r1, r3
 800651c:	dd41      	ble.n	80065a2 <_printf_float+0x1be>
 800651e:	f1ab 0b02 	sub.w	fp, fp, #2
 8006522:	fa5f fb8b 	uxtb.w	fp, fp
 8006526:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800652a:	d820      	bhi.n	800656e <_printf_float+0x18a>
 800652c:	3901      	subs	r1, #1
 800652e:	465a      	mov	r2, fp
 8006530:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006534:	9109      	str	r1, [sp, #36]	; 0x24
 8006536:	f7ff ff17 	bl	8006368 <__exponent>
 800653a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800653c:	1813      	adds	r3, r2, r0
 800653e:	2a01      	cmp	r2, #1
 8006540:	4681      	mov	r9, r0
 8006542:	6123      	str	r3, [r4, #16]
 8006544:	dc02      	bgt.n	800654c <_printf_float+0x168>
 8006546:	6822      	ldr	r2, [r4, #0]
 8006548:	07d2      	lsls	r2, r2, #31
 800654a:	d501      	bpl.n	8006550 <_printf_float+0x16c>
 800654c:	3301      	adds	r3, #1
 800654e:	6123      	str	r3, [r4, #16]
 8006550:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006554:	2b00      	cmp	r3, #0
 8006556:	d09c      	beq.n	8006492 <_printf_float+0xae>
 8006558:	232d      	movs	r3, #45	; 0x2d
 800655a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800655e:	e798      	b.n	8006492 <_printf_float+0xae>
 8006560:	9a06      	ldr	r2, [sp, #24]
 8006562:	2a47      	cmp	r2, #71	; 0x47
 8006564:	d1be      	bne.n	80064e4 <_printf_float+0x100>
 8006566:	2b00      	cmp	r3, #0
 8006568:	d1bc      	bne.n	80064e4 <_printf_float+0x100>
 800656a:	2301      	movs	r3, #1
 800656c:	e7b9      	b.n	80064e2 <_printf_float+0xfe>
 800656e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006572:	d118      	bne.n	80065a6 <_printf_float+0x1c2>
 8006574:	2900      	cmp	r1, #0
 8006576:	6863      	ldr	r3, [r4, #4]
 8006578:	dd0b      	ble.n	8006592 <_printf_float+0x1ae>
 800657a:	6121      	str	r1, [r4, #16]
 800657c:	b913      	cbnz	r3, 8006584 <_printf_float+0x1a0>
 800657e:	6822      	ldr	r2, [r4, #0]
 8006580:	07d0      	lsls	r0, r2, #31
 8006582:	d502      	bpl.n	800658a <_printf_float+0x1a6>
 8006584:	3301      	adds	r3, #1
 8006586:	440b      	add	r3, r1
 8006588:	6123      	str	r3, [r4, #16]
 800658a:	65a1      	str	r1, [r4, #88]	; 0x58
 800658c:	f04f 0900 	mov.w	r9, #0
 8006590:	e7de      	b.n	8006550 <_printf_float+0x16c>
 8006592:	b913      	cbnz	r3, 800659a <_printf_float+0x1b6>
 8006594:	6822      	ldr	r2, [r4, #0]
 8006596:	07d2      	lsls	r2, r2, #31
 8006598:	d501      	bpl.n	800659e <_printf_float+0x1ba>
 800659a:	3302      	adds	r3, #2
 800659c:	e7f4      	b.n	8006588 <_printf_float+0x1a4>
 800659e:	2301      	movs	r3, #1
 80065a0:	e7f2      	b.n	8006588 <_printf_float+0x1a4>
 80065a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80065a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065a8:	4299      	cmp	r1, r3
 80065aa:	db05      	blt.n	80065b8 <_printf_float+0x1d4>
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	6121      	str	r1, [r4, #16]
 80065b0:	07d8      	lsls	r0, r3, #31
 80065b2:	d5ea      	bpl.n	800658a <_printf_float+0x1a6>
 80065b4:	1c4b      	adds	r3, r1, #1
 80065b6:	e7e7      	b.n	8006588 <_printf_float+0x1a4>
 80065b8:	2900      	cmp	r1, #0
 80065ba:	bfd4      	ite	le
 80065bc:	f1c1 0202 	rsble	r2, r1, #2
 80065c0:	2201      	movgt	r2, #1
 80065c2:	4413      	add	r3, r2
 80065c4:	e7e0      	b.n	8006588 <_printf_float+0x1a4>
 80065c6:	6823      	ldr	r3, [r4, #0]
 80065c8:	055a      	lsls	r2, r3, #21
 80065ca:	d407      	bmi.n	80065dc <_printf_float+0x1f8>
 80065cc:	6923      	ldr	r3, [r4, #16]
 80065ce:	4642      	mov	r2, r8
 80065d0:	4631      	mov	r1, r6
 80065d2:	4628      	mov	r0, r5
 80065d4:	47b8      	blx	r7
 80065d6:	3001      	adds	r0, #1
 80065d8:	d12c      	bne.n	8006634 <_printf_float+0x250>
 80065da:	e764      	b.n	80064a6 <_printf_float+0xc2>
 80065dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80065e0:	f240 80e0 	bls.w	80067a4 <_printf_float+0x3c0>
 80065e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065e8:	2200      	movs	r2, #0
 80065ea:	2300      	movs	r3, #0
 80065ec:	f7fa fa44 	bl	8000a78 <__aeabi_dcmpeq>
 80065f0:	2800      	cmp	r0, #0
 80065f2:	d034      	beq.n	800665e <_printf_float+0x27a>
 80065f4:	4a37      	ldr	r2, [pc, #220]	; (80066d4 <_printf_float+0x2f0>)
 80065f6:	2301      	movs	r3, #1
 80065f8:	4631      	mov	r1, r6
 80065fa:	4628      	mov	r0, r5
 80065fc:	47b8      	blx	r7
 80065fe:	3001      	adds	r0, #1
 8006600:	f43f af51 	beq.w	80064a6 <_printf_float+0xc2>
 8006604:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006608:	429a      	cmp	r2, r3
 800660a:	db02      	blt.n	8006612 <_printf_float+0x22e>
 800660c:	6823      	ldr	r3, [r4, #0]
 800660e:	07d8      	lsls	r0, r3, #31
 8006610:	d510      	bpl.n	8006634 <_printf_float+0x250>
 8006612:	ee18 3a10 	vmov	r3, s16
 8006616:	4652      	mov	r2, sl
 8006618:	4631      	mov	r1, r6
 800661a:	4628      	mov	r0, r5
 800661c:	47b8      	blx	r7
 800661e:	3001      	adds	r0, #1
 8006620:	f43f af41 	beq.w	80064a6 <_printf_float+0xc2>
 8006624:	f04f 0800 	mov.w	r8, #0
 8006628:	f104 091a 	add.w	r9, r4, #26
 800662c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800662e:	3b01      	subs	r3, #1
 8006630:	4543      	cmp	r3, r8
 8006632:	dc09      	bgt.n	8006648 <_printf_float+0x264>
 8006634:	6823      	ldr	r3, [r4, #0]
 8006636:	079b      	lsls	r3, r3, #30
 8006638:	f100 8105 	bmi.w	8006846 <_printf_float+0x462>
 800663c:	68e0      	ldr	r0, [r4, #12]
 800663e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006640:	4298      	cmp	r0, r3
 8006642:	bfb8      	it	lt
 8006644:	4618      	movlt	r0, r3
 8006646:	e730      	b.n	80064aa <_printf_float+0xc6>
 8006648:	2301      	movs	r3, #1
 800664a:	464a      	mov	r2, r9
 800664c:	4631      	mov	r1, r6
 800664e:	4628      	mov	r0, r5
 8006650:	47b8      	blx	r7
 8006652:	3001      	adds	r0, #1
 8006654:	f43f af27 	beq.w	80064a6 <_printf_float+0xc2>
 8006658:	f108 0801 	add.w	r8, r8, #1
 800665c:	e7e6      	b.n	800662c <_printf_float+0x248>
 800665e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006660:	2b00      	cmp	r3, #0
 8006662:	dc39      	bgt.n	80066d8 <_printf_float+0x2f4>
 8006664:	4a1b      	ldr	r2, [pc, #108]	; (80066d4 <_printf_float+0x2f0>)
 8006666:	2301      	movs	r3, #1
 8006668:	4631      	mov	r1, r6
 800666a:	4628      	mov	r0, r5
 800666c:	47b8      	blx	r7
 800666e:	3001      	adds	r0, #1
 8006670:	f43f af19 	beq.w	80064a6 <_printf_float+0xc2>
 8006674:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006678:	4313      	orrs	r3, r2
 800667a:	d102      	bne.n	8006682 <_printf_float+0x29e>
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	07d9      	lsls	r1, r3, #31
 8006680:	d5d8      	bpl.n	8006634 <_printf_float+0x250>
 8006682:	ee18 3a10 	vmov	r3, s16
 8006686:	4652      	mov	r2, sl
 8006688:	4631      	mov	r1, r6
 800668a:	4628      	mov	r0, r5
 800668c:	47b8      	blx	r7
 800668e:	3001      	adds	r0, #1
 8006690:	f43f af09 	beq.w	80064a6 <_printf_float+0xc2>
 8006694:	f04f 0900 	mov.w	r9, #0
 8006698:	f104 0a1a 	add.w	sl, r4, #26
 800669c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800669e:	425b      	negs	r3, r3
 80066a0:	454b      	cmp	r3, r9
 80066a2:	dc01      	bgt.n	80066a8 <_printf_float+0x2c4>
 80066a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066a6:	e792      	b.n	80065ce <_printf_float+0x1ea>
 80066a8:	2301      	movs	r3, #1
 80066aa:	4652      	mov	r2, sl
 80066ac:	4631      	mov	r1, r6
 80066ae:	4628      	mov	r0, r5
 80066b0:	47b8      	blx	r7
 80066b2:	3001      	adds	r0, #1
 80066b4:	f43f aef7 	beq.w	80064a6 <_printf_float+0xc2>
 80066b8:	f109 0901 	add.w	r9, r9, #1
 80066bc:	e7ee      	b.n	800669c <_printf_float+0x2b8>
 80066be:	bf00      	nop
 80066c0:	7fefffff 	.word	0x7fefffff
 80066c4:	0800938c 	.word	0x0800938c
 80066c8:	08009390 	.word	0x08009390
 80066cc:	08009398 	.word	0x08009398
 80066d0:	08009394 	.word	0x08009394
 80066d4:	0800939c 	.word	0x0800939c
 80066d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80066da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066dc:	429a      	cmp	r2, r3
 80066de:	bfa8      	it	ge
 80066e0:	461a      	movge	r2, r3
 80066e2:	2a00      	cmp	r2, #0
 80066e4:	4691      	mov	r9, r2
 80066e6:	dc37      	bgt.n	8006758 <_printf_float+0x374>
 80066e8:	f04f 0b00 	mov.w	fp, #0
 80066ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80066f0:	f104 021a 	add.w	r2, r4, #26
 80066f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80066f6:	9305      	str	r3, [sp, #20]
 80066f8:	eba3 0309 	sub.w	r3, r3, r9
 80066fc:	455b      	cmp	r3, fp
 80066fe:	dc33      	bgt.n	8006768 <_printf_float+0x384>
 8006700:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006704:	429a      	cmp	r2, r3
 8006706:	db3b      	blt.n	8006780 <_printf_float+0x39c>
 8006708:	6823      	ldr	r3, [r4, #0]
 800670a:	07da      	lsls	r2, r3, #31
 800670c:	d438      	bmi.n	8006780 <_printf_float+0x39c>
 800670e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006710:	9a05      	ldr	r2, [sp, #20]
 8006712:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006714:	1a9a      	subs	r2, r3, r2
 8006716:	eba3 0901 	sub.w	r9, r3, r1
 800671a:	4591      	cmp	r9, r2
 800671c:	bfa8      	it	ge
 800671e:	4691      	movge	r9, r2
 8006720:	f1b9 0f00 	cmp.w	r9, #0
 8006724:	dc35      	bgt.n	8006792 <_printf_float+0x3ae>
 8006726:	f04f 0800 	mov.w	r8, #0
 800672a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800672e:	f104 0a1a 	add.w	sl, r4, #26
 8006732:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006736:	1a9b      	subs	r3, r3, r2
 8006738:	eba3 0309 	sub.w	r3, r3, r9
 800673c:	4543      	cmp	r3, r8
 800673e:	f77f af79 	ble.w	8006634 <_printf_float+0x250>
 8006742:	2301      	movs	r3, #1
 8006744:	4652      	mov	r2, sl
 8006746:	4631      	mov	r1, r6
 8006748:	4628      	mov	r0, r5
 800674a:	47b8      	blx	r7
 800674c:	3001      	adds	r0, #1
 800674e:	f43f aeaa 	beq.w	80064a6 <_printf_float+0xc2>
 8006752:	f108 0801 	add.w	r8, r8, #1
 8006756:	e7ec      	b.n	8006732 <_printf_float+0x34e>
 8006758:	4613      	mov	r3, r2
 800675a:	4631      	mov	r1, r6
 800675c:	4642      	mov	r2, r8
 800675e:	4628      	mov	r0, r5
 8006760:	47b8      	blx	r7
 8006762:	3001      	adds	r0, #1
 8006764:	d1c0      	bne.n	80066e8 <_printf_float+0x304>
 8006766:	e69e      	b.n	80064a6 <_printf_float+0xc2>
 8006768:	2301      	movs	r3, #1
 800676a:	4631      	mov	r1, r6
 800676c:	4628      	mov	r0, r5
 800676e:	9205      	str	r2, [sp, #20]
 8006770:	47b8      	blx	r7
 8006772:	3001      	adds	r0, #1
 8006774:	f43f ae97 	beq.w	80064a6 <_printf_float+0xc2>
 8006778:	9a05      	ldr	r2, [sp, #20]
 800677a:	f10b 0b01 	add.w	fp, fp, #1
 800677e:	e7b9      	b.n	80066f4 <_printf_float+0x310>
 8006780:	ee18 3a10 	vmov	r3, s16
 8006784:	4652      	mov	r2, sl
 8006786:	4631      	mov	r1, r6
 8006788:	4628      	mov	r0, r5
 800678a:	47b8      	blx	r7
 800678c:	3001      	adds	r0, #1
 800678e:	d1be      	bne.n	800670e <_printf_float+0x32a>
 8006790:	e689      	b.n	80064a6 <_printf_float+0xc2>
 8006792:	9a05      	ldr	r2, [sp, #20]
 8006794:	464b      	mov	r3, r9
 8006796:	4442      	add	r2, r8
 8006798:	4631      	mov	r1, r6
 800679a:	4628      	mov	r0, r5
 800679c:	47b8      	blx	r7
 800679e:	3001      	adds	r0, #1
 80067a0:	d1c1      	bne.n	8006726 <_printf_float+0x342>
 80067a2:	e680      	b.n	80064a6 <_printf_float+0xc2>
 80067a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067a6:	2a01      	cmp	r2, #1
 80067a8:	dc01      	bgt.n	80067ae <_printf_float+0x3ca>
 80067aa:	07db      	lsls	r3, r3, #31
 80067ac:	d538      	bpl.n	8006820 <_printf_float+0x43c>
 80067ae:	2301      	movs	r3, #1
 80067b0:	4642      	mov	r2, r8
 80067b2:	4631      	mov	r1, r6
 80067b4:	4628      	mov	r0, r5
 80067b6:	47b8      	blx	r7
 80067b8:	3001      	adds	r0, #1
 80067ba:	f43f ae74 	beq.w	80064a6 <_printf_float+0xc2>
 80067be:	ee18 3a10 	vmov	r3, s16
 80067c2:	4652      	mov	r2, sl
 80067c4:	4631      	mov	r1, r6
 80067c6:	4628      	mov	r0, r5
 80067c8:	47b8      	blx	r7
 80067ca:	3001      	adds	r0, #1
 80067cc:	f43f ae6b 	beq.w	80064a6 <_printf_float+0xc2>
 80067d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067d4:	2200      	movs	r2, #0
 80067d6:	2300      	movs	r3, #0
 80067d8:	f7fa f94e 	bl	8000a78 <__aeabi_dcmpeq>
 80067dc:	b9d8      	cbnz	r0, 8006816 <_printf_float+0x432>
 80067de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067e0:	f108 0201 	add.w	r2, r8, #1
 80067e4:	3b01      	subs	r3, #1
 80067e6:	4631      	mov	r1, r6
 80067e8:	4628      	mov	r0, r5
 80067ea:	47b8      	blx	r7
 80067ec:	3001      	adds	r0, #1
 80067ee:	d10e      	bne.n	800680e <_printf_float+0x42a>
 80067f0:	e659      	b.n	80064a6 <_printf_float+0xc2>
 80067f2:	2301      	movs	r3, #1
 80067f4:	4652      	mov	r2, sl
 80067f6:	4631      	mov	r1, r6
 80067f8:	4628      	mov	r0, r5
 80067fa:	47b8      	blx	r7
 80067fc:	3001      	adds	r0, #1
 80067fe:	f43f ae52 	beq.w	80064a6 <_printf_float+0xc2>
 8006802:	f108 0801 	add.w	r8, r8, #1
 8006806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006808:	3b01      	subs	r3, #1
 800680a:	4543      	cmp	r3, r8
 800680c:	dcf1      	bgt.n	80067f2 <_printf_float+0x40e>
 800680e:	464b      	mov	r3, r9
 8006810:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006814:	e6dc      	b.n	80065d0 <_printf_float+0x1ec>
 8006816:	f04f 0800 	mov.w	r8, #0
 800681a:	f104 0a1a 	add.w	sl, r4, #26
 800681e:	e7f2      	b.n	8006806 <_printf_float+0x422>
 8006820:	2301      	movs	r3, #1
 8006822:	4642      	mov	r2, r8
 8006824:	e7df      	b.n	80067e6 <_printf_float+0x402>
 8006826:	2301      	movs	r3, #1
 8006828:	464a      	mov	r2, r9
 800682a:	4631      	mov	r1, r6
 800682c:	4628      	mov	r0, r5
 800682e:	47b8      	blx	r7
 8006830:	3001      	adds	r0, #1
 8006832:	f43f ae38 	beq.w	80064a6 <_printf_float+0xc2>
 8006836:	f108 0801 	add.w	r8, r8, #1
 800683a:	68e3      	ldr	r3, [r4, #12]
 800683c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800683e:	1a5b      	subs	r3, r3, r1
 8006840:	4543      	cmp	r3, r8
 8006842:	dcf0      	bgt.n	8006826 <_printf_float+0x442>
 8006844:	e6fa      	b.n	800663c <_printf_float+0x258>
 8006846:	f04f 0800 	mov.w	r8, #0
 800684a:	f104 0919 	add.w	r9, r4, #25
 800684e:	e7f4      	b.n	800683a <_printf_float+0x456>

08006850 <_printf_common>:
 8006850:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006854:	4616      	mov	r6, r2
 8006856:	4699      	mov	r9, r3
 8006858:	688a      	ldr	r2, [r1, #8]
 800685a:	690b      	ldr	r3, [r1, #16]
 800685c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006860:	4293      	cmp	r3, r2
 8006862:	bfb8      	it	lt
 8006864:	4613      	movlt	r3, r2
 8006866:	6033      	str	r3, [r6, #0]
 8006868:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800686c:	4607      	mov	r7, r0
 800686e:	460c      	mov	r4, r1
 8006870:	b10a      	cbz	r2, 8006876 <_printf_common+0x26>
 8006872:	3301      	adds	r3, #1
 8006874:	6033      	str	r3, [r6, #0]
 8006876:	6823      	ldr	r3, [r4, #0]
 8006878:	0699      	lsls	r1, r3, #26
 800687a:	bf42      	ittt	mi
 800687c:	6833      	ldrmi	r3, [r6, #0]
 800687e:	3302      	addmi	r3, #2
 8006880:	6033      	strmi	r3, [r6, #0]
 8006882:	6825      	ldr	r5, [r4, #0]
 8006884:	f015 0506 	ands.w	r5, r5, #6
 8006888:	d106      	bne.n	8006898 <_printf_common+0x48>
 800688a:	f104 0a19 	add.w	sl, r4, #25
 800688e:	68e3      	ldr	r3, [r4, #12]
 8006890:	6832      	ldr	r2, [r6, #0]
 8006892:	1a9b      	subs	r3, r3, r2
 8006894:	42ab      	cmp	r3, r5
 8006896:	dc26      	bgt.n	80068e6 <_printf_common+0x96>
 8006898:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800689c:	1e13      	subs	r3, r2, #0
 800689e:	6822      	ldr	r2, [r4, #0]
 80068a0:	bf18      	it	ne
 80068a2:	2301      	movne	r3, #1
 80068a4:	0692      	lsls	r2, r2, #26
 80068a6:	d42b      	bmi.n	8006900 <_printf_common+0xb0>
 80068a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80068ac:	4649      	mov	r1, r9
 80068ae:	4638      	mov	r0, r7
 80068b0:	47c0      	blx	r8
 80068b2:	3001      	adds	r0, #1
 80068b4:	d01e      	beq.n	80068f4 <_printf_common+0xa4>
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	68e5      	ldr	r5, [r4, #12]
 80068ba:	6832      	ldr	r2, [r6, #0]
 80068bc:	f003 0306 	and.w	r3, r3, #6
 80068c0:	2b04      	cmp	r3, #4
 80068c2:	bf08      	it	eq
 80068c4:	1aad      	subeq	r5, r5, r2
 80068c6:	68a3      	ldr	r3, [r4, #8]
 80068c8:	6922      	ldr	r2, [r4, #16]
 80068ca:	bf0c      	ite	eq
 80068cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068d0:	2500      	movne	r5, #0
 80068d2:	4293      	cmp	r3, r2
 80068d4:	bfc4      	itt	gt
 80068d6:	1a9b      	subgt	r3, r3, r2
 80068d8:	18ed      	addgt	r5, r5, r3
 80068da:	2600      	movs	r6, #0
 80068dc:	341a      	adds	r4, #26
 80068de:	42b5      	cmp	r5, r6
 80068e0:	d11a      	bne.n	8006918 <_printf_common+0xc8>
 80068e2:	2000      	movs	r0, #0
 80068e4:	e008      	b.n	80068f8 <_printf_common+0xa8>
 80068e6:	2301      	movs	r3, #1
 80068e8:	4652      	mov	r2, sl
 80068ea:	4649      	mov	r1, r9
 80068ec:	4638      	mov	r0, r7
 80068ee:	47c0      	blx	r8
 80068f0:	3001      	adds	r0, #1
 80068f2:	d103      	bne.n	80068fc <_printf_common+0xac>
 80068f4:	f04f 30ff 	mov.w	r0, #4294967295
 80068f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068fc:	3501      	adds	r5, #1
 80068fe:	e7c6      	b.n	800688e <_printf_common+0x3e>
 8006900:	18e1      	adds	r1, r4, r3
 8006902:	1c5a      	adds	r2, r3, #1
 8006904:	2030      	movs	r0, #48	; 0x30
 8006906:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800690a:	4422      	add	r2, r4
 800690c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006910:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006914:	3302      	adds	r3, #2
 8006916:	e7c7      	b.n	80068a8 <_printf_common+0x58>
 8006918:	2301      	movs	r3, #1
 800691a:	4622      	mov	r2, r4
 800691c:	4649      	mov	r1, r9
 800691e:	4638      	mov	r0, r7
 8006920:	47c0      	blx	r8
 8006922:	3001      	adds	r0, #1
 8006924:	d0e6      	beq.n	80068f4 <_printf_common+0xa4>
 8006926:	3601      	adds	r6, #1
 8006928:	e7d9      	b.n	80068de <_printf_common+0x8e>
	...

0800692c <_printf_i>:
 800692c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006930:	7e0f      	ldrb	r7, [r1, #24]
 8006932:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006934:	2f78      	cmp	r7, #120	; 0x78
 8006936:	4691      	mov	r9, r2
 8006938:	4680      	mov	r8, r0
 800693a:	460c      	mov	r4, r1
 800693c:	469a      	mov	sl, r3
 800693e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006942:	d807      	bhi.n	8006954 <_printf_i+0x28>
 8006944:	2f62      	cmp	r7, #98	; 0x62
 8006946:	d80a      	bhi.n	800695e <_printf_i+0x32>
 8006948:	2f00      	cmp	r7, #0
 800694a:	f000 80d8 	beq.w	8006afe <_printf_i+0x1d2>
 800694e:	2f58      	cmp	r7, #88	; 0x58
 8006950:	f000 80a3 	beq.w	8006a9a <_printf_i+0x16e>
 8006954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006958:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800695c:	e03a      	b.n	80069d4 <_printf_i+0xa8>
 800695e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006962:	2b15      	cmp	r3, #21
 8006964:	d8f6      	bhi.n	8006954 <_printf_i+0x28>
 8006966:	a101      	add	r1, pc, #4	; (adr r1, 800696c <_printf_i+0x40>)
 8006968:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800696c:	080069c5 	.word	0x080069c5
 8006970:	080069d9 	.word	0x080069d9
 8006974:	08006955 	.word	0x08006955
 8006978:	08006955 	.word	0x08006955
 800697c:	08006955 	.word	0x08006955
 8006980:	08006955 	.word	0x08006955
 8006984:	080069d9 	.word	0x080069d9
 8006988:	08006955 	.word	0x08006955
 800698c:	08006955 	.word	0x08006955
 8006990:	08006955 	.word	0x08006955
 8006994:	08006955 	.word	0x08006955
 8006998:	08006ae5 	.word	0x08006ae5
 800699c:	08006a09 	.word	0x08006a09
 80069a0:	08006ac7 	.word	0x08006ac7
 80069a4:	08006955 	.word	0x08006955
 80069a8:	08006955 	.word	0x08006955
 80069ac:	08006b07 	.word	0x08006b07
 80069b0:	08006955 	.word	0x08006955
 80069b4:	08006a09 	.word	0x08006a09
 80069b8:	08006955 	.word	0x08006955
 80069bc:	08006955 	.word	0x08006955
 80069c0:	08006acf 	.word	0x08006acf
 80069c4:	682b      	ldr	r3, [r5, #0]
 80069c6:	1d1a      	adds	r2, r3, #4
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	602a      	str	r2, [r5, #0]
 80069cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80069d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069d4:	2301      	movs	r3, #1
 80069d6:	e0a3      	b.n	8006b20 <_printf_i+0x1f4>
 80069d8:	6820      	ldr	r0, [r4, #0]
 80069da:	6829      	ldr	r1, [r5, #0]
 80069dc:	0606      	lsls	r6, r0, #24
 80069de:	f101 0304 	add.w	r3, r1, #4
 80069e2:	d50a      	bpl.n	80069fa <_printf_i+0xce>
 80069e4:	680e      	ldr	r6, [r1, #0]
 80069e6:	602b      	str	r3, [r5, #0]
 80069e8:	2e00      	cmp	r6, #0
 80069ea:	da03      	bge.n	80069f4 <_printf_i+0xc8>
 80069ec:	232d      	movs	r3, #45	; 0x2d
 80069ee:	4276      	negs	r6, r6
 80069f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069f4:	485e      	ldr	r0, [pc, #376]	; (8006b70 <_printf_i+0x244>)
 80069f6:	230a      	movs	r3, #10
 80069f8:	e019      	b.n	8006a2e <_printf_i+0x102>
 80069fa:	680e      	ldr	r6, [r1, #0]
 80069fc:	602b      	str	r3, [r5, #0]
 80069fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006a02:	bf18      	it	ne
 8006a04:	b236      	sxthne	r6, r6
 8006a06:	e7ef      	b.n	80069e8 <_printf_i+0xbc>
 8006a08:	682b      	ldr	r3, [r5, #0]
 8006a0a:	6820      	ldr	r0, [r4, #0]
 8006a0c:	1d19      	adds	r1, r3, #4
 8006a0e:	6029      	str	r1, [r5, #0]
 8006a10:	0601      	lsls	r1, r0, #24
 8006a12:	d501      	bpl.n	8006a18 <_printf_i+0xec>
 8006a14:	681e      	ldr	r6, [r3, #0]
 8006a16:	e002      	b.n	8006a1e <_printf_i+0xf2>
 8006a18:	0646      	lsls	r6, r0, #25
 8006a1a:	d5fb      	bpl.n	8006a14 <_printf_i+0xe8>
 8006a1c:	881e      	ldrh	r6, [r3, #0]
 8006a1e:	4854      	ldr	r0, [pc, #336]	; (8006b70 <_printf_i+0x244>)
 8006a20:	2f6f      	cmp	r7, #111	; 0x6f
 8006a22:	bf0c      	ite	eq
 8006a24:	2308      	moveq	r3, #8
 8006a26:	230a      	movne	r3, #10
 8006a28:	2100      	movs	r1, #0
 8006a2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006a2e:	6865      	ldr	r5, [r4, #4]
 8006a30:	60a5      	str	r5, [r4, #8]
 8006a32:	2d00      	cmp	r5, #0
 8006a34:	bfa2      	ittt	ge
 8006a36:	6821      	ldrge	r1, [r4, #0]
 8006a38:	f021 0104 	bicge.w	r1, r1, #4
 8006a3c:	6021      	strge	r1, [r4, #0]
 8006a3e:	b90e      	cbnz	r6, 8006a44 <_printf_i+0x118>
 8006a40:	2d00      	cmp	r5, #0
 8006a42:	d04d      	beq.n	8006ae0 <_printf_i+0x1b4>
 8006a44:	4615      	mov	r5, r2
 8006a46:	fbb6 f1f3 	udiv	r1, r6, r3
 8006a4a:	fb03 6711 	mls	r7, r3, r1, r6
 8006a4e:	5dc7      	ldrb	r7, [r0, r7]
 8006a50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006a54:	4637      	mov	r7, r6
 8006a56:	42bb      	cmp	r3, r7
 8006a58:	460e      	mov	r6, r1
 8006a5a:	d9f4      	bls.n	8006a46 <_printf_i+0x11a>
 8006a5c:	2b08      	cmp	r3, #8
 8006a5e:	d10b      	bne.n	8006a78 <_printf_i+0x14c>
 8006a60:	6823      	ldr	r3, [r4, #0]
 8006a62:	07de      	lsls	r6, r3, #31
 8006a64:	d508      	bpl.n	8006a78 <_printf_i+0x14c>
 8006a66:	6923      	ldr	r3, [r4, #16]
 8006a68:	6861      	ldr	r1, [r4, #4]
 8006a6a:	4299      	cmp	r1, r3
 8006a6c:	bfde      	ittt	le
 8006a6e:	2330      	movle	r3, #48	; 0x30
 8006a70:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a74:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006a78:	1b52      	subs	r2, r2, r5
 8006a7a:	6122      	str	r2, [r4, #16]
 8006a7c:	f8cd a000 	str.w	sl, [sp]
 8006a80:	464b      	mov	r3, r9
 8006a82:	aa03      	add	r2, sp, #12
 8006a84:	4621      	mov	r1, r4
 8006a86:	4640      	mov	r0, r8
 8006a88:	f7ff fee2 	bl	8006850 <_printf_common>
 8006a8c:	3001      	adds	r0, #1
 8006a8e:	d14c      	bne.n	8006b2a <_printf_i+0x1fe>
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295
 8006a94:	b004      	add	sp, #16
 8006a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a9a:	4835      	ldr	r0, [pc, #212]	; (8006b70 <_printf_i+0x244>)
 8006a9c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006aa0:	6829      	ldr	r1, [r5, #0]
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006aa8:	6029      	str	r1, [r5, #0]
 8006aaa:	061d      	lsls	r5, r3, #24
 8006aac:	d514      	bpl.n	8006ad8 <_printf_i+0x1ac>
 8006aae:	07df      	lsls	r7, r3, #31
 8006ab0:	bf44      	itt	mi
 8006ab2:	f043 0320 	orrmi.w	r3, r3, #32
 8006ab6:	6023      	strmi	r3, [r4, #0]
 8006ab8:	b91e      	cbnz	r6, 8006ac2 <_printf_i+0x196>
 8006aba:	6823      	ldr	r3, [r4, #0]
 8006abc:	f023 0320 	bic.w	r3, r3, #32
 8006ac0:	6023      	str	r3, [r4, #0]
 8006ac2:	2310      	movs	r3, #16
 8006ac4:	e7b0      	b.n	8006a28 <_printf_i+0xfc>
 8006ac6:	6823      	ldr	r3, [r4, #0]
 8006ac8:	f043 0320 	orr.w	r3, r3, #32
 8006acc:	6023      	str	r3, [r4, #0]
 8006ace:	2378      	movs	r3, #120	; 0x78
 8006ad0:	4828      	ldr	r0, [pc, #160]	; (8006b74 <_printf_i+0x248>)
 8006ad2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006ad6:	e7e3      	b.n	8006aa0 <_printf_i+0x174>
 8006ad8:	0659      	lsls	r1, r3, #25
 8006ada:	bf48      	it	mi
 8006adc:	b2b6      	uxthmi	r6, r6
 8006ade:	e7e6      	b.n	8006aae <_printf_i+0x182>
 8006ae0:	4615      	mov	r5, r2
 8006ae2:	e7bb      	b.n	8006a5c <_printf_i+0x130>
 8006ae4:	682b      	ldr	r3, [r5, #0]
 8006ae6:	6826      	ldr	r6, [r4, #0]
 8006ae8:	6961      	ldr	r1, [r4, #20]
 8006aea:	1d18      	adds	r0, r3, #4
 8006aec:	6028      	str	r0, [r5, #0]
 8006aee:	0635      	lsls	r5, r6, #24
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	d501      	bpl.n	8006af8 <_printf_i+0x1cc>
 8006af4:	6019      	str	r1, [r3, #0]
 8006af6:	e002      	b.n	8006afe <_printf_i+0x1d2>
 8006af8:	0670      	lsls	r0, r6, #25
 8006afa:	d5fb      	bpl.n	8006af4 <_printf_i+0x1c8>
 8006afc:	8019      	strh	r1, [r3, #0]
 8006afe:	2300      	movs	r3, #0
 8006b00:	6123      	str	r3, [r4, #16]
 8006b02:	4615      	mov	r5, r2
 8006b04:	e7ba      	b.n	8006a7c <_printf_i+0x150>
 8006b06:	682b      	ldr	r3, [r5, #0]
 8006b08:	1d1a      	adds	r2, r3, #4
 8006b0a:	602a      	str	r2, [r5, #0]
 8006b0c:	681d      	ldr	r5, [r3, #0]
 8006b0e:	6862      	ldr	r2, [r4, #4]
 8006b10:	2100      	movs	r1, #0
 8006b12:	4628      	mov	r0, r5
 8006b14:	f7f9 fb3c 	bl	8000190 <memchr>
 8006b18:	b108      	cbz	r0, 8006b1e <_printf_i+0x1f2>
 8006b1a:	1b40      	subs	r0, r0, r5
 8006b1c:	6060      	str	r0, [r4, #4]
 8006b1e:	6863      	ldr	r3, [r4, #4]
 8006b20:	6123      	str	r3, [r4, #16]
 8006b22:	2300      	movs	r3, #0
 8006b24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b28:	e7a8      	b.n	8006a7c <_printf_i+0x150>
 8006b2a:	6923      	ldr	r3, [r4, #16]
 8006b2c:	462a      	mov	r2, r5
 8006b2e:	4649      	mov	r1, r9
 8006b30:	4640      	mov	r0, r8
 8006b32:	47d0      	blx	sl
 8006b34:	3001      	adds	r0, #1
 8006b36:	d0ab      	beq.n	8006a90 <_printf_i+0x164>
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	079b      	lsls	r3, r3, #30
 8006b3c:	d413      	bmi.n	8006b66 <_printf_i+0x23a>
 8006b3e:	68e0      	ldr	r0, [r4, #12]
 8006b40:	9b03      	ldr	r3, [sp, #12]
 8006b42:	4298      	cmp	r0, r3
 8006b44:	bfb8      	it	lt
 8006b46:	4618      	movlt	r0, r3
 8006b48:	e7a4      	b.n	8006a94 <_printf_i+0x168>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	4632      	mov	r2, r6
 8006b4e:	4649      	mov	r1, r9
 8006b50:	4640      	mov	r0, r8
 8006b52:	47d0      	blx	sl
 8006b54:	3001      	adds	r0, #1
 8006b56:	d09b      	beq.n	8006a90 <_printf_i+0x164>
 8006b58:	3501      	adds	r5, #1
 8006b5a:	68e3      	ldr	r3, [r4, #12]
 8006b5c:	9903      	ldr	r1, [sp, #12]
 8006b5e:	1a5b      	subs	r3, r3, r1
 8006b60:	42ab      	cmp	r3, r5
 8006b62:	dcf2      	bgt.n	8006b4a <_printf_i+0x21e>
 8006b64:	e7eb      	b.n	8006b3e <_printf_i+0x212>
 8006b66:	2500      	movs	r5, #0
 8006b68:	f104 0619 	add.w	r6, r4, #25
 8006b6c:	e7f5      	b.n	8006b5a <_printf_i+0x22e>
 8006b6e:	bf00      	nop
 8006b70:	0800939e 	.word	0x0800939e
 8006b74:	080093af 	.word	0x080093af

08006b78 <iprintf>:
 8006b78:	b40f      	push	{r0, r1, r2, r3}
 8006b7a:	4b0a      	ldr	r3, [pc, #40]	; (8006ba4 <iprintf+0x2c>)
 8006b7c:	b513      	push	{r0, r1, r4, lr}
 8006b7e:	681c      	ldr	r4, [r3, #0]
 8006b80:	b124      	cbz	r4, 8006b8c <iprintf+0x14>
 8006b82:	69a3      	ldr	r3, [r4, #24]
 8006b84:	b913      	cbnz	r3, 8006b8c <iprintf+0x14>
 8006b86:	4620      	mov	r0, r4
 8006b88:	f001 f8ea 	bl	8007d60 <__sinit>
 8006b8c:	ab05      	add	r3, sp, #20
 8006b8e:	9a04      	ldr	r2, [sp, #16]
 8006b90:	68a1      	ldr	r1, [r4, #8]
 8006b92:	9301      	str	r3, [sp, #4]
 8006b94:	4620      	mov	r0, r4
 8006b96:	f001 fdcb 	bl	8008730 <_vfiprintf_r>
 8006b9a:	b002      	add	sp, #8
 8006b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ba0:	b004      	add	sp, #16
 8006ba2:	4770      	bx	lr
 8006ba4:	20000010 	.word	0x20000010

08006ba8 <_puts_r>:
 8006ba8:	b570      	push	{r4, r5, r6, lr}
 8006baa:	460e      	mov	r6, r1
 8006bac:	4605      	mov	r5, r0
 8006bae:	b118      	cbz	r0, 8006bb8 <_puts_r+0x10>
 8006bb0:	6983      	ldr	r3, [r0, #24]
 8006bb2:	b90b      	cbnz	r3, 8006bb8 <_puts_r+0x10>
 8006bb4:	f001 f8d4 	bl	8007d60 <__sinit>
 8006bb8:	69ab      	ldr	r3, [r5, #24]
 8006bba:	68ac      	ldr	r4, [r5, #8]
 8006bbc:	b913      	cbnz	r3, 8006bc4 <_puts_r+0x1c>
 8006bbe:	4628      	mov	r0, r5
 8006bc0:	f001 f8ce 	bl	8007d60 <__sinit>
 8006bc4:	4b2c      	ldr	r3, [pc, #176]	; (8006c78 <_puts_r+0xd0>)
 8006bc6:	429c      	cmp	r4, r3
 8006bc8:	d120      	bne.n	8006c0c <_puts_r+0x64>
 8006bca:	686c      	ldr	r4, [r5, #4]
 8006bcc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bce:	07db      	lsls	r3, r3, #31
 8006bd0:	d405      	bmi.n	8006bde <_puts_r+0x36>
 8006bd2:	89a3      	ldrh	r3, [r4, #12]
 8006bd4:	0598      	lsls	r0, r3, #22
 8006bd6:	d402      	bmi.n	8006bde <_puts_r+0x36>
 8006bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bda:	f001 f964 	bl	8007ea6 <__retarget_lock_acquire_recursive>
 8006bde:	89a3      	ldrh	r3, [r4, #12]
 8006be0:	0719      	lsls	r1, r3, #28
 8006be2:	d51d      	bpl.n	8006c20 <_puts_r+0x78>
 8006be4:	6923      	ldr	r3, [r4, #16]
 8006be6:	b1db      	cbz	r3, 8006c20 <_puts_r+0x78>
 8006be8:	3e01      	subs	r6, #1
 8006bea:	68a3      	ldr	r3, [r4, #8]
 8006bec:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006bf0:	3b01      	subs	r3, #1
 8006bf2:	60a3      	str	r3, [r4, #8]
 8006bf4:	bb39      	cbnz	r1, 8006c46 <_puts_r+0x9e>
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	da38      	bge.n	8006c6c <_puts_r+0xc4>
 8006bfa:	4622      	mov	r2, r4
 8006bfc:	210a      	movs	r1, #10
 8006bfe:	4628      	mov	r0, r5
 8006c00:	f000 f858 	bl	8006cb4 <__swbuf_r>
 8006c04:	3001      	adds	r0, #1
 8006c06:	d011      	beq.n	8006c2c <_puts_r+0x84>
 8006c08:	250a      	movs	r5, #10
 8006c0a:	e011      	b.n	8006c30 <_puts_r+0x88>
 8006c0c:	4b1b      	ldr	r3, [pc, #108]	; (8006c7c <_puts_r+0xd4>)
 8006c0e:	429c      	cmp	r4, r3
 8006c10:	d101      	bne.n	8006c16 <_puts_r+0x6e>
 8006c12:	68ac      	ldr	r4, [r5, #8]
 8006c14:	e7da      	b.n	8006bcc <_puts_r+0x24>
 8006c16:	4b1a      	ldr	r3, [pc, #104]	; (8006c80 <_puts_r+0xd8>)
 8006c18:	429c      	cmp	r4, r3
 8006c1a:	bf08      	it	eq
 8006c1c:	68ec      	ldreq	r4, [r5, #12]
 8006c1e:	e7d5      	b.n	8006bcc <_puts_r+0x24>
 8006c20:	4621      	mov	r1, r4
 8006c22:	4628      	mov	r0, r5
 8006c24:	f000 f898 	bl	8006d58 <__swsetup_r>
 8006c28:	2800      	cmp	r0, #0
 8006c2a:	d0dd      	beq.n	8006be8 <_puts_r+0x40>
 8006c2c:	f04f 35ff 	mov.w	r5, #4294967295
 8006c30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006c32:	07da      	lsls	r2, r3, #31
 8006c34:	d405      	bmi.n	8006c42 <_puts_r+0x9a>
 8006c36:	89a3      	ldrh	r3, [r4, #12]
 8006c38:	059b      	lsls	r3, r3, #22
 8006c3a:	d402      	bmi.n	8006c42 <_puts_r+0x9a>
 8006c3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006c3e:	f001 f933 	bl	8007ea8 <__retarget_lock_release_recursive>
 8006c42:	4628      	mov	r0, r5
 8006c44:	bd70      	pop	{r4, r5, r6, pc}
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	da04      	bge.n	8006c54 <_puts_r+0xac>
 8006c4a:	69a2      	ldr	r2, [r4, #24]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	dc06      	bgt.n	8006c5e <_puts_r+0xb6>
 8006c50:	290a      	cmp	r1, #10
 8006c52:	d004      	beq.n	8006c5e <_puts_r+0xb6>
 8006c54:	6823      	ldr	r3, [r4, #0]
 8006c56:	1c5a      	adds	r2, r3, #1
 8006c58:	6022      	str	r2, [r4, #0]
 8006c5a:	7019      	strb	r1, [r3, #0]
 8006c5c:	e7c5      	b.n	8006bea <_puts_r+0x42>
 8006c5e:	4622      	mov	r2, r4
 8006c60:	4628      	mov	r0, r5
 8006c62:	f000 f827 	bl	8006cb4 <__swbuf_r>
 8006c66:	3001      	adds	r0, #1
 8006c68:	d1bf      	bne.n	8006bea <_puts_r+0x42>
 8006c6a:	e7df      	b.n	8006c2c <_puts_r+0x84>
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	250a      	movs	r5, #10
 8006c70:	1c5a      	adds	r2, r3, #1
 8006c72:	6022      	str	r2, [r4, #0]
 8006c74:	701d      	strb	r5, [r3, #0]
 8006c76:	e7db      	b.n	8006c30 <_puts_r+0x88>
 8006c78:	08009470 	.word	0x08009470
 8006c7c:	08009490 	.word	0x08009490
 8006c80:	08009450 	.word	0x08009450

08006c84 <puts>:
 8006c84:	4b02      	ldr	r3, [pc, #8]	; (8006c90 <puts+0xc>)
 8006c86:	4601      	mov	r1, r0
 8006c88:	6818      	ldr	r0, [r3, #0]
 8006c8a:	f7ff bf8d 	b.w	8006ba8 <_puts_r>
 8006c8e:	bf00      	nop
 8006c90:	20000010 	.word	0x20000010

08006c94 <_sbrk_r>:
 8006c94:	b538      	push	{r3, r4, r5, lr}
 8006c96:	4d06      	ldr	r5, [pc, #24]	; (8006cb0 <_sbrk_r+0x1c>)
 8006c98:	2300      	movs	r3, #0
 8006c9a:	4604      	mov	r4, r0
 8006c9c:	4608      	mov	r0, r1
 8006c9e:	602b      	str	r3, [r5, #0]
 8006ca0:	f7fb f862 	bl	8001d68 <_sbrk>
 8006ca4:	1c43      	adds	r3, r0, #1
 8006ca6:	d102      	bne.n	8006cae <_sbrk_r+0x1a>
 8006ca8:	682b      	ldr	r3, [r5, #0]
 8006caa:	b103      	cbz	r3, 8006cae <_sbrk_r+0x1a>
 8006cac:	6023      	str	r3, [r4, #0]
 8006cae:	bd38      	pop	{r3, r4, r5, pc}
 8006cb0:	200004a4 	.word	0x200004a4

08006cb4 <__swbuf_r>:
 8006cb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006cb6:	460e      	mov	r6, r1
 8006cb8:	4614      	mov	r4, r2
 8006cba:	4605      	mov	r5, r0
 8006cbc:	b118      	cbz	r0, 8006cc6 <__swbuf_r+0x12>
 8006cbe:	6983      	ldr	r3, [r0, #24]
 8006cc0:	b90b      	cbnz	r3, 8006cc6 <__swbuf_r+0x12>
 8006cc2:	f001 f84d 	bl	8007d60 <__sinit>
 8006cc6:	4b21      	ldr	r3, [pc, #132]	; (8006d4c <__swbuf_r+0x98>)
 8006cc8:	429c      	cmp	r4, r3
 8006cca:	d12b      	bne.n	8006d24 <__swbuf_r+0x70>
 8006ccc:	686c      	ldr	r4, [r5, #4]
 8006cce:	69a3      	ldr	r3, [r4, #24]
 8006cd0:	60a3      	str	r3, [r4, #8]
 8006cd2:	89a3      	ldrh	r3, [r4, #12]
 8006cd4:	071a      	lsls	r2, r3, #28
 8006cd6:	d52f      	bpl.n	8006d38 <__swbuf_r+0x84>
 8006cd8:	6923      	ldr	r3, [r4, #16]
 8006cda:	b36b      	cbz	r3, 8006d38 <__swbuf_r+0x84>
 8006cdc:	6923      	ldr	r3, [r4, #16]
 8006cde:	6820      	ldr	r0, [r4, #0]
 8006ce0:	1ac0      	subs	r0, r0, r3
 8006ce2:	6963      	ldr	r3, [r4, #20]
 8006ce4:	b2f6      	uxtb	r6, r6
 8006ce6:	4283      	cmp	r3, r0
 8006ce8:	4637      	mov	r7, r6
 8006cea:	dc04      	bgt.n	8006cf6 <__swbuf_r+0x42>
 8006cec:	4621      	mov	r1, r4
 8006cee:	4628      	mov	r0, r5
 8006cf0:	f000 ffa2 	bl	8007c38 <_fflush_r>
 8006cf4:	bb30      	cbnz	r0, 8006d44 <__swbuf_r+0x90>
 8006cf6:	68a3      	ldr	r3, [r4, #8]
 8006cf8:	3b01      	subs	r3, #1
 8006cfa:	60a3      	str	r3, [r4, #8]
 8006cfc:	6823      	ldr	r3, [r4, #0]
 8006cfe:	1c5a      	adds	r2, r3, #1
 8006d00:	6022      	str	r2, [r4, #0]
 8006d02:	701e      	strb	r6, [r3, #0]
 8006d04:	6963      	ldr	r3, [r4, #20]
 8006d06:	3001      	adds	r0, #1
 8006d08:	4283      	cmp	r3, r0
 8006d0a:	d004      	beq.n	8006d16 <__swbuf_r+0x62>
 8006d0c:	89a3      	ldrh	r3, [r4, #12]
 8006d0e:	07db      	lsls	r3, r3, #31
 8006d10:	d506      	bpl.n	8006d20 <__swbuf_r+0x6c>
 8006d12:	2e0a      	cmp	r6, #10
 8006d14:	d104      	bne.n	8006d20 <__swbuf_r+0x6c>
 8006d16:	4621      	mov	r1, r4
 8006d18:	4628      	mov	r0, r5
 8006d1a:	f000 ff8d 	bl	8007c38 <_fflush_r>
 8006d1e:	b988      	cbnz	r0, 8006d44 <__swbuf_r+0x90>
 8006d20:	4638      	mov	r0, r7
 8006d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d24:	4b0a      	ldr	r3, [pc, #40]	; (8006d50 <__swbuf_r+0x9c>)
 8006d26:	429c      	cmp	r4, r3
 8006d28:	d101      	bne.n	8006d2e <__swbuf_r+0x7a>
 8006d2a:	68ac      	ldr	r4, [r5, #8]
 8006d2c:	e7cf      	b.n	8006cce <__swbuf_r+0x1a>
 8006d2e:	4b09      	ldr	r3, [pc, #36]	; (8006d54 <__swbuf_r+0xa0>)
 8006d30:	429c      	cmp	r4, r3
 8006d32:	bf08      	it	eq
 8006d34:	68ec      	ldreq	r4, [r5, #12]
 8006d36:	e7ca      	b.n	8006cce <__swbuf_r+0x1a>
 8006d38:	4621      	mov	r1, r4
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	f000 f80c 	bl	8006d58 <__swsetup_r>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	d0cb      	beq.n	8006cdc <__swbuf_r+0x28>
 8006d44:	f04f 37ff 	mov.w	r7, #4294967295
 8006d48:	e7ea      	b.n	8006d20 <__swbuf_r+0x6c>
 8006d4a:	bf00      	nop
 8006d4c:	08009470 	.word	0x08009470
 8006d50:	08009490 	.word	0x08009490
 8006d54:	08009450 	.word	0x08009450

08006d58 <__swsetup_r>:
 8006d58:	4b32      	ldr	r3, [pc, #200]	; (8006e24 <__swsetup_r+0xcc>)
 8006d5a:	b570      	push	{r4, r5, r6, lr}
 8006d5c:	681d      	ldr	r5, [r3, #0]
 8006d5e:	4606      	mov	r6, r0
 8006d60:	460c      	mov	r4, r1
 8006d62:	b125      	cbz	r5, 8006d6e <__swsetup_r+0x16>
 8006d64:	69ab      	ldr	r3, [r5, #24]
 8006d66:	b913      	cbnz	r3, 8006d6e <__swsetup_r+0x16>
 8006d68:	4628      	mov	r0, r5
 8006d6a:	f000 fff9 	bl	8007d60 <__sinit>
 8006d6e:	4b2e      	ldr	r3, [pc, #184]	; (8006e28 <__swsetup_r+0xd0>)
 8006d70:	429c      	cmp	r4, r3
 8006d72:	d10f      	bne.n	8006d94 <__swsetup_r+0x3c>
 8006d74:	686c      	ldr	r4, [r5, #4]
 8006d76:	89a3      	ldrh	r3, [r4, #12]
 8006d78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006d7c:	0719      	lsls	r1, r3, #28
 8006d7e:	d42c      	bmi.n	8006dda <__swsetup_r+0x82>
 8006d80:	06dd      	lsls	r5, r3, #27
 8006d82:	d411      	bmi.n	8006da8 <__swsetup_r+0x50>
 8006d84:	2309      	movs	r3, #9
 8006d86:	6033      	str	r3, [r6, #0]
 8006d88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006d8c:	81a3      	strh	r3, [r4, #12]
 8006d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8006d92:	e03e      	b.n	8006e12 <__swsetup_r+0xba>
 8006d94:	4b25      	ldr	r3, [pc, #148]	; (8006e2c <__swsetup_r+0xd4>)
 8006d96:	429c      	cmp	r4, r3
 8006d98:	d101      	bne.n	8006d9e <__swsetup_r+0x46>
 8006d9a:	68ac      	ldr	r4, [r5, #8]
 8006d9c:	e7eb      	b.n	8006d76 <__swsetup_r+0x1e>
 8006d9e:	4b24      	ldr	r3, [pc, #144]	; (8006e30 <__swsetup_r+0xd8>)
 8006da0:	429c      	cmp	r4, r3
 8006da2:	bf08      	it	eq
 8006da4:	68ec      	ldreq	r4, [r5, #12]
 8006da6:	e7e6      	b.n	8006d76 <__swsetup_r+0x1e>
 8006da8:	0758      	lsls	r0, r3, #29
 8006daa:	d512      	bpl.n	8006dd2 <__swsetup_r+0x7a>
 8006dac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dae:	b141      	cbz	r1, 8006dc2 <__swsetup_r+0x6a>
 8006db0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006db4:	4299      	cmp	r1, r3
 8006db6:	d002      	beq.n	8006dbe <__swsetup_r+0x66>
 8006db8:	4630      	mov	r0, r6
 8006dba:	f7ff f993 	bl	80060e4 <_free_r>
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	6363      	str	r3, [r4, #52]	; 0x34
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006dc8:	81a3      	strh	r3, [r4, #12]
 8006dca:	2300      	movs	r3, #0
 8006dcc:	6063      	str	r3, [r4, #4]
 8006dce:	6923      	ldr	r3, [r4, #16]
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	89a3      	ldrh	r3, [r4, #12]
 8006dd4:	f043 0308 	orr.w	r3, r3, #8
 8006dd8:	81a3      	strh	r3, [r4, #12]
 8006dda:	6923      	ldr	r3, [r4, #16]
 8006ddc:	b94b      	cbnz	r3, 8006df2 <__swsetup_r+0x9a>
 8006dde:	89a3      	ldrh	r3, [r4, #12]
 8006de0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006de4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006de8:	d003      	beq.n	8006df2 <__swsetup_r+0x9a>
 8006dea:	4621      	mov	r1, r4
 8006dec:	4630      	mov	r0, r6
 8006dee:	f001 f881 	bl	8007ef4 <__smakebuf_r>
 8006df2:	89a0      	ldrh	r0, [r4, #12]
 8006df4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006df8:	f010 0301 	ands.w	r3, r0, #1
 8006dfc:	d00a      	beq.n	8006e14 <__swsetup_r+0xbc>
 8006dfe:	2300      	movs	r3, #0
 8006e00:	60a3      	str	r3, [r4, #8]
 8006e02:	6963      	ldr	r3, [r4, #20]
 8006e04:	425b      	negs	r3, r3
 8006e06:	61a3      	str	r3, [r4, #24]
 8006e08:	6923      	ldr	r3, [r4, #16]
 8006e0a:	b943      	cbnz	r3, 8006e1e <__swsetup_r+0xc6>
 8006e0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e10:	d1ba      	bne.n	8006d88 <__swsetup_r+0x30>
 8006e12:	bd70      	pop	{r4, r5, r6, pc}
 8006e14:	0781      	lsls	r1, r0, #30
 8006e16:	bf58      	it	pl
 8006e18:	6963      	ldrpl	r3, [r4, #20]
 8006e1a:	60a3      	str	r3, [r4, #8]
 8006e1c:	e7f4      	b.n	8006e08 <__swsetup_r+0xb0>
 8006e1e:	2000      	movs	r0, #0
 8006e20:	e7f7      	b.n	8006e12 <__swsetup_r+0xba>
 8006e22:	bf00      	nop
 8006e24:	20000010 	.word	0x20000010
 8006e28:	08009470 	.word	0x08009470
 8006e2c:	08009490 	.word	0x08009490
 8006e30:	08009450 	.word	0x08009450

08006e34 <quorem>:
 8006e34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e38:	6903      	ldr	r3, [r0, #16]
 8006e3a:	690c      	ldr	r4, [r1, #16]
 8006e3c:	42a3      	cmp	r3, r4
 8006e3e:	4607      	mov	r7, r0
 8006e40:	f2c0 8081 	blt.w	8006f46 <quorem+0x112>
 8006e44:	3c01      	subs	r4, #1
 8006e46:	f101 0814 	add.w	r8, r1, #20
 8006e4a:	f100 0514 	add.w	r5, r0, #20
 8006e4e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e52:	9301      	str	r3, [sp, #4]
 8006e54:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006e64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e68:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e6c:	d331      	bcc.n	8006ed2 <quorem+0x9e>
 8006e6e:	f04f 0e00 	mov.w	lr, #0
 8006e72:	4640      	mov	r0, r8
 8006e74:	46ac      	mov	ip, r5
 8006e76:	46f2      	mov	sl, lr
 8006e78:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e7c:	b293      	uxth	r3, r2
 8006e7e:	fb06 e303 	mla	r3, r6, r3, lr
 8006e82:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006e86:	b29b      	uxth	r3, r3
 8006e88:	ebaa 0303 	sub.w	r3, sl, r3
 8006e8c:	f8dc a000 	ldr.w	sl, [ip]
 8006e90:	0c12      	lsrs	r2, r2, #16
 8006e92:	fa13 f38a 	uxtah	r3, r3, sl
 8006e96:	fb06 e202 	mla	r2, r6, r2, lr
 8006e9a:	9300      	str	r3, [sp, #0]
 8006e9c:	9b00      	ldr	r3, [sp, #0]
 8006e9e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006ea2:	b292      	uxth	r2, r2
 8006ea4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006ea8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006eac:	f8bd 3000 	ldrh.w	r3, [sp]
 8006eb0:	4581      	cmp	r9, r0
 8006eb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006eb6:	f84c 3b04 	str.w	r3, [ip], #4
 8006eba:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ebe:	d2db      	bcs.n	8006e78 <quorem+0x44>
 8006ec0:	f855 300b 	ldr.w	r3, [r5, fp]
 8006ec4:	b92b      	cbnz	r3, 8006ed2 <quorem+0x9e>
 8006ec6:	9b01      	ldr	r3, [sp, #4]
 8006ec8:	3b04      	subs	r3, #4
 8006eca:	429d      	cmp	r5, r3
 8006ecc:	461a      	mov	r2, r3
 8006ece:	d32e      	bcc.n	8006f2e <quorem+0xfa>
 8006ed0:	613c      	str	r4, [r7, #16]
 8006ed2:	4638      	mov	r0, r7
 8006ed4:	f001 faea 	bl	80084ac <__mcmp>
 8006ed8:	2800      	cmp	r0, #0
 8006eda:	db24      	blt.n	8006f26 <quorem+0xf2>
 8006edc:	3601      	adds	r6, #1
 8006ede:	4628      	mov	r0, r5
 8006ee0:	f04f 0c00 	mov.w	ip, #0
 8006ee4:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ee8:	f8d0 e000 	ldr.w	lr, [r0]
 8006eec:	b293      	uxth	r3, r2
 8006eee:	ebac 0303 	sub.w	r3, ip, r3
 8006ef2:	0c12      	lsrs	r2, r2, #16
 8006ef4:	fa13 f38e 	uxtah	r3, r3, lr
 8006ef8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006efc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006f00:	b29b      	uxth	r3, r3
 8006f02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f06:	45c1      	cmp	r9, r8
 8006f08:	f840 3b04 	str.w	r3, [r0], #4
 8006f0c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006f10:	d2e8      	bcs.n	8006ee4 <quorem+0xb0>
 8006f12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006f16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f1a:	b922      	cbnz	r2, 8006f26 <quorem+0xf2>
 8006f1c:	3b04      	subs	r3, #4
 8006f1e:	429d      	cmp	r5, r3
 8006f20:	461a      	mov	r2, r3
 8006f22:	d30a      	bcc.n	8006f3a <quorem+0x106>
 8006f24:	613c      	str	r4, [r7, #16]
 8006f26:	4630      	mov	r0, r6
 8006f28:	b003      	add	sp, #12
 8006f2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f2e:	6812      	ldr	r2, [r2, #0]
 8006f30:	3b04      	subs	r3, #4
 8006f32:	2a00      	cmp	r2, #0
 8006f34:	d1cc      	bne.n	8006ed0 <quorem+0x9c>
 8006f36:	3c01      	subs	r4, #1
 8006f38:	e7c7      	b.n	8006eca <quorem+0x96>
 8006f3a:	6812      	ldr	r2, [r2, #0]
 8006f3c:	3b04      	subs	r3, #4
 8006f3e:	2a00      	cmp	r2, #0
 8006f40:	d1f0      	bne.n	8006f24 <quorem+0xf0>
 8006f42:	3c01      	subs	r4, #1
 8006f44:	e7eb      	b.n	8006f1e <quorem+0xea>
 8006f46:	2000      	movs	r0, #0
 8006f48:	e7ee      	b.n	8006f28 <quorem+0xf4>
 8006f4a:	0000      	movs	r0, r0
 8006f4c:	0000      	movs	r0, r0
	...

08006f50 <_dtoa_r>:
 8006f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f54:	ed2d 8b04 	vpush	{d8-d9}
 8006f58:	ec57 6b10 	vmov	r6, r7, d0
 8006f5c:	b093      	sub	sp, #76	; 0x4c
 8006f5e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006f60:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006f64:	9106      	str	r1, [sp, #24]
 8006f66:	ee10 aa10 	vmov	sl, s0
 8006f6a:	4604      	mov	r4, r0
 8006f6c:	9209      	str	r2, [sp, #36]	; 0x24
 8006f6e:	930c      	str	r3, [sp, #48]	; 0x30
 8006f70:	46bb      	mov	fp, r7
 8006f72:	b975      	cbnz	r5, 8006f92 <_dtoa_r+0x42>
 8006f74:	2010      	movs	r0, #16
 8006f76:	f7ff f8a5 	bl	80060c4 <malloc>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	6260      	str	r0, [r4, #36]	; 0x24
 8006f7e:	b920      	cbnz	r0, 8006f8a <_dtoa_r+0x3a>
 8006f80:	4ba7      	ldr	r3, [pc, #668]	; (8007220 <_dtoa_r+0x2d0>)
 8006f82:	21ea      	movs	r1, #234	; 0xea
 8006f84:	48a7      	ldr	r0, [pc, #668]	; (8007224 <_dtoa_r+0x2d4>)
 8006f86:	f001 fd59 	bl	8008a3c <__assert_func>
 8006f8a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f8e:	6005      	str	r5, [r0, #0]
 8006f90:	60c5      	str	r5, [r0, #12]
 8006f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f94:	6819      	ldr	r1, [r3, #0]
 8006f96:	b151      	cbz	r1, 8006fae <_dtoa_r+0x5e>
 8006f98:	685a      	ldr	r2, [r3, #4]
 8006f9a:	604a      	str	r2, [r1, #4]
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	4093      	lsls	r3, r2
 8006fa0:	608b      	str	r3, [r1, #8]
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	f001 f840 	bl	8008028 <_Bfree>
 8006fa8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006faa:	2200      	movs	r2, #0
 8006fac:	601a      	str	r2, [r3, #0]
 8006fae:	1e3b      	subs	r3, r7, #0
 8006fb0:	bfaa      	itet	ge
 8006fb2:	2300      	movge	r3, #0
 8006fb4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006fb8:	f8c8 3000 	strge.w	r3, [r8]
 8006fbc:	4b9a      	ldr	r3, [pc, #616]	; (8007228 <_dtoa_r+0x2d8>)
 8006fbe:	bfbc      	itt	lt
 8006fc0:	2201      	movlt	r2, #1
 8006fc2:	f8c8 2000 	strlt.w	r2, [r8]
 8006fc6:	ea33 030b 	bics.w	r3, r3, fp
 8006fca:	d11b      	bne.n	8007004 <_dtoa_r+0xb4>
 8006fcc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fce:	f242 730f 	movw	r3, #9999	; 0x270f
 8006fd2:	6013      	str	r3, [r2, #0]
 8006fd4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006fd8:	4333      	orrs	r3, r6
 8006fda:	f000 8592 	beq.w	8007b02 <_dtoa_r+0xbb2>
 8006fde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fe0:	b963      	cbnz	r3, 8006ffc <_dtoa_r+0xac>
 8006fe2:	4b92      	ldr	r3, [pc, #584]	; (800722c <_dtoa_r+0x2dc>)
 8006fe4:	e022      	b.n	800702c <_dtoa_r+0xdc>
 8006fe6:	4b92      	ldr	r3, [pc, #584]	; (8007230 <_dtoa_r+0x2e0>)
 8006fe8:	9301      	str	r3, [sp, #4]
 8006fea:	3308      	adds	r3, #8
 8006fec:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006fee:	6013      	str	r3, [r2, #0]
 8006ff0:	9801      	ldr	r0, [sp, #4]
 8006ff2:	b013      	add	sp, #76	; 0x4c
 8006ff4:	ecbd 8b04 	vpop	{d8-d9}
 8006ff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ffc:	4b8b      	ldr	r3, [pc, #556]	; (800722c <_dtoa_r+0x2dc>)
 8006ffe:	9301      	str	r3, [sp, #4]
 8007000:	3303      	adds	r3, #3
 8007002:	e7f3      	b.n	8006fec <_dtoa_r+0x9c>
 8007004:	2200      	movs	r2, #0
 8007006:	2300      	movs	r3, #0
 8007008:	4650      	mov	r0, sl
 800700a:	4659      	mov	r1, fp
 800700c:	f7f9 fd34 	bl	8000a78 <__aeabi_dcmpeq>
 8007010:	ec4b ab19 	vmov	d9, sl, fp
 8007014:	4680      	mov	r8, r0
 8007016:	b158      	cbz	r0, 8007030 <_dtoa_r+0xe0>
 8007018:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800701a:	2301      	movs	r3, #1
 800701c:	6013      	str	r3, [r2, #0]
 800701e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007020:	2b00      	cmp	r3, #0
 8007022:	f000 856b 	beq.w	8007afc <_dtoa_r+0xbac>
 8007026:	4883      	ldr	r0, [pc, #524]	; (8007234 <_dtoa_r+0x2e4>)
 8007028:	6018      	str	r0, [r3, #0]
 800702a:	1e43      	subs	r3, r0, #1
 800702c:	9301      	str	r3, [sp, #4]
 800702e:	e7df      	b.n	8006ff0 <_dtoa_r+0xa0>
 8007030:	ec4b ab10 	vmov	d0, sl, fp
 8007034:	aa10      	add	r2, sp, #64	; 0x40
 8007036:	a911      	add	r1, sp, #68	; 0x44
 8007038:	4620      	mov	r0, r4
 800703a:	f001 fadd 	bl	80085f8 <__d2b>
 800703e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007042:	ee08 0a10 	vmov	s16, r0
 8007046:	2d00      	cmp	r5, #0
 8007048:	f000 8084 	beq.w	8007154 <_dtoa_r+0x204>
 800704c:	ee19 3a90 	vmov	r3, s19
 8007050:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007054:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007058:	4656      	mov	r6, sl
 800705a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800705e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007062:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007066:	4b74      	ldr	r3, [pc, #464]	; (8007238 <_dtoa_r+0x2e8>)
 8007068:	2200      	movs	r2, #0
 800706a:	4630      	mov	r0, r6
 800706c:	4639      	mov	r1, r7
 800706e:	f7f9 f8e3 	bl	8000238 <__aeabi_dsub>
 8007072:	a365      	add	r3, pc, #404	; (adr r3, 8007208 <_dtoa_r+0x2b8>)
 8007074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007078:	f7f9 fa96 	bl	80005a8 <__aeabi_dmul>
 800707c:	a364      	add	r3, pc, #400	; (adr r3, 8007210 <_dtoa_r+0x2c0>)
 800707e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007082:	f7f9 f8db 	bl	800023c <__adddf3>
 8007086:	4606      	mov	r6, r0
 8007088:	4628      	mov	r0, r5
 800708a:	460f      	mov	r7, r1
 800708c:	f7f9 fa22 	bl	80004d4 <__aeabi_i2d>
 8007090:	a361      	add	r3, pc, #388	; (adr r3, 8007218 <_dtoa_r+0x2c8>)
 8007092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007096:	f7f9 fa87 	bl	80005a8 <__aeabi_dmul>
 800709a:	4602      	mov	r2, r0
 800709c:	460b      	mov	r3, r1
 800709e:	4630      	mov	r0, r6
 80070a0:	4639      	mov	r1, r7
 80070a2:	f7f9 f8cb 	bl	800023c <__adddf3>
 80070a6:	4606      	mov	r6, r0
 80070a8:	460f      	mov	r7, r1
 80070aa:	f7f9 fd2d 	bl	8000b08 <__aeabi_d2iz>
 80070ae:	2200      	movs	r2, #0
 80070b0:	9000      	str	r0, [sp, #0]
 80070b2:	2300      	movs	r3, #0
 80070b4:	4630      	mov	r0, r6
 80070b6:	4639      	mov	r1, r7
 80070b8:	f7f9 fce8 	bl	8000a8c <__aeabi_dcmplt>
 80070bc:	b150      	cbz	r0, 80070d4 <_dtoa_r+0x184>
 80070be:	9800      	ldr	r0, [sp, #0]
 80070c0:	f7f9 fa08 	bl	80004d4 <__aeabi_i2d>
 80070c4:	4632      	mov	r2, r6
 80070c6:	463b      	mov	r3, r7
 80070c8:	f7f9 fcd6 	bl	8000a78 <__aeabi_dcmpeq>
 80070cc:	b910      	cbnz	r0, 80070d4 <_dtoa_r+0x184>
 80070ce:	9b00      	ldr	r3, [sp, #0]
 80070d0:	3b01      	subs	r3, #1
 80070d2:	9300      	str	r3, [sp, #0]
 80070d4:	9b00      	ldr	r3, [sp, #0]
 80070d6:	2b16      	cmp	r3, #22
 80070d8:	d85a      	bhi.n	8007190 <_dtoa_r+0x240>
 80070da:	9a00      	ldr	r2, [sp, #0]
 80070dc:	4b57      	ldr	r3, [pc, #348]	; (800723c <_dtoa_r+0x2ec>)
 80070de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e6:	ec51 0b19 	vmov	r0, r1, d9
 80070ea:	f7f9 fccf 	bl	8000a8c <__aeabi_dcmplt>
 80070ee:	2800      	cmp	r0, #0
 80070f0:	d050      	beq.n	8007194 <_dtoa_r+0x244>
 80070f2:	9b00      	ldr	r3, [sp, #0]
 80070f4:	3b01      	subs	r3, #1
 80070f6:	9300      	str	r3, [sp, #0]
 80070f8:	2300      	movs	r3, #0
 80070fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80070fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070fe:	1b5d      	subs	r5, r3, r5
 8007100:	1e6b      	subs	r3, r5, #1
 8007102:	9305      	str	r3, [sp, #20]
 8007104:	bf45      	ittet	mi
 8007106:	f1c5 0301 	rsbmi	r3, r5, #1
 800710a:	9304      	strmi	r3, [sp, #16]
 800710c:	2300      	movpl	r3, #0
 800710e:	2300      	movmi	r3, #0
 8007110:	bf4c      	ite	mi
 8007112:	9305      	strmi	r3, [sp, #20]
 8007114:	9304      	strpl	r3, [sp, #16]
 8007116:	9b00      	ldr	r3, [sp, #0]
 8007118:	2b00      	cmp	r3, #0
 800711a:	db3d      	blt.n	8007198 <_dtoa_r+0x248>
 800711c:	9b05      	ldr	r3, [sp, #20]
 800711e:	9a00      	ldr	r2, [sp, #0]
 8007120:	920a      	str	r2, [sp, #40]	; 0x28
 8007122:	4413      	add	r3, r2
 8007124:	9305      	str	r3, [sp, #20]
 8007126:	2300      	movs	r3, #0
 8007128:	9307      	str	r3, [sp, #28]
 800712a:	9b06      	ldr	r3, [sp, #24]
 800712c:	2b09      	cmp	r3, #9
 800712e:	f200 8089 	bhi.w	8007244 <_dtoa_r+0x2f4>
 8007132:	2b05      	cmp	r3, #5
 8007134:	bfc4      	itt	gt
 8007136:	3b04      	subgt	r3, #4
 8007138:	9306      	strgt	r3, [sp, #24]
 800713a:	9b06      	ldr	r3, [sp, #24]
 800713c:	f1a3 0302 	sub.w	r3, r3, #2
 8007140:	bfcc      	ite	gt
 8007142:	2500      	movgt	r5, #0
 8007144:	2501      	movle	r5, #1
 8007146:	2b03      	cmp	r3, #3
 8007148:	f200 8087 	bhi.w	800725a <_dtoa_r+0x30a>
 800714c:	e8df f003 	tbb	[pc, r3]
 8007150:	59383a2d 	.word	0x59383a2d
 8007154:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007158:	441d      	add	r5, r3
 800715a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800715e:	2b20      	cmp	r3, #32
 8007160:	bfc1      	itttt	gt
 8007162:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007166:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800716a:	fa0b f303 	lslgt.w	r3, fp, r3
 800716e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007172:	bfda      	itte	le
 8007174:	f1c3 0320 	rsble	r3, r3, #32
 8007178:	fa06 f003 	lslle.w	r0, r6, r3
 800717c:	4318      	orrgt	r0, r3
 800717e:	f7f9 f999 	bl	80004b4 <__aeabi_ui2d>
 8007182:	2301      	movs	r3, #1
 8007184:	4606      	mov	r6, r0
 8007186:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800718a:	3d01      	subs	r5, #1
 800718c:	930e      	str	r3, [sp, #56]	; 0x38
 800718e:	e76a      	b.n	8007066 <_dtoa_r+0x116>
 8007190:	2301      	movs	r3, #1
 8007192:	e7b2      	b.n	80070fa <_dtoa_r+0x1aa>
 8007194:	900b      	str	r0, [sp, #44]	; 0x2c
 8007196:	e7b1      	b.n	80070fc <_dtoa_r+0x1ac>
 8007198:	9b04      	ldr	r3, [sp, #16]
 800719a:	9a00      	ldr	r2, [sp, #0]
 800719c:	1a9b      	subs	r3, r3, r2
 800719e:	9304      	str	r3, [sp, #16]
 80071a0:	4253      	negs	r3, r2
 80071a2:	9307      	str	r3, [sp, #28]
 80071a4:	2300      	movs	r3, #0
 80071a6:	930a      	str	r3, [sp, #40]	; 0x28
 80071a8:	e7bf      	b.n	800712a <_dtoa_r+0x1da>
 80071aa:	2300      	movs	r3, #0
 80071ac:	9308      	str	r3, [sp, #32]
 80071ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	dc55      	bgt.n	8007260 <_dtoa_r+0x310>
 80071b4:	2301      	movs	r3, #1
 80071b6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80071ba:	461a      	mov	r2, r3
 80071bc:	9209      	str	r2, [sp, #36]	; 0x24
 80071be:	e00c      	b.n	80071da <_dtoa_r+0x28a>
 80071c0:	2301      	movs	r3, #1
 80071c2:	e7f3      	b.n	80071ac <_dtoa_r+0x25c>
 80071c4:	2300      	movs	r3, #0
 80071c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071c8:	9308      	str	r3, [sp, #32]
 80071ca:	9b00      	ldr	r3, [sp, #0]
 80071cc:	4413      	add	r3, r2
 80071ce:	9302      	str	r3, [sp, #8]
 80071d0:	3301      	adds	r3, #1
 80071d2:	2b01      	cmp	r3, #1
 80071d4:	9303      	str	r3, [sp, #12]
 80071d6:	bfb8      	it	lt
 80071d8:	2301      	movlt	r3, #1
 80071da:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80071dc:	2200      	movs	r2, #0
 80071de:	6042      	str	r2, [r0, #4]
 80071e0:	2204      	movs	r2, #4
 80071e2:	f102 0614 	add.w	r6, r2, #20
 80071e6:	429e      	cmp	r6, r3
 80071e8:	6841      	ldr	r1, [r0, #4]
 80071ea:	d93d      	bls.n	8007268 <_dtoa_r+0x318>
 80071ec:	4620      	mov	r0, r4
 80071ee:	f000 fedb 	bl	8007fa8 <_Balloc>
 80071f2:	9001      	str	r0, [sp, #4]
 80071f4:	2800      	cmp	r0, #0
 80071f6:	d13b      	bne.n	8007270 <_dtoa_r+0x320>
 80071f8:	4b11      	ldr	r3, [pc, #68]	; (8007240 <_dtoa_r+0x2f0>)
 80071fa:	4602      	mov	r2, r0
 80071fc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007200:	e6c0      	b.n	8006f84 <_dtoa_r+0x34>
 8007202:	2301      	movs	r3, #1
 8007204:	e7df      	b.n	80071c6 <_dtoa_r+0x276>
 8007206:	bf00      	nop
 8007208:	636f4361 	.word	0x636f4361
 800720c:	3fd287a7 	.word	0x3fd287a7
 8007210:	8b60c8b3 	.word	0x8b60c8b3
 8007214:	3fc68a28 	.word	0x3fc68a28
 8007218:	509f79fb 	.word	0x509f79fb
 800721c:	3fd34413 	.word	0x3fd34413
 8007220:	080093cd 	.word	0x080093cd
 8007224:	080093e4 	.word	0x080093e4
 8007228:	7ff00000 	.word	0x7ff00000
 800722c:	080093c9 	.word	0x080093c9
 8007230:	080093c0 	.word	0x080093c0
 8007234:	0800939d 	.word	0x0800939d
 8007238:	3ff80000 	.word	0x3ff80000
 800723c:	08009538 	.word	0x08009538
 8007240:	0800943f 	.word	0x0800943f
 8007244:	2501      	movs	r5, #1
 8007246:	2300      	movs	r3, #0
 8007248:	9306      	str	r3, [sp, #24]
 800724a:	9508      	str	r5, [sp, #32]
 800724c:	f04f 33ff 	mov.w	r3, #4294967295
 8007250:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007254:	2200      	movs	r2, #0
 8007256:	2312      	movs	r3, #18
 8007258:	e7b0      	b.n	80071bc <_dtoa_r+0x26c>
 800725a:	2301      	movs	r3, #1
 800725c:	9308      	str	r3, [sp, #32]
 800725e:	e7f5      	b.n	800724c <_dtoa_r+0x2fc>
 8007260:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007262:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007266:	e7b8      	b.n	80071da <_dtoa_r+0x28a>
 8007268:	3101      	adds	r1, #1
 800726a:	6041      	str	r1, [r0, #4]
 800726c:	0052      	lsls	r2, r2, #1
 800726e:	e7b8      	b.n	80071e2 <_dtoa_r+0x292>
 8007270:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007272:	9a01      	ldr	r2, [sp, #4]
 8007274:	601a      	str	r2, [r3, #0]
 8007276:	9b03      	ldr	r3, [sp, #12]
 8007278:	2b0e      	cmp	r3, #14
 800727a:	f200 809d 	bhi.w	80073b8 <_dtoa_r+0x468>
 800727e:	2d00      	cmp	r5, #0
 8007280:	f000 809a 	beq.w	80073b8 <_dtoa_r+0x468>
 8007284:	9b00      	ldr	r3, [sp, #0]
 8007286:	2b00      	cmp	r3, #0
 8007288:	dd32      	ble.n	80072f0 <_dtoa_r+0x3a0>
 800728a:	4ab7      	ldr	r2, [pc, #732]	; (8007568 <_dtoa_r+0x618>)
 800728c:	f003 030f 	and.w	r3, r3, #15
 8007290:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007294:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007298:	9b00      	ldr	r3, [sp, #0]
 800729a:	05d8      	lsls	r0, r3, #23
 800729c:	ea4f 1723 	mov.w	r7, r3, asr #4
 80072a0:	d516      	bpl.n	80072d0 <_dtoa_r+0x380>
 80072a2:	4bb2      	ldr	r3, [pc, #712]	; (800756c <_dtoa_r+0x61c>)
 80072a4:	ec51 0b19 	vmov	r0, r1, d9
 80072a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80072ac:	f7f9 faa6 	bl	80007fc <__aeabi_ddiv>
 80072b0:	f007 070f 	and.w	r7, r7, #15
 80072b4:	4682      	mov	sl, r0
 80072b6:	468b      	mov	fp, r1
 80072b8:	2503      	movs	r5, #3
 80072ba:	4eac      	ldr	r6, [pc, #688]	; (800756c <_dtoa_r+0x61c>)
 80072bc:	b957      	cbnz	r7, 80072d4 <_dtoa_r+0x384>
 80072be:	4642      	mov	r2, r8
 80072c0:	464b      	mov	r3, r9
 80072c2:	4650      	mov	r0, sl
 80072c4:	4659      	mov	r1, fp
 80072c6:	f7f9 fa99 	bl	80007fc <__aeabi_ddiv>
 80072ca:	4682      	mov	sl, r0
 80072cc:	468b      	mov	fp, r1
 80072ce:	e028      	b.n	8007322 <_dtoa_r+0x3d2>
 80072d0:	2502      	movs	r5, #2
 80072d2:	e7f2      	b.n	80072ba <_dtoa_r+0x36a>
 80072d4:	07f9      	lsls	r1, r7, #31
 80072d6:	d508      	bpl.n	80072ea <_dtoa_r+0x39a>
 80072d8:	4640      	mov	r0, r8
 80072da:	4649      	mov	r1, r9
 80072dc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072e0:	f7f9 f962 	bl	80005a8 <__aeabi_dmul>
 80072e4:	3501      	adds	r5, #1
 80072e6:	4680      	mov	r8, r0
 80072e8:	4689      	mov	r9, r1
 80072ea:	107f      	asrs	r7, r7, #1
 80072ec:	3608      	adds	r6, #8
 80072ee:	e7e5      	b.n	80072bc <_dtoa_r+0x36c>
 80072f0:	f000 809b 	beq.w	800742a <_dtoa_r+0x4da>
 80072f4:	9b00      	ldr	r3, [sp, #0]
 80072f6:	4f9d      	ldr	r7, [pc, #628]	; (800756c <_dtoa_r+0x61c>)
 80072f8:	425e      	negs	r6, r3
 80072fa:	4b9b      	ldr	r3, [pc, #620]	; (8007568 <_dtoa_r+0x618>)
 80072fc:	f006 020f 	and.w	r2, r6, #15
 8007300:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007308:	ec51 0b19 	vmov	r0, r1, d9
 800730c:	f7f9 f94c 	bl	80005a8 <__aeabi_dmul>
 8007310:	1136      	asrs	r6, r6, #4
 8007312:	4682      	mov	sl, r0
 8007314:	468b      	mov	fp, r1
 8007316:	2300      	movs	r3, #0
 8007318:	2502      	movs	r5, #2
 800731a:	2e00      	cmp	r6, #0
 800731c:	d17a      	bne.n	8007414 <_dtoa_r+0x4c4>
 800731e:	2b00      	cmp	r3, #0
 8007320:	d1d3      	bne.n	80072ca <_dtoa_r+0x37a>
 8007322:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007324:	2b00      	cmp	r3, #0
 8007326:	f000 8082 	beq.w	800742e <_dtoa_r+0x4de>
 800732a:	4b91      	ldr	r3, [pc, #580]	; (8007570 <_dtoa_r+0x620>)
 800732c:	2200      	movs	r2, #0
 800732e:	4650      	mov	r0, sl
 8007330:	4659      	mov	r1, fp
 8007332:	f7f9 fbab 	bl	8000a8c <__aeabi_dcmplt>
 8007336:	2800      	cmp	r0, #0
 8007338:	d079      	beq.n	800742e <_dtoa_r+0x4de>
 800733a:	9b03      	ldr	r3, [sp, #12]
 800733c:	2b00      	cmp	r3, #0
 800733e:	d076      	beq.n	800742e <_dtoa_r+0x4de>
 8007340:	9b02      	ldr	r3, [sp, #8]
 8007342:	2b00      	cmp	r3, #0
 8007344:	dd36      	ble.n	80073b4 <_dtoa_r+0x464>
 8007346:	9b00      	ldr	r3, [sp, #0]
 8007348:	4650      	mov	r0, sl
 800734a:	4659      	mov	r1, fp
 800734c:	1e5f      	subs	r7, r3, #1
 800734e:	2200      	movs	r2, #0
 8007350:	4b88      	ldr	r3, [pc, #544]	; (8007574 <_dtoa_r+0x624>)
 8007352:	f7f9 f929 	bl	80005a8 <__aeabi_dmul>
 8007356:	9e02      	ldr	r6, [sp, #8]
 8007358:	4682      	mov	sl, r0
 800735a:	468b      	mov	fp, r1
 800735c:	3501      	adds	r5, #1
 800735e:	4628      	mov	r0, r5
 8007360:	f7f9 f8b8 	bl	80004d4 <__aeabi_i2d>
 8007364:	4652      	mov	r2, sl
 8007366:	465b      	mov	r3, fp
 8007368:	f7f9 f91e 	bl	80005a8 <__aeabi_dmul>
 800736c:	4b82      	ldr	r3, [pc, #520]	; (8007578 <_dtoa_r+0x628>)
 800736e:	2200      	movs	r2, #0
 8007370:	f7f8 ff64 	bl	800023c <__adddf3>
 8007374:	46d0      	mov	r8, sl
 8007376:	46d9      	mov	r9, fp
 8007378:	4682      	mov	sl, r0
 800737a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800737e:	2e00      	cmp	r6, #0
 8007380:	d158      	bne.n	8007434 <_dtoa_r+0x4e4>
 8007382:	4b7e      	ldr	r3, [pc, #504]	; (800757c <_dtoa_r+0x62c>)
 8007384:	2200      	movs	r2, #0
 8007386:	4640      	mov	r0, r8
 8007388:	4649      	mov	r1, r9
 800738a:	f7f8 ff55 	bl	8000238 <__aeabi_dsub>
 800738e:	4652      	mov	r2, sl
 8007390:	465b      	mov	r3, fp
 8007392:	4680      	mov	r8, r0
 8007394:	4689      	mov	r9, r1
 8007396:	f7f9 fb97 	bl	8000ac8 <__aeabi_dcmpgt>
 800739a:	2800      	cmp	r0, #0
 800739c:	f040 8295 	bne.w	80078ca <_dtoa_r+0x97a>
 80073a0:	4652      	mov	r2, sl
 80073a2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80073a6:	4640      	mov	r0, r8
 80073a8:	4649      	mov	r1, r9
 80073aa:	f7f9 fb6f 	bl	8000a8c <__aeabi_dcmplt>
 80073ae:	2800      	cmp	r0, #0
 80073b0:	f040 8289 	bne.w	80078c6 <_dtoa_r+0x976>
 80073b4:	ec5b ab19 	vmov	sl, fp, d9
 80073b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	f2c0 8148 	blt.w	8007650 <_dtoa_r+0x700>
 80073c0:	9a00      	ldr	r2, [sp, #0]
 80073c2:	2a0e      	cmp	r2, #14
 80073c4:	f300 8144 	bgt.w	8007650 <_dtoa_r+0x700>
 80073c8:	4b67      	ldr	r3, [pc, #412]	; (8007568 <_dtoa_r+0x618>)
 80073ca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073ce:	e9d3 8900 	ldrd	r8, r9, [r3]
 80073d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	f280 80d5 	bge.w	8007584 <_dtoa_r+0x634>
 80073da:	9b03      	ldr	r3, [sp, #12]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f300 80d1 	bgt.w	8007584 <_dtoa_r+0x634>
 80073e2:	f040 826f 	bne.w	80078c4 <_dtoa_r+0x974>
 80073e6:	4b65      	ldr	r3, [pc, #404]	; (800757c <_dtoa_r+0x62c>)
 80073e8:	2200      	movs	r2, #0
 80073ea:	4640      	mov	r0, r8
 80073ec:	4649      	mov	r1, r9
 80073ee:	f7f9 f8db 	bl	80005a8 <__aeabi_dmul>
 80073f2:	4652      	mov	r2, sl
 80073f4:	465b      	mov	r3, fp
 80073f6:	f7f9 fb5d 	bl	8000ab4 <__aeabi_dcmpge>
 80073fa:	9e03      	ldr	r6, [sp, #12]
 80073fc:	4637      	mov	r7, r6
 80073fe:	2800      	cmp	r0, #0
 8007400:	f040 8245 	bne.w	800788e <_dtoa_r+0x93e>
 8007404:	9d01      	ldr	r5, [sp, #4]
 8007406:	2331      	movs	r3, #49	; 0x31
 8007408:	f805 3b01 	strb.w	r3, [r5], #1
 800740c:	9b00      	ldr	r3, [sp, #0]
 800740e:	3301      	adds	r3, #1
 8007410:	9300      	str	r3, [sp, #0]
 8007412:	e240      	b.n	8007896 <_dtoa_r+0x946>
 8007414:	07f2      	lsls	r2, r6, #31
 8007416:	d505      	bpl.n	8007424 <_dtoa_r+0x4d4>
 8007418:	e9d7 2300 	ldrd	r2, r3, [r7]
 800741c:	f7f9 f8c4 	bl	80005a8 <__aeabi_dmul>
 8007420:	3501      	adds	r5, #1
 8007422:	2301      	movs	r3, #1
 8007424:	1076      	asrs	r6, r6, #1
 8007426:	3708      	adds	r7, #8
 8007428:	e777      	b.n	800731a <_dtoa_r+0x3ca>
 800742a:	2502      	movs	r5, #2
 800742c:	e779      	b.n	8007322 <_dtoa_r+0x3d2>
 800742e:	9f00      	ldr	r7, [sp, #0]
 8007430:	9e03      	ldr	r6, [sp, #12]
 8007432:	e794      	b.n	800735e <_dtoa_r+0x40e>
 8007434:	9901      	ldr	r1, [sp, #4]
 8007436:	4b4c      	ldr	r3, [pc, #304]	; (8007568 <_dtoa_r+0x618>)
 8007438:	4431      	add	r1, r6
 800743a:	910d      	str	r1, [sp, #52]	; 0x34
 800743c:	9908      	ldr	r1, [sp, #32]
 800743e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007442:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007446:	2900      	cmp	r1, #0
 8007448:	d043      	beq.n	80074d2 <_dtoa_r+0x582>
 800744a:	494d      	ldr	r1, [pc, #308]	; (8007580 <_dtoa_r+0x630>)
 800744c:	2000      	movs	r0, #0
 800744e:	f7f9 f9d5 	bl	80007fc <__aeabi_ddiv>
 8007452:	4652      	mov	r2, sl
 8007454:	465b      	mov	r3, fp
 8007456:	f7f8 feef 	bl	8000238 <__aeabi_dsub>
 800745a:	9d01      	ldr	r5, [sp, #4]
 800745c:	4682      	mov	sl, r0
 800745e:	468b      	mov	fp, r1
 8007460:	4649      	mov	r1, r9
 8007462:	4640      	mov	r0, r8
 8007464:	f7f9 fb50 	bl	8000b08 <__aeabi_d2iz>
 8007468:	4606      	mov	r6, r0
 800746a:	f7f9 f833 	bl	80004d4 <__aeabi_i2d>
 800746e:	4602      	mov	r2, r0
 8007470:	460b      	mov	r3, r1
 8007472:	4640      	mov	r0, r8
 8007474:	4649      	mov	r1, r9
 8007476:	f7f8 fedf 	bl	8000238 <__aeabi_dsub>
 800747a:	3630      	adds	r6, #48	; 0x30
 800747c:	f805 6b01 	strb.w	r6, [r5], #1
 8007480:	4652      	mov	r2, sl
 8007482:	465b      	mov	r3, fp
 8007484:	4680      	mov	r8, r0
 8007486:	4689      	mov	r9, r1
 8007488:	f7f9 fb00 	bl	8000a8c <__aeabi_dcmplt>
 800748c:	2800      	cmp	r0, #0
 800748e:	d163      	bne.n	8007558 <_dtoa_r+0x608>
 8007490:	4642      	mov	r2, r8
 8007492:	464b      	mov	r3, r9
 8007494:	4936      	ldr	r1, [pc, #216]	; (8007570 <_dtoa_r+0x620>)
 8007496:	2000      	movs	r0, #0
 8007498:	f7f8 fece 	bl	8000238 <__aeabi_dsub>
 800749c:	4652      	mov	r2, sl
 800749e:	465b      	mov	r3, fp
 80074a0:	f7f9 faf4 	bl	8000a8c <__aeabi_dcmplt>
 80074a4:	2800      	cmp	r0, #0
 80074a6:	f040 80b5 	bne.w	8007614 <_dtoa_r+0x6c4>
 80074aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074ac:	429d      	cmp	r5, r3
 80074ae:	d081      	beq.n	80073b4 <_dtoa_r+0x464>
 80074b0:	4b30      	ldr	r3, [pc, #192]	; (8007574 <_dtoa_r+0x624>)
 80074b2:	2200      	movs	r2, #0
 80074b4:	4650      	mov	r0, sl
 80074b6:	4659      	mov	r1, fp
 80074b8:	f7f9 f876 	bl	80005a8 <__aeabi_dmul>
 80074bc:	4b2d      	ldr	r3, [pc, #180]	; (8007574 <_dtoa_r+0x624>)
 80074be:	4682      	mov	sl, r0
 80074c0:	468b      	mov	fp, r1
 80074c2:	4640      	mov	r0, r8
 80074c4:	4649      	mov	r1, r9
 80074c6:	2200      	movs	r2, #0
 80074c8:	f7f9 f86e 	bl	80005a8 <__aeabi_dmul>
 80074cc:	4680      	mov	r8, r0
 80074ce:	4689      	mov	r9, r1
 80074d0:	e7c6      	b.n	8007460 <_dtoa_r+0x510>
 80074d2:	4650      	mov	r0, sl
 80074d4:	4659      	mov	r1, fp
 80074d6:	f7f9 f867 	bl	80005a8 <__aeabi_dmul>
 80074da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074dc:	9d01      	ldr	r5, [sp, #4]
 80074de:	930f      	str	r3, [sp, #60]	; 0x3c
 80074e0:	4682      	mov	sl, r0
 80074e2:	468b      	mov	fp, r1
 80074e4:	4649      	mov	r1, r9
 80074e6:	4640      	mov	r0, r8
 80074e8:	f7f9 fb0e 	bl	8000b08 <__aeabi_d2iz>
 80074ec:	4606      	mov	r6, r0
 80074ee:	f7f8 fff1 	bl	80004d4 <__aeabi_i2d>
 80074f2:	3630      	adds	r6, #48	; 0x30
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	4640      	mov	r0, r8
 80074fa:	4649      	mov	r1, r9
 80074fc:	f7f8 fe9c 	bl	8000238 <__aeabi_dsub>
 8007500:	f805 6b01 	strb.w	r6, [r5], #1
 8007504:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007506:	429d      	cmp	r5, r3
 8007508:	4680      	mov	r8, r0
 800750a:	4689      	mov	r9, r1
 800750c:	f04f 0200 	mov.w	r2, #0
 8007510:	d124      	bne.n	800755c <_dtoa_r+0x60c>
 8007512:	4b1b      	ldr	r3, [pc, #108]	; (8007580 <_dtoa_r+0x630>)
 8007514:	4650      	mov	r0, sl
 8007516:	4659      	mov	r1, fp
 8007518:	f7f8 fe90 	bl	800023c <__adddf3>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4640      	mov	r0, r8
 8007522:	4649      	mov	r1, r9
 8007524:	f7f9 fad0 	bl	8000ac8 <__aeabi_dcmpgt>
 8007528:	2800      	cmp	r0, #0
 800752a:	d173      	bne.n	8007614 <_dtoa_r+0x6c4>
 800752c:	4652      	mov	r2, sl
 800752e:	465b      	mov	r3, fp
 8007530:	4913      	ldr	r1, [pc, #76]	; (8007580 <_dtoa_r+0x630>)
 8007532:	2000      	movs	r0, #0
 8007534:	f7f8 fe80 	bl	8000238 <__aeabi_dsub>
 8007538:	4602      	mov	r2, r0
 800753a:	460b      	mov	r3, r1
 800753c:	4640      	mov	r0, r8
 800753e:	4649      	mov	r1, r9
 8007540:	f7f9 faa4 	bl	8000a8c <__aeabi_dcmplt>
 8007544:	2800      	cmp	r0, #0
 8007546:	f43f af35 	beq.w	80073b4 <_dtoa_r+0x464>
 800754a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800754c:	1e6b      	subs	r3, r5, #1
 800754e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007550:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007554:	2b30      	cmp	r3, #48	; 0x30
 8007556:	d0f8      	beq.n	800754a <_dtoa_r+0x5fa>
 8007558:	9700      	str	r7, [sp, #0]
 800755a:	e049      	b.n	80075f0 <_dtoa_r+0x6a0>
 800755c:	4b05      	ldr	r3, [pc, #20]	; (8007574 <_dtoa_r+0x624>)
 800755e:	f7f9 f823 	bl	80005a8 <__aeabi_dmul>
 8007562:	4680      	mov	r8, r0
 8007564:	4689      	mov	r9, r1
 8007566:	e7bd      	b.n	80074e4 <_dtoa_r+0x594>
 8007568:	08009538 	.word	0x08009538
 800756c:	08009510 	.word	0x08009510
 8007570:	3ff00000 	.word	0x3ff00000
 8007574:	40240000 	.word	0x40240000
 8007578:	401c0000 	.word	0x401c0000
 800757c:	40140000 	.word	0x40140000
 8007580:	3fe00000 	.word	0x3fe00000
 8007584:	9d01      	ldr	r5, [sp, #4]
 8007586:	4656      	mov	r6, sl
 8007588:	465f      	mov	r7, fp
 800758a:	4642      	mov	r2, r8
 800758c:	464b      	mov	r3, r9
 800758e:	4630      	mov	r0, r6
 8007590:	4639      	mov	r1, r7
 8007592:	f7f9 f933 	bl	80007fc <__aeabi_ddiv>
 8007596:	f7f9 fab7 	bl	8000b08 <__aeabi_d2iz>
 800759a:	4682      	mov	sl, r0
 800759c:	f7f8 ff9a 	bl	80004d4 <__aeabi_i2d>
 80075a0:	4642      	mov	r2, r8
 80075a2:	464b      	mov	r3, r9
 80075a4:	f7f9 f800 	bl	80005a8 <__aeabi_dmul>
 80075a8:	4602      	mov	r2, r0
 80075aa:	460b      	mov	r3, r1
 80075ac:	4630      	mov	r0, r6
 80075ae:	4639      	mov	r1, r7
 80075b0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80075b4:	f7f8 fe40 	bl	8000238 <__aeabi_dsub>
 80075b8:	f805 6b01 	strb.w	r6, [r5], #1
 80075bc:	9e01      	ldr	r6, [sp, #4]
 80075be:	9f03      	ldr	r7, [sp, #12]
 80075c0:	1bae      	subs	r6, r5, r6
 80075c2:	42b7      	cmp	r7, r6
 80075c4:	4602      	mov	r2, r0
 80075c6:	460b      	mov	r3, r1
 80075c8:	d135      	bne.n	8007636 <_dtoa_r+0x6e6>
 80075ca:	f7f8 fe37 	bl	800023c <__adddf3>
 80075ce:	4642      	mov	r2, r8
 80075d0:	464b      	mov	r3, r9
 80075d2:	4606      	mov	r6, r0
 80075d4:	460f      	mov	r7, r1
 80075d6:	f7f9 fa77 	bl	8000ac8 <__aeabi_dcmpgt>
 80075da:	b9d0      	cbnz	r0, 8007612 <_dtoa_r+0x6c2>
 80075dc:	4642      	mov	r2, r8
 80075de:	464b      	mov	r3, r9
 80075e0:	4630      	mov	r0, r6
 80075e2:	4639      	mov	r1, r7
 80075e4:	f7f9 fa48 	bl	8000a78 <__aeabi_dcmpeq>
 80075e8:	b110      	cbz	r0, 80075f0 <_dtoa_r+0x6a0>
 80075ea:	f01a 0f01 	tst.w	sl, #1
 80075ee:	d110      	bne.n	8007612 <_dtoa_r+0x6c2>
 80075f0:	4620      	mov	r0, r4
 80075f2:	ee18 1a10 	vmov	r1, s16
 80075f6:	f000 fd17 	bl	8008028 <_Bfree>
 80075fa:	2300      	movs	r3, #0
 80075fc:	9800      	ldr	r0, [sp, #0]
 80075fe:	702b      	strb	r3, [r5, #0]
 8007600:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007602:	3001      	adds	r0, #1
 8007604:	6018      	str	r0, [r3, #0]
 8007606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007608:	2b00      	cmp	r3, #0
 800760a:	f43f acf1 	beq.w	8006ff0 <_dtoa_r+0xa0>
 800760e:	601d      	str	r5, [r3, #0]
 8007610:	e4ee      	b.n	8006ff0 <_dtoa_r+0xa0>
 8007612:	9f00      	ldr	r7, [sp, #0]
 8007614:	462b      	mov	r3, r5
 8007616:	461d      	mov	r5, r3
 8007618:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800761c:	2a39      	cmp	r2, #57	; 0x39
 800761e:	d106      	bne.n	800762e <_dtoa_r+0x6de>
 8007620:	9a01      	ldr	r2, [sp, #4]
 8007622:	429a      	cmp	r2, r3
 8007624:	d1f7      	bne.n	8007616 <_dtoa_r+0x6c6>
 8007626:	9901      	ldr	r1, [sp, #4]
 8007628:	2230      	movs	r2, #48	; 0x30
 800762a:	3701      	adds	r7, #1
 800762c:	700a      	strb	r2, [r1, #0]
 800762e:	781a      	ldrb	r2, [r3, #0]
 8007630:	3201      	adds	r2, #1
 8007632:	701a      	strb	r2, [r3, #0]
 8007634:	e790      	b.n	8007558 <_dtoa_r+0x608>
 8007636:	4ba6      	ldr	r3, [pc, #664]	; (80078d0 <_dtoa_r+0x980>)
 8007638:	2200      	movs	r2, #0
 800763a:	f7f8 ffb5 	bl	80005a8 <__aeabi_dmul>
 800763e:	2200      	movs	r2, #0
 8007640:	2300      	movs	r3, #0
 8007642:	4606      	mov	r6, r0
 8007644:	460f      	mov	r7, r1
 8007646:	f7f9 fa17 	bl	8000a78 <__aeabi_dcmpeq>
 800764a:	2800      	cmp	r0, #0
 800764c:	d09d      	beq.n	800758a <_dtoa_r+0x63a>
 800764e:	e7cf      	b.n	80075f0 <_dtoa_r+0x6a0>
 8007650:	9a08      	ldr	r2, [sp, #32]
 8007652:	2a00      	cmp	r2, #0
 8007654:	f000 80d7 	beq.w	8007806 <_dtoa_r+0x8b6>
 8007658:	9a06      	ldr	r2, [sp, #24]
 800765a:	2a01      	cmp	r2, #1
 800765c:	f300 80ba 	bgt.w	80077d4 <_dtoa_r+0x884>
 8007660:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007662:	2a00      	cmp	r2, #0
 8007664:	f000 80b2 	beq.w	80077cc <_dtoa_r+0x87c>
 8007668:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800766c:	9e07      	ldr	r6, [sp, #28]
 800766e:	9d04      	ldr	r5, [sp, #16]
 8007670:	9a04      	ldr	r2, [sp, #16]
 8007672:	441a      	add	r2, r3
 8007674:	9204      	str	r2, [sp, #16]
 8007676:	9a05      	ldr	r2, [sp, #20]
 8007678:	2101      	movs	r1, #1
 800767a:	441a      	add	r2, r3
 800767c:	4620      	mov	r0, r4
 800767e:	9205      	str	r2, [sp, #20]
 8007680:	f000 fd8a 	bl	8008198 <__i2b>
 8007684:	4607      	mov	r7, r0
 8007686:	2d00      	cmp	r5, #0
 8007688:	dd0c      	ble.n	80076a4 <_dtoa_r+0x754>
 800768a:	9b05      	ldr	r3, [sp, #20]
 800768c:	2b00      	cmp	r3, #0
 800768e:	dd09      	ble.n	80076a4 <_dtoa_r+0x754>
 8007690:	42ab      	cmp	r3, r5
 8007692:	9a04      	ldr	r2, [sp, #16]
 8007694:	bfa8      	it	ge
 8007696:	462b      	movge	r3, r5
 8007698:	1ad2      	subs	r2, r2, r3
 800769a:	9204      	str	r2, [sp, #16]
 800769c:	9a05      	ldr	r2, [sp, #20]
 800769e:	1aed      	subs	r5, r5, r3
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	9305      	str	r3, [sp, #20]
 80076a4:	9b07      	ldr	r3, [sp, #28]
 80076a6:	b31b      	cbz	r3, 80076f0 <_dtoa_r+0x7a0>
 80076a8:	9b08      	ldr	r3, [sp, #32]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	f000 80af 	beq.w	800780e <_dtoa_r+0x8be>
 80076b0:	2e00      	cmp	r6, #0
 80076b2:	dd13      	ble.n	80076dc <_dtoa_r+0x78c>
 80076b4:	4639      	mov	r1, r7
 80076b6:	4632      	mov	r2, r6
 80076b8:	4620      	mov	r0, r4
 80076ba:	f000 fe2d 	bl	8008318 <__pow5mult>
 80076be:	ee18 2a10 	vmov	r2, s16
 80076c2:	4601      	mov	r1, r0
 80076c4:	4607      	mov	r7, r0
 80076c6:	4620      	mov	r0, r4
 80076c8:	f000 fd7c 	bl	80081c4 <__multiply>
 80076cc:	ee18 1a10 	vmov	r1, s16
 80076d0:	4680      	mov	r8, r0
 80076d2:	4620      	mov	r0, r4
 80076d4:	f000 fca8 	bl	8008028 <_Bfree>
 80076d8:	ee08 8a10 	vmov	s16, r8
 80076dc:	9b07      	ldr	r3, [sp, #28]
 80076de:	1b9a      	subs	r2, r3, r6
 80076e0:	d006      	beq.n	80076f0 <_dtoa_r+0x7a0>
 80076e2:	ee18 1a10 	vmov	r1, s16
 80076e6:	4620      	mov	r0, r4
 80076e8:	f000 fe16 	bl	8008318 <__pow5mult>
 80076ec:	ee08 0a10 	vmov	s16, r0
 80076f0:	2101      	movs	r1, #1
 80076f2:	4620      	mov	r0, r4
 80076f4:	f000 fd50 	bl	8008198 <__i2b>
 80076f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	4606      	mov	r6, r0
 80076fe:	f340 8088 	ble.w	8007812 <_dtoa_r+0x8c2>
 8007702:	461a      	mov	r2, r3
 8007704:	4601      	mov	r1, r0
 8007706:	4620      	mov	r0, r4
 8007708:	f000 fe06 	bl	8008318 <__pow5mult>
 800770c:	9b06      	ldr	r3, [sp, #24]
 800770e:	2b01      	cmp	r3, #1
 8007710:	4606      	mov	r6, r0
 8007712:	f340 8081 	ble.w	8007818 <_dtoa_r+0x8c8>
 8007716:	f04f 0800 	mov.w	r8, #0
 800771a:	6933      	ldr	r3, [r6, #16]
 800771c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007720:	6918      	ldr	r0, [r3, #16]
 8007722:	f000 fce9 	bl	80080f8 <__hi0bits>
 8007726:	f1c0 0020 	rsb	r0, r0, #32
 800772a:	9b05      	ldr	r3, [sp, #20]
 800772c:	4418      	add	r0, r3
 800772e:	f010 001f 	ands.w	r0, r0, #31
 8007732:	f000 8092 	beq.w	800785a <_dtoa_r+0x90a>
 8007736:	f1c0 0320 	rsb	r3, r0, #32
 800773a:	2b04      	cmp	r3, #4
 800773c:	f340 808a 	ble.w	8007854 <_dtoa_r+0x904>
 8007740:	f1c0 001c 	rsb	r0, r0, #28
 8007744:	9b04      	ldr	r3, [sp, #16]
 8007746:	4403      	add	r3, r0
 8007748:	9304      	str	r3, [sp, #16]
 800774a:	9b05      	ldr	r3, [sp, #20]
 800774c:	4403      	add	r3, r0
 800774e:	4405      	add	r5, r0
 8007750:	9305      	str	r3, [sp, #20]
 8007752:	9b04      	ldr	r3, [sp, #16]
 8007754:	2b00      	cmp	r3, #0
 8007756:	dd07      	ble.n	8007768 <_dtoa_r+0x818>
 8007758:	ee18 1a10 	vmov	r1, s16
 800775c:	461a      	mov	r2, r3
 800775e:	4620      	mov	r0, r4
 8007760:	f000 fe34 	bl	80083cc <__lshift>
 8007764:	ee08 0a10 	vmov	s16, r0
 8007768:	9b05      	ldr	r3, [sp, #20]
 800776a:	2b00      	cmp	r3, #0
 800776c:	dd05      	ble.n	800777a <_dtoa_r+0x82a>
 800776e:	4631      	mov	r1, r6
 8007770:	461a      	mov	r2, r3
 8007772:	4620      	mov	r0, r4
 8007774:	f000 fe2a 	bl	80083cc <__lshift>
 8007778:	4606      	mov	r6, r0
 800777a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800777c:	2b00      	cmp	r3, #0
 800777e:	d06e      	beq.n	800785e <_dtoa_r+0x90e>
 8007780:	ee18 0a10 	vmov	r0, s16
 8007784:	4631      	mov	r1, r6
 8007786:	f000 fe91 	bl	80084ac <__mcmp>
 800778a:	2800      	cmp	r0, #0
 800778c:	da67      	bge.n	800785e <_dtoa_r+0x90e>
 800778e:	9b00      	ldr	r3, [sp, #0]
 8007790:	3b01      	subs	r3, #1
 8007792:	ee18 1a10 	vmov	r1, s16
 8007796:	9300      	str	r3, [sp, #0]
 8007798:	220a      	movs	r2, #10
 800779a:	2300      	movs	r3, #0
 800779c:	4620      	mov	r0, r4
 800779e:	f000 fc65 	bl	800806c <__multadd>
 80077a2:	9b08      	ldr	r3, [sp, #32]
 80077a4:	ee08 0a10 	vmov	s16, r0
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	f000 81b1 	beq.w	8007b10 <_dtoa_r+0xbc0>
 80077ae:	2300      	movs	r3, #0
 80077b0:	4639      	mov	r1, r7
 80077b2:	220a      	movs	r2, #10
 80077b4:	4620      	mov	r0, r4
 80077b6:	f000 fc59 	bl	800806c <__multadd>
 80077ba:	9b02      	ldr	r3, [sp, #8]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	4607      	mov	r7, r0
 80077c0:	f300 808e 	bgt.w	80078e0 <_dtoa_r+0x990>
 80077c4:	9b06      	ldr	r3, [sp, #24]
 80077c6:	2b02      	cmp	r3, #2
 80077c8:	dc51      	bgt.n	800786e <_dtoa_r+0x91e>
 80077ca:	e089      	b.n	80078e0 <_dtoa_r+0x990>
 80077cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077ce:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80077d2:	e74b      	b.n	800766c <_dtoa_r+0x71c>
 80077d4:	9b03      	ldr	r3, [sp, #12]
 80077d6:	1e5e      	subs	r6, r3, #1
 80077d8:	9b07      	ldr	r3, [sp, #28]
 80077da:	42b3      	cmp	r3, r6
 80077dc:	bfbf      	itttt	lt
 80077de:	9b07      	ldrlt	r3, [sp, #28]
 80077e0:	9607      	strlt	r6, [sp, #28]
 80077e2:	1af2      	sublt	r2, r6, r3
 80077e4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80077e6:	bfb6      	itet	lt
 80077e8:	189b      	addlt	r3, r3, r2
 80077ea:	1b9e      	subge	r6, r3, r6
 80077ec:	930a      	strlt	r3, [sp, #40]	; 0x28
 80077ee:	9b03      	ldr	r3, [sp, #12]
 80077f0:	bfb8      	it	lt
 80077f2:	2600      	movlt	r6, #0
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	bfb7      	itett	lt
 80077f8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80077fc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007800:	1a9d      	sublt	r5, r3, r2
 8007802:	2300      	movlt	r3, #0
 8007804:	e734      	b.n	8007670 <_dtoa_r+0x720>
 8007806:	9e07      	ldr	r6, [sp, #28]
 8007808:	9d04      	ldr	r5, [sp, #16]
 800780a:	9f08      	ldr	r7, [sp, #32]
 800780c:	e73b      	b.n	8007686 <_dtoa_r+0x736>
 800780e:	9a07      	ldr	r2, [sp, #28]
 8007810:	e767      	b.n	80076e2 <_dtoa_r+0x792>
 8007812:	9b06      	ldr	r3, [sp, #24]
 8007814:	2b01      	cmp	r3, #1
 8007816:	dc18      	bgt.n	800784a <_dtoa_r+0x8fa>
 8007818:	f1ba 0f00 	cmp.w	sl, #0
 800781c:	d115      	bne.n	800784a <_dtoa_r+0x8fa>
 800781e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007822:	b993      	cbnz	r3, 800784a <_dtoa_r+0x8fa>
 8007824:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007828:	0d1b      	lsrs	r3, r3, #20
 800782a:	051b      	lsls	r3, r3, #20
 800782c:	b183      	cbz	r3, 8007850 <_dtoa_r+0x900>
 800782e:	9b04      	ldr	r3, [sp, #16]
 8007830:	3301      	adds	r3, #1
 8007832:	9304      	str	r3, [sp, #16]
 8007834:	9b05      	ldr	r3, [sp, #20]
 8007836:	3301      	adds	r3, #1
 8007838:	9305      	str	r3, [sp, #20]
 800783a:	f04f 0801 	mov.w	r8, #1
 800783e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007840:	2b00      	cmp	r3, #0
 8007842:	f47f af6a 	bne.w	800771a <_dtoa_r+0x7ca>
 8007846:	2001      	movs	r0, #1
 8007848:	e76f      	b.n	800772a <_dtoa_r+0x7da>
 800784a:	f04f 0800 	mov.w	r8, #0
 800784e:	e7f6      	b.n	800783e <_dtoa_r+0x8ee>
 8007850:	4698      	mov	r8, r3
 8007852:	e7f4      	b.n	800783e <_dtoa_r+0x8ee>
 8007854:	f43f af7d 	beq.w	8007752 <_dtoa_r+0x802>
 8007858:	4618      	mov	r0, r3
 800785a:	301c      	adds	r0, #28
 800785c:	e772      	b.n	8007744 <_dtoa_r+0x7f4>
 800785e:	9b03      	ldr	r3, [sp, #12]
 8007860:	2b00      	cmp	r3, #0
 8007862:	dc37      	bgt.n	80078d4 <_dtoa_r+0x984>
 8007864:	9b06      	ldr	r3, [sp, #24]
 8007866:	2b02      	cmp	r3, #2
 8007868:	dd34      	ble.n	80078d4 <_dtoa_r+0x984>
 800786a:	9b03      	ldr	r3, [sp, #12]
 800786c:	9302      	str	r3, [sp, #8]
 800786e:	9b02      	ldr	r3, [sp, #8]
 8007870:	b96b      	cbnz	r3, 800788e <_dtoa_r+0x93e>
 8007872:	4631      	mov	r1, r6
 8007874:	2205      	movs	r2, #5
 8007876:	4620      	mov	r0, r4
 8007878:	f000 fbf8 	bl	800806c <__multadd>
 800787c:	4601      	mov	r1, r0
 800787e:	4606      	mov	r6, r0
 8007880:	ee18 0a10 	vmov	r0, s16
 8007884:	f000 fe12 	bl	80084ac <__mcmp>
 8007888:	2800      	cmp	r0, #0
 800788a:	f73f adbb 	bgt.w	8007404 <_dtoa_r+0x4b4>
 800788e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007890:	9d01      	ldr	r5, [sp, #4]
 8007892:	43db      	mvns	r3, r3
 8007894:	9300      	str	r3, [sp, #0]
 8007896:	f04f 0800 	mov.w	r8, #0
 800789a:	4631      	mov	r1, r6
 800789c:	4620      	mov	r0, r4
 800789e:	f000 fbc3 	bl	8008028 <_Bfree>
 80078a2:	2f00      	cmp	r7, #0
 80078a4:	f43f aea4 	beq.w	80075f0 <_dtoa_r+0x6a0>
 80078a8:	f1b8 0f00 	cmp.w	r8, #0
 80078ac:	d005      	beq.n	80078ba <_dtoa_r+0x96a>
 80078ae:	45b8      	cmp	r8, r7
 80078b0:	d003      	beq.n	80078ba <_dtoa_r+0x96a>
 80078b2:	4641      	mov	r1, r8
 80078b4:	4620      	mov	r0, r4
 80078b6:	f000 fbb7 	bl	8008028 <_Bfree>
 80078ba:	4639      	mov	r1, r7
 80078bc:	4620      	mov	r0, r4
 80078be:	f000 fbb3 	bl	8008028 <_Bfree>
 80078c2:	e695      	b.n	80075f0 <_dtoa_r+0x6a0>
 80078c4:	2600      	movs	r6, #0
 80078c6:	4637      	mov	r7, r6
 80078c8:	e7e1      	b.n	800788e <_dtoa_r+0x93e>
 80078ca:	9700      	str	r7, [sp, #0]
 80078cc:	4637      	mov	r7, r6
 80078ce:	e599      	b.n	8007404 <_dtoa_r+0x4b4>
 80078d0:	40240000 	.word	0x40240000
 80078d4:	9b08      	ldr	r3, [sp, #32]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	f000 80ca 	beq.w	8007a70 <_dtoa_r+0xb20>
 80078dc:	9b03      	ldr	r3, [sp, #12]
 80078de:	9302      	str	r3, [sp, #8]
 80078e0:	2d00      	cmp	r5, #0
 80078e2:	dd05      	ble.n	80078f0 <_dtoa_r+0x9a0>
 80078e4:	4639      	mov	r1, r7
 80078e6:	462a      	mov	r2, r5
 80078e8:	4620      	mov	r0, r4
 80078ea:	f000 fd6f 	bl	80083cc <__lshift>
 80078ee:	4607      	mov	r7, r0
 80078f0:	f1b8 0f00 	cmp.w	r8, #0
 80078f4:	d05b      	beq.n	80079ae <_dtoa_r+0xa5e>
 80078f6:	6879      	ldr	r1, [r7, #4]
 80078f8:	4620      	mov	r0, r4
 80078fa:	f000 fb55 	bl	8007fa8 <_Balloc>
 80078fe:	4605      	mov	r5, r0
 8007900:	b928      	cbnz	r0, 800790e <_dtoa_r+0x9be>
 8007902:	4b87      	ldr	r3, [pc, #540]	; (8007b20 <_dtoa_r+0xbd0>)
 8007904:	4602      	mov	r2, r0
 8007906:	f240 21ea 	movw	r1, #746	; 0x2ea
 800790a:	f7ff bb3b 	b.w	8006f84 <_dtoa_r+0x34>
 800790e:	693a      	ldr	r2, [r7, #16]
 8007910:	3202      	adds	r2, #2
 8007912:	0092      	lsls	r2, r2, #2
 8007914:	f107 010c 	add.w	r1, r7, #12
 8007918:	300c      	adds	r0, #12
 800791a:	f000 fb2b 	bl	8007f74 <memcpy>
 800791e:	2201      	movs	r2, #1
 8007920:	4629      	mov	r1, r5
 8007922:	4620      	mov	r0, r4
 8007924:	f000 fd52 	bl	80083cc <__lshift>
 8007928:	9b01      	ldr	r3, [sp, #4]
 800792a:	f103 0901 	add.w	r9, r3, #1
 800792e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8007932:	4413      	add	r3, r2
 8007934:	9305      	str	r3, [sp, #20]
 8007936:	f00a 0301 	and.w	r3, sl, #1
 800793a:	46b8      	mov	r8, r7
 800793c:	9304      	str	r3, [sp, #16]
 800793e:	4607      	mov	r7, r0
 8007940:	4631      	mov	r1, r6
 8007942:	ee18 0a10 	vmov	r0, s16
 8007946:	f7ff fa75 	bl	8006e34 <quorem>
 800794a:	4641      	mov	r1, r8
 800794c:	9002      	str	r0, [sp, #8]
 800794e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007952:	ee18 0a10 	vmov	r0, s16
 8007956:	f000 fda9 	bl	80084ac <__mcmp>
 800795a:	463a      	mov	r2, r7
 800795c:	9003      	str	r0, [sp, #12]
 800795e:	4631      	mov	r1, r6
 8007960:	4620      	mov	r0, r4
 8007962:	f000 fdbf 	bl	80084e4 <__mdiff>
 8007966:	68c2      	ldr	r2, [r0, #12]
 8007968:	f109 3bff 	add.w	fp, r9, #4294967295
 800796c:	4605      	mov	r5, r0
 800796e:	bb02      	cbnz	r2, 80079b2 <_dtoa_r+0xa62>
 8007970:	4601      	mov	r1, r0
 8007972:	ee18 0a10 	vmov	r0, s16
 8007976:	f000 fd99 	bl	80084ac <__mcmp>
 800797a:	4602      	mov	r2, r0
 800797c:	4629      	mov	r1, r5
 800797e:	4620      	mov	r0, r4
 8007980:	9207      	str	r2, [sp, #28]
 8007982:	f000 fb51 	bl	8008028 <_Bfree>
 8007986:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800798a:	ea43 0102 	orr.w	r1, r3, r2
 800798e:	9b04      	ldr	r3, [sp, #16]
 8007990:	430b      	orrs	r3, r1
 8007992:	464d      	mov	r5, r9
 8007994:	d10f      	bne.n	80079b6 <_dtoa_r+0xa66>
 8007996:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800799a:	d02a      	beq.n	80079f2 <_dtoa_r+0xaa2>
 800799c:	9b03      	ldr	r3, [sp, #12]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	dd02      	ble.n	80079a8 <_dtoa_r+0xa58>
 80079a2:	9b02      	ldr	r3, [sp, #8]
 80079a4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80079a8:	f88b a000 	strb.w	sl, [fp]
 80079ac:	e775      	b.n	800789a <_dtoa_r+0x94a>
 80079ae:	4638      	mov	r0, r7
 80079b0:	e7ba      	b.n	8007928 <_dtoa_r+0x9d8>
 80079b2:	2201      	movs	r2, #1
 80079b4:	e7e2      	b.n	800797c <_dtoa_r+0xa2c>
 80079b6:	9b03      	ldr	r3, [sp, #12]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	db04      	blt.n	80079c6 <_dtoa_r+0xa76>
 80079bc:	9906      	ldr	r1, [sp, #24]
 80079be:	430b      	orrs	r3, r1
 80079c0:	9904      	ldr	r1, [sp, #16]
 80079c2:	430b      	orrs	r3, r1
 80079c4:	d122      	bne.n	8007a0c <_dtoa_r+0xabc>
 80079c6:	2a00      	cmp	r2, #0
 80079c8:	ddee      	ble.n	80079a8 <_dtoa_r+0xa58>
 80079ca:	ee18 1a10 	vmov	r1, s16
 80079ce:	2201      	movs	r2, #1
 80079d0:	4620      	mov	r0, r4
 80079d2:	f000 fcfb 	bl	80083cc <__lshift>
 80079d6:	4631      	mov	r1, r6
 80079d8:	ee08 0a10 	vmov	s16, r0
 80079dc:	f000 fd66 	bl	80084ac <__mcmp>
 80079e0:	2800      	cmp	r0, #0
 80079e2:	dc03      	bgt.n	80079ec <_dtoa_r+0xa9c>
 80079e4:	d1e0      	bne.n	80079a8 <_dtoa_r+0xa58>
 80079e6:	f01a 0f01 	tst.w	sl, #1
 80079ea:	d0dd      	beq.n	80079a8 <_dtoa_r+0xa58>
 80079ec:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80079f0:	d1d7      	bne.n	80079a2 <_dtoa_r+0xa52>
 80079f2:	2339      	movs	r3, #57	; 0x39
 80079f4:	f88b 3000 	strb.w	r3, [fp]
 80079f8:	462b      	mov	r3, r5
 80079fa:	461d      	mov	r5, r3
 80079fc:	3b01      	subs	r3, #1
 80079fe:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007a02:	2a39      	cmp	r2, #57	; 0x39
 8007a04:	d071      	beq.n	8007aea <_dtoa_r+0xb9a>
 8007a06:	3201      	adds	r2, #1
 8007a08:	701a      	strb	r2, [r3, #0]
 8007a0a:	e746      	b.n	800789a <_dtoa_r+0x94a>
 8007a0c:	2a00      	cmp	r2, #0
 8007a0e:	dd07      	ble.n	8007a20 <_dtoa_r+0xad0>
 8007a10:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007a14:	d0ed      	beq.n	80079f2 <_dtoa_r+0xaa2>
 8007a16:	f10a 0301 	add.w	r3, sl, #1
 8007a1a:	f88b 3000 	strb.w	r3, [fp]
 8007a1e:	e73c      	b.n	800789a <_dtoa_r+0x94a>
 8007a20:	9b05      	ldr	r3, [sp, #20]
 8007a22:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007a26:	4599      	cmp	r9, r3
 8007a28:	d047      	beq.n	8007aba <_dtoa_r+0xb6a>
 8007a2a:	ee18 1a10 	vmov	r1, s16
 8007a2e:	2300      	movs	r3, #0
 8007a30:	220a      	movs	r2, #10
 8007a32:	4620      	mov	r0, r4
 8007a34:	f000 fb1a 	bl	800806c <__multadd>
 8007a38:	45b8      	cmp	r8, r7
 8007a3a:	ee08 0a10 	vmov	s16, r0
 8007a3e:	f04f 0300 	mov.w	r3, #0
 8007a42:	f04f 020a 	mov.w	r2, #10
 8007a46:	4641      	mov	r1, r8
 8007a48:	4620      	mov	r0, r4
 8007a4a:	d106      	bne.n	8007a5a <_dtoa_r+0xb0a>
 8007a4c:	f000 fb0e 	bl	800806c <__multadd>
 8007a50:	4680      	mov	r8, r0
 8007a52:	4607      	mov	r7, r0
 8007a54:	f109 0901 	add.w	r9, r9, #1
 8007a58:	e772      	b.n	8007940 <_dtoa_r+0x9f0>
 8007a5a:	f000 fb07 	bl	800806c <__multadd>
 8007a5e:	4639      	mov	r1, r7
 8007a60:	4680      	mov	r8, r0
 8007a62:	2300      	movs	r3, #0
 8007a64:	220a      	movs	r2, #10
 8007a66:	4620      	mov	r0, r4
 8007a68:	f000 fb00 	bl	800806c <__multadd>
 8007a6c:	4607      	mov	r7, r0
 8007a6e:	e7f1      	b.n	8007a54 <_dtoa_r+0xb04>
 8007a70:	9b03      	ldr	r3, [sp, #12]
 8007a72:	9302      	str	r3, [sp, #8]
 8007a74:	9d01      	ldr	r5, [sp, #4]
 8007a76:	ee18 0a10 	vmov	r0, s16
 8007a7a:	4631      	mov	r1, r6
 8007a7c:	f7ff f9da 	bl	8006e34 <quorem>
 8007a80:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007a84:	9b01      	ldr	r3, [sp, #4]
 8007a86:	f805 ab01 	strb.w	sl, [r5], #1
 8007a8a:	1aea      	subs	r2, r5, r3
 8007a8c:	9b02      	ldr	r3, [sp, #8]
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	dd09      	ble.n	8007aa6 <_dtoa_r+0xb56>
 8007a92:	ee18 1a10 	vmov	r1, s16
 8007a96:	2300      	movs	r3, #0
 8007a98:	220a      	movs	r2, #10
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	f000 fae6 	bl	800806c <__multadd>
 8007aa0:	ee08 0a10 	vmov	s16, r0
 8007aa4:	e7e7      	b.n	8007a76 <_dtoa_r+0xb26>
 8007aa6:	9b02      	ldr	r3, [sp, #8]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	bfc8      	it	gt
 8007aac:	461d      	movgt	r5, r3
 8007aae:	9b01      	ldr	r3, [sp, #4]
 8007ab0:	bfd8      	it	le
 8007ab2:	2501      	movle	r5, #1
 8007ab4:	441d      	add	r5, r3
 8007ab6:	f04f 0800 	mov.w	r8, #0
 8007aba:	ee18 1a10 	vmov	r1, s16
 8007abe:	2201      	movs	r2, #1
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f000 fc83 	bl	80083cc <__lshift>
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	ee08 0a10 	vmov	s16, r0
 8007acc:	f000 fcee 	bl	80084ac <__mcmp>
 8007ad0:	2800      	cmp	r0, #0
 8007ad2:	dc91      	bgt.n	80079f8 <_dtoa_r+0xaa8>
 8007ad4:	d102      	bne.n	8007adc <_dtoa_r+0xb8c>
 8007ad6:	f01a 0f01 	tst.w	sl, #1
 8007ada:	d18d      	bne.n	80079f8 <_dtoa_r+0xaa8>
 8007adc:	462b      	mov	r3, r5
 8007ade:	461d      	mov	r5, r3
 8007ae0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ae4:	2a30      	cmp	r2, #48	; 0x30
 8007ae6:	d0fa      	beq.n	8007ade <_dtoa_r+0xb8e>
 8007ae8:	e6d7      	b.n	800789a <_dtoa_r+0x94a>
 8007aea:	9a01      	ldr	r2, [sp, #4]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d184      	bne.n	80079fa <_dtoa_r+0xaaa>
 8007af0:	9b00      	ldr	r3, [sp, #0]
 8007af2:	3301      	adds	r3, #1
 8007af4:	9300      	str	r3, [sp, #0]
 8007af6:	2331      	movs	r3, #49	; 0x31
 8007af8:	7013      	strb	r3, [r2, #0]
 8007afa:	e6ce      	b.n	800789a <_dtoa_r+0x94a>
 8007afc:	4b09      	ldr	r3, [pc, #36]	; (8007b24 <_dtoa_r+0xbd4>)
 8007afe:	f7ff ba95 	b.w	800702c <_dtoa_r+0xdc>
 8007b02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	f47f aa6e 	bne.w	8006fe6 <_dtoa_r+0x96>
 8007b0a:	4b07      	ldr	r3, [pc, #28]	; (8007b28 <_dtoa_r+0xbd8>)
 8007b0c:	f7ff ba8e 	b.w	800702c <_dtoa_r+0xdc>
 8007b10:	9b02      	ldr	r3, [sp, #8]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	dcae      	bgt.n	8007a74 <_dtoa_r+0xb24>
 8007b16:	9b06      	ldr	r3, [sp, #24]
 8007b18:	2b02      	cmp	r3, #2
 8007b1a:	f73f aea8 	bgt.w	800786e <_dtoa_r+0x91e>
 8007b1e:	e7a9      	b.n	8007a74 <_dtoa_r+0xb24>
 8007b20:	0800943f 	.word	0x0800943f
 8007b24:	0800939c 	.word	0x0800939c
 8007b28:	080093c0 	.word	0x080093c0

08007b2c <__sflush_r>:
 8007b2c:	898a      	ldrh	r2, [r1, #12]
 8007b2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b32:	4605      	mov	r5, r0
 8007b34:	0710      	lsls	r0, r2, #28
 8007b36:	460c      	mov	r4, r1
 8007b38:	d458      	bmi.n	8007bec <__sflush_r+0xc0>
 8007b3a:	684b      	ldr	r3, [r1, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	dc05      	bgt.n	8007b4c <__sflush_r+0x20>
 8007b40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	dc02      	bgt.n	8007b4c <__sflush_r+0x20>
 8007b46:	2000      	movs	r0, #0
 8007b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b4e:	2e00      	cmp	r6, #0
 8007b50:	d0f9      	beq.n	8007b46 <__sflush_r+0x1a>
 8007b52:	2300      	movs	r3, #0
 8007b54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007b58:	682f      	ldr	r7, [r5, #0]
 8007b5a:	602b      	str	r3, [r5, #0]
 8007b5c:	d032      	beq.n	8007bc4 <__sflush_r+0x98>
 8007b5e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b60:	89a3      	ldrh	r3, [r4, #12]
 8007b62:	075a      	lsls	r2, r3, #29
 8007b64:	d505      	bpl.n	8007b72 <__sflush_r+0x46>
 8007b66:	6863      	ldr	r3, [r4, #4]
 8007b68:	1ac0      	subs	r0, r0, r3
 8007b6a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b6c:	b10b      	cbz	r3, 8007b72 <__sflush_r+0x46>
 8007b6e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b70:	1ac0      	subs	r0, r0, r3
 8007b72:	2300      	movs	r3, #0
 8007b74:	4602      	mov	r2, r0
 8007b76:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b78:	6a21      	ldr	r1, [r4, #32]
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	47b0      	blx	r6
 8007b7e:	1c43      	adds	r3, r0, #1
 8007b80:	89a3      	ldrh	r3, [r4, #12]
 8007b82:	d106      	bne.n	8007b92 <__sflush_r+0x66>
 8007b84:	6829      	ldr	r1, [r5, #0]
 8007b86:	291d      	cmp	r1, #29
 8007b88:	d82c      	bhi.n	8007be4 <__sflush_r+0xb8>
 8007b8a:	4a2a      	ldr	r2, [pc, #168]	; (8007c34 <__sflush_r+0x108>)
 8007b8c:	40ca      	lsrs	r2, r1
 8007b8e:	07d6      	lsls	r6, r2, #31
 8007b90:	d528      	bpl.n	8007be4 <__sflush_r+0xb8>
 8007b92:	2200      	movs	r2, #0
 8007b94:	6062      	str	r2, [r4, #4]
 8007b96:	04d9      	lsls	r1, r3, #19
 8007b98:	6922      	ldr	r2, [r4, #16]
 8007b9a:	6022      	str	r2, [r4, #0]
 8007b9c:	d504      	bpl.n	8007ba8 <__sflush_r+0x7c>
 8007b9e:	1c42      	adds	r2, r0, #1
 8007ba0:	d101      	bne.n	8007ba6 <__sflush_r+0x7a>
 8007ba2:	682b      	ldr	r3, [r5, #0]
 8007ba4:	b903      	cbnz	r3, 8007ba8 <__sflush_r+0x7c>
 8007ba6:	6560      	str	r0, [r4, #84]	; 0x54
 8007ba8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007baa:	602f      	str	r7, [r5, #0]
 8007bac:	2900      	cmp	r1, #0
 8007bae:	d0ca      	beq.n	8007b46 <__sflush_r+0x1a>
 8007bb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007bb4:	4299      	cmp	r1, r3
 8007bb6:	d002      	beq.n	8007bbe <__sflush_r+0x92>
 8007bb8:	4628      	mov	r0, r5
 8007bba:	f7fe fa93 	bl	80060e4 <_free_r>
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	6360      	str	r0, [r4, #52]	; 0x34
 8007bc2:	e7c1      	b.n	8007b48 <__sflush_r+0x1c>
 8007bc4:	6a21      	ldr	r1, [r4, #32]
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	4628      	mov	r0, r5
 8007bca:	47b0      	blx	r6
 8007bcc:	1c41      	adds	r1, r0, #1
 8007bce:	d1c7      	bne.n	8007b60 <__sflush_r+0x34>
 8007bd0:	682b      	ldr	r3, [r5, #0]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	d0c4      	beq.n	8007b60 <__sflush_r+0x34>
 8007bd6:	2b1d      	cmp	r3, #29
 8007bd8:	d001      	beq.n	8007bde <__sflush_r+0xb2>
 8007bda:	2b16      	cmp	r3, #22
 8007bdc:	d101      	bne.n	8007be2 <__sflush_r+0xb6>
 8007bde:	602f      	str	r7, [r5, #0]
 8007be0:	e7b1      	b.n	8007b46 <__sflush_r+0x1a>
 8007be2:	89a3      	ldrh	r3, [r4, #12]
 8007be4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007be8:	81a3      	strh	r3, [r4, #12]
 8007bea:	e7ad      	b.n	8007b48 <__sflush_r+0x1c>
 8007bec:	690f      	ldr	r7, [r1, #16]
 8007bee:	2f00      	cmp	r7, #0
 8007bf0:	d0a9      	beq.n	8007b46 <__sflush_r+0x1a>
 8007bf2:	0793      	lsls	r3, r2, #30
 8007bf4:	680e      	ldr	r6, [r1, #0]
 8007bf6:	bf08      	it	eq
 8007bf8:	694b      	ldreq	r3, [r1, #20]
 8007bfa:	600f      	str	r7, [r1, #0]
 8007bfc:	bf18      	it	ne
 8007bfe:	2300      	movne	r3, #0
 8007c00:	eba6 0807 	sub.w	r8, r6, r7
 8007c04:	608b      	str	r3, [r1, #8]
 8007c06:	f1b8 0f00 	cmp.w	r8, #0
 8007c0a:	dd9c      	ble.n	8007b46 <__sflush_r+0x1a>
 8007c0c:	6a21      	ldr	r1, [r4, #32]
 8007c0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007c10:	4643      	mov	r3, r8
 8007c12:	463a      	mov	r2, r7
 8007c14:	4628      	mov	r0, r5
 8007c16:	47b0      	blx	r6
 8007c18:	2800      	cmp	r0, #0
 8007c1a:	dc06      	bgt.n	8007c2a <__sflush_r+0xfe>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c22:	81a3      	strh	r3, [r4, #12]
 8007c24:	f04f 30ff 	mov.w	r0, #4294967295
 8007c28:	e78e      	b.n	8007b48 <__sflush_r+0x1c>
 8007c2a:	4407      	add	r7, r0
 8007c2c:	eba8 0800 	sub.w	r8, r8, r0
 8007c30:	e7e9      	b.n	8007c06 <__sflush_r+0xda>
 8007c32:	bf00      	nop
 8007c34:	20400001 	.word	0x20400001

08007c38 <_fflush_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	690b      	ldr	r3, [r1, #16]
 8007c3c:	4605      	mov	r5, r0
 8007c3e:	460c      	mov	r4, r1
 8007c40:	b913      	cbnz	r3, 8007c48 <_fflush_r+0x10>
 8007c42:	2500      	movs	r5, #0
 8007c44:	4628      	mov	r0, r5
 8007c46:	bd38      	pop	{r3, r4, r5, pc}
 8007c48:	b118      	cbz	r0, 8007c52 <_fflush_r+0x1a>
 8007c4a:	6983      	ldr	r3, [r0, #24]
 8007c4c:	b90b      	cbnz	r3, 8007c52 <_fflush_r+0x1a>
 8007c4e:	f000 f887 	bl	8007d60 <__sinit>
 8007c52:	4b14      	ldr	r3, [pc, #80]	; (8007ca4 <_fflush_r+0x6c>)
 8007c54:	429c      	cmp	r4, r3
 8007c56:	d11b      	bne.n	8007c90 <_fflush_r+0x58>
 8007c58:	686c      	ldr	r4, [r5, #4]
 8007c5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d0ef      	beq.n	8007c42 <_fflush_r+0xa>
 8007c62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007c64:	07d0      	lsls	r0, r2, #31
 8007c66:	d404      	bmi.n	8007c72 <_fflush_r+0x3a>
 8007c68:	0599      	lsls	r1, r3, #22
 8007c6a:	d402      	bmi.n	8007c72 <_fflush_r+0x3a>
 8007c6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c6e:	f000 f91a 	bl	8007ea6 <__retarget_lock_acquire_recursive>
 8007c72:	4628      	mov	r0, r5
 8007c74:	4621      	mov	r1, r4
 8007c76:	f7ff ff59 	bl	8007b2c <__sflush_r>
 8007c7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c7c:	07da      	lsls	r2, r3, #31
 8007c7e:	4605      	mov	r5, r0
 8007c80:	d4e0      	bmi.n	8007c44 <_fflush_r+0xc>
 8007c82:	89a3      	ldrh	r3, [r4, #12]
 8007c84:	059b      	lsls	r3, r3, #22
 8007c86:	d4dd      	bmi.n	8007c44 <_fflush_r+0xc>
 8007c88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c8a:	f000 f90d 	bl	8007ea8 <__retarget_lock_release_recursive>
 8007c8e:	e7d9      	b.n	8007c44 <_fflush_r+0xc>
 8007c90:	4b05      	ldr	r3, [pc, #20]	; (8007ca8 <_fflush_r+0x70>)
 8007c92:	429c      	cmp	r4, r3
 8007c94:	d101      	bne.n	8007c9a <_fflush_r+0x62>
 8007c96:	68ac      	ldr	r4, [r5, #8]
 8007c98:	e7df      	b.n	8007c5a <_fflush_r+0x22>
 8007c9a:	4b04      	ldr	r3, [pc, #16]	; (8007cac <_fflush_r+0x74>)
 8007c9c:	429c      	cmp	r4, r3
 8007c9e:	bf08      	it	eq
 8007ca0:	68ec      	ldreq	r4, [r5, #12]
 8007ca2:	e7da      	b.n	8007c5a <_fflush_r+0x22>
 8007ca4:	08009470 	.word	0x08009470
 8007ca8:	08009490 	.word	0x08009490
 8007cac:	08009450 	.word	0x08009450

08007cb0 <std>:
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	b510      	push	{r4, lr}
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	e9c0 3300 	strd	r3, r3, [r0]
 8007cba:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007cbe:	6083      	str	r3, [r0, #8]
 8007cc0:	8181      	strh	r1, [r0, #12]
 8007cc2:	6643      	str	r3, [r0, #100]	; 0x64
 8007cc4:	81c2      	strh	r2, [r0, #14]
 8007cc6:	6183      	str	r3, [r0, #24]
 8007cc8:	4619      	mov	r1, r3
 8007cca:	2208      	movs	r2, #8
 8007ccc:	305c      	adds	r0, #92	; 0x5c
 8007cce:	f7fe fa01 	bl	80060d4 <memset>
 8007cd2:	4b05      	ldr	r3, [pc, #20]	; (8007ce8 <std+0x38>)
 8007cd4:	6263      	str	r3, [r4, #36]	; 0x24
 8007cd6:	4b05      	ldr	r3, [pc, #20]	; (8007cec <std+0x3c>)
 8007cd8:	62a3      	str	r3, [r4, #40]	; 0x28
 8007cda:	4b05      	ldr	r3, [pc, #20]	; (8007cf0 <std+0x40>)
 8007cdc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007cde:	4b05      	ldr	r3, [pc, #20]	; (8007cf4 <std+0x44>)
 8007ce0:	6224      	str	r4, [r4, #32]
 8007ce2:	6323      	str	r3, [r4, #48]	; 0x30
 8007ce4:	bd10      	pop	{r4, pc}
 8007ce6:	bf00      	nop
 8007ce8:	08008991 	.word	0x08008991
 8007cec:	080089b3 	.word	0x080089b3
 8007cf0:	080089eb 	.word	0x080089eb
 8007cf4:	08008a0f 	.word	0x08008a0f

08007cf8 <_cleanup_r>:
 8007cf8:	4901      	ldr	r1, [pc, #4]	; (8007d00 <_cleanup_r+0x8>)
 8007cfa:	f000 b8af 	b.w	8007e5c <_fwalk_reent>
 8007cfe:	bf00      	nop
 8007d00:	08007c39 	.word	0x08007c39

08007d04 <__sfmoreglue>:
 8007d04:	b570      	push	{r4, r5, r6, lr}
 8007d06:	2268      	movs	r2, #104	; 0x68
 8007d08:	1e4d      	subs	r5, r1, #1
 8007d0a:	4355      	muls	r5, r2
 8007d0c:	460e      	mov	r6, r1
 8007d0e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007d12:	f7fe fa53 	bl	80061bc <_malloc_r>
 8007d16:	4604      	mov	r4, r0
 8007d18:	b140      	cbz	r0, 8007d2c <__sfmoreglue+0x28>
 8007d1a:	2100      	movs	r1, #0
 8007d1c:	e9c0 1600 	strd	r1, r6, [r0]
 8007d20:	300c      	adds	r0, #12
 8007d22:	60a0      	str	r0, [r4, #8]
 8007d24:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007d28:	f7fe f9d4 	bl	80060d4 <memset>
 8007d2c:	4620      	mov	r0, r4
 8007d2e:	bd70      	pop	{r4, r5, r6, pc}

08007d30 <__sfp_lock_acquire>:
 8007d30:	4801      	ldr	r0, [pc, #4]	; (8007d38 <__sfp_lock_acquire+0x8>)
 8007d32:	f000 b8b8 	b.w	8007ea6 <__retarget_lock_acquire_recursive>
 8007d36:	bf00      	nop
 8007d38:	200004a1 	.word	0x200004a1

08007d3c <__sfp_lock_release>:
 8007d3c:	4801      	ldr	r0, [pc, #4]	; (8007d44 <__sfp_lock_release+0x8>)
 8007d3e:	f000 b8b3 	b.w	8007ea8 <__retarget_lock_release_recursive>
 8007d42:	bf00      	nop
 8007d44:	200004a1 	.word	0x200004a1

08007d48 <__sinit_lock_acquire>:
 8007d48:	4801      	ldr	r0, [pc, #4]	; (8007d50 <__sinit_lock_acquire+0x8>)
 8007d4a:	f000 b8ac 	b.w	8007ea6 <__retarget_lock_acquire_recursive>
 8007d4e:	bf00      	nop
 8007d50:	200004a2 	.word	0x200004a2

08007d54 <__sinit_lock_release>:
 8007d54:	4801      	ldr	r0, [pc, #4]	; (8007d5c <__sinit_lock_release+0x8>)
 8007d56:	f000 b8a7 	b.w	8007ea8 <__retarget_lock_release_recursive>
 8007d5a:	bf00      	nop
 8007d5c:	200004a2 	.word	0x200004a2

08007d60 <__sinit>:
 8007d60:	b510      	push	{r4, lr}
 8007d62:	4604      	mov	r4, r0
 8007d64:	f7ff fff0 	bl	8007d48 <__sinit_lock_acquire>
 8007d68:	69a3      	ldr	r3, [r4, #24]
 8007d6a:	b11b      	cbz	r3, 8007d74 <__sinit+0x14>
 8007d6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d70:	f7ff bff0 	b.w	8007d54 <__sinit_lock_release>
 8007d74:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007d78:	6523      	str	r3, [r4, #80]	; 0x50
 8007d7a:	4b13      	ldr	r3, [pc, #76]	; (8007dc8 <__sinit+0x68>)
 8007d7c:	4a13      	ldr	r2, [pc, #76]	; (8007dcc <__sinit+0x6c>)
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	62a2      	str	r2, [r4, #40]	; 0x28
 8007d82:	42a3      	cmp	r3, r4
 8007d84:	bf04      	itt	eq
 8007d86:	2301      	moveq	r3, #1
 8007d88:	61a3      	streq	r3, [r4, #24]
 8007d8a:	4620      	mov	r0, r4
 8007d8c:	f000 f820 	bl	8007dd0 <__sfp>
 8007d90:	6060      	str	r0, [r4, #4]
 8007d92:	4620      	mov	r0, r4
 8007d94:	f000 f81c 	bl	8007dd0 <__sfp>
 8007d98:	60a0      	str	r0, [r4, #8]
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f000 f818 	bl	8007dd0 <__sfp>
 8007da0:	2200      	movs	r2, #0
 8007da2:	60e0      	str	r0, [r4, #12]
 8007da4:	2104      	movs	r1, #4
 8007da6:	6860      	ldr	r0, [r4, #4]
 8007da8:	f7ff ff82 	bl	8007cb0 <std>
 8007dac:	68a0      	ldr	r0, [r4, #8]
 8007dae:	2201      	movs	r2, #1
 8007db0:	2109      	movs	r1, #9
 8007db2:	f7ff ff7d 	bl	8007cb0 <std>
 8007db6:	68e0      	ldr	r0, [r4, #12]
 8007db8:	2202      	movs	r2, #2
 8007dba:	2112      	movs	r1, #18
 8007dbc:	f7ff ff78 	bl	8007cb0 <std>
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	61a3      	str	r3, [r4, #24]
 8007dc4:	e7d2      	b.n	8007d6c <__sinit+0xc>
 8007dc6:	bf00      	nop
 8007dc8:	08009388 	.word	0x08009388
 8007dcc:	08007cf9 	.word	0x08007cf9

08007dd0 <__sfp>:
 8007dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dd2:	4607      	mov	r7, r0
 8007dd4:	f7ff ffac 	bl	8007d30 <__sfp_lock_acquire>
 8007dd8:	4b1e      	ldr	r3, [pc, #120]	; (8007e54 <__sfp+0x84>)
 8007dda:	681e      	ldr	r6, [r3, #0]
 8007ddc:	69b3      	ldr	r3, [r6, #24]
 8007dde:	b913      	cbnz	r3, 8007de6 <__sfp+0x16>
 8007de0:	4630      	mov	r0, r6
 8007de2:	f7ff ffbd 	bl	8007d60 <__sinit>
 8007de6:	3648      	adds	r6, #72	; 0x48
 8007de8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007dec:	3b01      	subs	r3, #1
 8007dee:	d503      	bpl.n	8007df8 <__sfp+0x28>
 8007df0:	6833      	ldr	r3, [r6, #0]
 8007df2:	b30b      	cbz	r3, 8007e38 <__sfp+0x68>
 8007df4:	6836      	ldr	r6, [r6, #0]
 8007df6:	e7f7      	b.n	8007de8 <__sfp+0x18>
 8007df8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007dfc:	b9d5      	cbnz	r5, 8007e34 <__sfp+0x64>
 8007dfe:	4b16      	ldr	r3, [pc, #88]	; (8007e58 <__sfp+0x88>)
 8007e00:	60e3      	str	r3, [r4, #12]
 8007e02:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007e06:	6665      	str	r5, [r4, #100]	; 0x64
 8007e08:	f000 f84c 	bl	8007ea4 <__retarget_lock_init_recursive>
 8007e0c:	f7ff ff96 	bl	8007d3c <__sfp_lock_release>
 8007e10:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007e14:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007e18:	6025      	str	r5, [r4, #0]
 8007e1a:	61a5      	str	r5, [r4, #24]
 8007e1c:	2208      	movs	r2, #8
 8007e1e:	4629      	mov	r1, r5
 8007e20:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007e24:	f7fe f956 	bl	80060d4 <memset>
 8007e28:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007e2c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007e30:	4620      	mov	r0, r4
 8007e32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e34:	3468      	adds	r4, #104	; 0x68
 8007e36:	e7d9      	b.n	8007dec <__sfp+0x1c>
 8007e38:	2104      	movs	r1, #4
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	f7ff ff62 	bl	8007d04 <__sfmoreglue>
 8007e40:	4604      	mov	r4, r0
 8007e42:	6030      	str	r0, [r6, #0]
 8007e44:	2800      	cmp	r0, #0
 8007e46:	d1d5      	bne.n	8007df4 <__sfp+0x24>
 8007e48:	f7ff ff78 	bl	8007d3c <__sfp_lock_release>
 8007e4c:	230c      	movs	r3, #12
 8007e4e:	603b      	str	r3, [r7, #0]
 8007e50:	e7ee      	b.n	8007e30 <__sfp+0x60>
 8007e52:	bf00      	nop
 8007e54:	08009388 	.word	0x08009388
 8007e58:	ffff0001 	.word	0xffff0001

08007e5c <_fwalk_reent>:
 8007e5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e60:	4606      	mov	r6, r0
 8007e62:	4688      	mov	r8, r1
 8007e64:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007e68:	2700      	movs	r7, #0
 8007e6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e6e:	f1b9 0901 	subs.w	r9, r9, #1
 8007e72:	d505      	bpl.n	8007e80 <_fwalk_reent+0x24>
 8007e74:	6824      	ldr	r4, [r4, #0]
 8007e76:	2c00      	cmp	r4, #0
 8007e78:	d1f7      	bne.n	8007e6a <_fwalk_reent+0xe>
 8007e7a:	4638      	mov	r0, r7
 8007e7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e80:	89ab      	ldrh	r3, [r5, #12]
 8007e82:	2b01      	cmp	r3, #1
 8007e84:	d907      	bls.n	8007e96 <_fwalk_reent+0x3a>
 8007e86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	d003      	beq.n	8007e96 <_fwalk_reent+0x3a>
 8007e8e:	4629      	mov	r1, r5
 8007e90:	4630      	mov	r0, r6
 8007e92:	47c0      	blx	r8
 8007e94:	4307      	orrs	r7, r0
 8007e96:	3568      	adds	r5, #104	; 0x68
 8007e98:	e7e9      	b.n	8007e6e <_fwalk_reent+0x12>
	...

08007e9c <_localeconv_r>:
 8007e9c:	4800      	ldr	r0, [pc, #0]	; (8007ea0 <_localeconv_r+0x4>)
 8007e9e:	4770      	bx	lr
 8007ea0:	20000164 	.word	0x20000164

08007ea4 <__retarget_lock_init_recursive>:
 8007ea4:	4770      	bx	lr

08007ea6 <__retarget_lock_acquire_recursive>:
 8007ea6:	4770      	bx	lr

08007ea8 <__retarget_lock_release_recursive>:
 8007ea8:	4770      	bx	lr

08007eaa <__swhatbuf_r>:
 8007eaa:	b570      	push	{r4, r5, r6, lr}
 8007eac:	460e      	mov	r6, r1
 8007eae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eb2:	2900      	cmp	r1, #0
 8007eb4:	b096      	sub	sp, #88	; 0x58
 8007eb6:	4614      	mov	r4, r2
 8007eb8:	461d      	mov	r5, r3
 8007eba:	da08      	bge.n	8007ece <__swhatbuf_r+0x24>
 8007ebc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	602a      	str	r2, [r5, #0]
 8007ec4:	061a      	lsls	r2, r3, #24
 8007ec6:	d410      	bmi.n	8007eea <__swhatbuf_r+0x40>
 8007ec8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ecc:	e00e      	b.n	8007eec <__swhatbuf_r+0x42>
 8007ece:	466a      	mov	r2, sp
 8007ed0:	f000 fdf4 	bl	8008abc <_fstat_r>
 8007ed4:	2800      	cmp	r0, #0
 8007ed6:	dbf1      	blt.n	8007ebc <__swhatbuf_r+0x12>
 8007ed8:	9a01      	ldr	r2, [sp, #4]
 8007eda:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007ede:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007ee2:	425a      	negs	r2, r3
 8007ee4:	415a      	adcs	r2, r3
 8007ee6:	602a      	str	r2, [r5, #0]
 8007ee8:	e7ee      	b.n	8007ec8 <__swhatbuf_r+0x1e>
 8007eea:	2340      	movs	r3, #64	; 0x40
 8007eec:	2000      	movs	r0, #0
 8007eee:	6023      	str	r3, [r4, #0]
 8007ef0:	b016      	add	sp, #88	; 0x58
 8007ef2:	bd70      	pop	{r4, r5, r6, pc}

08007ef4 <__smakebuf_r>:
 8007ef4:	898b      	ldrh	r3, [r1, #12]
 8007ef6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007ef8:	079d      	lsls	r5, r3, #30
 8007efa:	4606      	mov	r6, r0
 8007efc:	460c      	mov	r4, r1
 8007efe:	d507      	bpl.n	8007f10 <__smakebuf_r+0x1c>
 8007f00:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007f04:	6023      	str	r3, [r4, #0]
 8007f06:	6123      	str	r3, [r4, #16]
 8007f08:	2301      	movs	r3, #1
 8007f0a:	6163      	str	r3, [r4, #20]
 8007f0c:	b002      	add	sp, #8
 8007f0e:	bd70      	pop	{r4, r5, r6, pc}
 8007f10:	ab01      	add	r3, sp, #4
 8007f12:	466a      	mov	r2, sp
 8007f14:	f7ff ffc9 	bl	8007eaa <__swhatbuf_r>
 8007f18:	9900      	ldr	r1, [sp, #0]
 8007f1a:	4605      	mov	r5, r0
 8007f1c:	4630      	mov	r0, r6
 8007f1e:	f7fe f94d 	bl	80061bc <_malloc_r>
 8007f22:	b948      	cbnz	r0, 8007f38 <__smakebuf_r+0x44>
 8007f24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f28:	059a      	lsls	r2, r3, #22
 8007f2a:	d4ef      	bmi.n	8007f0c <__smakebuf_r+0x18>
 8007f2c:	f023 0303 	bic.w	r3, r3, #3
 8007f30:	f043 0302 	orr.w	r3, r3, #2
 8007f34:	81a3      	strh	r3, [r4, #12]
 8007f36:	e7e3      	b.n	8007f00 <__smakebuf_r+0xc>
 8007f38:	4b0d      	ldr	r3, [pc, #52]	; (8007f70 <__smakebuf_r+0x7c>)
 8007f3a:	62b3      	str	r3, [r6, #40]	; 0x28
 8007f3c:	89a3      	ldrh	r3, [r4, #12]
 8007f3e:	6020      	str	r0, [r4, #0]
 8007f40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f44:	81a3      	strh	r3, [r4, #12]
 8007f46:	9b00      	ldr	r3, [sp, #0]
 8007f48:	6163      	str	r3, [r4, #20]
 8007f4a:	9b01      	ldr	r3, [sp, #4]
 8007f4c:	6120      	str	r0, [r4, #16]
 8007f4e:	b15b      	cbz	r3, 8007f68 <__smakebuf_r+0x74>
 8007f50:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f54:	4630      	mov	r0, r6
 8007f56:	f000 fdc3 	bl	8008ae0 <_isatty_r>
 8007f5a:	b128      	cbz	r0, 8007f68 <__smakebuf_r+0x74>
 8007f5c:	89a3      	ldrh	r3, [r4, #12]
 8007f5e:	f023 0303 	bic.w	r3, r3, #3
 8007f62:	f043 0301 	orr.w	r3, r3, #1
 8007f66:	81a3      	strh	r3, [r4, #12]
 8007f68:	89a0      	ldrh	r0, [r4, #12]
 8007f6a:	4305      	orrs	r5, r0
 8007f6c:	81a5      	strh	r5, [r4, #12]
 8007f6e:	e7cd      	b.n	8007f0c <__smakebuf_r+0x18>
 8007f70:	08007cf9 	.word	0x08007cf9

08007f74 <memcpy>:
 8007f74:	440a      	add	r2, r1
 8007f76:	4291      	cmp	r1, r2
 8007f78:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f7c:	d100      	bne.n	8007f80 <memcpy+0xc>
 8007f7e:	4770      	bx	lr
 8007f80:	b510      	push	{r4, lr}
 8007f82:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f86:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f8a:	4291      	cmp	r1, r2
 8007f8c:	d1f9      	bne.n	8007f82 <memcpy+0xe>
 8007f8e:	bd10      	pop	{r4, pc}

08007f90 <__malloc_lock>:
 8007f90:	4801      	ldr	r0, [pc, #4]	; (8007f98 <__malloc_lock+0x8>)
 8007f92:	f7ff bf88 	b.w	8007ea6 <__retarget_lock_acquire_recursive>
 8007f96:	bf00      	nop
 8007f98:	200004a0 	.word	0x200004a0

08007f9c <__malloc_unlock>:
 8007f9c:	4801      	ldr	r0, [pc, #4]	; (8007fa4 <__malloc_unlock+0x8>)
 8007f9e:	f7ff bf83 	b.w	8007ea8 <__retarget_lock_release_recursive>
 8007fa2:	bf00      	nop
 8007fa4:	200004a0 	.word	0x200004a0

08007fa8 <_Balloc>:
 8007fa8:	b570      	push	{r4, r5, r6, lr}
 8007faa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007fac:	4604      	mov	r4, r0
 8007fae:	460d      	mov	r5, r1
 8007fb0:	b976      	cbnz	r6, 8007fd0 <_Balloc+0x28>
 8007fb2:	2010      	movs	r0, #16
 8007fb4:	f7fe f886 	bl	80060c4 <malloc>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	6260      	str	r0, [r4, #36]	; 0x24
 8007fbc:	b920      	cbnz	r0, 8007fc8 <_Balloc+0x20>
 8007fbe:	4b18      	ldr	r3, [pc, #96]	; (8008020 <_Balloc+0x78>)
 8007fc0:	4818      	ldr	r0, [pc, #96]	; (8008024 <_Balloc+0x7c>)
 8007fc2:	2166      	movs	r1, #102	; 0x66
 8007fc4:	f000 fd3a 	bl	8008a3c <__assert_func>
 8007fc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fcc:	6006      	str	r6, [r0, #0]
 8007fce:	60c6      	str	r6, [r0, #12]
 8007fd0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007fd2:	68f3      	ldr	r3, [r6, #12]
 8007fd4:	b183      	cbz	r3, 8007ff8 <_Balloc+0x50>
 8007fd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007fde:	b9b8      	cbnz	r0, 8008010 <_Balloc+0x68>
 8007fe0:	2101      	movs	r1, #1
 8007fe2:	fa01 f605 	lsl.w	r6, r1, r5
 8007fe6:	1d72      	adds	r2, r6, #5
 8007fe8:	0092      	lsls	r2, r2, #2
 8007fea:	4620      	mov	r0, r4
 8007fec:	f000 fb60 	bl	80086b0 <_calloc_r>
 8007ff0:	b160      	cbz	r0, 800800c <_Balloc+0x64>
 8007ff2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007ff6:	e00e      	b.n	8008016 <_Balloc+0x6e>
 8007ff8:	2221      	movs	r2, #33	; 0x21
 8007ffa:	2104      	movs	r1, #4
 8007ffc:	4620      	mov	r0, r4
 8007ffe:	f000 fb57 	bl	80086b0 <_calloc_r>
 8008002:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008004:	60f0      	str	r0, [r6, #12]
 8008006:	68db      	ldr	r3, [r3, #12]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d1e4      	bne.n	8007fd6 <_Balloc+0x2e>
 800800c:	2000      	movs	r0, #0
 800800e:	bd70      	pop	{r4, r5, r6, pc}
 8008010:	6802      	ldr	r2, [r0, #0]
 8008012:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008016:	2300      	movs	r3, #0
 8008018:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800801c:	e7f7      	b.n	800800e <_Balloc+0x66>
 800801e:	bf00      	nop
 8008020:	080093cd 	.word	0x080093cd
 8008024:	080094b0 	.word	0x080094b0

08008028 <_Bfree>:
 8008028:	b570      	push	{r4, r5, r6, lr}
 800802a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800802c:	4605      	mov	r5, r0
 800802e:	460c      	mov	r4, r1
 8008030:	b976      	cbnz	r6, 8008050 <_Bfree+0x28>
 8008032:	2010      	movs	r0, #16
 8008034:	f7fe f846 	bl	80060c4 <malloc>
 8008038:	4602      	mov	r2, r0
 800803a:	6268      	str	r0, [r5, #36]	; 0x24
 800803c:	b920      	cbnz	r0, 8008048 <_Bfree+0x20>
 800803e:	4b09      	ldr	r3, [pc, #36]	; (8008064 <_Bfree+0x3c>)
 8008040:	4809      	ldr	r0, [pc, #36]	; (8008068 <_Bfree+0x40>)
 8008042:	218a      	movs	r1, #138	; 0x8a
 8008044:	f000 fcfa 	bl	8008a3c <__assert_func>
 8008048:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800804c:	6006      	str	r6, [r0, #0]
 800804e:	60c6      	str	r6, [r0, #12]
 8008050:	b13c      	cbz	r4, 8008062 <_Bfree+0x3a>
 8008052:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008054:	6862      	ldr	r2, [r4, #4]
 8008056:	68db      	ldr	r3, [r3, #12]
 8008058:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800805c:	6021      	str	r1, [r4, #0]
 800805e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008062:	bd70      	pop	{r4, r5, r6, pc}
 8008064:	080093cd 	.word	0x080093cd
 8008068:	080094b0 	.word	0x080094b0

0800806c <__multadd>:
 800806c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008070:	690d      	ldr	r5, [r1, #16]
 8008072:	4607      	mov	r7, r0
 8008074:	460c      	mov	r4, r1
 8008076:	461e      	mov	r6, r3
 8008078:	f101 0c14 	add.w	ip, r1, #20
 800807c:	2000      	movs	r0, #0
 800807e:	f8dc 3000 	ldr.w	r3, [ip]
 8008082:	b299      	uxth	r1, r3
 8008084:	fb02 6101 	mla	r1, r2, r1, r6
 8008088:	0c1e      	lsrs	r6, r3, #16
 800808a:	0c0b      	lsrs	r3, r1, #16
 800808c:	fb02 3306 	mla	r3, r2, r6, r3
 8008090:	b289      	uxth	r1, r1
 8008092:	3001      	adds	r0, #1
 8008094:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008098:	4285      	cmp	r5, r0
 800809a:	f84c 1b04 	str.w	r1, [ip], #4
 800809e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80080a2:	dcec      	bgt.n	800807e <__multadd+0x12>
 80080a4:	b30e      	cbz	r6, 80080ea <__multadd+0x7e>
 80080a6:	68a3      	ldr	r3, [r4, #8]
 80080a8:	42ab      	cmp	r3, r5
 80080aa:	dc19      	bgt.n	80080e0 <__multadd+0x74>
 80080ac:	6861      	ldr	r1, [r4, #4]
 80080ae:	4638      	mov	r0, r7
 80080b0:	3101      	adds	r1, #1
 80080b2:	f7ff ff79 	bl	8007fa8 <_Balloc>
 80080b6:	4680      	mov	r8, r0
 80080b8:	b928      	cbnz	r0, 80080c6 <__multadd+0x5a>
 80080ba:	4602      	mov	r2, r0
 80080bc:	4b0c      	ldr	r3, [pc, #48]	; (80080f0 <__multadd+0x84>)
 80080be:	480d      	ldr	r0, [pc, #52]	; (80080f4 <__multadd+0x88>)
 80080c0:	21b5      	movs	r1, #181	; 0xb5
 80080c2:	f000 fcbb 	bl	8008a3c <__assert_func>
 80080c6:	6922      	ldr	r2, [r4, #16]
 80080c8:	3202      	adds	r2, #2
 80080ca:	f104 010c 	add.w	r1, r4, #12
 80080ce:	0092      	lsls	r2, r2, #2
 80080d0:	300c      	adds	r0, #12
 80080d2:	f7ff ff4f 	bl	8007f74 <memcpy>
 80080d6:	4621      	mov	r1, r4
 80080d8:	4638      	mov	r0, r7
 80080da:	f7ff ffa5 	bl	8008028 <_Bfree>
 80080de:	4644      	mov	r4, r8
 80080e0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80080e4:	3501      	adds	r5, #1
 80080e6:	615e      	str	r6, [r3, #20]
 80080e8:	6125      	str	r5, [r4, #16]
 80080ea:	4620      	mov	r0, r4
 80080ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080f0:	0800943f 	.word	0x0800943f
 80080f4:	080094b0 	.word	0x080094b0

080080f8 <__hi0bits>:
 80080f8:	0c03      	lsrs	r3, r0, #16
 80080fa:	041b      	lsls	r3, r3, #16
 80080fc:	b9d3      	cbnz	r3, 8008134 <__hi0bits+0x3c>
 80080fe:	0400      	lsls	r0, r0, #16
 8008100:	2310      	movs	r3, #16
 8008102:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008106:	bf04      	itt	eq
 8008108:	0200      	lsleq	r0, r0, #8
 800810a:	3308      	addeq	r3, #8
 800810c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008110:	bf04      	itt	eq
 8008112:	0100      	lsleq	r0, r0, #4
 8008114:	3304      	addeq	r3, #4
 8008116:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800811a:	bf04      	itt	eq
 800811c:	0080      	lsleq	r0, r0, #2
 800811e:	3302      	addeq	r3, #2
 8008120:	2800      	cmp	r0, #0
 8008122:	db05      	blt.n	8008130 <__hi0bits+0x38>
 8008124:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008128:	f103 0301 	add.w	r3, r3, #1
 800812c:	bf08      	it	eq
 800812e:	2320      	moveq	r3, #32
 8008130:	4618      	mov	r0, r3
 8008132:	4770      	bx	lr
 8008134:	2300      	movs	r3, #0
 8008136:	e7e4      	b.n	8008102 <__hi0bits+0xa>

08008138 <__lo0bits>:
 8008138:	6803      	ldr	r3, [r0, #0]
 800813a:	f013 0207 	ands.w	r2, r3, #7
 800813e:	4601      	mov	r1, r0
 8008140:	d00b      	beq.n	800815a <__lo0bits+0x22>
 8008142:	07da      	lsls	r2, r3, #31
 8008144:	d423      	bmi.n	800818e <__lo0bits+0x56>
 8008146:	0798      	lsls	r0, r3, #30
 8008148:	bf49      	itett	mi
 800814a:	085b      	lsrmi	r3, r3, #1
 800814c:	089b      	lsrpl	r3, r3, #2
 800814e:	2001      	movmi	r0, #1
 8008150:	600b      	strmi	r3, [r1, #0]
 8008152:	bf5c      	itt	pl
 8008154:	600b      	strpl	r3, [r1, #0]
 8008156:	2002      	movpl	r0, #2
 8008158:	4770      	bx	lr
 800815a:	b298      	uxth	r0, r3
 800815c:	b9a8      	cbnz	r0, 800818a <__lo0bits+0x52>
 800815e:	0c1b      	lsrs	r3, r3, #16
 8008160:	2010      	movs	r0, #16
 8008162:	b2da      	uxtb	r2, r3
 8008164:	b90a      	cbnz	r2, 800816a <__lo0bits+0x32>
 8008166:	3008      	adds	r0, #8
 8008168:	0a1b      	lsrs	r3, r3, #8
 800816a:	071a      	lsls	r2, r3, #28
 800816c:	bf04      	itt	eq
 800816e:	091b      	lsreq	r3, r3, #4
 8008170:	3004      	addeq	r0, #4
 8008172:	079a      	lsls	r2, r3, #30
 8008174:	bf04      	itt	eq
 8008176:	089b      	lsreq	r3, r3, #2
 8008178:	3002      	addeq	r0, #2
 800817a:	07da      	lsls	r2, r3, #31
 800817c:	d403      	bmi.n	8008186 <__lo0bits+0x4e>
 800817e:	085b      	lsrs	r3, r3, #1
 8008180:	f100 0001 	add.w	r0, r0, #1
 8008184:	d005      	beq.n	8008192 <__lo0bits+0x5a>
 8008186:	600b      	str	r3, [r1, #0]
 8008188:	4770      	bx	lr
 800818a:	4610      	mov	r0, r2
 800818c:	e7e9      	b.n	8008162 <__lo0bits+0x2a>
 800818e:	2000      	movs	r0, #0
 8008190:	4770      	bx	lr
 8008192:	2020      	movs	r0, #32
 8008194:	4770      	bx	lr
	...

08008198 <__i2b>:
 8008198:	b510      	push	{r4, lr}
 800819a:	460c      	mov	r4, r1
 800819c:	2101      	movs	r1, #1
 800819e:	f7ff ff03 	bl	8007fa8 <_Balloc>
 80081a2:	4602      	mov	r2, r0
 80081a4:	b928      	cbnz	r0, 80081b2 <__i2b+0x1a>
 80081a6:	4b05      	ldr	r3, [pc, #20]	; (80081bc <__i2b+0x24>)
 80081a8:	4805      	ldr	r0, [pc, #20]	; (80081c0 <__i2b+0x28>)
 80081aa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80081ae:	f000 fc45 	bl	8008a3c <__assert_func>
 80081b2:	2301      	movs	r3, #1
 80081b4:	6144      	str	r4, [r0, #20]
 80081b6:	6103      	str	r3, [r0, #16]
 80081b8:	bd10      	pop	{r4, pc}
 80081ba:	bf00      	nop
 80081bc:	0800943f 	.word	0x0800943f
 80081c0:	080094b0 	.word	0x080094b0

080081c4 <__multiply>:
 80081c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c8:	4691      	mov	r9, r2
 80081ca:	690a      	ldr	r2, [r1, #16]
 80081cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	bfb8      	it	lt
 80081d4:	460b      	movlt	r3, r1
 80081d6:	460c      	mov	r4, r1
 80081d8:	bfbc      	itt	lt
 80081da:	464c      	movlt	r4, r9
 80081dc:	4699      	movlt	r9, r3
 80081de:	6927      	ldr	r7, [r4, #16]
 80081e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80081e4:	68a3      	ldr	r3, [r4, #8]
 80081e6:	6861      	ldr	r1, [r4, #4]
 80081e8:	eb07 060a 	add.w	r6, r7, sl
 80081ec:	42b3      	cmp	r3, r6
 80081ee:	b085      	sub	sp, #20
 80081f0:	bfb8      	it	lt
 80081f2:	3101      	addlt	r1, #1
 80081f4:	f7ff fed8 	bl	8007fa8 <_Balloc>
 80081f8:	b930      	cbnz	r0, 8008208 <__multiply+0x44>
 80081fa:	4602      	mov	r2, r0
 80081fc:	4b44      	ldr	r3, [pc, #272]	; (8008310 <__multiply+0x14c>)
 80081fe:	4845      	ldr	r0, [pc, #276]	; (8008314 <__multiply+0x150>)
 8008200:	f240 115d 	movw	r1, #349	; 0x15d
 8008204:	f000 fc1a 	bl	8008a3c <__assert_func>
 8008208:	f100 0514 	add.w	r5, r0, #20
 800820c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008210:	462b      	mov	r3, r5
 8008212:	2200      	movs	r2, #0
 8008214:	4543      	cmp	r3, r8
 8008216:	d321      	bcc.n	800825c <__multiply+0x98>
 8008218:	f104 0314 	add.w	r3, r4, #20
 800821c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008220:	f109 0314 	add.w	r3, r9, #20
 8008224:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008228:	9202      	str	r2, [sp, #8]
 800822a:	1b3a      	subs	r2, r7, r4
 800822c:	3a15      	subs	r2, #21
 800822e:	f022 0203 	bic.w	r2, r2, #3
 8008232:	3204      	adds	r2, #4
 8008234:	f104 0115 	add.w	r1, r4, #21
 8008238:	428f      	cmp	r7, r1
 800823a:	bf38      	it	cc
 800823c:	2204      	movcc	r2, #4
 800823e:	9201      	str	r2, [sp, #4]
 8008240:	9a02      	ldr	r2, [sp, #8]
 8008242:	9303      	str	r3, [sp, #12]
 8008244:	429a      	cmp	r2, r3
 8008246:	d80c      	bhi.n	8008262 <__multiply+0x9e>
 8008248:	2e00      	cmp	r6, #0
 800824a:	dd03      	ble.n	8008254 <__multiply+0x90>
 800824c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008250:	2b00      	cmp	r3, #0
 8008252:	d05a      	beq.n	800830a <__multiply+0x146>
 8008254:	6106      	str	r6, [r0, #16]
 8008256:	b005      	add	sp, #20
 8008258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800825c:	f843 2b04 	str.w	r2, [r3], #4
 8008260:	e7d8      	b.n	8008214 <__multiply+0x50>
 8008262:	f8b3 a000 	ldrh.w	sl, [r3]
 8008266:	f1ba 0f00 	cmp.w	sl, #0
 800826a:	d024      	beq.n	80082b6 <__multiply+0xf2>
 800826c:	f104 0e14 	add.w	lr, r4, #20
 8008270:	46a9      	mov	r9, r5
 8008272:	f04f 0c00 	mov.w	ip, #0
 8008276:	f85e 2b04 	ldr.w	r2, [lr], #4
 800827a:	f8d9 1000 	ldr.w	r1, [r9]
 800827e:	fa1f fb82 	uxth.w	fp, r2
 8008282:	b289      	uxth	r1, r1
 8008284:	fb0a 110b 	mla	r1, sl, fp, r1
 8008288:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800828c:	f8d9 2000 	ldr.w	r2, [r9]
 8008290:	4461      	add	r1, ip
 8008292:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008296:	fb0a c20b 	mla	r2, sl, fp, ip
 800829a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800829e:	b289      	uxth	r1, r1
 80082a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082a4:	4577      	cmp	r7, lr
 80082a6:	f849 1b04 	str.w	r1, [r9], #4
 80082aa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082ae:	d8e2      	bhi.n	8008276 <__multiply+0xb2>
 80082b0:	9a01      	ldr	r2, [sp, #4]
 80082b2:	f845 c002 	str.w	ip, [r5, r2]
 80082b6:	9a03      	ldr	r2, [sp, #12]
 80082b8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80082bc:	3304      	adds	r3, #4
 80082be:	f1b9 0f00 	cmp.w	r9, #0
 80082c2:	d020      	beq.n	8008306 <__multiply+0x142>
 80082c4:	6829      	ldr	r1, [r5, #0]
 80082c6:	f104 0c14 	add.w	ip, r4, #20
 80082ca:	46ae      	mov	lr, r5
 80082cc:	f04f 0a00 	mov.w	sl, #0
 80082d0:	f8bc b000 	ldrh.w	fp, [ip]
 80082d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80082d8:	fb09 220b 	mla	r2, r9, fp, r2
 80082dc:	4492      	add	sl, r2
 80082de:	b289      	uxth	r1, r1
 80082e0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80082e4:	f84e 1b04 	str.w	r1, [lr], #4
 80082e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80082ec:	f8be 1000 	ldrh.w	r1, [lr]
 80082f0:	0c12      	lsrs	r2, r2, #16
 80082f2:	fb09 1102 	mla	r1, r9, r2, r1
 80082f6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80082fa:	4567      	cmp	r7, ip
 80082fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008300:	d8e6      	bhi.n	80082d0 <__multiply+0x10c>
 8008302:	9a01      	ldr	r2, [sp, #4]
 8008304:	50a9      	str	r1, [r5, r2]
 8008306:	3504      	adds	r5, #4
 8008308:	e79a      	b.n	8008240 <__multiply+0x7c>
 800830a:	3e01      	subs	r6, #1
 800830c:	e79c      	b.n	8008248 <__multiply+0x84>
 800830e:	bf00      	nop
 8008310:	0800943f 	.word	0x0800943f
 8008314:	080094b0 	.word	0x080094b0

08008318 <__pow5mult>:
 8008318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800831c:	4615      	mov	r5, r2
 800831e:	f012 0203 	ands.w	r2, r2, #3
 8008322:	4606      	mov	r6, r0
 8008324:	460f      	mov	r7, r1
 8008326:	d007      	beq.n	8008338 <__pow5mult+0x20>
 8008328:	4c25      	ldr	r4, [pc, #148]	; (80083c0 <__pow5mult+0xa8>)
 800832a:	3a01      	subs	r2, #1
 800832c:	2300      	movs	r3, #0
 800832e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008332:	f7ff fe9b 	bl	800806c <__multadd>
 8008336:	4607      	mov	r7, r0
 8008338:	10ad      	asrs	r5, r5, #2
 800833a:	d03d      	beq.n	80083b8 <__pow5mult+0xa0>
 800833c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800833e:	b97c      	cbnz	r4, 8008360 <__pow5mult+0x48>
 8008340:	2010      	movs	r0, #16
 8008342:	f7fd febf 	bl	80060c4 <malloc>
 8008346:	4602      	mov	r2, r0
 8008348:	6270      	str	r0, [r6, #36]	; 0x24
 800834a:	b928      	cbnz	r0, 8008358 <__pow5mult+0x40>
 800834c:	4b1d      	ldr	r3, [pc, #116]	; (80083c4 <__pow5mult+0xac>)
 800834e:	481e      	ldr	r0, [pc, #120]	; (80083c8 <__pow5mult+0xb0>)
 8008350:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008354:	f000 fb72 	bl	8008a3c <__assert_func>
 8008358:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800835c:	6004      	str	r4, [r0, #0]
 800835e:	60c4      	str	r4, [r0, #12]
 8008360:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008364:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008368:	b94c      	cbnz	r4, 800837e <__pow5mult+0x66>
 800836a:	f240 2171 	movw	r1, #625	; 0x271
 800836e:	4630      	mov	r0, r6
 8008370:	f7ff ff12 	bl	8008198 <__i2b>
 8008374:	2300      	movs	r3, #0
 8008376:	f8c8 0008 	str.w	r0, [r8, #8]
 800837a:	4604      	mov	r4, r0
 800837c:	6003      	str	r3, [r0, #0]
 800837e:	f04f 0900 	mov.w	r9, #0
 8008382:	07eb      	lsls	r3, r5, #31
 8008384:	d50a      	bpl.n	800839c <__pow5mult+0x84>
 8008386:	4639      	mov	r1, r7
 8008388:	4622      	mov	r2, r4
 800838a:	4630      	mov	r0, r6
 800838c:	f7ff ff1a 	bl	80081c4 <__multiply>
 8008390:	4639      	mov	r1, r7
 8008392:	4680      	mov	r8, r0
 8008394:	4630      	mov	r0, r6
 8008396:	f7ff fe47 	bl	8008028 <_Bfree>
 800839a:	4647      	mov	r7, r8
 800839c:	106d      	asrs	r5, r5, #1
 800839e:	d00b      	beq.n	80083b8 <__pow5mult+0xa0>
 80083a0:	6820      	ldr	r0, [r4, #0]
 80083a2:	b938      	cbnz	r0, 80083b4 <__pow5mult+0x9c>
 80083a4:	4622      	mov	r2, r4
 80083a6:	4621      	mov	r1, r4
 80083a8:	4630      	mov	r0, r6
 80083aa:	f7ff ff0b 	bl	80081c4 <__multiply>
 80083ae:	6020      	str	r0, [r4, #0]
 80083b0:	f8c0 9000 	str.w	r9, [r0]
 80083b4:	4604      	mov	r4, r0
 80083b6:	e7e4      	b.n	8008382 <__pow5mult+0x6a>
 80083b8:	4638      	mov	r0, r7
 80083ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083be:	bf00      	nop
 80083c0:	08009600 	.word	0x08009600
 80083c4:	080093cd 	.word	0x080093cd
 80083c8:	080094b0 	.word	0x080094b0

080083cc <__lshift>:
 80083cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083d0:	460c      	mov	r4, r1
 80083d2:	6849      	ldr	r1, [r1, #4]
 80083d4:	6923      	ldr	r3, [r4, #16]
 80083d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083da:	68a3      	ldr	r3, [r4, #8]
 80083dc:	4607      	mov	r7, r0
 80083de:	4691      	mov	r9, r2
 80083e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083e4:	f108 0601 	add.w	r6, r8, #1
 80083e8:	42b3      	cmp	r3, r6
 80083ea:	db0b      	blt.n	8008404 <__lshift+0x38>
 80083ec:	4638      	mov	r0, r7
 80083ee:	f7ff fddb 	bl	8007fa8 <_Balloc>
 80083f2:	4605      	mov	r5, r0
 80083f4:	b948      	cbnz	r0, 800840a <__lshift+0x3e>
 80083f6:	4602      	mov	r2, r0
 80083f8:	4b2a      	ldr	r3, [pc, #168]	; (80084a4 <__lshift+0xd8>)
 80083fa:	482b      	ldr	r0, [pc, #172]	; (80084a8 <__lshift+0xdc>)
 80083fc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008400:	f000 fb1c 	bl	8008a3c <__assert_func>
 8008404:	3101      	adds	r1, #1
 8008406:	005b      	lsls	r3, r3, #1
 8008408:	e7ee      	b.n	80083e8 <__lshift+0x1c>
 800840a:	2300      	movs	r3, #0
 800840c:	f100 0114 	add.w	r1, r0, #20
 8008410:	f100 0210 	add.w	r2, r0, #16
 8008414:	4618      	mov	r0, r3
 8008416:	4553      	cmp	r3, sl
 8008418:	db37      	blt.n	800848a <__lshift+0xbe>
 800841a:	6920      	ldr	r0, [r4, #16]
 800841c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008420:	f104 0314 	add.w	r3, r4, #20
 8008424:	f019 091f 	ands.w	r9, r9, #31
 8008428:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800842c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8008430:	d02f      	beq.n	8008492 <__lshift+0xc6>
 8008432:	f1c9 0e20 	rsb	lr, r9, #32
 8008436:	468a      	mov	sl, r1
 8008438:	f04f 0c00 	mov.w	ip, #0
 800843c:	681a      	ldr	r2, [r3, #0]
 800843e:	fa02 f209 	lsl.w	r2, r2, r9
 8008442:	ea42 020c 	orr.w	r2, r2, ip
 8008446:	f84a 2b04 	str.w	r2, [sl], #4
 800844a:	f853 2b04 	ldr.w	r2, [r3], #4
 800844e:	4298      	cmp	r0, r3
 8008450:	fa22 fc0e 	lsr.w	ip, r2, lr
 8008454:	d8f2      	bhi.n	800843c <__lshift+0x70>
 8008456:	1b03      	subs	r3, r0, r4
 8008458:	3b15      	subs	r3, #21
 800845a:	f023 0303 	bic.w	r3, r3, #3
 800845e:	3304      	adds	r3, #4
 8008460:	f104 0215 	add.w	r2, r4, #21
 8008464:	4290      	cmp	r0, r2
 8008466:	bf38      	it	cc
 8008468:	2304      	movcc	r3, #4
 800846a:	f841 c003 	str.w	ip, [r1, r3]
 800846e:	f1bc 0f00 	cmp.w	ip, #0
 8008472:	d001      	beq.n	8008478 <__lshift+0xac>
 8008474:	f108 0602 	add.w	r6, r8, #2
 8008478:	3e01      	subs	r6, #1
 800847a:	4638      	mov	r0, r7
 800847c:	612e      	str	r6, [r5, #16]
 800847e:	4621      	mov	r1, r4
 8008480:	f7ff fdd2 	bl	8008028 <_Bfree>
 8008484:	4628      	mov	r0, r5
 8008486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800848a:	f842 0f04 	str.w	r0, [r2, #4]!
 800848e:	3301      	adds	r3, #1
 8008490:	e7c1      	b.n	8008416 <__lshift+0x4a>
 8008492:	3904      	subs	r1, #4
 8008494:	f853 2b04 	ldr.w	r2, [r3], #4
 8008498:	f841 2f04 	str.w	r2, [r1, #4]!
 800849c:	4298      	cmp	r0, r3
 800849e:	d8f9      	bhi.n	8008494 <__lshift+0xc8>
 80084a0:	e7ea      	b.n	8008478 <__lshift+0xac>
 80084a2:	bf00      	nop
 80084a4:	0800943f 	.word	0x0800943f
 80084a8:	080094b0 	.word	0x080094b0

080084ac <__mcmp>:
 80084ac:	b530      	push	{r4, r5, lr}
 80084ae:	6902      	ldr	r2, [r0, #16]
 80084b0:	690c      	ldr	r4, [r1, #16]
 80084b2:	1b12      	subs	r2, r2, r4
 80084b4:	d10e      	bne.n	80084d4 <__mcmp+0x28>
 80084b6:	f100 0314 	add.w	r3, r0, #20
 80084ba:	3114      	adds	r1, #20
 80084bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80084c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80084c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80084c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80084cc:	42a5      	cmp	r5, r4
 80084ce:	d003      	beq.n	80084d8 <__mcmp+0x2c>
 80084d0:	d305      	bcc.n	80084de <__mcmp+0x32>
 80084d2:	2201      	movs	r2, #1
 80084d4:	4610      	mov	r0, r2
 80084d6:	bd30      	pop	{r4, r5, pc}
 80084d8:	4283      	cmp	r3, r0
 80084da:	d3f3      	bcc.n	80084c4 <__mcmp+0x18>
 80084dc:	e7fa      	b.n	80084d4 <__mcmp+0x28>
 80084de:	f04f 32ff 	mov.w	r2, #4294967295
 80084e2:	e7f7      	b.n	80084d4 <__mcmp+0x28>

080084e4 <__mdiff>:
 80084e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084e8:	460c      	mov	r4, r1
 80084ea:	4606      	mov	r6, r0
 80084ec:	4611      	mov	r1, r2
 80084ee:	4620      	mov	r0, r4
 80084f0:	4690      	mov	r8, r2
 80084f2:	f7ff ffdb 	bl	80084ac <__mcmp>
 80084f6:	1e05      	subs	r5, r0, #0
 80084f8:	d110      	bne.n	800851c <__mdiff+0x38>
 80084fa:	4629      	mov	r1, r5
 80084fc:	4630      	mov	r0, r6
 80084fe:	f7ff fd53 	bl	8007fa8 <_Balloc>
 8008502:	b930      	cbnz	r0, 8008512 <__mdiff+0x2e>
 8008504:	4b3a      	ldr	r3, [pc, #232]	; (80085f0 <__mdiff+0x10c>)
 8008506:	4602      	mov	r2, r0
 8008508:	f240 2132 	movw	r1, #562	; 0x232
 800850c:	4839      	ldr	r0, [pc, #228]	; (80085f4 <__mdiff+0x110>)
 800850e:	f000 fa95 	bl	8008a3c <__assert_func>
 8008512:	2301      	movs	r3, #1
 8008514:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008518:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800851c:	bfa4      	itt	ge
 800851e:	4643      	movge	r3, r8
 8008520:	46a0      	movge	r8, r4
 8008522:	4630      	mov	r0, r6
 8008524:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008528:	bfa6      	itte	ge
 800852a:	461c      	movge	r4, r3
 800852c:	2500      	movge	r5, #0
 800852e:	2501      	movlt	r5, #1
 8008530:	f7ff fd3a 	bl	8007fa8 <_Balloc>
 8008534:	b920      	cbnz	r0, 8008540 <__mdiff+0x5c>
 8008536:	4b2e      	ldr	r3, [pc, #184]	; (80085f0 <__mdiff+0x10c>)
 8008538:	4602      	mov	r2, r0
 800853a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800853e:	e7e5      	b.n	800850c <__mdiff+0x28>
 8008540:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008544:	6926      	ldr	r6, [r4, #16]
 8008546:	60c5      	str	r5, [r0, #12]
 8008548:	f104 0914 	add.w	r9, r4, #20
 800854c:	f108 0514 	add.w	r5, r8, #20
 8008550:	f100 0e14 	add.w	lr, r0, #20
 8008554:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008558:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800855c:	f108 0210 	add.w	r2, r8, #16
 8008560:	46f2      	mov	sl, lr
 8008562:	2100      	movs	r1, #0
 8008564:	f859 3b04 	ldr.w	r3, [r9], #4
 8008568:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800856c:	fa1f f883 	uxth.w	r8, r3
 8008570:	fa11 f18b 	uxtah	r1, r1, fp
 8008574:	0c1b      	lsrs	r3, r3, #16
 8008576:	eba1 0808 	sub.w	r8, r1, r8
 800857a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800857e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008582:	fa1f f888 	uxth.w	r8, r8
 8008586:	1419      	asrs	r1, r3, #16
 8008588:	454e      	cmp	r6, r9
 800858a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800858e:	f84a 3b04 	str.w	r3, [sl], #4
 8008592:	d8e7      	bhi.n	8008564 <__mdiff+0x80>
 8008594:	1b33      	subs	r3, r6, r4
 8008596:	3b15      	subs	r3, #21
 8008598:	f023 0303 	bic.w	r3, r3, #3
 800859c:	3304      	adds	r3, #4
 800859e:	3415      	adds	r4, #21
 80085a0:	42a6      	cmp	r6, r4
 80085a2:	bf38      	it	cc
 80085a4:	2304      	movcc	r3, #4
 80085a6:	441d      	add	r5, r3
 80085a8:	4473      	add	r3, lr
 80085aa:	469e      	mov	lr, r3
 80085ac:	462e      	mov	r6, r5
 80085ae:	4566      	cmp	r6, ip
 80085b0:	d30e      	bcc.n	80085d0 <__mdiff+0xec>
 80085b2:	f10c 0203 	add.w	r2, ip, #3
 80085b6:	1b52      	subs	r2, r2, r5
 80085b8:	f022 0203 	bic.w	r2, r2, #3
 80085bc:	3d03      	subs	r5, #3
 80085be:	45ac      	cmp	ip, r5
 80085c0:	bf38      	it	cc
 80085c2:	2200      	movcc	r2, #0
 80085c4:	441a      	add	r2, r3
 80085c6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80085ca:	b17b      	cbz	r3, 80085ec <__mdiff+0x108>
 80085cc:	6107      	str	r7, [r0, #16]
 80085ce:	e7a3      	b.n	8008518 <__mdiff+0x34>
 80085d0:	f856 8b04 	ldr.w	r8, [r6], #4
 80085d4:	fa11 f288 	uxtah	r2, r1, r8
 80085d8:	1414      	asrs	r4, r2, #16
 80085da:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80085de:	b292      	uxth	r2, r2
 80085e0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80085e4:	f84e 2b04 	str.w	r2, [lr], #4
 80085e8:	1421      	asrs	r1, r4, #16
 80085ea:	e7e0      	b.n	80085ae <__mdiff+0xca>
 80085ec:	3f01      	subs	r7, #1
 80085ee:	e7ea      	b.n	80085c6 <__mdiff+0xe2>
 80085f0:	0800943f 	.word	0x0800943f
 80085f4:	080094b0 	.word	0x080094b0

080085f8 <__d2b>:
 80085f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80085fc:	4689      	mov	r9, r1
 80085fe:	2101      	movs	r1, #1
 8008600:	ec57 6b10 	vmov	r6, r7, d0
 8008604:	4690      	mov	r8, r2
 8008606:	f7ff fccf 	bl	8007fa8 <_Balloc>
 800860a:	4604      	mov	r4, r0
 800860c:	b930      	cbnz	r0, 800861c <__d2b+0x24>
 800860e:	4602      	mov	r2, r0
 8008610:	4b25      	ldr	r3, [pc, #148]	; (80086a8 <__d2b+0xb0>)
 8008612:	4826      	ldr	r0, [pc, #152]	; (80086ac <__d2b+0xb4>)
 8008614:	f240 310a 	movw	r1, #778	; 0x30a
 8008618:	f000 fa10 	bl	8008a3c <__assert_func>
 800861c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8008620:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008624:	bb35      	cbnz	r5, 8008674 <__d2b+0x7c>
 8008626:	2e00      	cmp	r6, #0
 8008628:	9301      	str	r3, [sp, #4]
 800862a:	d028      	beq.n	800867e <__d2b+0x86>
 800862c:	4668      	mov	r0, sp
 800862e:	9600      	str	r6, [sp, #0]
 8008630:	f7ff fd82 	bl	8008138 <__lo0bits>
 8008634:	9900      	ldr	r1, [sp, #0]
 8008636:	b300      	cbz	r0, 800867a <__d2b+0x82>
 8008638:	9a01      	ldr	r2, [sp, #4]
 800863a:	f1c0 0320 	rsb	r3, r0, #32
 800863e:	fa02 f303 	lsl.w	r3, r2, r3
 8008642:	430b      	orrs	r3, r1
 8008644:	40c2      	lsrs	r2, r0
 8008646:	6163      	str	r3, [r4, #20]
 8008648:	9201      	str	r2, [sp, #4]
 800864a:	9b01      	ldr	r3, [sp, #4]
 800864c:	61a3      	str	r3, [r4, #24]
 800864e:	2b00      	cmp	r3, #0
 8008650:	bf14      	ite	ne
 8008652:	2202      	movne	r2, #2
 8008654:	2201      	moveq	r2, #1
 8008656:	6122      	str	r2, [r4, #16]
 8008658:	b1d5      	cbz	r5, 8008690 <__d2b+0x98>
 800865a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800865e:	4405      	add	r5, r0
 8008660:	f8c9 5000 	str.w	r5, [r9]
 8008664:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008668:	f8c8 0000 	str.w	r0, [r8]
 800866c:	4620      	mov	r0, r4
 800866e:	b003      	add	sp, #12
 8008670:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008678:	e7d5      	b.n	8008626 <__d2b+0x2e>
 800867a:	6161      	str	r1, [r4, #20]
 800867c:	e7e5      	b.n	800864a <__d2b+0x52>
 800867e:	a801      	add	r0, sp, #4
 8008680:	f7ff fd5a 	bl	8008138 <__lo0bits>
 8008684:	9b01      	ldr	r3, [sp, #4]
 8008686:	6163      	str	r3, [r4, #20]
 8008688:	2201      	movs	r2, #1
 800868a:	6122      	str	r2, [r4, #16]
 800868c:	3020      	adds	r0, #32
 800868e:	e7e3      	b.n	8008658 <__d2b+0x60>
 8008690:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008694:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008698:	f8c9 0000 	str.w	r0, [r9]
 800869c:	6918      	ldr	r0, [r3, #16]
 800869e:	f7ff fd2b 	bl	80080f8 <__hi0bits>
 80086a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80086a6:	e7df      	b.n	8008668 <__d2b+0x70>
 80086a8:	0800943f 	.word	0x0800943f
 80086ac:	080094b0 	.word	0x080094b0

080086b0 <_calloc_r>:
 80086b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80086b2:	fba1 2402 	umull	r2, r4, r1, r2
 80086b6:	b94c      	cbnz	r4, 80086cc <_calloc_r+0x1c>
 80086b8:	4611      	mov	r1, r2
 80086ba:	9201      	str	r2, [sp, #4]
 80086bc:	f7fd fd7e 	bl	80061bc <_malloc_r>
 80086c0:	9a01      	ldr	r2, [sp, #4]
 80086c2:	4605      	mov	r5, r0
 80086c4:	b930      	cbnz	r0, 80086d4 <_calloc_r+0x24>
 80086c6:	4628      	mov	r0, r5
 80086c8:	b003      	add	sp, #12
 80086ca:	bd30      	pop	{r4, r5, pc}
 80086cc:	220c      	movs	r2, #12
 80086ce:	6002      	str	r2, [r0, #0]
 80086d0:	2500      	movs	r5, #0
 80086d2:	e7f8      	b.n	80086c6 <_calloc_r+0x16>
 80086d4:	4621      	mov	r1, r4
 80086d6:	f7fd fcfd 	bl	80060d4 <memset>
 80086da:	e7f4      	b.n	80086c6 <_calloc_r+0x16>

080086dc <__sfputc_r>:
 80086dc:	6893      	ldr	r3, [r2, #8]
 80086de:	3b01      	subs	r3, #1
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	b410      	push	{r4}
 80086e4:	6093      	str	r3, [r2, #8]
 80086e6:	da08      	bge.n	80086fa <__sfputc_r+0x1e>
 80086e8:	6994      	ldr	r4, [r2, #24]
 80086ea:	42a3      	cmp	r3, r4
 80086ec:	db01      	blt.n	80086f2 <__sfputc_r+0x16>
 80086ee:	290a      	cmp	r1, #10
 80086f0:	d103      	bne.n	80086fa <__sfputc_r+0x1e>
 80086f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80086f6:	f7fe badd 	b.w	8006cb4 <__swbuf_r>
 80086fa:	6813      	ldr	r3, [r2, #0]
 80086fc:	1c58      	adds	r0, r3, #1
 80086fe:	6010      	str	r0, [r2, #0]
 8008700:	7019      	strb	r1, [r3, #0]
 8008702:	4608      	mov	r0, r1
 8008704:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008708:	4770      	bx	lr

0800870a <__sfputs_r>:
 800870a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800870c:	4606      	mov	r6, r0
 800870e:	460f      	mov	r7, r1
 8008710:	4614      	mov	r4, r2
 8008712:	18d5      	adds	r5, r2, r3
 8008714:	42ac      	cmp	r4, r5
 8008716:	d101      	bne.n	800871c <__sfputs_r+0x12>
 8008718:	2000      	movs	r0, #0
 800871a:	e007      	b.n	800872c <__sfputs_r+0x22>
 800871c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008720:	463a      	mov	r2, r7
 8008722:	4630      	mov	r0, r6
 8008724:	f7ff ffda 	bl	80086dc <__sfputc_r>
 8008728:	1c43      	adds	r3, r0, #1
 800872a:	d1f3      	bne.n	8008714 <__sfputs_r+0xa>
 800872c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008730 <_vfiprintf_r>:
 8008730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008734:	460d      	mov	r5, r1
 8008736:	b09d      	sub	sp, #116	; 0x74
 8008738:	4614      	mov	r4, r2
 800873a:	4698      	mov	r8, r3
 800873c:	4606      	mov	r6, r0
 800873e:	b118      	cbz	r0, 8008748 <_vfiprintf_r+0x18>
 8008740:	6983      	ldr	r3, [r0, #24]
 8008742:	b90b      	cbnz	r3, 8008748 <_vfiprintf_r+0x18>
 8008744:	f7ff fb0c 	bl	8007d60 <__sinit>
 8008748:	4b89      	ldr	r3, [pc, #548]	; (8008970 <_vfiprintf_r+0x240>)
 800874a:	429d      	cmp	r5, r3
 800874c:	d11b      	bne.n	8008786 <_vfiprintf_r+0x56>
 800874e:	6875      	ldr	r5, [r6, #4]
 8008750:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008752:	07d9      	lsls	r1, r3, #31
 8008754:	d405      	bmi.n	8008762 <_vfiprintf_r+0x32>
 8008756:	89ab      	ldrh	r3, [r5, #12]
 8008758:	059a      	lsls	r2, r3, #22
 800875a:	d402      	bmi.n	8008762 <_vfiprintf_r+0x32>
 800875c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800875e:	f7ff fba2 	bl	8007ea6 <__retarget_lock_acquire_recursive>
 8008762:	89ab      	ldrh	r3, [r5, #12]
 8008764:	071b      	lsls	r3, r3, #28
 8008766:	d501      	bpl.n	800876c <_vfiprintf_r+0x3c>
 8008768:	692b      	ldr	r3, [r5, #16]
 800876a:	b9eb      	cbnz	r3, 80087a8 <_vfiprintf_r+0x78>
 800876c:	4629      	mov	r1, r5
 800876e:	4630      	mov	r0, r6
 8008770:	f7fe faf2 	bl	8006d58 <__swsetup_r>
 8008774:	b1c0      	cbz	r0, 80087a8 <_vfiprintf_r+0x78>
 8008776:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008778:	07dc      	lsls	r4, r3, #31
 800877a:	d50e      	bpl.n	800879a <_vfiprintf_r+0x6a>
 800877c:	f04f 30ff 	mov.w	r0, #4294967295
 8008780:	b01d      	add	sp, #116	; 0x74
 8008782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008786:	4b7b      	ldr	r3, [pc, #492]	; (8008974 <_vfiprintf_r+0x244>)
 8008788:	429d      	cmp	r5, r3
 800878a:	d101      	bne.n	8008790 <_vfiprintf_r+0x60>
 800878c:	68b5      	ldr	r5, [r6, #8]
 800878e:	e7df      	b.n	8008750 <_vfiprintf_r+0x20>
 8008790:	4b79      	ldr	r3, [pc, #484]	; (8008978 <_vfiprintf_r+0x248>)
 8008792:	429d      	cmp	r5, r3
 8008794:	bf08      	it	eq
 8008796:	68f5      	ldreq	r5, [r6, #12]
 8008798:	e7da      	b.n	8008750 <_vfiprintf_r+0x20>
 800879a:	89ab      	ldrh	r3, [r5, #12]
 800879c:	0598      	lsls	r0, r3, #22
 800879e:	d4ed      	bmi.n	800877c <_vfiprintf_r+0x4c>
 80087a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087a2:	f7ff fb81 	bl	8007ea8 <__retarget_lock_release_recursive>
 80087a6:	e7e9      	b.n	800877c <_vfiprintf_r+0x4c>
 80087a8:	2300      	movs	r3, #0
 80087aa:	9309      	str	r3, [sp, #36]	; 0x24
 80087ac:	2320      	movs	r3, #32
 80087ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80087b6:	2330      	movs	r3, #48	; 0x30
 80087b8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800897c <_vfiprintf_r+0x24c>
 80087bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087c0:	f04f 0901 	mov.w	r9, #1
 80087c4:	4623      	mov	r3, r4
 80087c6:	469a      	mov	sl, r3
 80087c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087cc:	b10a      	cbz	r2, 80087d2 <_vfiprintf_r+0xa2>
 80087ce:	2a25      	cmp	r2, #37	; 0x25
 80087d0:	d1f9      	bne.n	80087c6 <_vfiprintf_r+0x96>
 80087d2:	ebba 0b04 	subs.w	fp, sl, r4
 80087d6:	d00b      	beq.n	80087f0 <_vfiprintf_r+0xc0>
 80087d8:	465b      	mov	r3, fp
 80087da:	4622      	mov	r2, r4
 80087dc:	4629      	mov	r1, r5
 80087de:	4630      	mov	r0, r6
 80087e0:	f7ff ff93 	bl	800870a <__sfputs_r>
 80087e4:	3001      	adds	r0, #1
 80087e6:	f000 80aa 	beq.w	800893e <_vfiprintf_r+0x20e>
 80087ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087ec:	445a      	add	r2, fp
 80087ee:	9209      	str	r2, [sp, #36]	; 0x24
 80087f0:	f89a 3000 	ldrb.w	r3, [sl]
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	f000 80a2 	beq.w	800893e <_vfiprintf_r+0x20e>
 80087fa:	2300      	movs	r3, #0
 80087fc:	f04f 32ff 	mov.w	r2, #4294967295
 8008800:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008804:	f10a 0a01 	add.w	sl, sl, #1
 8008808:	9304      	str	r3, [sp, #16]
 800880a:	9307      	str	r3, [sp, #28]
 800880c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008810:	931a      	str	r3, [sp, #104]	; 0x68
 8008812:	4654      	mov	r4, sl
 8008814:	2205      	movs	r2, #5
 8008816:	f814 1b01 	ldrb.w	r1, [r4], #1
 800881a:	4858      	ldr	r0, [pc, #352]	; (800897c <_vfiprintf_r+0x24c>)
 800881c:	f7f7 fcb8 	bl	8000190 <memchr>
 8008820:	9a04      	ldr	r2, [sp, #16]
 8008822:	b9d8      	cbnz	r0, 800885c <_vfiprintf_r+0x12c>
 8008824:	06d1      	lsls	r1, r2, #27
 8008826:	bf44      	itt	mi
 8008828:	2320      	movmi	r3, #32
 800882a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800882e:	0713      	lsls	r3, r2, #28
 8008830:	bf44      	itt	mi
 8008832:	232b      	movmi	r3, #43	; 0x2b
 8008834:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008838:	f89a 3000 	ldrb.w	r3, [sl]
 800883c:	2b2a      	cmp	r3, #42	; 0x2a
 800883e:	d015      	beq.n	800886c <_vfiprintf_r+0x13c>
 8008840:	9a07      	ldr	r2, [sp, #28]
 8008842:	4654      	mov	r4, sl
 8008844:	2000      	movs	r0, #0
 8008846:	f04f 0c0a 	mov.w	ip, #10
 800884a:	4621      	mov	r1, r4
 800884c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008850:	3b30      	subs	r3, #48	; 0x30
 8008852:	2b09      	cmp	r3, #9
 8008854:	d94e      	bls.n	80088f4 <_vfiprintf_r+0x1c4>
 8008856:	b1b0      	cbz	r0, 8008886 <_vfiprintf_r+0x156>
 8008858:	9207      	str	r2, [sp, #28]
 800885a:	e014      	b.n	8008886 <_vfiprintf_r+0x156>
 800885c:	eba0 0308 	sub.w	r3, r0, r8
 8008860:	fa09 f303 	lsl.w	r3, r9, r3
 8008864:	4313      	orrs	r3, r2
 8008866:	9304      	str	r3, [sp, #16]
 8008868:	46a2      	mov	sl, r4
 800886a:	e7d2      	b.n	8008812 <_vfiprintf_r+0xe2>
 800886c:	9b03      	ldr	r3, [sp, #12]
 800886e:	1d19      	adds	r1, r3, #4
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	9103      	str	r1, [sp, #12]
 8008874:	2b00      	cmp	r3, #0
 8008876:	bfbb      	ittet	lt
 8008878:	425b      	neglt	r3, r3
 800887a:	f042 0202 	orrlt.w	r2, r2, #2
 800887e:	9307      	strge	r3, [sp, #28]
 8008880:	9307      	strlt	r3, [sp, #28]
 8008882:	bfb8      	it	lt
 8008884:	9204      	strlt	r2, [sp, #16]
 8008886:	7823      	ldrb	r3, [r4, #0]
 8008888:	2b2e      	cmp	r3, #46	; 0x2e
 800888a:	d10c      	bne.n	80088a6 <_vfiprintf_r+0x176>
 800888c:	7863      	ldrb	r3, [r4, #1]
 800888e:	2b2a      	cmp	r3, #42	; 0x2a
 8008890:	d135      	bne.n	80088fe <_vfiprintf_r+0x1ce>
 8008892:	9b03      	ldr	r3, [sp, #12]
 8008894:	1d1a      	adds	r2, r3, #4
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	9203      	str	r2, [sp, #12]
 800889a:	2b00      	cmp	r3, #0
 800889c:	bfb8      	it	lt
 800889e:	f04f 33ff 	movlt.w	r3, #4294967295
 80088a2:	3402      	adds	r4, #2
 80088a4:	9305      	str	r3, [sp, #20]
 80088a6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800898c <_vfiprintf_r+0x25c>
 80088aa:	7821      	ldrb	r1, [r4, #0]
 80088ac:	2203      	movs	r2, #3
 80088ae:	4650      	mov	r0, sl
 80088b0:	f7f7 fc6e 	bl	8000190 <memchr>
 80088b4:	b140      	cbz	r0, 80088c8 <_vfiprintf_r+0x198>
 80088b6:	2340      	movs	r3, #64	; 0x40
 80088b8:	eba0 000a 	sub.w	r0, r0, sl
 80088bc:	fa03 f000 	lsl.w	r0, r3, r0
 80088c0:	9b04      	ldr	r3, [sp, #16]
 80088c2:	4303      	orrs	r3, r0
 80088c4:	3401      	adds	r4, #1
 80088c6:	9304      	str	r3, [sp, #16]
 80088c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088cc:	482c      	ldr	r0, [pc, #176]	; (8008980 <_vfiprintf_r+0x250>)
 80088ce:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088d2:	2206      	movs	r2, #6
 80088d4:	f7f7 fc5c 	bl	8000190 <memchr>
 80088d8:	2800      	cmp	r0, #0
 80088da:	d03f      	beq.n	800895c <_vfiprintf_r+0x22c>
 80088dc:	4b29      	ldr	r3, [pc, #164]	; (8008984 <_vfiprintf_r+0x254>)
 80088de:	bb1b      	cbnz	r3, 8008928 <_vfiprintf_r+0x1f8>
 80088e0:	9b03      	ldr	r3, [sp, #12]
 80088e2:	3307      	adds	r3, #7
 80088e4:	f023 0307 	bic.w	r3, r3, #7
 80088e8:	3308      	adds	r3, #8
 80088ea:	9303      	str	r3, [sp, #12]
 80088ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088ee:	443b      	add	r3, r7
 80088f0:	9309      	str	r3, [sp, #36]	; 0x24
 80088f2:	e767      	b.n	80087c4 <_vfiprintf_r+0x94>
 80088f4:	fb0c 3202 	mla	r2, ip, r2, r3
 80088f8:	460c      	mov	r4, r1
 80088fa:	2001      	movs	r0, #1
 80088fc:	e7a5      	b.n	800884a <_vfiprintf_r+0x11a>
 80088fe:	2300      	movs	r3, #0
 8008900:	3401      	adds	r4, #1
 8008902:	9305      	str	r3, [sp, #20]
 8008904:	4619      	mov	r1, r3
 8008906:	f04f 0c0a 	mov.w	ip, #10
 800890a:	4620      	mov	r0, r4
 800890c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008910:	3a30      	subs	r2, #48	; 0x30
 8008912:	2a09      	cmp	r2, #9
 8008914:	d903      	bls.n	800891e <_vfiprintf_r+0x1ee>
 8008916:	2b00      	cmp	r3, #0
 8008918:	d0c5      	beq.n	80088a6 <_vfiprintf_r+0x176>
 800891a:	9105      	str	r1, [sp, #20]
 800891c:	e7c3      	b.n	80088a6 <_vfiprintf_r+0x176>
 800891e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008922:	4604      	mov	r4, r0
 8008924:	2301      	movs	r3, #1
 8008926:	e7f0      	b.n	800890a <_vfiprintf_r+0x1da>
 8008928:	ab03      	add	r3, sp, #12
 800892a:	9300      	str	r3, [sp, #0]
 800892c:	462a      	mov	r2, r5
 800892e:	4b16      	ldr	r3, [pc, #88]	; (8008988 <_vfiprintf_r+0x258>)
 8008930:	a904      	add	r1, sp, #16
 8008932:	4630      	mov	r0, r6
 8008934:	f7fd fd56 	bl	80063e4 <_printf_float>
 8008938:	4607      	mov	r7, r0
 800893a:	1c78      	adds	r0, r7, #1
 800893c:	d1d6      	bne.n	80088ec <_vfiprintf_r+0x1bc>
 800893e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008940:	07d9      	lsls	r1, r3, #31
 8008942:	d405      	bmi.n	8008950 <_vfiprintf_r+0x220>
 8008944:	89ab      	ldrh	r3, [r5, #12]
 8008946:	059a      	lsls	r2, r3, #22
 8008948:	d402      	bmi.n	8008950 <_vfiprintf_r+0x220>
 800894a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800894c:	f7ff faac 	bl	8007ea8 <__retarget_lock_release_recursive>
 8008950:	89ab      	ldrh	r3, [r5, #12]
 8008952:	065b      	lsls	r3, r3, #25
 8008954:	f53f af12 	bmi.w	800877c <_vfiprintf_r+0x4c>
 8008958:	9809      	ldr	r0, [sp, #36]	; 0x24
 800895a:	e711      	b.n	8008780 <_vfiprintf_r+0x50>
 800895c:	ab03      	add	r3, sp, #12
 800895e:	9300      	str	r3, [sp, #0]
 8008960:	462a      	mov	r2, r5
 8008962:	4b09      	ldr	r3, [pc, #36]	; (8008988 <_vfiprintf_r+0x258>)
 8008964:	a904      	add	r1, sp, #16
 8008966:	4630      	mov	r0, r6
 8008968:	f7fd ffe0 	bl	800692c <_printf_i>
 800896c:	e7e4      	b.n	8008938 <_vfiprintf_r+0x208>
 800896e:	bf00      	nop
 8008970:	08009470 	.word	0x08009470
 8008974:	08009490 	.word	0x08009490
 8008978:	08009450 	.word	0x08009450
 800897c:	0800960c 	.word	0x0800960c
 8008980:	08009616 	.word	0x08009616
 8008984:	080063e5 	.word	0x080063e5
 8008988:	0800870b 	.word	0x0800870b
 800898c:	08009612 	.word	0x08009612

08008990 <__sread>:
 8008990:	b510      	push	{r4, lr}
 8008992:	460c      	mov	r4, r1
 8008994:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008998:	f000 f8d6 	bl	8008b48 <_read_r>
 800899c:	2800      	cmp	r0, #0
 800899e:	bfab      	itete	ge
 80089a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80089a2:	89a3      	ldrhlt	r3, [r4, #12]
 80089a4:	181b      	addge	r3, r3, r0
 80089a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80089aa:	bfac      	ite	ge
 80089ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80089ae:	81a3      	strhlt	r3, [r4, #12]
 80089b0:	bd10      	pop	{r4, pc}

080089b2 <__swrite>:
 80089b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80089b6:	461f      	mov	r7, r3
 80089b8:	898b      	ldrh	r3, [r1, #12]
 80089ba:	05db      	lsls	r3, r3, #23
 80089bc:	4605      	mov	r5, r0
 80089be:	460c      	mov	r4, r1
 80089c0:	4616      	mov	r6, r2
 80089c2:	d505      	bpl.n	80089d0 <__swrite+0x1e>
 80089c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089c8:	2302      	movs	r3, #2
 80089ca:	2200      	movs	r2, #0
 80089cc:	f000 f898 	bl	8008b00 <_lseek_r>
 80089d0:	89a3      	ldrh	r3, [r4, #12]
 80089d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80089d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089da:	81a3      	strh	r3, [r4, #12]
 80089dc:	4632      	mov	r2, r6
 80089de:	463b      	mov	r3, r7
 80089e0:	4628      	mov	r0, r5
 80089e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80089e6:	f000 b817 	b.w	8008a18 <_write_r>

080089ea <__sseek>:
 80089ea:	b510      	push	{r4, lr}
 80089ec:	460c      	mov	r4, r1
 80089ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80089f2:	f000 f885 	bl	8008b00 <_lseek_r>
 80089f6:	1c43      	adds	r3, r0, #1
 80089f8:	89a3      	ldrh	r3, [r4, #12]
 80089fa:	bf15      	itete	ne
 80089fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80089fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008a02:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008a06:	81a3      	strheq	r3, [r4, #12]
 8008a08:	bf18      	it	ne
 8008a0a:	81a3      	strhne	r3, [r4, #12]
 8008a0c:	bd10      	pop	{r4, pc}

08008a0e <__sclose>:
 8008a0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a12:	f000 b831 	b.w	8008a78 <_close_r>
	...

08008a18 <_write_r>:
 8008a18:	b538      	push	{r3, r4, r5, lr}
 8008a1a:	4d07      	ldr	r5, [pc, #28]	; (8008a38 <_write_r+0x20>)
 8008a1c:	4604      	mov	r4, r0
 8008a1e:	4608      	mov	r0, r1
 8008a20:	4611      	mov	r1, r2
 8008a22:	2200      	movs	r2, #0
 8008a24:	602a      	str	r2, [r5, #0]
 8008a26:	461a      	mov	r2, r3
 8008a28:	f000 f99f 	bl	8008d6a <_write>
 8008a2c:	1c43      	adds	r3, r0, #1
 8008a2e:	d102      	bne.n	8008a36 <_write_r+0x1e>
 8008a30:	682b      	ldr	r3, [r5, #0]
 8008a32:	b103      	cbz	r3, 8008a36 <_write_r+0x1e>
 8008a34:	6023      	str	r3, [r4, #0]
 8008a36:	bd38      	pop	{r3, r4, r5, pc}
 8008a38:	200004a4 	.word	0x200004a4

08008a3c <__assert_func>:
 8008a3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008a3e:	4614      	mov	r4, r2
 8008a40:	461a      	mov	r2, r3
 8008a42:	4b09      	ldr	r3, [pc, #36]	; (8008a68 <__assert_func+0x2c>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	4605      	mov	r5, r0
 8008a48:	68d8      	ldr	r0, [r3, #12]
 8008a4a:	b14c      	cbz	r4, 8008a60 <__assert_func+0x24>
 8008a4c:	4b07      	ldr	r3, [pc, #28]	; (8008a6c <__assert_func+0x30>)
 8008a4e:	9100      	str	r1, [sp, #0]
 8008a50:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008a54:	4906      	ldr	r1, [pc, #24]	; (8008a70 <__assert_func+0x34>)
 8008a56:	462b      	mov	r3, r5
 8008a58:	f000 f81e 	bl	8008a98 <fiprintf>
 8008a5c:	f000 f893 	bl	8008b86 <abort>
 8008a60:	4b04      	ldr	r3, [pc, #16]	; (8008a74 <__assert_func+0x38>)
 8008a62:	461c      	mov	r4, r3
 8008a64:	e7f3      	b.n	8008a4e <__assert_func+0x12>
 8008a66:	bf00      	nop
 8008a68:	20000010 	.word	0x20000010
 8008a6c:	0800961d 	.word	0x0800961d
 8008a70:	0800962a 	.word	0x0800962a
 8008a74:	08009658 	.word	0x08009658

08008a78 <_close_r>:
 8008a78:	b538      	push	{r3, r4, r5, lr}
 8008a7a:	4d06      	ldr	r5, [pc, #24]	; (8008a94 <_close_r+0x1c>)
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	4604      	mov	r4, r0
 8008a80:	4608      	mov	r0, r1
 8008a82:	602b      	str	r3, [r5, #0]
 8008a84:	f000 f9a2 	bl	8008dcc <_close>
 8008a88:	1c43      	adds	r3, r0, #1
 8008a8a:	d102      	bne.n	8008a92 <_close_r+0x1a>
 8008a8c:	682b      	ldr	r3, [r5, #0]
 8008a8e:	b103      	cbz	r3, 8008a92 <_close_r+0x1a>
 8008a90:	6023      	str	r3, [r4, #0]
 8008a92:	bd38      	pop	{r3, r4, r5, pc}
 8008a94:	200004a4 	.word	0x200004a4

08008a98 <fiprintf>:
 8008a98:	b40e      	push	{r1, r2, r3}
 8008a9a:	b503      	push	{r0, r1, lr}
 8008a9c:	4601      	mov	r1, r0
 8008a9e:	ab03      	add	r3, sp, #12
 8008aa0:	4805      	ldr	r0, [pc, #20]	; (8008ab8 <fiprintf+0x20>)
 8008aa2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aa6:	6800      	ldr	r0, [r0, #0]
 8008aa8:	9301      	str	r3, [sp, #4]
 8008aaa:	f7ff fe41 	bl	8008730 <_vfiprintf_r>
 8008aae:	b002      	add	sp, #8
 8008ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ab4:	b003      	add	sp, #12
 8008ab6:	4770      	bx	lr
 8008ab8:	20000010 	.word	0x20000010

08008abc <_fstat_r>:
 8008abc:	b538      	push	{r3, r4, r5, lr}
 8008abe:	4d07      	ldr	r5, [pc, #28]	; (8008adc <_fstat_r+0x20>)
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	4604      	mov	r4, r0
 8008ac4:	4608      	mov	r0, r1
 8008ac6:	4611      	mov	r1, r2
 8008ac8:	602b      	str	r3, [r5, #0]
 8008aca:	f000 f9c8 	bl	8008e5e <_fstat>
 8008ace:	1c43      	adds	r3, r0, #1
 8008ad0:	d102      	bne.n	8008ad8 <_fstat_r+0x1c>
 8008ad2:	682b      	ldr	r3, [r5, #0]
 8008ad4:	b103      	cbz	r3, 8008ad8 <_fstat_r+0x1c>
 8008ad6:	6023      	str	r3, [r4, #0]
 8008ad8:	bd38      	pop	{r3, r4, r5, pc}
 8008ada:	bf00      	nop
 8008adc:	200004a4 	.word	0x200004a4

08008ae0 <_isatty_r>:
 8008ae0:	b538      	push	{r3, r4, r5, lr}
 8008ae2:	4d06      	ldr	r5, [pc, #24]	; (8008afc <_isatty_r+0x1c>)
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	4604      	mov	r4, r0
 8008ae8:	4608      	mov	r0, r1
 8008aea:	602b      	str	r3, [r5, #0]
 8008aec:	f000 fb2a 	bl	8009144 <_isatty>
 8008af0:	1c43      	adds	r3, r0, #1
 8008af2:	d102      	bne.n	8008afa <_isatty_r+0x1a>
 8008af4:	682b      	ldr	r3, [r5, #0]
 8008af6:	b103      	cbz	r3, 8008afa <_isatty_r+0x1a>
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	bd38      	pop	{r3, r4, r5, pc}
 8008afc:	200004a4 	.word	0x200004a4

08008b00 <_lseek_r>:
 8008b00:	b538      	push	{r3, r4, r5, lr}
 8008b02:	4d07      	ldr	r5, [pc, #28]	; (8008b20 <_lseek_r+0x20>)
 8008b04:	4604      	mov	r4, r0
 8008b06:	4608      	mov	r0, r1
 8008b08:	4611      	mov	r1, r2
 8008b0a:	2200      	movs	r2, #0
 8008b0c:	602a      	str	r2, [r5, #0]
 8008b0e:	461a      	mov	r2, r3
 8008b10:	f000 f919 	bl	8008d46 <_lseek>
 8008b14:	1c43      	adds	r3, r0, #1
 8008b16:	d102      	bne.n	8008b1e <_lseek_r+0x1e>
 8008b18:	682b      	ldr	r3, [r5, #0]
 8008b1a:	b103      	cbz	r3, 8008b1e <_lseek_r+0x1e>
 8008b1c:	6023      	str	r3, [r4, #0]
 8008b1e:	bd38      	pop	{r3, r4, r5, pc}
 8008b20:	200004a4 	.word	0x200004a4

08008b24 <__ascii_mbtowc>:
 8008b24:	b082      	sub	sp, #8
 8008b26:	b901      	cbnz	r1, 8008b2a <__ascii_mbtowc+0x6>
 8008b28:	a901      	add	r1, sp, #4
 8008b2a:	b142      	cbz	r2, 8008b3e <__ascii_mbtowc+0x1a>
 8008b2c:	b14b      	cbz	r3, 8008b42 <__ascii_mbtowc+0x1e>
 8008b2e:	7813      	ldrb	r3, [r2, #0]
 8008b30:	600b      	str	r3, [r1, #0]
 8008b32:	7812      	ldrb	r2, [r2, #0]
 8008b34:	1e10      	subs	r0, r2, #0
 8008b36:	bf18      	it	ne
 8008b38:	2001      	movne	r0, #1
 8008b3a:	b002      	add	sp, #8
 8008b3c:	4770      	bx	lr
 8008b3e:	4610      	mov	r0, r2
 8008b40:	e7fb      	b.n	8008b3a <__ascii_mbtowc+0x16>
 8008b42:	f06f 0001 	mvn.w	r0, #1
 8008b46:	e7f8      	b.n	8008b3a <__ascii_mbtowc+0x16>

08008b48 <_read_r>:
 8008b48:	b538      	push	{r3, r4, r5, lr}
 8008b4a:	4d07      	ldr	r5, [pc, #28]	; (8008b68 <_read_r+0x20>)
 8008b4c:	4604      	mov	r4, r0
 8008b4e:	4608      	mov	r0, r1
 8008b50:	4611      	mov	r1, r2
 8008b52:	2200      	movs	r2, #0
 8008b54:	602a      	str	r2, [r5, #0]
 8008b56:	461a      	mov	r2, r3
 8008b58:	f000 f89d 	bl	8008c96 <_read>
 8008b5c:	1c43      	adds	r3, r0, #1
 8008b5e:	d102      	bne.n	8008b66 <_read_r+0x1e>
 8008b60:	682b      	ldr	r3, [r5, #0]
 8008b62:	b103      	cbz	r3, 8008b66 <_read_r+0x1e>
 8008b64:	6023      	str	r3, [r4, #0]
 8008b66:	bd38      	pop	{r3, r4, r5, pc}
 8008b68:	200004a4 	.word	0x200004a4

08008b6c <__ascii_wctomb>:
 8008b6c:	b149      	cbz	r1, 8008b82 <__ascii_wctomb+0x16>
 8008b6e:	2aff      	cmp	r2, #255	; 0xff
 8008b70:	bf85      	ittet	hi
 8008b72:	238a      	movhi	r3, #138	; 0x8a
 8008b74:	6003      	strhi	r3, [r0, #0]
 8008b76:	700a      	strbls	r2, [r1, #0]
 8008b78:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b7c:	bf98      	it	ls
 8008b7e:	2001      	movls	r0, #1
 8008b80:	4770      	bx	lr
 8008b82:	4608      	mov	r0, r1
 8008b84:	4770      	bx	lr

08008b86 <abort>:
 8008b86:	b508      	push	{r3, lr}
 8008b88:	2006      	movs	r0, #6
 8008b8a:	f000 f82b 	bl	8008be4 <raise>
 8008b8e:	2001      	movs	r0, #1
 8008b90:	f000 faf4 	bl	800917c <_exit>

08008b94 <_raise_r>:
 8008b94:	291f      	cmp	r1, #31
 8008b96:	b538      	push	{r3, r4, r5, lr}
 8008b98:	4604      	mov	r4, r0
 8008b9a:	460d      	mov	r5, r1
 8008b9c:	d904      	bls.n	8008ba8 <_raise_r+0x14>
 8008b9e:	2316      	movs	r3, #22
 8008ba0:	6003      	str	r3, [r0, #0]
 8008ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8008ba6:	bd38      	pop	{r3, r4, r5, pc}
 8008ba8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008baa:	b112      	cbz	r2, 8008bb2 <_raise_r+0x1e>
 8008bac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008bb0:	b94b      	cbnz	r3, 8008bc6 <_raise_r+0x32>
 8008bb2:	4620      	mov	r0, r4
 8008bb4:	f000 f830 	bl	8008c18 <_getpid_r>
 8008bb8:	462a      	mov	r2, r5
 8008bba:	4601      	mov	r1, r0
 8008bbc:	4620      	mov	r0, r4
 8008bbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bc2:	f000 b817 	b.w	8008bf4 <_kill_r>
 8008bc6:	2b01      	cmp	r3, #1
 8008bc8:	d00a      	beq.n	8008be0 <_raise_r+0x4c>
 8008bca:	1c59      	adds	r1, r3, #1
 8008bcc:	d103      	bne.n	8008bd6 <_raise_r+0x42>
 8008bce:	2316      	movs	r3, #22
 8008bd0:	6003      	str	r3, [r0, #0]
 8008bd2:	2001      	movs	r0, #1
 8008bd4:	e7e7      	b.n	8008ba6 <_raise_r+0x12>
 8008bd6:	2400      	movs	r4, #0
 8008bd8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008bdc:	4628      	mov	r0, r5
 8008bde:	4798      	blx	r3
 8008be0:	2000      	movs	r0, #0
 8008be2:	e7e0      	b.n	8008ba6 <_raise_r+0x12>

08008be4 <raise>:
 8008be4:	4b02      	ldr	r3, [pc, #8]	; (8008bf0 <raise+0xc>)
 8008be6:	4601      	mov	r1, r0
 8008be8:	6818      	ldr	r0, [r3, #0]
 8008bea:	f7ff bfd3 	b.w	8008b94 <_raise_r>
 8008bee:	bf00      	nop
 8008bf0:	20000010 	.word	0x20000010

08008bf4 <_kill_r>:
 8008bf4:	b538      	push	{r3, r4, r5, lr}
 8008bf6:	4d07      	ldr	r5, [pc, #28]	; (8008c14 <_kill_r+0x20>)
 8008bf8:	2300      	movs	r3, #0
 8008bfa:	4604      	mov	r4, r0
 8008bfc:	4608      	mov	r0, r1
 8008bfe:	4611      	mov	r1, r2
 8008c00:	602b      	str	r3, [r5, #0]
 8008c02:	f000 fad9 	bl	80091b8 <_kill>
 8008c06:	1c43      	adds	r3, r0, #1
 8008c08:	d102      	bne.n	8008c10 <_kill_r+0x1c>
 8008c0a:	682b      	ldr	r3, [r5, #0]
 8008c0c:	b103      	cbz	r3, 8008c10 <_kill_r+0x1c>
 8008c0e:	6023      	str	r3, [r4, #0]
 8008c10:	bd38      	pop	{r3, r4, r5, pc}
 8008c12:	bf00      	nop
 8008c14:	200004a4 	.word	0x200004a4

08008c18 <_getpid_r>:
 8008c18:	f000 b8fe 	b.w	8008e18 <_getpid>

08008c1c <findslot>:
 8008c1c:	4b0a      	ldr	r3, [pc, #40]	; (8008c48 <findslot+0x2c>)
 8008c1e:	b510      	push	{r4, lr}
 8008c20:	4604      	mov	r4, r0
 8008c22:	6818      	ldr	r0, [r3, #0]
 8008c24:	b118      	cbz	r0, 8008c2e <findslot+0x12>
 8008c26:	6983      	ldr	r3, [r0, #24]
 8008c28:	b90b      	cbnz	r3, 8008c2e <findslot+0x12>
 8008c2a:	f7ff f899 	bl	8007d60 <__sinit>
 8008c2e:	2c13      	cmp	r4, #19
 8008c30:	d807      	bhi.n	8008c42 <findslot+0x26>
 8008c32:	4806      	ldr	r0, [pc, #24]	; (8008c4c <findslot+0x30>)
 8008c34:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8008c38:	3201      	adds	r2, #1
 8008c3a:	d002      	beq.n	8008c42 <findslot+0x26>
 8008c3c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8008c40:	bd10      	pop	{r4, pc}
 8008c42:	2000      	movs	r0, #0
 8008c44:	e7fc      	b.n	8008c40 <findslot+0x24>
 8008c46:	bf00      	nop
 8008c48:	20000010 	.word	0x20000010
 8008c4c:	200004b4 	.word	0x200004b4

08008c50 <error>:
 8008c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c52:	4604      	mov	r4, r0
 8008c54:	f7fd fa0c 	bl	8006070 <__errno>
 8008c58:	2613      	movs	r6, #19
 8008c5a:	4605      	mov	r5, r0
 8008c5c:	2700      	movs	r7, #0
 8008c5e:	4630      	mov	r0, r6
 8008c60:	4639      	mov	r1, r7
 8008c62:	beab      	bkpt	0x00ab
 8008c64:	4606      	mov	r6, r0
 8008c66:	602e      	str	r6, [r5, #0]
 8008c68:	4620      	mov	r0, r4
 8008c6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c6c <checkerror>:
 8008c6c:	1c43      	adds	r3, r0, #1
 8008c6e:	d101      	bne.n	8008c74 <checkerror+0x8>
 8008c70:	f7ff bfee 	b.w	8008c50 <error>
 8008c74:	4770      	bx	lr

08008c76 <_swiread>:
 8008c76:	b530      	push	{r4, r5, lr}
 8008c78:	b085      	sub	sp, #20
 8008c7a:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8008c7e:	9203      	str	r2, [sp, #12]
 8008c80:	2406      	movs	r4, #6
 8008c82:	ad01      	add	r5, sp, #4
 8008c84:	4620      	mov	r0, r4
 8008c86:	4629      	mov	r1, r5
 8008c88:	beab      	bkpt	0x00ab
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	4620      	mov	r0, r4
 8008c8e:	f7ff ffed 	bl	8008c6c <checkerror>
 8008c92:	b005      	add	sp, #20
 8008c94:	bd30      	pop	{r4, r5, pc}

08008c96 <_read>:
 8008c96:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c98:	4615      	mov	r5, r2
 8008c9a:	9101      	str	r1, [sp, #4]
 8008c9c:	f7ff ffbe 	bl	8008c1c <findslot>
 8008ca0:	9901      	ldr	r1, [sp, #4]
 8008ca2:	4604      	mov	r4, r0
 8008ca4:	b938      	cbnz	r0, 8008cb6 <_read+0x20>
 8008ca6:	f7fd f9e3 	bl	8006070 <__errno>
 8008caa:	2309      	movs	r3, #9
 8008cac:	6003      	str	r3, [r0, #0]
 8008cae:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb2:	b003      	add	sp, #12
 8008cb4:	bd30      	pop	{r4, r5, pc}
 8008cb6:	6800      	ldr	r0, [r0, #0]
 8008cb8:	462a      	mov	r2, r5
 8008cba:	f7ff ffdc 	bl	8008c76 <_swiread>
 8008cbe:	1c43      	adds	r3, r0, #1
 8008cc0:	d0f7      	beq.n	8008cb2 <_read+0x1c>
 8008cc2:	6863      	ldr	r3, [r4, #4]
 8008cc4:	1a2a      	subs	r2, r5, r0
 8008cc6:	4413      	add	r3, r2
 8008cc8:	6063      	str	r3, [r4, #4]
 8008cca:	4610      	mov	r0, r2
 8008ccc:	e7f1      	b.n	8008cb2 <_read+0x1c>

08008cce <_swilseek>:
 8008cce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cd0:	460c      	mov	r4, r1
 8008cd2:	4616      	mov	r6, r2
 8008cd4:	f7ff ffa2 	bl	8008c1c <findslot>
 8008cd8:	4605      	mov	r5, r0
 8008cda:	b940      	cbnz	r0, 8008cee <_swilseek+0x20>
 8008cdc:	f7fd f9c8 	bl	8006070 <__errno>
 8008ce0:	2309      	movs	r3, #9
 8008ce2:	6003      	str	r3, [r0, #0]
 8008ce4:	f04f 34ff 	mov.w	r4, #4294967295
 8008ce8:	4620      	mov	r0, r4
 8008cea:	b003      	add	sp, #12
 8008cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cee:	2e02      	cmp	r6, #2
 8008cf0:	d903      	bls.n	8008cfa <_swilseek+0x2c>
 8008cf2:	f7fd f9bd 	bl	8006070 <__errno>
 8008cf6:	2316      	movs	r3, #22
 8008cf8:	e7f3      	b.n	8008ce2 <_swilseek+0x14>
 8008cfa:	2e01      	cmp	r6, #1
 8008cfc:	d112      	bne.n	8008d24 <_swilseek+0x56>
 8008cfe:	6843      	ldr	r3, [r0, #4]
 8008d00:	18e4      	adds	r4, r4, r3
 8008d02:	d4f6      	bmi.n	8008cf2 <_swilseek+0x24>
 8008d04:	682b      	ldr	r3, [r5, #0]
 8008d06:	260a      	movs	r6, #10
 8008d08:	e9cd 3400 	strd	r3, r4, [sp]
 8008d0c:	466f      	mov	r7, sp
 8008d0e:	4630      	mov	r0, r6
 8008d10:	4639      	mov	r1, r7
 8008d12:	beab      	bkpt	0x00ab
 8008d14:	4606      	mov	r6, r0
 8008d16:	4630      	mov	r0, r6
 8008d18:	f7ff ffa8 	bl	8008c6c <checkerror>
 8008d1c:	2800      	cmp	r0, #0
 8008d1e:	dbe1      	blt.n	8008ce4 <_swilseek+0x16>
 8008d20:	606c      	str	r4, [r5, #4]
 8008d22:	e7e1      	b.n	8008ce8 <_swilseek+0x1a>
 8008d24:	2e02      	cmp	r6, #2
 8008d26:	d1ed      	bne.n	8008d04 <_swilseek+0x36>
 8008d28:	6803      	ldr	r3, [r0, #0]
 8008d2a:	9300      	str	r3, [sp, #0]
 8008d2c:	260c      	movs	r6, #12
 8008d2e:	466f      	mov	r7, sp
 8008d30:	4630      	mov	r0, r6
 8008d32:	4639      	mov	r1, r7
 8008d34:	beab      	bkpt	0x00ab
 8008d36:	4606      	mov	r6, r0
 8008d38:	4630      	mov	r0, r6
 8008d3a:	f7ff ff97 	bl	8008c6c <checkerror>
 8008d3e:	1c43      	adds	r3, r0, #1
 8008d40:	d0d0      	beq.n	8008ce4 <_swilseek+0x16>
 8008d42:	4404      	add	r4, r0
 8008d44:	e7de      	b.n	8008d04 <_swilseek+0x36>

08008d46 <_lseek>:
 8008d46:	f7ff bfc2 	b.w	8008cce <_swilseek>

08008d4a <_swiwrite>:
 8008d4a:	b530      	push	{r4, r5, lr}
 8008d4c:	b085      	sub	sp, #20
 8008d4e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8008d52:	9203      	str	r2, [sp, #12]
 8008d54:	2405      	movs	r4, #5
 8008d56:	ad01      	add	r5, sp, #4
 8008d58:	4620      	mov	r0, r4
 8008d5a:	4629      	mov	r1, r5
 8008d5c:	beab      	bkpt	0x00ab
 8008d5e:	4604      	mov	r4, r0
 8008d60:	4620      	mov	r0, r4
 8008d62:	f7ff ff83 	bl	8008c6c <checkerror>
 8008d66:	b005      	add	sp, #20
 8008d68:	bd30      	pop	{r4, r5, pc}

08008d6a <_write>:
 8008d6a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008d6c:	4615      	mov	r5, r2
 8008d6e:	9101      	str	r1, [sp, #4]
 8008d70:	f7ff ff54 	bl	8008c1c <findslot>
 8008d74:	9901      	ldr	r1, [sp, #4]
 8008d76:	4604      	mov	r4, r0
 8008d78:	b930      	cbnz	r0, 8008d88 <_write+0x1e>
 8008d7a:	f7fd f979 	bl	8006070 <__errno>
 8008d7e:	2309      	movs	r3, #9
 8008d80:	6003      	str	r3, [r0, #0]
 8008d82:	f04f 30ff 	mov.w	r0, #4294967295
 8008d86:	e012      	b.n	8008dae <_write+0x44>
 8008d88:	6800      	ldr	r0, [r0, #0]
 8008d8a:	462a      	mov	r2, r5
 8008d8c:	f7ff ffdd 	bl	8008d4a <_swiwrite>
 8008d90:	2800      	cmp	r0, #0
 8008d92:	dbf6      	blt.n	8008d82 <_write+0x18>
 8008d94:	6862      	ldr	r2, [r4, #4]
 8008d96:	1a2b      	subs	r3, r5, r0
 8008d98:	441a      	add	r2, r3
 8008d9a:	42a8      	cmp	r0, r5
 8008d9c:	6062      	str	r2, [r4, #4]
 8008d9e:	d105      	bne.n	8008dac <_write+0x42>
 8008da0:	2000      	movs	r0, #0
 8008da2:	b003      	add	sp, #12
 8008da4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008da8:	f7ff bf52 	b.w	8008c50 <error>
 8008dac:	4618      	mov	r0, r3
 8008dae:	b003      	add	sp, #12
 8008db0:	bd30      	pop	{r4, r5, pc}

08008db2 <_swiclose>:
 8008db2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008db4:	2402      	movs	r4, #2
 8008db6:	9001      	str	r0, [sp, #4]
 8008db8:	ad01      	add	r5, sp, #4
 8008dba:	4620      	mov	r0, r4
 8008dbc:	4629      	mov	r1, r5
 8008dbe:	beab      	bkpt	0x00ab
 8008dc0:	4604      	mov	r4, r0
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	f7ff ff52 	bl	8008c6c <checkerror>
 8008dc8:	b003      	add	sp, #12
 8008dca:	bd30      	pop	{r4, r5, pc}

08008dcc <_close>:
 8008dcc:	b538      	push	{r3, r4, r5, lr}
 8008dce:	4605      	mov	r5, r0
 8008dd0:	f7ff ff24 	bl	8008c1c <findslot>
 8008dd4:	4604      	mov	r4, r0
 8008dd6:	b930      	cbnz	r0, 8008de6 <_close+0x1a>
 8008dd8:	f7fd f94a 	bl	8006070 <__errno>
 8008ddc:	2309      	movs	r3, #9
 8008dde:	6003      	str	r3, [r0, #0]
 8008de0:	f04f 30ff 	mov.w	r0, #4294967295
 8008de4:	bd38      	pop	{r3, r4, r5, pc}
 8008de6:	3d01      	subs	r5, #1
 8008de8:	2d01      	cmp	r5, #1
 8008dea:	d809      	bhi.n	8008e00 <_close+0x34>
 8008dec:	4b09      	ldr	r3, [pc, #36]	; (8008e14 <_close+0x48>)
 8008dee:	689a      	ldr	r2, [r3, #8]
 8008df0:	691b      	ldr	r3, [r3, #16]
 8008df2:	429a      	cmp	r2, r3
 8008df4:	d104      	bne.n	8008e00 <_close+0x34>
 8008df6:	f04f 33ff 	mov.w	r3, #4294967295
 8008dfa:	6003      	str	r3, [r0, #0]
 8008dfc:	2000      	movs	r0, #0
 8008dfe:	e7f1      	b.n	8008de4 <_close+0x18>
 8008e00:	6820      	ldr	r0, [r4, #0]
 8008e02:	f7ff ffd6 	bl	8008db2 <_swiclose>
 8008e06:	2800      	cmp	r0, #0
 8008e08:	d1ec      	bne.n	8008de4 <_close+0x18>
 8008e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8008e0e:	6023      	str	r3, [r4, #0]
 8008e10:	e7e8      	b.n	8008de4 <_close+0x18>
 8008e12:	bf00      	nop
 8008e14:	200004b4 	.word	0x200004b4

08008e18 <_getpid>:
 8008e18:	2001      	movs	r0, #1
 8008e1a:	4770      	bx	lr

08008e1c <_swistat>:
 8008e1c:	b570      	push	{r4, r5, r6, lr}
 8008e1e:	460c      	mov	r4, r1
 8008e20:	f7ff fefc 	bl	8008c1c <findslot>
 8008e24:	4605      	mov	r5, r0
 8008e26:	b930      	cbnz	r0, 8008e36 <_swistat+0x1a>
 8008e28:	f7fd f922 	bl	8006070 <__errno>
 8008e2c:	2309      	movs	r3, #9
 8008e2e:	6003      	str	r3, [r0, #0]
 8008e30:	f04f 30ff 	mov.w	r0, #4294967295
 8008e34:	bd70      	pop	{r4, r5, r6, pc}
 8008e36:	6863      	ldr	r3, [r4, #4]
 8008e38:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008e3c:	6063      	str	r3, [r4, #4]
 8008e3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e42:	64a3      	str	r3, [r4, #72]	; 0x48
 8008e44:	260c      	movs	r6, #12
 8008e46:	4630      	mov	r0, r6
 8008e48:	4629      	mov	r1, r5
 8008e4a:	beab      	bkpt	0x00ab
 8008e4c:	4605      	mov	r5, r0
 8008e4e:	4628      	mov	r0, r5
 8008e50:	f7ff ff0c 	bl	8008c6c <checkerror>
 8008e54:	1c43      	adds	r3, r0, #1
 8008e56:	bf1c      	itt	ne
 8008e58:	6120      	strne	r0, [r4, #16]
 8008e5a:	2000      	movne	r0, #0
 8008e5c:	e7ea      	b.n	8008e34 <_swistat+0x18>

08008e5e <_fstat>:
 8008e5e:	460b      	mov	r3, r1
 8008e60:	b510      	push	{r4, lr}
 8008e62:	2100      	movs	r1, #0
 8008e64:	4604      	mov	r4, r0
 8008e66:	2258      	movs	r2, #88	; 0x58
 8008e68:	4618      	mov	r0, r3
 8008e6a:	f7fd f933 	bl	80060d4 <memset>
 8008e6e:	4601      	mov	r1, r0
 8008e70:	4620      	mov	r0, r4
 8008e72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e76:	f7ff bfd1 	b.w	8008e1c <_swistat>

08008e7a <_stat>:
 8008e7a:	b538      	push	{r3, r4, r5, lr}
 8008e7c:	460d      	mov	r5, r1
 8008e7e:	4604      	mov	r4, r0
 8008e80:	2258      	movs	r2, #88	; 0x58
 8008e82:	2100      	movs	r1, #0
 8008e84:	4628      	mov	r0, r5
 8008e86:	f7fd f925 	bl	80060d4 <memset>
 8008e8a:	4620      	mov	r0, r4
 8008e8c:	2100      	movs	r1, #0
 8008e8e:	f000 f811 	bl	8008eb4 <_swiopen>
 8008e92:	1c43      	adds	r3, r0, #1
 8008e94:	4604      	mov	r4, r0
 8008e96:	d00b      	beq.n	8008eb0 <_stat+0x36>
 8008e98:	686b      	ldr	r3, [r5, #4]
 8008e9a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8008e9e:	606b      	str	r3, [r5, #4]
 8008ea0:	4629      	mov	r1, r5
 8008ea2:	f7ff ffbb 	bl	8008e1c <_swistat>
 8008ea6:	4605      	mov	r5, r0
 8008ea8:	4620      	mov	r0, r4
 8008eaa:	f7ff ff8f 	bl	8008dcc <_close>
 8008eae:	462c      	mov	r4, r5
 8008eb0:	4620      	mov	r0, r4
 8008eb2:	bd38      	pop	{r3, r4, r5, pc}

08008eb4 <_swiopen>:
 8008eb4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008eb8:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8008f64 <_swiopen+0xb0>
 8008ebc:	b097      	sub	sp, #92	; 0x5c
 8008ebe:	4607      	mov	r7, r0
 8008ec0:	460e      	mov	r6, r1
 8008ec2:	2500      	movs	r5, #0
 8008ec4:	f858 4035 	ldr.w	r4, [r8, r5, lsl #3]
 8008ec8:	1c61      	adds	r1, r4, #1
 8008eca:	d037      	beq.n	8008f3c <_swiopen+0x88>
 8008ecc:	3501      	adds	r5, #1
 8008ece:	2d14      	cmp	r5, #20
 8008ed0:	d1f8      	bne.n	8008ec4 <_swiopen+0x10>
 8008ed2:	f7fd f8cd 	bl	8006070 <__errno>
 8008ed6:	2318      	movs	r3, #24
 8008ed8:	6003      	str	r3, [r0, #0]
 8008eda:	f04f 34ff 	mov.w	r4, #4294967295
 8008ede:	e03d      	b.n	8008f5c <_swiopen+0xa8>
 8008ee0:	f3c6 4400 	ubfx	r4, r6, #16, #1
 8008ee4:	f240 6301 	movw	r3, #1537	; 0x601
 8008ee8:	07b2      	lsls	r2, r6, #30
 8008eea:	bf48      	it	mi
 8008eec:	f044 0402 	orrmi.w	r4, r4, #2
 8008ef0:	421e      	tst	r6, r3
 8008ef2:	bf18      	it	ne
 8008ef4:	f044 0404 	orrne.w	r4, r4, #4
 8008ef8:	0733      	lsls	r3, r6, #28
 8008efa:	bf48      	it	mi
 8008efc:	f024 0404 	bicmi.w	r4, r4, #4
 8008f00:	4638      	mov	r0, r7
 8008f02:	bf48      	it	mi
 8008f04:	f044 0408 	orrmi.w	r4, r4, #8
 8008f08:	9700      	str	r7, [sp, #0]
 8008f0a:	f7f7 f939 	bl	8000180 <strlen>
 8008f0e:	e9cd 4001 	strd	r4, r0, [sp, #4]
 8008f12:	2401      	movs	r4, #1
 8008f14:	4620      	mov	r0, r4
 8008f16:	4649      	mov	r1, r9
 8008f18:	beab      	bkpt	0x00ab
 8008f1a:	4604      	mov	r4, r0
 8008f1c:	2c00      	cmp	r4, #0
 8008f1e:	db08      	blt.n	8008f32 <_swiopen+0x7e>
 8008f20:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 8008f24:	eb08 08c5 	add.w	r8, r8, r5, lsl #3
 8008f28:	2300      	movs	r3, #0
 8008f2a:	f8c8 3004 	str.w	r3, [r8, #4]
 8008f2e:	462c      	mov	r4, r5
 8008f30:	e014      	b.n	8008f5c <_swiopen+0xa8>
 8008f32:	4620      	mov	r0, r4
 8008f34:	f7ff fe8c 	bl	8008c50 <error>
 8008f38:	4604      	mov	r4, r0
 8008f3a:	e00f      	b.n	8008f5c <_swiopen+0xa8>
 8008f3c:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 8008f40:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 8008f44:	46e9      	mov	r9, sp
 8008f46:	d1cb      	bne.n	8008ee0 <_swiopen+0x2c>
 8008f48:	4649      	mov	r1, r9
 8008f4a:	4638      	mov	r0, r7
 8008f4c:	f7ff ff95 	bl	8008e7a <_stat>
 8008f50:	3001      	adds	r0, #1
 8008f52:	d0c5      	beq.n	8008ee0 <_swiopen+0x2c>
 8008f54:	f7fd f88c 	bl	8006070 <__errno>
 8008f58:	2311      	movs	r3, #17
 8008f5a:	6003      	str	r3, [r0, #0]
 8008f5c:	4620      	mov	r0, r4
 8008f5e:	b017      	add	sp, #92	; 0x5c
 8008f60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008f64:	200004b4 	.word	0x200004b4

08008f68 <_get_semihosting_exts>:
 8008f68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008f6c:	4606      	mov	r6, r0
 8008f6e:	460f      	mov	r7, r1
 8008f70:	482a      	ldr	r0, [pc, #168]	; (800901c <_get_semihosting_exts+0xb4>)
 8008f72:	2100      	movs	r1, #0
 8008f74:	4615      	mov	r5, r2
 8008f76:	f7ff ff9d 	bl	8008eb4 <_swiopen>
 8008f7a:	462a      	mov	r2, r5
 8008f7c:	4604      	mov	r4, r0
 8008f7e:	2100      	movs	r1, #0
 8008f80:	4630      	mov	r0, r6
 8008f82:	f7fd f8a7 	bl	80060d4 <memset>
 8008f86:	1c63      	adds	r3, r4, #1
 8008f88:	d016      	beq.n	8008fb8 <_get_semihosting_exts+0x50>
 8008f8a:	4620      	mov	r0, r4
 8008f8c:	f7ff fe46 	bl	8008c1c <findslot>
 8008f90:	f04f 090c 	mov.w	r9, #12
 8008f94:	4680      	mov	r8, r0
 8008f96:	4648      	mov	r0, r9
 8008f98:	4641      	mov	r1, r8
 8008f9a:	beab      	bkpt	0x00ab
 8008f9c:	4680      	mov	r8, r0
 8008f9e:	4640      	mov	r0, r8
 8008fa0:	f7ff fe64 	bl	8008c6c <checkerror>
 8008fa4:	2803      	cmp	r0, #3
 8008fa6:	dd02      	ble.n	8008fae <_get_semihosting_exts+0x46>
 8008fa8:	1ec3      	subs	r3, r0, #3
 8008faa:	42ab      	cmp	r3, r5
 8008fac:	dc08      	bgt.n	8008fc0 <_get_semihosting_exts+0x58>
 8008fae:	4620      	mov	r0, r4
 8008fb0:	f7ff ff0c 	bl	8008dcc <_close>
 8008fb4:	f04f 34ff 	mov.w	r4, #4294967295
 8008fb8:	4620      	mov	r0, r4
 8008fba:	b003      	add	sp, #12
 8008fbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008fc0:	2204      	movs	r2, #4
 8008fc2:	eb0d 0102 	add.w	r1, sp, r2
 8008fc6:	4620      	mov	r0, r4
 8008fc8:	f7ff fe65 	bl	8008c96 <_read>
 8008fcc:	2803      	cmp	r0, #3
 8008fce:	ddee      	ble.n	8008fae <_get_semihosting_exts+0x46>
 8008fd0:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8008fd4:	2b53      	cmp	r3, #83	; 0x53
 8008fd6:	d1ea      	bne.n	8008fae <_get_semihosting_exts+0x46>
 8008fd8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8008fdc:	2b48      	cmp	r3, #72	; 0x48
 8008fde:	d1e6      	bne.n	8008fae <_get_semihosting_exts+0x46>
 8008fe0:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8008fe4:	2b46      	cmp	r3, #70	; 0x46
 8008fe6:	d1e2      	bne.n	8008fae <_get_semihosting_exts+0x46>
 8008fe8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008fec:	2b42      	cmp	r3, #66	; 0x42
 8008fee:	d1de      	bne.n	8008fae <_get_semihosting_exts+0x46>
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	4639      	mov	r1, r7
 8008ff4:	4620      	mov	r0, r4
 8008ff6:	f7ff fe6a 	bl	8008cce <_swilseek>
 8008ffa:	2800      	cmp	r0, #0
 8008ffc:	dbd7      	blt.n	8008fae <_get_semihosting_exts+0x46>
 8008ffe:	462a      	mov	r2, r5
 8009000:	4631      	mov	r1, r6
 8009002:	4620      	mov	r0, r4
 8009004:	f7ff fe47 	bl	8008c96 <_read>
 8009008:	4605      	mov	r5, r0
 800900a:	4620      	mov	r0, r4
 800900c:	f7ff fede 	bl	8008dcc <_close>
 8009010:	4628      	mov	r0, r5
 8009012:	f7ff fe2b 	bl	8008c6c <checkerror>
 8009016:	4604      	mov	r4, r0
 8009018:	e7ce      	b.n	8008fb8 <_get_semihosting_exts+0x50>
 800901a:	bf00      	nop
 800901c:	08009764 	.word	0x08009764

08009020 <initialise_semihosting_exts>:
 8009020:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009022:	4d0a      	ldr	r5, [pc, #40]	; (800904c <initialise_semihosting_exts+0x2c>)
 8009024:	4c0a      	ldr	r4, [pc, #40]	; (8009050 <initialise_semihosting_exts+0x30>)
 8009026:	2100      	movs	r1, #0
 8009028:	2201      	movs	r2, #1
 800902a:	a801      	add	r0, sp, #4
 800902c:	6029      	str	r1, [r5, #0]
 800902e:	6022      	str	r2, [r4, #0]
 8009030:	f7ff ff9a 	bl	8008f68 <_get_semihosting_exts>
 8009034:	2800      	cmp	r0, #0
 8009036:	dd07      	ble.n	8009048 <initialise_semihosting_exts+0x28>
 8009038:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800903c:	f003 0201 	and.w	r2, r3, #1
 8009040:	f003 0302 	and.w	r3, r3, #2
 8009044:	602a      	str	r2, [r5, #0]
 8009046:	6023      	str	r3, [r4, #0]
 8009048:	b003      	add	sp, #12
 800904a:	bd30      	pop	{r4, r5, pc}
 800904c:	200001e0 	.word	0x200001e0
 8009050:	200001e4 	.word	0x200001e4

08009054 <_has_ext_exit_extended>:
 8009054:	b510      	push	{r4, lr}
 8009056:	4c04      	ldr	r4, [pc, #16]	; (8009068 <_has_ext_exit_extended+0x14>)
 8009058:	6823      	ldr	r3, [r4, #0]
 800905a:	2b00      	cmp	r3, #0
 800905c:	da01      	bge.n	8009062 <_has_ext_exit_extended+0xe>
 800905e:	f7ff ffdf 	bl	8009020 <initialise_semihosting_exts>
 8009062:	6820      	ldr	r0, [r4, #0]
 8009064:	bd10      	pop	{r4, pc}
 8009066:	bf00      	nop
 8009068:	200001e0 	.word	0x200001e0

0800906c <_has_ext_stdout_stderr>:
 800906c:	b510      	push	{r4, lr}
 800906e:	4c04      	ldr	r4, [pc, #16]	; (8009080 <_has_ext_stdout_stderr+0x14>)
 8009070:	6823      	ldr	r3, [r4, #0]
 8009072:	2b00      	cmp	r3, #0
 8009074:	da01      	bge.n	800907a <_has_ext_stdout_stderr+0xe>
 8009076:	f7ff ffd3 	bl	8009020 <initialise_semihosting_exts>
 800907a:	6820      	ldr	r0, [r4, #0]
 800907c:	bd10      	pop	{r4, pc}
 800907e:	bf00      	nop
 8009080:	200001e4 	.word	0x200001e4

08009084 <initialise_monitor_handles>:
 8009084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009088:	b085      	sub	sp, #20
 800908a:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800913c <initialise_monitor_handles+0xb8>
 800908e:	f8cd 9004 	str.w	r9, [sp, #4]
 8009092:	2303      	movs	r3, #3
 8009094:	2400      	movs	r4, #0
 8009096:	9303      	str	r3, [sp, #12]
 8009098:	af01      	add	r7, sp, #4
 800909a:	9402      	str	r4, [sp, #8]
 800909c:	2501      	movs	r5, #1
 800909e:	4628      	mov	r0, r5
 80090a0:	4639      	mov	r1, r7
 80090a2:	beab      	bkpt	0x00ab
 80090a4:	4605      	mov	r5, r0
 80090a6:	f8df 8098 	ldr.w	r8, [pc, #152]	; 8009140 <initialise_monitor_handles+0xbc>
 80090aa:	4623      	mov	r3, r4
 80090ac:	4c20      	ldr	r4, [pc, #128]	; (8009130 <initialise_monitor_handles+0xac>)
 80090ae:	f8c8 5000 	str.w	r5, [r8]
 80090b2:	f04f 32ff 	mov.w	r2, #4294967295
 80090b6:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80090ba:	3301      	adds	r3, #1
 80090bc:	2b14      	cmp	r3, #20
 80090be:	d1fa      	bne.n	80090b6 <initialise_monitor_handles+0x32>
 80090c0:	f7ff ffd4 	bl	800906c <_has_ext_stdout_stderr>
 80090c4:	4d1b      	ldr	r5, [pc, #108]	; (8009134 <initialise_monitor_handles+0xb0>)
 80090c6:	b1d0      	cbz	r0, 80090fe <initialise_monitor_handles+0x7a>
 80090c8:	f04f 0a03 	mov.w	sl, #3
 80090cc:	2304      	movs	r3, #4
 80090ce:	f8cd 9004 	str.w	r9, [sp, #4]
 80090d2:	2601      	movs	r6, #1
 80090d4:	f8cd a00c 	str.w	sl, [sp, #12]
 80090d8:	9302      	str	r3, [sp, #8]
 80090da:	4630      	mov	r0, r6
 80090dc:	4639      	mov	r1, r7
 80090de:	beab      	bkpt	0x00ab
 80090e0:	4683      	mov	fp, r0
 80090e2:	4b15      	ldr	r3, [pc, #84]	; (8009138 <initialise_monitor_handles+0xb4>)
 80090e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80090e8:	f8c3 b000 	str.w	fp, [r3]
 80090ec:	2308      	movs	r3, #8
 80090ee:	f8cd a00c 	str.w	sl, [sp, #12]
 80090f2:	9302      	str	r3, [sp, #8]
 80090f4:	4630      	mov	r0, r6
 80090f6:	4639      	mov	r1, r7
 80090f8:	beab      	bkpt	0x00ab
 80090fa:	4606      	mov	r6, r0
 80090fc:	602e      	str	r6, [r5, #0]
 80090fe:	682b      	ldr	r3, [r5, #0]
 8009100:	3301      	adds	r3, #1
 8009102:	bf02      	ittt	eq
 8009104:	4b0c      	ldreq	r3, [pc, #48]	; (8009138 <initialise_monitor_handles+0xb4>)
 8009106:	681b      	ldreq	r3, [r3, #0]
 8009108:	602b      	streq	r3, [r5, #0]
 800910a:	2600      	movs	r6, #0
 800910c:	f8d8 3000 	ldr.w	r3, [r8]
 8009110:	6023      	str	r3, [r4, #0]
 8009112:	6066      	str	r6, [r4, #4]
 8009114:	f7ff ffaa 	bl	800906c <_has_ext_stdout_stderr>
 8009118:	b130      	cbz	r0, 8009128 <initialise_monitor_handles+0xa4>
 800911a:	4b07      	ldr	r3, [pc, #28]	; (8009138 <initialise_monitor_handles+0xb4>)
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8009122:	682b      	ldr	r3, [r5, #0]
 8009124:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8009128:	b005      	add	sp, #20
 800912a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800912e:	bf00      	nop
 8009130:	200004b4 	.word	0x200004b4
 8009134:	200004a8 	.word	0x200004a8
 8009138:	200004b0 	.word	0x200004b0
 800913c:	0800977a 	.word	0x0800977a
 8009140:	200004ac 	.word	0x200004ac

08009144 <_isatty>:
 8009144:	b570      	push	{r4, r5, r6, lr}
 8009146:	f7ff fd69 	bl	8008c1c <findslot>
 800914a:	2509      	movs	r5, #9
 800914c:	4604      	mov	r4, r0
 800914e:	b920      	cbnz	r0, 800915a <_isatty+0x16>
 8009150:	f7fc ff8e 	bl	8006070 <__errno>
 8009154:	6005      	str	r5, [r0, #0]
 8009156:	4620      	mov	r0, r4
 8009158:	bd70      	pop	{r4, r5, r6, pc}
 800915a:	4628      	mov	r0, r5
 800915c:	4621      	mov	r1, r4
 800915e:	beab      	bkpt	0x00ab
 8009160:	4604      	mov	r4, r0
 8009162:	2c01      	cmp	r4, #1
 8009164:	d0f7      	beq.n	8009156 <_isatty+0x12>
 8009166:	f7fc ff83 	bl	8006070 <__errno>
 800916a:	2400      	movs	r4, #0
 800916c:	4605      	mov	r5, r0
 800916e:	2613      	movs	r6, #19
 8009170:	4630      	mov	r0, r6
 8009172:	4621      	mov	r1, r4
 8009174:	beab      	bkpt	0x00ab
 8009176:	4606      	mov	r6, r0
 8009178:	602e      	str	r6, [r5, #0]
 800917a:	e7ec      	b.n	8009156 <_isatty+0x12>

0800917c <_exit>:
 800917c:	4601      	mov	r1, r0
 800917e:	b508      	push	{r3, lr}
 8009180:	4a02      	ldr	r2, [pc, #8]	; (800918c <_exit+0x10>)
 8009182:	f04f 30ff 	mov.w	r0, #4294967295
 8009186:	f000 f803 	bl	8009190 <_kill_shared>
 800918a:	bf00      	nop
 800918c:	00020026 	.word	0x00020026

08009190 <_kill_shared>:
 8009190:	b507      	push	{r0, r1, r2, lr}
 8009192:	e9cd 2100 	strd	r2, r1, [sp]
 8009196:	f7ff ff5d 	bl	8009054 <_has_ext_exit_extended>
 800919a:	2800      	cmp	r0, #0
 800919c:	bf14      	ite	ne
 800919e:	2420      	movne	r4, #32
 80091a0:	2418      	moveq	r4, #24
 80091a2:	f7ff ff57 	bl	8009054 <_has_ext_exit_extended>
 80091a6:	b120      	cbz	r0, 80091b2 <_kill_shared+0x22>
 80091a8:	466d      	mov	r5, sp
 80091aa:	4620      	mov	r0, r4
 80091ac:	4629      	mov	r1, r5
 80091ae:	beab      	bkpt	0x00ab
 80091b0:	4604      	mov	r4, r0
 80091b2:	9d00      	ldr	r5, [sp, #0]
 80091b4:	e7f9      	b.n	80091aa <_kill_shared+0x1a>
	...

080091b8 <_kill>:
 80091b8:	2906      	cmp	r1, #6
 80091ba:	b508      	push	{r3, lr}
 80091bc:	bf0c      	ite	eq
 80091be:	4a02      	ldreq	r2, [pc, #8]	; (80091c8 <_kill+0x10>)
 80091c0:	4a02      	ldrne	r2, [pc, #8]	; (80091cc <_kill+0x14>)
 80091c2:	f7ff ffe5 	bl	8009190 <_kill_shared>
 80091c6:	bf00      	nop
 80091c8:	00020023 	.word	0x00020023
 80091cc:	00020026 	.word	0x00020026

080091d0 <_init>:
 80091d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091d2:	bf00      	nop
 80091d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091d6:	bc08      	pop	{r3}
 80091d8:	469e      	mov	lr, r3
 80091da:	4770      	bx	lr

080091dc <_fini>:
 80091dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091de:	bf00      	nop
 80091e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091e2:	bc08      	pop	{r3}
 80091e4:	469e      	mov	lr, r3
 80091e6:	4770      	bx	lr
