

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug  8 18:20:26 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv_2_fp3_ap_r3_r3_c
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.580|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14365|  14365|  14365|  14365|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Filter_Loop           |  14364|  14364|      2394|          -|          -|     6|    no    |
        | + Row_Loop             |   2392|   2392|       184|          -|          -|    13|    no    |
        |  ++ Col_Loop           |    182|    182|        14|          -|          -|    13|    no    |
        |   +++ Pool_Row_Loop    |     12|     12|         6|          -|          -|     2|    no    |
        |    ++++ Pool_Col_Loop  |      4|      4|         2|          -|          -|     2|    no    |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 9 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 12 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %7, label %Filter_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [cnn_ap_lp/max_pool_1.cpp:11]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [cnn_ap_lp/max_pool_1.cpp:11]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 16 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 17 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/max_pool_1.cpp:40]   --->   Operation 18 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 19 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%phi_mul5 = phi i9 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 20 'phi' 'phi_mul5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%phi_urem7 = phi i4 [ 0, %Filter_Loop_begin ], [ %select_ln38, %Row_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 21 'phi' 'phi_urem7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.82ns)   --->   "%add_ln13 = add i9 %phi_mul5, 22" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 22 'add' 'add_ln13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 23 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 24 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 25 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 27 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str16)" [cnn_ap_lp/max_pool_1.cpp:14]   --->   Operation 28 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i4 %phi_urem7 to i3" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 30 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %phi_mul5, i32 6, i32 8)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 31 'partselect' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %tmp_1 to i6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 32 'zext' 'zext_ln203' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_1, i2 0)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 33 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i5 %tmp_2 to i6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 34 'zext' 'zext_ln203_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.78ns)   --->   "%add_ln203 = add i6 %zext_ln203_4, %zext_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 35 'add' 'add_ln203' <Predicate = (!icmp_ln13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 36 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp)" [cnn_ap_lp/max_pool_1.cpp:39]   --->   Operation 37 'specregionend' 'empty_55' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/max_pool_1.cpp:10]   --->   Operation 38 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 39 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %Row_Loop_begin ], [ %add_ln16, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 40 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 [ 0, %Row_Loop_begin ], [ %select_ln37, %Col_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 41 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (1.82ns)   --->   "%add_ln16 = add i9 %phi_mul, 22" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 42 'add' 'add_ln16' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 43 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13)"   --->   Operation 44 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 45 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str27) nounwind" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str27)" [cnn_ap_lp/max_pool_1.cpp:17]   --->   Operation 48 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 49 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 50 'br' <Predicate = (!icmp_ln16)> <Delay = 1.76>
ST_4 : Operation 51 [1/1] (1.73ns)   --->   "%add_ln38 = add i4 %phi_urem7, 1" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 51 'add' 'add_ln38' <Predicate = (icmp_ln16)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp ult i4 %add_ln38, 3" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 52 'icmp' 'icmp_ln38' <Predicate = (icmp_ln16)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.02ns)   --->   "%select_ln38 = select i1 %icmp_ln38, i4 %add_ln38, i4 0" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 53 'select' 'select_ln38' <Predicate = (icmp_ln16)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str16, i32 %tmp_4)" [cnn_ap_lp/max_pool_1.cpp:38]   --->   Operation 54 'specregionend' 'empty_54' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/max_pool_1.cpp:13]   --->   Operation 55 'br' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.56>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%max_0 = phi i14 [ 0, %Col_Loop_begin ], [ %max_1, %Pool_Row_Loop_end ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 56 'phi' 'max_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%mpr_0 = phi i2 [ 0, %Col_Loop_begin ], [ %mpr, %Pool_Row_Loop_end ]"   --->   Operation 57 'phi' 'mpr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i2 %mpr_0 to i5" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 58 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.95ns)   --->   "%icmp_ln20 = icmp eq i2 %mpr_0, -2" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 59 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 60 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.56ns)   --->   "%mpr = add i2 %mpr_0, 1" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 61 'add' 'mpr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %6, label %Pool_Row_Loop_begin" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str38) nounwind" [cnn_ap_lp/max_pool_1.cpp:21]   --->   Operation 63 'specloopname' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str38)" [cnn_ap_lp/max_pool_1.cpp:21]   --->   Operation 64 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.78ns)   --->   "%i = add i5 %zext_ln20, %shl_ln" [cnn_ap_lp/max_pool_1.cpp:26]   --->   Operation 65 'add' 'i' <Predicate = (!icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln1494 = zext i5 %i to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 66 'zext' 'zext_ln1494' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (3.78ns)   --->   "%mul_ln1494 = mul i10 %zext_ln1494, 26" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 67 'mul' 'mul_ln1494' <Predicate = (!icmp_ln20)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 68 'br' <Predicate = (!icmp_ln20)> <Delay = 1.76>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln203_1 = trunc i4 %phi_urem to i3" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 69 'trunc' 'trunc_ln203_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i9.i32.i32(i9 %phi_mul, i32 6, i32 8)" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 70 'partselect' 'tmp_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i3 %tmp_3 to i6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 71 'zext' 'zext_ln203_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln203_3 = add i6 %zext_ln203_5, %add_ln203" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 72 'add' 'add_ln203_3' <Predicate = (icmp_ln20)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i6 %add_ln203_3 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 73 'zext' 'zext_ln203_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_0 = getelementptr [25 x i14]* %max_pool_out_0_0_0_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 74 'getelementptr' 'max_pool_out_0_0_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_1 = getelementptr [25 x i14]* %max_pool_out_0_0_1_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 75 'getelementptr' 'max_pool_out_0_0_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_2 = getelementptr [25 x i14]* %max_pool_out_0_0_2_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 76 'getelementptr' 'max_pool_out_0_0_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_3 = getelementptr [25 x i14]* %max_pool_out_0_0_3_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 77 'getelementptr' 'max_pool_out_0_0_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_4 = getelementptr [25 x i14]* %max_pool_out_0_0_4_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 78 'getelementptr' 'max_pool_out_0_0_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%max_pool_out_0_0_5 = getelementptr [25 x i14]* %max_pool_out_0_0_5_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 79 'getelementptr' 'max_pool_out_0_0_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln203_4 = add i6 %zext_ln203_5, %zext_ln203_4" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 80 'add' 'add_ln203_4' <Predicate = (icmp_ln20)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i6 %add_ln203_4 to i64" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 81 'zext' 'zext_ln203_7' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_0 = getelementptr [20 x i14]* %max_pool_out_0_1_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 82 'getelementptr' 'max_pool_out_0_1_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_1 = getelementptr [20 x i14]* %max_pool_out_0_1_1_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 83 'getelementptr' 'max_pool_out_0_1_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_2 = getelementptr [20 x i14]* %max_pool_out_0_1_2_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 84 'getelementptr' 'max_pool_out_0_1_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_3 = getelementptr [20 x i14]* %max_pool_out_0_1_3_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 85 'getelementptr' 'max_pool_out_0_1_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_4 = getelementptr [20 x i14]* %max_pool_out_0_1_4_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 86 'getelementptr' 'max_pool_out_0_1_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%max_pool_out_0_1_5 = getelementptr [20 x i14]* %max_pool_out_0_1_5_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 87 'getelementptr' 'max_pool_out_0_1_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_0 = getelementptr [20 x i14]* %max_pool_out_0_2_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 88 'getelementptr' 'max_pool_out_0_2_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_1 = getelementptr [20 x i14]* %max_pool_out_0_2_1_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 89 'getelementptr' 'max_pool_out_0_2_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_2 = getelementptr [20 x i14]* %max_pool_out_0_2_2_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 90 'getelementptr' 'max_pool_out_0_2_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_3 = getelementptr [20 x i14]* %max_pool_out_0_2_3_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 91 'getelementptr' 'max_pool_out_0_2_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_4 = getelementptr [20 x i14]* %max_pool_out_0_2_4_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 92 'getelementptr' 'max_pool_out_0_2_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%max_pool_out_0_2_5 = getelementptr [20 x i14]* %max_pool_out_0_2_5_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 93 'getelementptr' 'max_pool_out_0_2_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_0 = getelementptr [20 x i14]* %max_pool_out_1_0_0_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 94 'getelementptr' 'max_pool_out_1_0_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_1 = getelementptr [20 x i14]* %max_pool_out_1_0_1_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 95 'getelementptr' 'max_pool_out_1_0_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_2 = getelementptr [20 x i14]* %max_pool_out_1_0_2_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 96 'getelementptr' 'max_pool_out_1_0_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_3 = getelementptr [20 x i14]* %max_pool_out_1_0_3_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 97 'getelementptr' 'max_pool_out_1_0_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_4 = getelementptr [20 x i14]* %max_pool_out_1_0_4_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 98 'getelementptr' 'max_pool_out_1_0_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%max_pool_out_1_0_5 = getelementptr [20 x i14]* %max_pool_out_1_0_5_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 99 'getelementptr' 'max_pool_out_1_0_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_0 = getelementptr [16 x i14]* %max_pool_out_1_1_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 100 'getelementptr' 'max_pool_out_1_1_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_1 = getelementptr [16 x i14]* %max_pool_out_1_1_1_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 101 'getelementptr' 'max_pool_out_1_1_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_2 = getelementptr [16 x i14]* %max_pool_out_1_1_2_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 102 'getelementptr' 'max_pool_out_1_1_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_3 = getelementptr [16 x i14]* %max_pool_out_1_1_3_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 103 'getelementptr' 'max_pool_out_1_1_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_4 = getelementptr [16 x i14]* %max_pool_out_1_1_4_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 104 'getelementptr' 'max_pool_out_1_1_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%max_pool_out_1_1_5 = getelementptr [16 x i14]* %max_pool_out_1_1_5_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 105 'getelementptr' 'max_pool_out_1_1_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_0 = getelementptr [16 x i14]* %max_pool_out_1_2_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 106 'getelementptr' 'max_pool_out_1_2_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_1 = getelementptr [16 x i14]* %max_pool_out_1_2_1_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 107 'getelementptr' 'max_pool_out_1_2_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_2 = getelementptr [16 x i14]* %max_pool_out_1_2_2_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 108 'getelementptr' 'max_pool_out_1_2_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_3 = getelementptr [16 x i14]* %max_pool_out_1_2_3_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 109 'getelementptr' 'max_pool_out_1_2_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_4 = getelementptr [16 x i14]* %max_pool_out_1_2_4_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 110 'getelementptr' 'max_pool_out_1_2_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%max_pool_out_1_2_5 = getelementptr [16 x i14]* %max_pool_out_1_2_5_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 111 'getelementptr' 'max_pool_out_1_2_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_0 = getelementptr [20 x i14]* %max_pool_out_2_0_0_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 112 'getelementptr' 'max_pool_out_2_0_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_1 = getelementptr [20 x i14]* %max_pool_out_2_0_1_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 113 'getelementptr' 'max_pool_out_2_0_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_2 = getelementptr [20 x i14]* %max_pool_out_2_0_2_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 114 'getelementptr' 'max_pool_out_2_0_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_3 = getelementptr [20 x i14]* %max_pool_out_2_0_3_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 115 'getelementptr' 'max_pool_out_2_0_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_4 = getelementptr [20 x i14]* %max_pool_out_2_0_4_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 116 'getelementptr' 'max_pool_out_2_0_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%max_pool_out_2_0_5 = getelementptr [20 x i14]* %max_pool_out_2_0_5_V, i64 0, i64 %zext_ln203_6" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 117 'getelementptr' 'max_pool_out_2_0_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_0 = getelementptr [16 x i14]* %max_pool_out_2_1_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 118 'getelementptr' 'max_pool_out_2_1_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_1 = getelementptr [16 x i14]* %max_pool_out_2_1_1_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 119 'getelementptr' 'max_pool_out_2_1_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_2 = getelementptr [16 x i14]* %max_pool_out_2_1_2_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 120 'getelementptr' 'max_pool_out_2_1_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_3 = getelementptr [16 x i14]* %max_pool_out_2_1_3_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 121 'getelementptr' 'max_pool_out_2_1_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_4 = getelementptr [16 x i14]* %max_pool_out_2_1_4_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 122 'getelementptr' 'max_pool_out_2_1_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%max_pool_out_2_1_5 = getelementptr [16 x i14]* %max_pool_out_2_1_5_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 123 'getelementptr' 'max_pool_out_2_1_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_0 = getelementptr [16 x i14]* %max_pool_out_2_2_0_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 124 'getelementptr' 'max_pool_out_2_2_0' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_1 = getelementptr [16 x i14]* %max_pool_out_2_2_1_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 125 'getelementptr' 'max_pool_out_2_2_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_2 = getelementptr [16 x i14]* %max_pool_out_2_2_2_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 126 'getelementptr' 'max_pool_out_2_2_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_3 = getelementptr [16 x i14]* %max_pool_out_2_2_3_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 127 'getelementptr' 'max_pool_out_2_2_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_4 = getelementptr [16 x i14]* %max_pool_out_2_2_4_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 128 'getelementptr' 'max_pool_out_2_2_4' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%max_pool_out_2_2_5 = getelementptr [16 x i14]* %max_pool_out_2_2_5_V, i64 0, i64 %zext_ln203_7" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 129 'getelementptr' 'max_pool_out_2_2_5' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 130 'switch' <Predicate = (icmp_ln20)> <Delay = 1.13>
ST_5 : Operation 131 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 131 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 1)> <Delay = 1.13>
ST_5 : Operation 132 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch29 [
    i3 0, label %branch24
    i3 1, label %branch25
    i3 2, label %branch26
    i3 3, label %branch27
    i3 -4, label %branch28
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 132 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 1.30>
ST_5 : Operation 133 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_1_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 133 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "br label %branch494" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 134 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_1_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 135 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "br label %branch494" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 136 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_1_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 137 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "br label %branch494" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 138 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_1_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 139 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "br label %branch494" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 140 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_1_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 141 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "br label %branch494" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 142 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_1_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 143 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "br label %branch494" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 144 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "br label %branch124" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 145 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch23 [
    i3 0, label %branch18
    i3 1, label %branch19
    i3 2, label %branch20
    i3 3, label %branch21
    i3 -4, label %branch22
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 146 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 1.30>
ST_5 : Operation 147 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_0_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 147 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "br label %branch387" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 148 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_0_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 149 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "br label %branch387" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 150 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_0_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 151 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "br label %branch387" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 152 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_0_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 153 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "br label %branch387" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 154 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_0_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 155 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "br label %branch387" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 156 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_0_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 157 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch387" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 158 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "br label %branch124" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 159 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch35 [
    i3 0, label %branch30
    i3 1, label %branch31
    i3 2, label %branch32
    i3 3, label %branch33
    i3 -4, label %branch34
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 160 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 1.30>
ST_5 : Operation 161 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_2_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 161 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "br label %branch5102" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 162 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_2_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 163 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "br label %branch5102" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 164 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_2_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 165 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "br label %branch5102" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 166 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_2_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 167 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br label %branch5102" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 168 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_2_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 169 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch5102" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 170 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_1_2_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 171 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "br label %branch5102" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 172 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (0.00ns)   --->   "br label %branch124" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 173 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 174 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 1)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch218 [
    i3 0, label %branch016
    i3 1, label %branch117
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 175 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 0)> <Delay = 1.13>
ST_5 : Operation 176 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch11 [
    i3 0, label %branch669
    i3 1, label %branch770
    i3 2, label %branch871
    i3 3, label %branch9
    i3 -4, label %branch10
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 176 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 1.30>
ST_5 : Operation 177 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_1_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 177 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "br label %branch11768" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 178 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_1_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 179 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "br label %branch11768" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 180 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_1_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 181 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "br label %branch11768" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 182 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 183 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_1_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 183 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "br label %branch11768" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 184 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_1_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 185 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "br label %branch11768" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 186 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_1_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 187 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "br label %branch11768" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 188 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 189 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 190 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch560 [
    i3 0, label %branch055
    i3 1, label %branch156
    i3 2, label %branch257
    i3 3, label %branch358
    i3 -4, label %branch459
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 190 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 1.30>
ST_5 : Operation 191 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_0_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 191 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "br label %branch01654" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 192 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_0_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 193 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 194 [1/1] (0.00ns)   --->   "br label %branch01654" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 194 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 195 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_0_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 195 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 196 [1/1] (0.00ns)   --->   "br label %branch01654" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 196 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 197 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_0_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 197 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "br label %branch01654" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 198 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_0_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 199 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch01654" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 200 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_0_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 201 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "br label %branch01654" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 202 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 203 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch17 [
    i3 0, label %branch12
    i3 1, label %branch13
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 204 'switch' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 1.30>
ST_5 : Operation 205 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_2_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 205 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch21879" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 206 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_2_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 207 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 208 [1/1] (0.00ns)   --->   "br label %branch21879" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 208 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 209 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_2_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 209 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "br label %branch21879" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 210 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_2_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 211 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "br label %branch21879" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 212 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_2_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 213 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "br label %branch21879" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 214 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_0_2_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 215 'store' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "br label %branch21879" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 216 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "br label %branch015" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 217 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 218 'br' <Predicate = (icmp_ln20 & trunc_ln203 == 0)> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (1.13ns)   --->   "switch i3 %trunc_ln203_1, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 219 'switch' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 1.13>
ST_5 : Operation 220 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch47 [
    i3 0, label %branch42
    i3 1, label %branch43
    i3 2, label %branch44
    i3 3, label %branch45
    i3 -4, label %branch46
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 220 'switch' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1)> <Delay = 1.30>
ST_5 : Operation 221 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_1_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 221 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "br label %branch7118" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 222 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_1_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 223 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "br label %branch7118" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 224 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_1_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 225 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "br label %branch7118" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 226 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_1_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 227 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "br label %branch7118" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 228 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_1_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 229 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "br label %branch7118" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 230 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_1_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 231 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "br label %branch7118" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 232 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "br label %branch231" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 233 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 1)> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch41 [
    i3 0, label %branch36
    i3 1, label %branch37
    i3 2, label %branch38
    i3 3, label %branch39
    i3 -4, label %branch40
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 234 'switch' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0)> <Delay = 1.30>
ST_5 : Operation 235 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_0_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 235 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 236 [1/1] (0.00ns)   --->   "br label %branch6110" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 236 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 237 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_0_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 237 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 238 [1/1] (0.00ns)   --->   "br label %branch6110" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 238 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 239 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_0_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 239 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "br label %branch6110" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 240 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_0_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 241 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "br label %branch6110" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 242 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_0_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 243 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 244 [1/1] (0.00ns)   --->   "br label %branch6110" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 244 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 245 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_0_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 245 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 246 [1/1] (0.00ns)   --->   "br label %branch6110" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 246 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "br label %branch231" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 247 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 == 0)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.30ns)   --->   "switch i3 %f_0, label %branch53 [
    i3 0, label %branch48
    i3 1, label %branch49
    i3 2, label %branch50
    i3 3, label %branch51
    i3 -4, label %branch52
  ]" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 248 'switch' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 1.30>
ST_5 : Operation 249 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_2_4, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 249 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "br label %branch8126" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 250 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 4)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_2_3, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 251 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "br label %branch8126" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 252 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 3)> <Delay = 0.00>
ST_5 : Operation 253 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_2_2, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 253 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 254 [1/1] (0.00ns)   --->   "br label %branch8126" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 254 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 2)> <Delay = 0.00>
ST_5 : Operation 255 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_2_1, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 255 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "br label %branch8126" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 256 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 1)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_2_0, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 257 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "br label %branch8126" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 258 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 == 0)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (2.32ns)   --->   "store i14 %max_0, i14* %max_pool_out_2_2_5, align 2" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 259 'store' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_5 : Operation 260 [1/1] (0.00ns)   --->   "br label %branch8126" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 260 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1 & f_0 != 0 & f_0 != 1 & f_0 != 2 & f_0 != 3 & f_0 != 4)> <Delay = 0.00>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "br label %branch231" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 261 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1 & trunc_ln203_1 != 0 & trunc_ln203_1 != 1)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (0.00ns)   --->   "br label %Col_Loop_end" [cnn_ap_lp/max_pool_1.cpp:36]   --->   Operation 262 'br' <Predicate = (icmp_ln20 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_5 : Operation 263 [1/1] (1.73ns)   --->   "%add_ln37 = add i4 %phi_urem, 1" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 263 'add' 'add_ln37' <Predicate = (icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (1.30ns)   --->   "%icmp_ln37 = icmp ult i4 %add_ln37, 3" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 264 'icmp' 'icmp_ln37' <Predicate = (icmp_ln20)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (1.02ns)   --->   "%select_ln37 = select i1 %icmp_ln37, i4 %add_ln37, i4 0" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 265 'select' 'select_ln37' <Predicate = (icmp_ln20)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str27, i32 %tmp_5)" [cnn_ap_lp/max_pool_1.cpp:37]   --->   Operation 266 'specregionend' 'empty_53' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/max_pool_1.cpp:16]   --->   Operation 267 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%max_1 = phi i14 [ %max_0, %Pool_Row_Loop_begin ], [ %select_ln29, %._crit_edge ]" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 268 'phi' 'max_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%mpc_0 = phi i2 [ 0, %Pool_Row_Loop_begin ], [ %mpc, %._crit_edge ]"   --->   Operation 269 'phi' 'mpc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i2 %mpc_0 to i5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 270 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.95ns)   --->   "%icmp_ln23 = icmp eq i2 %mpc_0, -2" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 271 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 272 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (1.56ns)   --->   "%mpc = add i2 %mpc_0, 1" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 273 'add' 'mpc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %Pool_Row_Loop_end, label %._crit_edge" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (1.78ns)   --->   "%j = add i5 %shl_ln2, %zext_ln23" [cnn_ap_lp/max_pool_1.cpp:27]   --->   Operation 275 'add' 'j' <Predicate = (!icmp_ln23)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln1494_3 = zext i5 %j to i10" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 276 'zext' 'zext_ln1494_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (1.73ns)   --->   "%add_ln1494 = add i10 %zext_ln1494_3, %mul_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 277 'add' 'add_ln1494' <Predicate = (!icmp_ln23)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln1494, i3 0)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 278 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln1494, i1 false)" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 279 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln1494_4 = zext i11 %tmp_7 to i13" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 280 'zext' 'zext_ln1494_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1494 = sub i13 %p_shl1_cast, %zext_ln1494_4" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 281 'sub' 'sub_ln1494' <Predicate = (!icmp_ln23)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 282 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln1494_2 = add i13 %zext_ln13, %sub_ln1494" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 282 'add' 'add_ln1494_2' <Predicate = (!icmp_ln23)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln1494_5 = zext i13 %add_ln1494_2 to i64" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 283 'zext' 'zext_ln1494_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [4056 x i14]* %conv_out_V, i64 0, i64 %zext_ln1494_5" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 284 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 285 [2/2] (3.25ns)   --->   "%max_V = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 285 'load' 'max_V' <Predicate = (!icmp_ln23)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str38, i32 %tmp_6)" [cnn_ap_lp/max_pool_1.cpp:34]   --->   Operation 286 'specregionend' 'empty_52' <Predicate = (icmp_ln23)> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/max_pool_1.cpp:20]   --->   Operation 287 'br' <Predicate = (icmp_ln23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.16>
ST_7 : Operation 288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str49) nounwind" [cnn_ap_lp/max_pool_1.cpp:24]   --->   Operation 288 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 289 [1/2] (3.25ns)   --->   "%max_V = load i14* %conv_out_V_addr, align 2" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 289 'load' 'max_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 16> <RAM>
ST_7 : Operation 290 [1/1] (2.20ns)   --->   "%icmp_ln1494 = icmp sgt i14 %max_V, %max_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 290 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 291 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln1494, i14 %max_V, i14 %max_1" [cnn_ap_lp/max_pool_1.cpp:29]   --->   Operation 291 'select' 'select_ln29' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 292 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/max_pool_1.cpp:23]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', cnn_ap_lp/max_pool_1.cpp:10) [58]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', cnn_ap_lp/max_pool_1.cpp:13) [69]  (1.77 ns)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('phi_mul5', cnn_ap_lp/max_pool_1.cpp:13) with incoming values : ('add_ln13', cnn_ap_lp/max_pool_1.cpp:13) [70]  (0 ns)
	'add' operation ('add_ln13', cnn_ap_lp/max_pool_1.cpp:13) [72]  (1.82 ns)

 <State 4>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln38', cnn_ap_lp/max_pool_1.cpp:38) [424]  (1.74 ns)
	'icmp' operation ('icmp_ln38', cnn_ap_lp/max_pool_1.cpp:38) [425]  (1.3 ns)
	'select' operation ('select_ln38', cnn_ap_lp/max_pool_1.cpp:38) [426]  (1.02 ns)

 <State 5>: 5.56ns
The critical path consists of the following:
	'phi' operation ('mpr') with incoming values : ('mpr', cnn_ap_lp/max_pool_1.cpp:20) [104]  (0 ns)
	'add' operation ('i', cnn_ap_lp/max_pool_1.cpp:26) [113]  (1.78 ns)
	'mul' operation ('mul_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [115]  (3.78 ns)

 <State 6>: 10.6ns
The critical path consists of the following:
	'phi' operation ('mpc') with incoming values : ('mpc', cnn_ap_lp/max_pool_1.cpp:23) [119]  (0 ns)
	'add' operation ('j', cnn_ap_lp/max_pool_1.cpp:27) [127]  (1.78 ns)
	'add' operation ('add_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [129]  (1.73 ns)
	'sub' operation ('sub_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [133]  (0 ns)
	'add' operation ('add_ln1494_2', cnn_ap_lp/max_pool_1.cpp:29) [134]  (3.82 ns)
	'getelementptr' operation ('conv_out_V_addr', cnn_ap_lp/max_pool_1.cpp:29) [136]  (0 ns)
	'load' operation ('max.V', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [137]  (3.25 ns)

 <State 7>: 6.17ns
The critical path consists of the following:
	'load' operation ('max.V', cnn_ap_lp/max_pool_1.cpp:29) on array 'conv_out_V' [137]  (3.25 ns)
	'icmp' operation ('icmp_ln1494', cnn_ap_lp/max_pool_1.cpp:29) [138]  (2.21 ns)
	'select' operation ('select_ln29', cnn_ap_lp/max_pool_1.cpp:29) [139]  (0.702 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
