[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/PartSelectHierPath/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<116> s<115> l<1:1> el<1:0>
n<> u<2> t<PACKAGE> p<48> s<3> l<1:1> el<1:8>
n<swerv_types> u<3> t<StringConst> p<48> s<46> l<1:9> el<1:20>
n<> u<4> t<Struct_keyword> p<5> l<3:9> el<3:15>
n<> u<5> t<Struct_union> p<41> c<4> s<6> l<3:9> el<3:15>
n<> u<6> t<Packed_keyword> p<41> s<23> l<3:16> el<3:22>
n<> u<7> t<IntVec_TypeLogic> p<18> s<17> l<4:24> el<4:29>
n<2> u<8> t<IntConst> p<9> l<4:31> el<4:32>
n<> u<9> t<Primary_literal> p<10> c<8> l<4:31> el<4:32>
n<> u<10> t<Constant_primary> p<11> c<9> l<4:31> el<4:32>
n<> u<11> t<Constant_expression> p<16> c<10> s<15> l<4:31> el<4:32>
n<0> u<12> t<IntConst> p<13> l<4:33> el<4:34>
n<> u<13> t<Primary_literal> p<14> c<12> l<4:33> el<4:34>
n<> u<14> t<Constant_primary> p<15> c<13> l<4:33> el<4:34>
n<> u<15> t<Constant_expression> p<16> c<14> l<4:33> el<4:34>
n<> u<16> t<Constant_range> p<17> c<11> l<4:31> el<4:34>
n<> u<17> t<Packed_dimension> p<18> c<16> l<4:30> el<4:35>
n<> u<18> t<Data_type> p<19> c<7> l<4:24> el<4:35>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<4:24> el<4:35>
n<trace_rv_i_valid_ip> u<20> t<StringConst> p<21> l<4:36> el<4:55>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<4:36> el<4:55>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<4:36> el<4:55>
n<> u<23> t<Struct_union_member> p<41> c<19> s<40> l<4:24> el<4:56>
n<> u<24> t<IntVec_TypeLogic> p<35> s<34> l<5:24> el<5:29>
n<95> u<25> t<IntConst> p<26> l<5:31> el<5:33>
n<> u<26> t<Primary_literal> p<27> c<25> l<5:31> el<5:33>
n<> u<27> t<Constant_primary> p<28> c<26> l<5:31> el<5:33>
n<> u<28> t<Constant_expression> p<33> c<27> s<32> l<5:31> el<5:33>
n<0> u<29> t<IntConst> p<30> l<5:34> el<5:35>
n<> u<30> t<Primary_literal> p<31> c<29> l<5:34> el<5:35>
n<> u<31> t<Constant_primary> p<32> c<30> l<5:34> el<5:35>
n<> u<32> t<Constant_expression> p<33> c<31> l<5:34> el<5:35>
n<> u<33> t<Constant_range> p<34> c<28> l<5:31> el<5:35>
n<> u<34> t<Packed_dimension> p<35> c<33> l<5:30> el<5:36>
n<> u<35> t<Data_type> p<36> c<24> l<5:24> el<5:36>
n<> u<36> t<Data_type_or_void> p<40> c<35> s<39> l<5:24> el<5:36>
n<trace_rv_i_insn_ip> u<37> t<StringConst> p<38> l<5:37> el<5:55>
n<> u<38> t<Variable_decl_assignment> p<39> c<37> l<5:37> el<5:55>
n<> u<39> t<List_of_variable_decl_assignments> p<40> c<38> l<5:37> el<5:55>
n<> u<40> t<Struct_union_member> p<41> c<36> l<5:24> el<5:56>
n<> u<41> t<Data_type> p<43> c<5> s<42> l<3:9> el<6:25>
n<trace_pkt_t> u<42> t<StringConst> p<43> l<6:26> el<6:37>
n<> u<43> t<Type_declaration> p<44> c<41> l<3:1> el<6:38>
n<> u<44> t<Data_declaration> p<45> c<43> l<3:1> el<6:38>
n<> u<45> t<Package_or_generate_item_declaration> p<46> c<44> l<3:1> el<6:38>
n<> u<46> t<Package_item> p<48> c<45> s<47> l<3:1> el<6:38>
n<> u<47> t<ENDPACKAGE> p<48> l<8:1> el<8:11>
n<> u<48> t<Package_declaration> p<49> c<2> l<1:1> el<8:11>
n<> u<49> t<Description> p<115> c<48> s<114> l<1:1> el<8:11>
n<module> u<50> t<Module_keyword> p<54> s<51> l<10:1> el<10:7>
n<top> u<51> t<StringConst> p<54> s<53> l<10:8> el<10:11>
n<> u<52> t<Port> p<53> l<10:12> el<10:12>
n<> u<53> t<List_of_ports> p<54> c<52> l<10:11> el<10:13>
n<> u<54> t<Module_nonansi_header> p<113> c<50> s<64> l<10:1> el<10:14>
n<swerv_types> u<55> t<StringConst> p<56> l<11:10> el<11:21>
n<> u<56> t<Package_import_item> p<57> c<55> l<11:10> el<11:24>
n<> u<57> t<Package_import_declaration> p<58> c<56> l<11:3> el<11:25>
n<> u<58> t<Data_declaration> p<59> c<57> l<11:3> el<11:25>
n<> u<59> t<Package_or_generate_item_declaration> p<60> c<58> l<11:3> el<11:25>
n<> u<60> t<Module_or_generate_item_declaration> p<61> c<59> l<11:3> el<11:25>
n<> u<61> t<Module_common_item> p<62> c<60> l<11:3> el<11:25>
n<> u<62> t<Module_or_generate_item> p<63> c<61> l<11:3> el<11:25>
n<> u<63> t<Non_port_module_item> p<64> c<62> l<11:3> el<11:25>
n<> u<64> t<Module_item> p<113> c<63> s<72> l<11:3> el<11:25>
n<trace_pkt_t> u<65> t<StringConst> p<66> l<12:3> el<12:14>
n<> u<66> t<Interface_identifier> p<70> c<65> s<69> l<12:3> el<12:14>
n<trace_rv_trace_pkt> u<67> t<StringConst> p<68> l<12:16> el<12:34>
n<> u<68> t<Interface_identifier> p<69> c<67> l<12:16> el<12:34>
n<> u<69> t<List_of_interface_identifiers> p<70> c<68> l<12:16> el<12:34>
n<> u<70> t<Interface_port_declaration> p<71> c<66> l<12:3> el<12:34>
n<> u<71> t<Port_declaration> p<72> c<70> l<12:3> el<12:34>
n<> u<72> t<Module_item> p<113> c<71> s<111> l<12:3> el<12:35>
n<trace_rv_i_insn_ip> u<73> t<StringConst> p<74> l<13:10> el<13:28>
n<> u<74> t<Ps_or_hierarchical_identifier> p<87> c<73> s<86> l<13:10> el<13:28>
n<> u<75> t<Constant_bit_select> p<86> s<85> l<13:28> el<13:28>
n<63> u<76> t<IntConst> p<77> l<13:29> el<13:31>
n<> u<77> t<Primary_literal> p<78> c<76> l<13:29> el<13:31>
n<> u<78> t<Constant_primary> p<79> c<77> l<13:29> el<13:31>
n<> u<79> t<Constant_expression> p<84> c<78> s<83> l<13:29> el<13:31>
n<0> u<80> t<IntConst> p<81> l<13:32> el<13:33>
n<> u<81> t<Primary_literal> p<82> c<80> l<13:32> el<13:33>
n<> u<82> t<Constant_primary> p<83> c<81> l<13:32> el<13:33>
n<> u<83> t<Constant_expression> p<84> c<82> l<13:32> el<13:33>
n<> u<84> t<Constant_range> p<85> c<79> l<13:29> el<13:33>
n<> u<85> t<Constant_part_select_range> p<86> c<84> l<13:29> el<13:33>
n<> u<86> t<Constant_select> p<87> c<75> l<13:28> el<13:34>
n<> u<87> t<Net_lvalue> p<105> c<74> s<104> l<13:10> el<13:34>
n<trace_rv_trace_pkt> u<88> t<StringConst> p<102> s<89> l<13:41> el<13:59>
n<trace_rv_i_insn_ip> u<89> t<StringConst> p<102> s<101> l<13:60> el<13:78>
n<> u<90> t<Bit_select> p<101> s<100> l<13:78> el<13:78>
n<63> u<91> t<IntConst> p<92> l<13:79> el<13:81>
n<> u<92> t<Primary_literal> p<93> c<91> l<13:79> el<13:81>
n<> u<93> t<Constant_primary> p<94> c<92> l<13:79> el<13:81>
n<> u<94> t<Constant_expression> p<99> c<93> s<98> l<13:79> el<13:81>
n<0> u<95> t<IntConst> p<96> l<13:82> el<13:83>
n<> u<96> t<Primary_literal> p<97> c<95> l<13:82> el<13:83>
n<> u<97> t<Constant_primary> p<98> c<96> l<13:82> el<13:83>
n<> u<98> t<Constant_expression> p<99> c<97> l<13:82> el<13:83>
n<> u<99> t<Constant_range> p<100> c<94> l<13:79> el<13:83>
n<> u<100> t<Part_select_range> p<101> c<99> l<13:79> el<13:83>
n<> u<101> t<Select> p<102> c<90> l<13:78> el<13:84>
n<> u<102> t<Complex_func_call> p<103> c<88> l<13:41> el<13:84>
n<> u<103> t<Primary> p<104> c<102> l<13:41> el<13:84>
n<> u<104> t<Expression> p<105> c<103> l<13:41> el<13:84>
n<> u<105> t<Net_assignment> p<106> c<87> l<13:10> el<13:84>
n<> u<106> t<List_of_net_assignments> p<107> c<105> l<13:10> el<13:84>
n<> u<107> t<Continuous_assign> p<108> c<106> l<13:3> el<13:85>
n<> u<108> t<Module_common_item> p<109> c<107> l<13:3> el<13:85>
n<> u<109> t<Module_or_generate_item> p<110> c<108> l<13:3> el<13:85>
n<> u<110> t<Non_port_module_item> p<111> c<109> l<13:3> el<13:85>
n<> u<111> t<Module_item> p<113> c<110> s<112> l<13:3> el<13:85>
n<> u<112> t<ENDMODULE> p<113> l<14:1> el<14:10>
n<> u<113> t<Module_declaration> p<114> c<54> l<10:1> el<14:10>
n<> u<114> t<Description> p<115> c<113> l<10:1> el<14:10>
n<> u<115> t<Source_text> p<116> c<49> l<1:1> el<14:10>
n<> u<116> t<Top_level_rule> c<1> l<1:1> el<15:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv:1:1: No timescale set for "swerv_types".

[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv:10:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv:1:1: Compile package "swerv_types".

[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv:10:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv:10:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              13
cont_assign                                            1
design                                                 1
hier_path                                              1
import_typespec                                        1
logic_net                                              1
logic_typespec                                         4
module_inst                                            4
package                                                2
part_select                                            2
range                                                  4
ref_obj                                                6
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              13
cont_assign                                            2
design                                                 1
hier_path                                              2
import_typespec                                        1
logic_net                                              1
logic_typespec                                         4
module_inst                                            4
package                                                2
part_select                                            4
range                                                  4
ref_obj                                                7
struct_net                                             1
struct_typespec                                        2
typespec_member                                        4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectHierPath/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/PartSelectHierPath/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectHierPath/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:swerv_types
  |vpiFullName:swerv_types::
  |vpiTypedef:
  \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
    |vpiParent:
    \_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
    |vpiName:swerv_types::trace_pkt_t
    |vpiInstance:
    \_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (trace_rv_i_valid_ip), line:4:36, endln:4:55
      |vpiParent:
      \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
      |vpiName:trace_rv_i_valid_ip
      |vpiTypespec:
      \_ref_obj: (swerv_types::swerv_types::trace_pkt_t::trace_rv_i_valid_ip)
        |vpiParent:
        \_typespec_member: (trace_rv_i_valid_ip), line:4:36, endln:4:55
        |vpiFullName:swerv_types::swerv_types::trace_pkt_t::trace_rv_i_valid_ip
        |vpiActual:
        \_logic_typespec: , line:4:24, endln:4:35
      |vpiRefFile:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:35
    |vpiTypespecMember:
    \_typespec_member: (trace_rv_i_insn_ip), line:5:37, endln:5:55
      |vpiParent:
      \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
      |vpiName:trace_rv_i_insn_ip
      |vpiTypespec:
      \_ref_obj: (swerv_types::swerv_types::trace_pkt_t::trace_rv_i_insn_ip)
        |vpiParent:
        \_typespec_member: (trace_rv_i_insn_ip), line:5:37, endln:5:55
        |vpiFullName:swerv_types::swerv_types::trace_pkt_t::trace_rv_i_insn_ip
        |vpiActual:
        \_logic_typespec: , line:5:24, endln:5:36
      |vpiRefFile:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:36
  |vpiDefName:swerv_types
|uhdmtopPackages:
\_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
  |vpiParent:
  \_design: (work@top)
  |vpiName:swerv_types
  |vpiFullName:swerv_types::
  |vpiTypedef:
  \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:10:1, endln:14:10
    |vpiName:swerv_types::trace_pkt_t
    |vpiInstance:
    \_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (trace_rv_i_valid_ip), line:4:36, endln:4:55
      |vpiParent:
      \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
      |vpiName:trace_rv_i_valid_ip
      |vpiTypespec:
      \_ref_obj: (work@top.swerv_types::trace_pkt_t.trace_rv_i_valid_ip)
        |vpiParent:
        \_typespec_member: (trace_rv_i_valid_ip), line:4:36, endln:4:55
        |vpiFullName:work@top.swerv_types::trace_pkt_t.trace_rv_i_valid_ip
        |vpiActual:
        \_logic_typespec: , line:4:24, endln:4:35
      |vpiRefFile:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:35
    |vpiTypespecMember:
    \_typespec_member: (trace_rv_i_insn_ip), line:5:37, endln:5:55
      |vpiParent:
      \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
      |vpiName:trace_rv_i_insn_ip
      |vpiTypespec:
      \_ref_obj: (work@top.swerv_types::trace_pkt_t.trace_rv_i_insn_ip)
        |vpiParent:
        \_typespec_member: (trace_rv_i_insn_ip), line:5:37, endln:5:55
        |vpiFullName:work@top.swerv_types::trace_pkt_t.trace_rv_i_insn_ip
        |vpiActual:
        \_logic_typespec: , line:5:24, endln:5:36
      |vpiRefFile:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:24
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:36
  |vpiDefName:swerv_types
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:10:1, endln:14:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
  |vpiTypedef:
  \_import_typespec: (swerv_types), line:11:10, endln:11:24
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.trace_rv_trace_pkt), line:12:16, endln:12:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:10:1, endln:14:10
    |vpiName:trace_rv_trace_pkt
    |vpiFullName:work@top.trace_rv_trace_pkt
  |vpiContAssign:
  \_cont_assign: , line:13:10, endln:13:84
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:10:1, endln:14:10
    |vpiRhs:
    \_hier_path: (trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]), line:13:41, endln:13:84
      |vpiParent:
      \_cont_assign: , line:13:10, endln:13:84
      |vpiName:trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]
      |vpiActual:
      \_ref_obj: (trace_rv_trace_pkt), line:13:41, endln:13:59
        |vpiParent:
        \_hier_path: (trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]), line:13:41, endln:13:84
        |vpiName:trace_rv_trace_pkt
      |vpiActual:
      \_part_select: (trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]), line:13:60, endln:13:83
        |vpiParent:
        \_hier_path: (trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]), line:13:41, endln:13:84
        |vpiName:trace_rv_i_insn_ip
        |vpiFullName:trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:13:79, endln:13:81
          |vpiDecompile:63
          |vpiSize:64
          |UINT:63
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:13:82, endln:13:83
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_part_select: trace_rv_i_insn_ip (work@top.trace_rv_i_insn_ip), line:13:10, endln:13:34
      |vpiParent:
      \_cont_assign: , line:13:10, endln:13:84
      |vpiName:trace_rv_i_insn_ip
      |vpiFullName:work@top.trace_rv_i_insn_ip
      |vpiDefName:trace_rv_i_insn_ip
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_constant: , line:13:29, endln:13:31
        |vpiDecompile:63
        |vpiSize:64
        |UINT:63
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:32, endln:13:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:10:1, endln:14:10
  |vpiName:work@top
  |vpiTypedef:
  \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
  |vpiTypedef:
  \_import_typespec: (swerv_types), line:11:10, endln:11:24
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_struct_net: (work@top.trace_rv_trace_pkt), line:12:16, endln:12:34
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:10:1, endln:14:10
    |vpiTypespec:
    \_ref_obj: (work@top.trace_rv_trace_pkt)
      |vpiParent:
      \_struct_net: (work@top.trace_rv_trace_pkt), line:12:16, endln:12:34
      |vpiFullName:work@top.trace_rv_trace_pkt
      |vpiActual:
      \_struct_typespec: (swerv_types::trace_pkt_t), line:3:9, endln:6:25
    |vpiName:trace_rv_trace_pkt
    |vpiFullName:work@top.trace_rv_trace_pkt
  |vpiTopModule:1
  |vpiContAssign:
  \_cont_assign: , line:13:10, endln:13:84
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:10:1, endln:14:10
    |vpiRhs:
    \_hier_path: (trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]), line:13:41, endln:13:84
      |vpiParent:
      \_cont_assign: , line:13:10, endln:13:84
      |vpiName:trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]
      |vpiActual:
      \_ref_obj: (trace_rv_trace_pkt), line:13:41, endln:13:59
        |vpiParent:
        \_hier_path: (trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]), line:13:41, endln:13:84
        |vpiName:trace_rv_trace_pkt
        |vpiActual:
        \_struct_net: (work@top.trace_rv_trace_pkt), line:12:16, endln:12:34
      |vpiActual:
      \_part_select: (trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]), line:13:60, endln:13:83
        |vpiParent:
        \_hier_path: (trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]), line:13:41, endln:13:84
        |vpiName:trace_rv_i_insn_ip
        |vpiFullName:trace_rv_trace_pkt.trace_rv_i_insn_ip[63:0]
        |vpiActual:
        \_typespec_member: (trace_rv_i_insn_ip), line:5:37, endln:5:55
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_constant: , line:13:79, endln:13:81
        |vpiRightRange:
        \_constant: , line:13:82, endln:13:83
    |vpiLhs:
    \_part_select: trace_rv_i_insn_ip (work@top.trace_rv_i_insn_ip), line:13:10, endln:13:34
      |vpiParent:
      \_cont_assign: , line:13:10, endln:13:84
      |vpiName:trace_rv_i_insn_ip
      |vpiFullName:work@top.trace_rv_i_insn_ip
      |vpiDefName:trace_rv_i_insn_ip
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_constant: , line:13:29, endln:13:31
      |vpiRightRange:
      \_constant: , line:13:32, endln:13:33
\_weaklyReferenced:
\_logic_typespec: , line:4:24, endln:4:35
  |vpiParent:
  \_typespec_member: (trace_rv_i_valid_ip), line:4:36, endln:4:55
  |vpiInstance:
  \_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
  |vpiRange:
  \_range: , line:4:30, endln:4:35
    |vpiParent:
    \_logic_typespec: , line:4:24, endln:4:35
    |vpiLeftRange:
    \_constant: , line:4:31, endln:4:32
      |vpiParent:
      \_range: , line:4:30, endln:4:35
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:33, endln:4:34
      |vpiParent:
      \_range: , line:4:30, endln:4:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:24, endln:5:36
  |vpiParent:
  \_typespec_member: (trace_rv_i_insn_ip), line:5:37, endln:5:55
  |vpiInstance:
  \_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
  |vpiRange:
  \_range: , line:5:30, endln:5:36
    |vpiParent:
    \_logic_typespec: , line:5:24, endln:5:36
    |vpiLeftRange:
    \_constant: , line:5:31, endln:5:33
      |vpiParent:
      \_range: , line:5:30, endln:5:36
      |vpiDecompile:95
      |vpiSize:64
      |UINT:95
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:34, endln:5:35
      |vpiParent:
      \_range: , line:5:30, endln:5:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:4:24, endln:4:35
  |vpiParent:
  \_typespec_member: (trace_rv_i_valid_ip), line:4:36, endln:4:55
  |vpiInstance:
  \_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
  |vpiRange:
  \_range: , line:4:30, endln:4:35
    |vpiParent:
    \_logic_typespec: , line:4:24, endln:4:35
    |vpiLeftRange:
    \_constant: , line:4:31, endln:4:32
      |vpiParent:
      \_range: , line:4:30, endln:4:35
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:4:33, endln:4:34
      |vpiParent:
      \_range: , line:4:30, endln:4:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:24, endln:5:36
  |vpiParent:
  \_typespec_member: (trace_rv_i_insn_ip), line:5:37, endln:5:55
  |vpiInstance:
  \_package: swerv_types (swerv_types::), file:${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv, line:1:1, endln:8:11
  |vpiRange:
  \_range: , line:5:30, endln:5:36
    |vpiParent:
    \_logic_typespec: , line:5:24, endln:5:36
    |vpiLeftRange:
    \_constant: , line:5:31, endln:5:33
      |vpiParent:
      \_range: , line:5:30, endln:5:36
      |vpiDecompile:95
      |vpiSize:64
      |UINT:95
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:34, endln:5:35
      |vpiParent:
      \_range: , line:5:30, endln:5:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PartSelectHierPath/dut.sv | ${SURELOG_DIR}/build/regression/PartSelectHierPath/roundtrip/dut_000.sv | 2 | 14 |