// Seed: 923221143
module module_0 (
    output tri0 id_0
);
  supply1 id_2 = 1 & id_2;
  assign id_0 = id_2 && -id_2;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output tri id_2
);
  wire id_4;
  module_0(
      id_2
  );
endmodule
module module_2 (
    output tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input uwire id_7,
    input tri1 id_8,
    output tri0 id_9,
    output supply0 id_10,
    input wire id_11,
    input tri1 id_12,
    input wand id_13,
    input uwire id_14,
    input wor id_15,
    input tri0 id_16,
    input tri1 id_17,
    output supply1 id_18,
    input tri id_19,
    input wor id_20,
    output wand id_21,
    input supply0 id_22,
    input wor id_23,
    output wand id_24,
    output supply1 id_25,
    input tri1 id_26,
    input uwire id_27,
    input wand id_28,
    output tri1 id_29,
    input wor id_30,
    input uwire id_31,
    input supply1 id_32,
    input tri id_33,
    input wor id_34,
    input tri0 id_35,
    input supply1 id_36,
    output wor id_37,
    output wor id_38,
    output supply1 id_39,
    input wire id_40,
    input wand id_41,
    input tri0 id_42,
    input tri0 id_43,
    input tri0 id_44
);
  wire id_46, id_47;
  module_0(
      id_18
  );
endmodule
