<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MYSCPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ADC32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ADC32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU32b.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU32b.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU32b.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU4b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUSCPU.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ALUSCPU.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUSCPU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ALUSCPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUSCPU.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="AddSub4b.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Adder32b.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Adder32b.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Adder32b.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Adder32b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Adder32b.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Ext_32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Ext_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FirstDecoder.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="FirstDecoder.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FirstDecoder.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="FirstDecoder.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FirstDecoder.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="J.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="J.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="J.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="J.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="J.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LeftShift2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LeftShift2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LeftShift2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LeftShift2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LeftShift2.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LuiExt.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LuiExt.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LuiExt.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="LuiExt.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LuiExt.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX16T1_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX16T1_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX16T1_32.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="MUX2T1.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX2T1_32.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX2T1_32.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX2T1_32.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX2T1_32.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="MUX2T1_5.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="MUX2T1_5.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX4T1_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX4T1_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX4T1_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX8T1_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX8T1_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX8T1_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX8T1_8.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX8T1_8.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX8T1_8.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg16.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg16.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg16.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Reg4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Reg4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Reg4.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Regfile.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Regfile.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Regfile.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Regfile.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Regfile.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SCPU.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="SCPU.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SCPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SCPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SCPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SCPU.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SCPU.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SCPU.syr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SCPU.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SCPU.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SCPU_SCPU_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SCPU_SCPU_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="SCPU_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SCPU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SCPU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SCPU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SLL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SLL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SLL.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="SSeg7_Dev.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SWclock.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SWclock.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SWclock.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SWclock.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SWclock.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Taken.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Taken.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="alu.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_alu_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="and32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="and32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bus.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="bus.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bus.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bus.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bus.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="info.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="info.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="info.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="info.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="info.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab2.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab2.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab2.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab2.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="lab2.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab2.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab2.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab2.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab2.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab2.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab2.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab2.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab2.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab2.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab2.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab2.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab2.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab2.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab2.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab2.xst"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="lab2_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab2_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab2_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab2_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab2_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab2_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab2_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab2_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab2_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab2_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab2_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/translate/lab2_translate.nlf"/>
    <file xil_pn:branch="PostTranslateSimulation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/translate/lab2_translate.v"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="nor32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="nor32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="or32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="or32.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testALU_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_4T1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_4T1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ADC_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ALUSCPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ALUSCPU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_LuiExt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_LuiExt_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SALU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_SALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_SALU_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SLL_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_SLL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_SLL_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_SLL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_bus_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_bus_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="xor32.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="xor32.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1587608649" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1587608649">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593749465" xil_pn:in_ck="-1730176222866427558" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1593749465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC32.v"/>
      <outfile xil_pn:name="ADC_ty.v"/>
      <outfile xil_pn:name="ALU32b.v"/>
      <outfile xil_pn:name="ALUSCPU.v"/>
      <outfile xil_pn:name="AddSub1b.vf"/>
      <outfile xil_pn:name="Adder32b.v"/>
      <outfile xil_pn:name="Counter_x_IO.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="FirstDecoder.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="J.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="LeftShift2.v"/>
      <outfile xil_pn:name="LuiExt.v"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX16T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_1.vf"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="MUXSH2M.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="Mux4to1.vf"/>
      <outfile xil_pn:name="Mux4to14b.vf"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PIO_IO.v"/>
      <outfile xil_pn:name="Regfile.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SLL.v"/>
      <outfile xil_pn:name="SPIO_IO.v"/>
      <outfile xil_pn:name="SRL.v"/>
      <outfile xil_pn:name="SWclock.v"/>
      <outfile xil_pn:name="Seg7_Dev_IO.v"/>
      <outfile xil_pn:name="Seg_Map.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="Taken.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="adder_1bit.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="bus.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="info.v"/>
      <outfile xil_pn:name="myAnd2b4.vf"/>
      <outfile xil_pn:name="myOr2b4.vf"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="testALU.v"/>
      <outfile xil_pn:name="test_4T1.v"/>
      <outfile xil_pn:name="test_ADC.v"/>
      <outfile xil_pn:name="test_LuiExt.v"/>
      <outfile xil_pn:name="test_SALU.v"/>
      <outfile xil_pn:name="test_SCPU.v"/>
      <outfile xil_pn:name="test_SLL.v"/>
      <outfile xil_pn:name="test_alu.v"/>
      <outfile xil_pn:name="test_bus.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1593749449" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8421591579518847108" xil_pn:start_ts="1593749449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593749451" xil_pn:in_ck="6174359989053339819" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="291635048286561144" xil_pn:start_ts="1593749449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4b.vf"/>
      <outfile xil_pn:name="AddSub4b.vf"/>
      <outfile xil_pn:name="SCPU.vf"/>
      <outfile xil_pn:name="alu.vf"/>
    </transform>
    <transform xil_pn:end_ts="1593749268" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6853074945325182940" xil_pn:start_ts="1593749268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1593749465" xil_pn:in_ck="-1766990286962571997" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1593749465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC32.v"/>
      <outfile xil_pn:name="ADC_ty.v"/>
      <outfile xil_pn:name="ALU32b.v"/>
      <outfile xil_pn:name="ALU4b.vf"/>
      <outfile xil_pn:name="ALUSCPU.v"/>
      <outfile xil_pn:name="AddSub1b.vf"/>
      <outfile xil_pn:name="AddSub4b.vf"/>
      <outfile xil_pn:name="Adder32b.v"/>
      <outfile xil_pn:name="Counter_x_IO.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="FirstDecoder.v"/>
      <outfile xil_pn:name="HexTo8SEG.v"/>
      <outfile xil_pn:name="J.v"/>
      <outfile xil_pn:name="LED_P2S_IO.v"/>
      <outfile xil_pn:name="LeftShift2.v"/>
      <outfile xil_pn:name="LuiExt.v"/>
      <outfile xil_pn:name="MC14495_ZJU.vf"/>
      <outfile xil_pn:name="MIO_BUS_IO.v"/>
      <outfile xil_pn:name="MUX16T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_32.v"/>
      <outfile xil_pn:name="MUX2T1_5.v"/>
      <outfile xil_pn:name="MUX2T1_8.v"/>
      <outfile xil_pn:name="MUX4T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_1.vf"/>
      <outfile xil_pn:name="MUX8T1_32.v"/>
      <outfile xil_pn:name="MUX8T1_8.v"/>
      <outfile xil_pn:name="MUXSH2M.v"/>
      <outfile xil_pn:name="Multi_8CH32.v"/>
      <outfile xil_pn:name="Mux4to1.vf"/>
      <outfile xil_pn:name="Mux4to14b.vf"/>
      <outfile xil_pn:name="P2S_IO.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PIO_IO.v"/>
      <outfile xil_pn:name="Regfile.v"/>
      <outfile xil_pn:name="SAnti_jitter_IO.v"/>
      <outfile xil_pn:name="SCPU.vf"/>
      <outfile xil_pn:name="SEnter_2_32_IO.v"/>
      <outfile xil_pn:name="SLL.v"/>
      <outfile xil_pn:name="SPIO_IO.v"/>
      <outfile xil_pn:name="SRL.v"/>
      <outfile xil_pn:name="SWclock.v"/>
      <outfile xil_pn:name="Seg7_Dev_IO.v"/>
      <outfile xil_pn:name="Seg_Map.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="Taken.v"/>
      <outfile xil_pn:name="add_32.v"/>
      <outfile xil_pn:name="adder_1bit.v"/>
      <outfile xil_pn:name="alu.vf"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="bus.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="info.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
      <outfile xil_pn:name="lab2.vf"/>
      <outfile xil_pn:name="myAnd2b4.vf"/>
      <outfile xil_pn:name="myOr2b4.vf"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32 .v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="testALU.v"/>
      <outfile xil_pn:name="test_4T1.v"/>
      <outfile xil_pn:name="test_ADC.v"/>
      <outfile xil_pn:name="test_LuiExt.v"/>
      <outfile xil_pn:name="test_SALU.v"/>
      <outfile xil_pn:name="test_SCPU.v"/>
      <outfile xil_pn:name="test_SLL.v"/>
      <outfile xil_pn:name="test_alu.v"/>
      <outfile xil_pn:name="test_bus.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1593749468" xil_pn:in_ck="-1766990286962571997" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3906226701331224599" xil_pn:start_ts="1593749465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="test_SALU_beh.prj"/>
      <outfile xil_pn:name="test_SALU_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1593749469" xil_pn:in_ck="3166567772031068336" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="8451322407220723116" xil_pn:start_ts="1593749468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="test_SALU_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1593592287" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1593592287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593749486" xil_pn:in_ck="6174359989053339819" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3411080339972955643" xil_pn:start_ts="1593749483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU4b.vf"/>
      <outfile xil_pn:name="AddSub4b.vf"/>
      <outfile xil_pn:name="MUX2T1.vf"/>
      <outfile xil_pn:name="SCPU.vf"/>
      <outfile xil_pn:name="SSeg7_Dev.vf"/>
      <outfile xil_pn:name="alu.vf"/>
      <outfile xil_pn:name="lab2.vf"/>
    </transform>
    <transform xil_pn:end_ts="1593749486" xil_pn:in_ck="911016719092967904" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6853074945325182940" xil_pn:start_ts="1593749486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_D.v"/>
    </transform>
    <transform xil_pn:end_ts="1593620021" xil_pn:in_ck="6324541827786612510" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1593620021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593620021" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="849538217990202897" xil_pn:start_ts="1593620021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593620021" xil_pn:in_ck="6324541827786612510" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1593620021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593620021" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1299530785257977902" xil_pn:start_ts="1593620021">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593749510" xil_pn:in_ck="6036171800537053550" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3254481562352278597" xil_pn:start_ts="1593749486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SCPU.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab2.jhd"/>
      <outfile xil_pn:name="lab2.lso"/>
      <outfile xil_pn:name="lab2.ngc"/>
      <outfile xil_pn:name="lab2.ngr"/>
      <outfile xil_pn:name="lab2.prj"/>
      <outfile xil_pn:name="lab2.stx"/>
      <outfile xil_pn:name="lab2.syr"/>
      <outfile xil_pn:name="lab2.xst"/>
      <outfile xil_pn:name="lab2_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1593749527" xil_pn:in_ck="4472706054" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435891427" xil_pn:start_ts="1593749527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593749538" xil_pn:in_ck="-8779351768713846954" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6643193544117189440" xil_pn:start_ts="1593749527">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab2.bld"/>
      <outfile xil_pn:name="lab2.ngd"/>
      <outfile xil_pn:name="lab2_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1593749592" xil_pn:in_ck="5303225389174433774" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-1239519347495594584" xil_pn:start_ts="1593749538">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab2.pcf"/>
      <outfile xil_pn:name="lab2_map.map"/>
      <outfile xil_pn:name="lab2_map.mrp"/>
      <outfile xil_pn:name="lab2_map.ncd"/>
      <outfile xil_pn:name="lab2_map.ngm"/>
      <outfile xil_pn:name="lab2_map.xrpt"/>
      <outfile xil_pn:name="lab2_summary.xml"/>
      <outfile xil_pn:name="lab2_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1593749640" xil_pn:in_ck="-6324053905933149753" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-8808472733522092617" xil_pn:start_ts="1593749592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab2.ncd"/>
      <outfile xil_pn:name="lab2.pad"/>
      <outfile xil_pn:name="lab2.par"/>
      <outfile xil_pn:name="lab2.ptwx"/>
      <outfile xil_pn:name="lab2.unroutes"/>
      <outfile xil_pn:name="lab2.xpi"/>
      <outfile xil_pn:name="lab2_pad.csv"/>
      <outfile xil_pn:name="lab2_pad.txt"/>
      <outfile xil_pn:name="lab2_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1593749687" xil_pn:in_ck="4731960575332" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1593749640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab2.bgn"/>
      <outfile xil_pn:name="lab2.bit"/>
      <outfile xil_pn:name="lab2.drc"/>
      <outfile xil_pn:name="lab2.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1594113073" xil_pn:in_ck="4731960562478" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="-5505904082297326742" xil_pn:start_ts="1594113073">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1593690122" xil_pn:in_ck="4731960562478" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7801172297726357142" xil_pn:start_ts="1593690106">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1593749640" xil_pn:in_ck="5303225218700661866" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="-3742689831323817468" xil_pn:start_ts="1593749625">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab2.twr"/>
      <outfile xil_pn:name="lab2.twx"/>
    </transform>
    <transform xil_pn:end_ts="1593673008" xil_pn:in_ck="4731960575464" xil_pn:name="TRAN_postXlateSimModel" xil_pn:prop_ck="-3968980474946434616" xil_pn:start_ts="1593673004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1593673008" xil_pn:in_ck="-7089108631961827165" xil_pn:name="TRAN_copyPost-TranslateAbstractToPreSimulation" xil_pn:start_ts="1593673008">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1593673010" xil_pn:in_ck="-7089108631961827165" xil_pn:name="TRAN_ISimulatePostTranslateModelRunFuse" xil_pn:prop_ck="-4357724206321247921" xil_pn:start_ts="1593673008">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
