Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: ddr_sdram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ddr_sdram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ddr_sdram"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : ddr_sdram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" into library work
Parsing module <ddr_clk_mod>.
Analyzing Verilog file "D:\Google Drive\Projects\FPGA\ddr_sdram\ddr_sdram.v" into library work
Parsing module <ddr_sdram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ddr_sdram>.

Elaborating module <ddr_clk_mod>.

Elaborating module <IBUFG>.

Elaborating module <PLL_BASE(BANDWIDTH="OPTIMIZED",CLK_FEEDBACK="CLKFBOUT",COMPENSATION="SYSTEM_SYNCHRONOUS",DIVCLK_DIVIDE=2,CLKFBOUT_MULT=9,CLKFBOUT_PHASE=0.0,CLKOUT0_DIVIDE=6,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT1_DIVIDE=3,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.5,CLKIN_PERIOD=10.0,REF_JITTER=0.01)>.
WARNING:HDLCompiler:1127 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 121: Assignment to clkout2_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 122: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 123: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v" Line 124: Assignment to clkout5_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <OBUFDS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ddr_sdram>.
    Related source file is "D:\Google Drive\Projects\FPGA\ddr_sdram\ddr_sdram.v".
        BURST_LENGTH = 5'b10000
    Found 1-bit register for signal <PWR_ON>.
    Found 1-bit register for signal <CLK_RESET>.
    Found 3-bit register for signal <STATUS>.
    Found 4-bit register for signal <COMMAND>.
    Found 13-bit register for signal <ADDR_RAM>.
    Found 1-bit register for signal <INITIALIZED>.
    Found 1-bit register for signal <BUSY>.
    Found 4-bit register for signal <BANK_STATUS>.
    Found 13-bit register for signal <openRowB3>.
    Found 13-bit register for signal <openRowB2>.
    Found 13-bit register for signal <openRowB1>.
    Found 13-bit register for signal <openRowB0>.
    Found 5-bit register for signal <wr_count>.
    Found 1-bit register for signal <WR_DQS>.
    Found 2-bit register for signal <DM>.
    Found 1-bit register for signal <RE_DQS>.
    Found 4-bit register for signal <re_count>.
    Found 17-bit register for signal <init_cnt>.
    Found 17-bit adder for signal <init_cnt[16]_GND_1_o_add_10_OUT> created at line 164.
    Found 5-bit adder for signal <wr_count[4]_GND_1_o_add_102_OUT> created at line 356.
    Found 5-bit adder for signal <n0316> created at line 362.
    Found 4-bit adder for signal <re_count[3]_GND_1_o_add_119_OUT> created at line 396.
    Found 3-bit 4-to-1 multiplexer for signal <BA[1]_STATUS[2]_wide_mux_34_OUT> created at line 178.
    Found 4-bit 4-to-1 multiplexer for signal <BA[1]_GND_1_o_wide_mux_37_OUT> created at line 250.
    Found 4-bit 4-to-1 multiplexer for signal <BA[1]_PWR_1_o_wide_mux_43_OUT> created at line 281.
    Found 3-bit 4-to-1 multiplexer for signal <_n0434> created at line 178.
    Found 3-bit 4-to-1 multiplexer for signal <_n0437> created at line 178.
    Found 1-bit tristate buffer for signal <DATA_RAM<15>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<14>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<13>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<12>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<11>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<10>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<9>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<8>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<7>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<6>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<5>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<4>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<3>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<2>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<1>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_RAM<0>> created at line 75
    Found 1-bit tristate buffer for signal <DATA_IN<15>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<14>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<13>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<12>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<11>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<10>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<9>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<8>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<7>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<6>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<5>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<4>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<3>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<2>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<1>> created at line 76
    Found 1-bit tristate buffer for signal <DATA_IN<0>> created at line 76
    Found 1-bit tristate buffer for signal <DQS<1>> created at line 122
    Found 1-bit tristate buffer for signal <DQS<0>> created at line 123
    Found 17-bit comparator greater for signal <init_cnt[16]_PWR_1_o_LessThan_10_o> created at line 164
    Found 13-bit comparator not equal for signal <n0055> created at line 181
    Found 13-bit comparator not equal for signal <n0061> created at line 190
    Found 13-bit comparator not equal for signal <n0067> created at line 199
    Found 13-bit comparator not equal for signal <n0073> created at line 208
    Found 5-bit comparator greater for signal <wr_count[4]_PWR_1_o_LessThan_102_o> created at line 354
    Found 5-bit comparator greater for signal <n0188> created at line 358
    Found 5-bit comparator lessequal for signal <n0192> created at line 362
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 110 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  46 Multiplexer(s).
	inferred  34 Tristate(s).
Unit <ddr_sdram> synthesized.

Synthesizing Unit <ddr_clk_mod>.
    Related source file is "D:\Google Drive\Projects\FPGA\ddr_sdram\ipcore_dir\ddr_clk_mod.v".
    Summary:
	no macro.
Unit <ddr_clk_mod> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 2
# Registers                                            : 18
 1-bit register                                        : 6
 13-bit register                                       : 5
 17-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 3
 5-bit register                                        : 1
# Comparators                                          : 8
 13-bit comparator not equal                           : 4
 17-bit comparator greater                             : 1
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 46
 1-bit 2-to-1 multiplexer                              : 22
 13-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 4-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 2
# Tristates                                            : 34
 1-bit tristate buffer                                 : 34

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ddr_sdram>.
The following registers are absorbed into counter <init_cnt>: 1 register on signal <init_cnt>.
The following registers are absorbed into counter <wr_count>: 1 register on signal <wr_count>.
The following registers are absorbed into counter <re_count>: 1 register on signal <re_count>.
Unit <ddr_sdram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 5-bit adder                                           : 1
# Counters                                             : 3
 17-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 84
 Flip-Flops                                            : 84
# Comparators                                          : 8
 13-bit comparator not equal                           : 4
 17-bit comparator greater                             : 1
 5-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 46
 1-bit 2-to-1 multiplexer                              : 22
 13-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 14
 3-bit 4-to-1 multiplexer                              : 3
 4-bit 2-to-1 multiplexer                              : 3
 4-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <DM_0> in Unit <ddr_sdram> is equivalent to the following FF/Latch, which will be removed : <DM_1> 
INFO:Xst:1901 - Instance ddr_clocks/pll_base_inst in unit ddr_clocks/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <ddr_sdram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ddr_sdram, actual ratio is 3.
FlipFlop STATUS_0 has been replicated 2 time(s)
FlipFlop STATUS_1 has been replicated 1 time(s)
FlipFlop STATUS_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 113
 Flip-Flops                                            : 113

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ddr_sdram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 204
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 16
#      LUT2                        : 7
#      LUT3                        : 11
#      LUT4                        : 33
#      LUT5                        : 22
#      LUT6                        : 55
#      MUXCY                       : 36
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 113
#      FD                          : 17
#      FD_1                        : 2
#      FDE                         : 26
#      FDRE                        : 13
#      FDSE                        : 55
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 91
#      IBUF                        : 31
#      IBUFG                       : 1
#      IOBUF                       : 33
#      OBUF                        : 24
#      OBUFDS                      : 1
#      OBUFT                       : 1
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             113  out of  11440     0%  
 Number of Slice LUTs:                  149  out of   5720     2%  
    Number used as Logic:               149  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    199
   Number with an unused Flip Flop:      86  out of    199    43%  
   Number with an unused LUT:            50  out of    199    25%  
   Number of fully used LUT-FF pairs:    63  out of    199    31%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          92
 Number of bonded IOBs:                  92  out of    200    46%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ddr_clocks/pll_base_inst/CLKOUT1   | BUFG                   | 108   |
DQS<1>                             | IBUF                   | 5     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.025ns (Maximum Frequency: 165.983MHz)
   Minimum input arrival time before clock: 6.075ns
   Maximum output required time after clock: 5.778ns
   Maximum combinational path delay: 4.820ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Clock period: 6.025ns (frequency: 165.983MHz)
  Total number of paths / destination ports: 2250 / 197
-------------------------------------------------------------------------
Delay:               3.012ns (Levels of Logic = 2)
  Source:            wr_count_0 (FF)
  Destination:       BUSY (FF)
  Source Clock:      ddr_clocks/pll_base_inst/CLKOUT1 falling
  Destination Clock: ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: wr_count_0 to BUSY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.253  wr_count_0 (wr_count_0)
     LUT6:I1->O            8   0.203   0.803  _n03621 (_n0362)
     LUT6:I5->O            1   0.205   0.000  BUSY_rstpot (BUSY_rstpot)
     FD:D                      0.102          BUSY
    ----------------------------------------
    Total                      3.012ns (0.957ns logic, 2.055ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DQS<1>'
  Clock period: 2.048ns (frequency: 488.317MHz)
  Total number of paths / destination ports: 11 / 5
-------------------------------------------------------------------------
Delay:               2.048ns (Levels of Logic = 1)
  Source:            re_count_0 (FF)
  Destination:       re_count_0 (FF)
  Source Clock:      DQS<1> rising
  Destination Clock: DQS<1> rising

  Data Path: re_count_0 to re_count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   0.714  re_count_0 (re_count_0)
     INV:I->O              1   0.206   0.579  Mcount_re_count_xor<0>11_INV_0 (Result<0>)
     FDE:D                     0.102          re_count_0
    ----------------------------------------
    Total                      2.048ns (0.755ns logic, 1.293ns route)
                                       (36.9% logic, 63.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 780 / 186
-------------------------------------------------------------------------
Offset:              6.075ns (Levels of Logic = 10)
  Source:            ADDR_ROW_IN<2> (PAD)
  Destination:       STATUS_2 (FF)
  Destination Clock: ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: ADDR_ROW_IN<2> to STATUS_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.222   1.194  ADDR_ROW_IN_2_IBUF (ADDR_ROW_IN_2_IBUF)
     LUT6:I0->O            1   0.203   0.000  Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_lut<0> (Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<0> (Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<1> (Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<2> (Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<3> (Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<3>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o_cy<4> (openRowB3[12]_ADDR_ROW_IN[12]_not_equal_29_o)
     LUT5:I3->O            3   0.203   0.898  BA<1>41 (BA<1>41)
     LUT6:I2->O            2   0.203   0.721  Mmux_STATUS[2]_STATUS[2]_mux_78_OUT32 (STATUS[2]_STATUS[2]_mux_78_OUT<2>)
     LUT4:I2->O            1   0.203   0.000  STATUS_2_rstpot (STATUS_2_rstpot)
     FD:D                      0.102          STATUS_2
    ----------------------------------------
    Total                      6.075ns (2.578ns logic, 3.497ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ddr_clocks/pll_base_inst/CLKOUT1'
  Total number of paths / destination ports: 125 / 55
-------------------------------------------------------------------------
Offset:              5.778ns (Levels of Logic = 2)
  Source:            STATUS_0 (FF)
  Destination:       DQS<1> (PAD)
  Source Clock:      ddr_clocks/pll_base_inst/CLKOUT1 rising

  Data Path: STATUS_0 to DQS<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              31   0.447   1.506  STATUS_0 (STATUS_0)
     LUT3:I0->O           18   0.205   1.049  STATUS[2]_GND_1_o_equal_4_o_inv1 (STATUS[2]_GND_1_o_equal_4_o_inv)
     OBUFT:T->O                2.571          DQS_0_OBUFT (DQS<0>)
    ----------------------------------------
    Total                      5.778ns (3.223ns logic, 2.555ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DQS<1>'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            RE_DQS (FF)
  Destination:       RE_DQS (PAD)
  Source Clock:      DQS<1> rising

  Data Path: RE_DQS to RE_DQS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.447   0.616  RE_DQS (RE_DQS_OBUF)
     OBUF:I->O                 2.571          RE_DQS_OBUF (RE_DQS)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Delay:               4.820ns (Levels of Logic = 2)
  Source:            BA_IN<0> (PAD)
  Destination:       BA<0> (PAD)

  Data Path: BA_IN<0> to BA<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.027  BA_IN_0_IBUF (BA_0_OBUF)
     OBUF:I->O                 2.571          BA_0_OBUF (BA<0>)
    ----------------------------------------
    Total                      4.820ns (3.793ns logic, 1.027ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DQS<1>
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
DQS<1>                          |    2.048|         |         |         |
ddr_clocks/pll_base_inst/CLKOUT1|    3.238|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ddr_clocks/pll_base_inst/CLKOUT1
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
DQS<1>                          |    4.003|         |         |         |
ddr_clocks/pll_base_inst/CLKOUT1|    5.416|    3.012|    4.790|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.61 secs
 
--> 

Total memory usage is 283200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

