Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/SOFTWARES/vivado2024/install/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tt_um_uart_spi_behav xil_defaultlib.tb_tt_um_uart_spi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/project.v" Line 8. Module tt_um_uart_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/uart_spi_top.sv" Line 3. Module uart_spi_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/uart_rx_tx.sv" Line 3. Module uart_rx_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/uart_tx.sv" Line 20. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/uart_rx.sv" Line 20. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/spi_master_slave_v3_clk_crtl.sv" Line 3. Module spi_master_slave_v3_clk_crtl_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/project.v" Line 8. Module tt_um_uart_spi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/uart_spi_top.sv" Line 3. Module uart_spi_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/uart_rx_tx.sv" Line 3. Module uart_rx_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/uart_tx.sv" Line 20. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/uart_rx.sv" Line 20. Module uart_rx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Github/ttsky_multiplier_uart_spi/src/spi_master_slave_v3_clk_crtl.sv" Line 3. Module spi_master_slave_v3_clk_crtl_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.uart_rx_tx
Compiling module xil_defaultlib.spi_master_slave_v3_clk_crtl_def...
Compiling module xil_defaultlib.uart_spi_top
Compiling module xil_defaultlib.tt_um_uart_spi
Compiling module xil_defaultlib.tb_tt_um_uart_spi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tt_um_uart_spi_behav
