This is the source code and constraints file for the Sign-Magnitude Adder.
The constraints file is for the Nexys2 and will have to be modified to work with another FPGA board.
When creating your ISE project, you can use these Nexys2 device settings:
 FAMILY=Spartan3E
 DEVICE=XC3S1200E
 PACKAGE=fg320
 SPEED=-4


