Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_021.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000000 cycles: 3623679 heartbeat IPC: 2.75963 cumulative IPC: 2.75963 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 7241634 heartbeat IPC: 2.76399 cumulative IPC: 2.76181 (Simulation time: 0 hr 6 min 41 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 10890713 heartbeat IPC: 2.74042 cumulative IPC: 2.75464 (Simulation time: 0 hr 9 min 30 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 14504397 heartbeat IPC: 2.76726 cumulative IPC: 2.75778 (Simulation time: 0 hr 12 min 18 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 18140323 heartbeat IPC: 2.75033 cumulative IPC: 2.75629 (Simulation time: 0 hr 15 min 25 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 18140323 (Simulation time: 0 hr 15 min 25 sec) 

Heartbeat CPU 0 instructions: 60000001 cycles: 34915761 heartbeat IPC: 0.59611 cumulative IPC: 0.59611 (Simulation time: 0 hr 18 min 45 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 51941401 heartbeat IPC: 0.587349 cumulative IPC: 0.591697 (Simulation time: 0 hr 22 min 0 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 68749421 heartbeat IPC: 0.594954 cumulative IPC: 0.592779 (Simulation time: 0 hr 25 min 0 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 85839315 heartbeat IPC: 0.585141 cumulative IPC: 0.590851 (Simulation time: 0 hr 26 min 39 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 102668606 heartbeat IPC: 0.594202 cumulative IPC: 0.591518 (Simulation time: 0 hr 27 min 18 sec) 
Finished CPU 0 instructions: 50000000 cycles: 84528283 cumulative IPC: 0.591518 (Simulation time: 0 hr 27 min 18 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.591518 instructions: 50000000 cycles: 84528283
L1D TOTAL     ACCESS:   18705293  HIT:   16501723  MISS:    2203570
L1D LOAD      ACCESS:    7060175  HIT:    6356255  MISS:     703920
L1D RFO       ACCESS:    5880427  HIT:    4904830  MISS:     975597
L1D PREFETCH  ACCESS:    5764691  HIT:    5240638  MISS:     524053
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7102151  ISSUED:    6896736  USEFUL:     202707  USELESS:     321339
L1D AVERAGE MISS LATENCY: 181.24 cycles
L1I TOTAL     ACCESS:   18718756  HIT:   15258708  MISS:    3460048
L1I LOAD      ACCESS:   10145372  HIT:   10098367  MISS:      47005
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    8573384  HIT:    5160341  MISS:    3413043
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    9314342  ISSUED:    9179678  USEFUL:    2730345  USELESS:     682660
L1I AVERAGE MISS LATENCY: 17.4691 cycles
L2C TOTAL     ACCESS:    8268554  HIT:    6403947  MISS:    1864607
L2C LOAD      ACCESS:     508178  HIT:     258925  MISS:     249253
L2C RFO       ACCESS:     975028  HIT:      21650  MISS:     953378
L2C PREFETCH  ACCESS:    5605406  HIT:    4945992  MISS:     659414
L2C WRITEBACK ACCESS:    1179942  HIT:    1177380  MISS:       2562
L2C PREFETCH  REQUESTED:    4917749  ISSUED:    4913560  USEFUL:      19332  USELESS:     640037
L2C AVERAGE MISS LATENCY: 220.029 cycles
LLC TOTAL     ACCESS:    4224368  HIT:    2818926  MISS:    1405442
LLC LOAD      ACCESS:     249222  HIT:     171249  MISS:      77973
LLC RFO       ACCESS:     953371  HIT:     142134  MISS:     811237
LLC PREFETCH  ACCESS:    1908632  HIT:    1394510  MISS:     514122
LLC WRITEBACK ACCESS:    1113143  HIT:    1111033  MISS:       2110
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      28313  USELESS:     484589
LLC AVERAGE MISS LATENCY: 294.425 cycles
Major fault: 0 Minor fault: 22293
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     404201  ROW_BUFFER_MISS:     998863
 DBUS_CONGESTED:    1443297
 WQ ROW_BUFFER_HIT:     260855  ROW_BUFFER_MISS:     637584  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.8303% MPKI: 0.27836 Average ROB Occupancy at Mispredict: 226.477

Branch types
NOT_BRANCH: 41798548 83.5971%
BRANCH_DIRECT_JUMP: 445215 0.89043%
BRANCH_INDIRECT: 50481 0.100962%
BRANCH_CONDITIONAL: 5868246 11.7365%
BRANCH_DIRECT_CALL: 758228 1.51646%
BRANCH_INDIRECT_CALL: 160494 0.320988%
BRANCH_RETURN: 918718 1.83744%
BRANCH_OTHER: 0 0%

