{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689427157226 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689427157227 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 15 18:49:17 2023 " "Processing started: Sat Jul 15 18:49:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689427157227 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427157227 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ATP_Machine_Electricity_Bill_Payment -c ATP_Machine_Electricity_Bill_Payment " "Command: quartus_map --read_settings_files=on --write_settings_files=off ATP_Machine_Electricity_Bill_Payment -c ATP_Machine_Electricity_Bill_Payment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427157227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1689427157562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1689427157562 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "13 ATP_Machine_Electricity_Bill_Payment.v(29) " "Verilog HDL Expression warning at ATP_Machine_Electricity_Bill_Payment.v(29): truncated literal to match 13 bits" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1689427163732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bill_amount BILL_AMOUNT ATP_Machine_Electricity_Bill_Payment.v(22) " "Verilog HDL Declaration information at ATP_Machine_Electricity_Bill_Payment.v(22): object \"bill_amount\" differs only in case from object \"BILL_AMOUNT\" in the same scope" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1689427163732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atp_machine_electricity_bill_payment.v 1 1 " "Found 1 design units, including 1 entities, in source file atp_machine_electricity_bill_payment.v" { { "Info" "ISGN_ENTITY_NAME" "1 ATP_Machine_Electricity_Bill_Payment " "Found entity 1: ATP_Machine_Electricity_Bill_Payment" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689427163733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atp_machine_electricity_bill_payment_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file atp_machine_electricity_bill_payment_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ATP_Machine_Electricity_Bill_Payment_tb " "Found entity 1: ATP_Machine_Electricity_Bill_Payment_tb" {  } { { "ATP_Machine_Electricity_Bill_Payment_tb.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689427163734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163734 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(51) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(51): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 51 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(56) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(56): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 56 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(63) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(63): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 63 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(76) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(76): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 76 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(81) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(81): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 81 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(104) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(104): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 104 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(109) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(109): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 109 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(114) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(114): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 114 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(119) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(119): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 119 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(124) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(124): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 124 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163735 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ATP_Machine_Electricity_Bill_Payment.v(129) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(129): conditional expression evaluates to a constant" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 129 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1689427163736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ATP_Machine_Electricity_Bill_Payment " "Elaborating entity \"ATP_Machine_Electricity_Bill_Payment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689427163755 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "authorized ATP_Machine_Electricity_Bill_Payment.v(18) " "Verilog HDL or VHDL warning at ATP_Machine_Electricity_Bill_Payment.v(18): object \"authorized\" assigned a value but never read" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ATP_Machine_Electricity_Bill_Payment.v(70) " "Verilog HDL assignment warning at ATP_Machine_Electricity_Bill_Payment.v(70): truncated value with size 32 to match size of target (8)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 ATP_Machine_Electricity_Bill_Payment.v(86) " "Verilog HDL assignment warning at ATP_Machine_Electricity_Bill_Payment.v(86): truncated value with size 32 to match size of target (13)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "excess_payment ATP_Machine_Electricity_Bill_Payment.v(32) " "Verilog HDL Always Construct warning at ATP_Machine_Electricity_Bill_Payment.v(32): inferring latch(es) for variable \"excess_payment\", which holds its previous value in one or more paths through the always construct" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "history_amount ATP_Machine_Electricity_Bill_Payment.v(32) " "Verilog HDL Always Construct warning at ATP_Machine_Electricity_Bill_Payment.v(32): inferring latch(es) for variable \"history_amount\", which holds its previous value in one or more paths through the always construct" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ATP_Machine_Electricity_Bill_Payment.v(145) " "Verilog HDL assignment warning at ATP_Machine_Electricity_Bill_Payment.v(145): truncated value with size 9 to match size of target (8)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ATP_Machine_Electricity_Bill_Payment.v(140) " "Verilog HDL Case Statement information at ATP_Machine_Electricity_Bill_Payment.v(140): all case item expressions in this case statement are onehot" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ATP_Machine_Electricity_Bill_Payment.v(153) " "Verilog HDL Case Statement information at ATP_Machine_Electricity_Bill_Payment.v(153): all case item expressions in this case statement are onehot" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 153 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "history_amount\[0\] ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"history_amount\[0\]\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "history_amount\[1\] ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"history_amount\[1\]\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "history_amount\[2\] ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"history_amount\[2\]\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "history_amount\[3\] ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"history_amount\[3\]\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163756 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "history_amount\[4\] ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"history_amount\[4\]\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163757 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "history_amount\[5\] ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"history_amount\[5\]\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163757 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "history_amount\[6\] ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"history_amount\[6\]\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163757 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "history_amount\[7\] ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"history_amount\[7\]\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163757 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "excess_payment ATP_Machine_Electricity_Bill_Payment.v(32) " "Inferred latch for \"excess_payment\" at ATP_Machine_Electricity_Bill_Payment.v(32)" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427163757 "|ATP_Machine_Electricity_Bill_Payment"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "payment_timeout VCC " "Pin \"payment_timeout\" is stuck at VCC" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689427164206 "|ATP_Machine_Electricity_Bill_Payment|payment_timeout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689427164206 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1689427164270 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689427164434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ebina/Documents/Unnatti Internship/output_files/ATP_Machine_Electricity_Bill_Payment.map.smsg " "Generated suppressed messages file C:/Users/ebina/Documents/Unnatti Internship/output_files/ATP_Machine_Electricity_Bill_Payment.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427164456 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689427164548 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689427164548 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin\[0\] " "No output dependent on input pin \"pin\[0\]\"" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689427164597 "|ATP_Machine_Electricity_Bill_Payment|pin[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin\[1\] " "No output dependent on input pin \"pin\[1\]\"" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689427164597 "|ATP_Machine_Electricity_Bill_Payment|pin[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin\[2\] " "No output dependent on input pin \"pin\[2\]\"" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689427164597 "|ATP_Machine_Electricity_Bill_Payment|pin[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin\[3\] " "No output dependent on input pin \"pin\[3\]\"" {  } { { "ATP_Machine_Electricity_Bill_Payment.v" "" { Text "C:/Users/ebina/Documents/Unnatti Internship/ATP_Machine_Electricity_Bill_Payment.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689427164597 "|ATP_Machine_Electricity_Bill_Payment|pin[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689427164597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689427164598 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689427164598 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689427164598 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1689427164598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689427164598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689427164615 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 15 18:49:24 2023 " "Processing ended: Sat Jul 15 18:49:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689427164615 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689427164615 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689427164615 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689427164615 ""}
