///////////////////// RTLs /////////////////////
../rtl/dff_en.sv
../rtl/srff_en.sv
../rtl/shift_regn.sv
../rtl/linebuff_1F_rowxcol.sv
../rtl/cnt_down.sv
../rtl/upcounter.sv
../rtl/mem_block.sv
../rtl/lb1_pxl_cnt.sv
../rtl/intrm_flop.sv
../rtl/conv1_intrm_flop.sv
../rtl/parl_add_2.sv
../rtl/parl_add_5.sv
../rtl/mult2.sv
../rtl/mult_add_2pairs.sv
../rtl/mult_add_5pairs.sv
//../rtl/sram_to_reg_write.sv //tested but as it is not used in top, commented
../rtl/conv1_wght_pxl_routing.sv
../rtl/conv1_compute_filter.sv
../rtl/conv1_compute_stride.sv
../rtl/conv1_compute_actv.sv
../rtl/conv1_compute_top.sv
../rtl/actv_relu.sv
../rtl/linebuff_pool.sv
../rtl/max_pool.sv
../rtl/conv1_max_pool.sv
../rtl/conv1_max_pool_top.sv
../rtl/fsm_layer1.sv
../rtl/conv1_top.sv


///////////////////// Testbenches /////////////////////
//////../tb/sram_to_reg_write_tb.sv //tested but as it is not used in top, commented
//../tb/dff_en_tb.sv
//../tb/srff_en_tb.sv
//../tb/shift_regn_tb.sv
//../tb/cnt_down_tb.sv
//../tb/upcounter_tb.sv
//../tb/lb1_pxl_cnt_tb.sv
//../tb/linebuff_1F_rowxcol_tb.sv
//../tb/conv1_intrm_flop_tb.sv
//../tb/conv1_compute_filter_tb.sv
//../tb/conv1_wght_pxl_routing_tb.sv
//../tb/parl_add_5_tb.sv
//../tb/mult_add_2pairs_tb.sv
//../tb/mult_add_5pairs_tb.sv
//../tb/actv_relu_tb.sv
//../tb/max_pool_tb.sv
//../tb/conv1_max_pool_tb.sv
../tb/conv1_top_tb.sv
