/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for BLK_CTRL_S_AONMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file BLK_CTRL_S_AONMIX.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for BLK_CTRL_S_AONMIX
 *
 * CMSIS Peripheral Access Layer for BLK_CTRL_S_AONMIX
 */

#if !defined(BLK_CTRL_S_AONMIX_H_)
#define BLK_CTRL_S_AONMIX_H_                     /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_S_AONMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_S_AONMIX_Peripheral_Access_Layer BLK_CTRL_S_AONMIX Peripheral Access Layer
 * @{
 */

/** BLK_CTRL_S_AONMIX - Size of Registers Arrays */
#define BLK_CTRL_S_AONMIX_CM33_IRQ_COUNT          8u
#define BLK_CTRL_S_AONMIX_CA55_IRQ_COUNT          6u

/** BLK_CTRL_S_AONMIX - Register Layout Typedef */
typedef struct {
  __IO uint32_t CM33_IRQ_MASK[BLK_CTRL_S_AONMIX_CM33_IRQ_COUNT]; /**< CM33_IRQ_MASK0..CM33_IRQ_MASK7, array offset: 0x0, array step: 0x4 */
  __IO uint32_t CM33_IRQ_MASK8;                    /**< CM33_IRQ_MASK8, offset: 0x20 */
  __IO uint32_t CM33_IRQ_MASK9;                    /**< CM33_IRQ_MASK9, offset: 0x24 */
  __IO uint32_t CM33_IRQ_MASK10;                   /**< CM33_IRQ_MASK10, offset: 0x28 */
  __IO uint32_t CM33_IRQ_MASK11;                   /**< CM33_IRQ_MASK11, offset: 0x2C */
  __IO uint32_t CM33_IRQ_MASK12;                   /**< CM33_IRQ_MASK12, offset: 0x30 */
       uint8_t RESERVED_0[12];
  __IO uint32_t CA55_IRQ_MASK[BLK_CTRL_S_AONMIX_CA55_IRQ_COUNT]; /**< CA55_IRQ_MASK0..CA55_IRQ_MASK5, array offset: 0x40, array step: 0x4 */
  __IO uint32_t CA55_IRQ_MASK6;                    /**< CA55_IRQ_MASK6, offset: 0x58 */
  __IO uint32_t CA55_IRQ_MASK7;                    /**< CA55_IRQ_MASK7, offset: 0x5C */
  __IO uint32_t CA55_IRQ_MASK8;                    /**< CA55_IRQ_MASK8, offset: 0x60 */
  __IO uint32_t CA55_IRQ_MASK9;                    /**< CA55_IRQ_MASK9, offset: 0x64 */
  __IO uint32_t CA55_IRQ_MASK10;                   /**< CA55_IRQ_MASK10, offset: 0x68 */
  __IO uint32_t CA55_IRQ_MASK11;                   /**< CA55_IRQ_MASK11, offset: 0x6C */
  __IO uint32_t CA55_IRQ_MASK12;                   /**< CA55_IRQ_MASK12, offset: 0x70 */
  __IO uint32_t CA55_IRQ_MASK13;                   /**< CA55_IRQ_MASK13, offset: 0x74 */
  __IO uint32_t CA55_IRQ_MASK14;                   /**< CA55_IRQ_MASK14, offset: 0x78 */
       uint8_t RESERVED_1[4];
  __IO uint32_t CM7_STEER_IRQ_MASK0;               /**< CM7_STEER_IRQ_MASK0, offset: 0x80 */
  __IO uint32_t CM7_STEER_IRQ_MASK1;               /**< CM7_STEER_IRQ_MASK1, offset: 0x84 */
  __IO uint32_t CM7_STEER_IRQ_MASK2;               /**< CM7_STEER_IRQ_MASK2, offset: 0x88 */
  __IO uint32_t CM7_STEER_IRQ_MASK3;               /**< CM7_STEER_IRQ_MASK3, offset: 0x8C */
  __IO uint32_t CM7_STEER_IRQ_MASK4;               /**< CM7_STEER_IRQ_MASK4, offset: 0x90 */
  __IO uint32_t CM7_STEER_IRQ_MASK5;               /**< CM7_STEER_IRQ_MASK5, offset: 0x94 */
  __IO uint32_t CM7_STEER_IRQ_MASK6;               /**< CM7_STEER_IRQ_MASK6, offset: 0x98 */
  __IO uint32_t CM7_STEER_IRQ_MASK7;               /**< CM7_STEER_IRQ_MASK7, offset: 0x9C */
  __IO uint32_t CM7_STEER_IRQ_MASK8;               /**< CM7_STEER_IRQ_MASK8, offset: 0xA0 */
  __IO uint32_t CM7_STEER_IRQ_MASK9;               /**< CM7_STEER_IRQ_MASK9, offset: 0xA4 */
  __IO uint32_t CM7_STEER_IRQ_MASK10;              /**< CM7_STEER_IRQ_MASK10, offset: 0xA8 */
  __IO uint32_t CM7_STEER_IRQ_MASK11;              /**< CM7_STEER_IRQ_MASK11, offset: 0xAC */
  __IO uint32_t CM7_0_IRQ_MASK0;                   /**< CM7_0_IRQ_MASK0, offset: 0xB0 */
  __IO uint32_t CM7_0_IRQ_MASK1;                   /**< CM7_0_IRQ_MASK1, offset: 0xB4 */
  __IO uint32_t CM7_0_IRQ_MASK2;                   /**< CM7_0_IRQ_MASK2, offset: 0xB8 */
       uint8_t RESERVED_2[4];
  __IO uint32_t CM7_0_IRQ_MASK3;                   /**< CM7_0_IRQ_MASK3, offset: 0xC0 */
  __IO uint32_t CM7_0_IRQ_MASK4;                   /**< CM7_0_IRQ_MASK4, offset: 0xC4 */
  __IO uint32_t CM7_0_IRQ_MASK5;                   /**< CM7_0_IRQ_MASK5, offset: 0xC8 */
  __IO uint32_t CM7_0_IRQ_MASK6;                   /**< CM7_0_IRQ_MASK6, offset: 0xCC */
  __IO uint32_t CM7_1_IRQ_MASK0;                   /**< CM7_1_IRQ_MASK0, offset: 0xD0 */
  __IO uint32_t CM7_1_IRQ_MASK1;                   /**< CM7_1_IRQ_MASK1, offset: 0xD4 */
  __IO uint32_t CM7_1_IRQ_MASK2;                   /**< CM7_1_IRQ_MASK2, offset: 0xD8 */
  __IO uint32_t CM7_1_IRQ_MASK3;                   /**< CM7_1_IRQ_MASK3, offset: 0xDC */
  __IO uint32_t CM7_1_IRQ_MASK4;                   /**< CM7_1_IRQ_MASK4, offset: 0xE0 */
  __IO uint32_t CM7_1_IRQ_MASK5;                   /**< CM7_1_IRQ_MASK5, offset: 0xE4 */
  __IO uint32_t CM7_1_IRQ_MASK6;                   /**< CM7_1_IRQ_MASK6, offset: 0xE8 */
       uint8_t RESERVED_3[20];
  __IO uint32_t INITSVTOR;                         /**< M33 restart secure address, offset: 0x100 */
  __IO uint32_t INITNSVTOR;                        /**< M33 restart non-secure address, offset: 0x104 */
  __IO uint32_t INITVTOR;                          /**< M7restart address, offset: 0x108 */
  __IO uint32_t INITVTOR_1;                        /**< M7_1restart address, offset: 0x10C */
       uint8_t RESERVED_4[16];
  __IO uint32_t M33_CFG;                           /**< M33 Configure Register, offset: 0x120 */
  __IO uint32_t M7_CFG;                            /**< M7 Configure Register, offset: 0x124 */
  __IO uint32_t M7_1_CFG;                          /**< M7_1 Configure Register, offset: 0x128 */
       uint8_t RESERVED_5[4];
  __IO uint32_t AXBS_AON_CTRL;                     /**< AXBS_AON_CTRL, offset: 0x130 */
  __IO uint32_t DAP_ACCESS_STKYBIT;                /**< Dap Access Sticky Bit, offset: 0x134 */
  __IO uint32_t LP_HANDSHAKE_SENTINEL;             /**< Low power handshake enable register for ELE, offset: 0x138 */
  __IO uint32_t LP_HANDSHAKE2_SENTINEL;            /**< Low power handshake enable register for ELE, offset: 0x13C */
  __IO uint32_t LP_HANDSHAKE3_SENTINEL;            /**< Low power handshake enable register for ELE, offset: 0x140 */
  __IO uint32_t LP_HANDSHAKE_SM;                   /**< Low power handshake enable register for system manager, offset: 0x144 */
  __IO uint32_t LP_HANDSHAKE2_SM;                  /**< Low power handshake enable register for system manager, offset: 0x148 */
  __IO uint32_t LP_HANDSHAKE3_SM;                  /**< Low power handshake enable register for system manager, offset: 0x14C */
  __IO uint32_t SM_LP_HANDSHAKE_STATUS;            /**< Register interface for system manager to react for the lp_handshake, offset: 0x150 */
       uint8_t RESERVED_6[12];
  __IO uint32_t CA55_CPUWAIT;                      /**< CPUWAIT settings for CA55 CPU, offset: 0x160 */
  __IO uint32_t CA55_RVBARADDR0_L;                 /**< CA55_RVBARADDR0_L, offset: 0x164 */
  __IO uint32_t CA55_RVBARADDR0_H;                 /**< CA55_RVBARADDR0_H, offset: 0x168 */
  __IO uint32_t CA55_RVBARADDR1_L;                 /**< CA55_RVBARADDR1_L, offset: 0x16C */
  __IO uint32_t CA55_RVBARADDR1_H;                 /**< CA55_RVBARADDR1_H, offset: 0x170 */
  __IO uint32_t CA55_RVBARADDR2_L;                 /**< CA55_RVBARADDR2_L, offset: 0x174 */
  __IO uint32_t CA55_RVBARADDR2_H;                 /**< CA55_RVBARADDR2_H, offset: 0x178 */
  __IO uint32_t CA55_RVBARADDR3_L;                 /**< CA55_RVBARADDR3_L, offset: 0x17C */
  __IO uint32_t CA55_RVBARADDR3_H;                 /**< CA55_RVBARADDR3_H, offset: 0x180 */
       uint8_t RESERVED_7[28];
  __IO uint32_t S401_IRQ_MASK;                     /**< Mask bits of ELE interrupt, offset: 0x1A0 */
  __IO uint32_t S401_RESET_REQ_MASK;               /**< Mask bits of ELE reset, offset: 0x1A4 */
  __IO uint32_t S401_HALT_STATUS;                  /**< ELE halt status register, offset: 0x1A8 */
  __IO uint32_t CA55_MODE;                         /**< Control the boot mode of two ca55 cores, offset: 0x1AC */
  __IO uint32_t NMI_MASK;                          /**< NMI MASK bits, offset: 0x1B0 */
  __IO uint32_t NMI_CLR;                           /**< NMI clear bit, offset: 0x1B4 */
  __IO uint32_t WDOG_ANY_MASK;                     /**< Wdog any mask, offset: 0x1B8 */
       uint8_t RESERVED_8[4];
  __IO uint32_t MISC_CFG;                          /**< Miscellaneous Configure Register, offset: 0x1C0 */
  __IO uint32_t SW_FAULTS;                         /**< Software Generated Fault Register, offset: 0x1C4 */
  __I  uint32_t S401_GPO_STATUS;                   /**< ELE gpo status register, offset: 0x1C8 */
  __I  uint32_t SENTINEL_RST_REQ_STAT;             /**< ELE reset request status group a, offset: 0x1CC */
  __I  uint32_t SENTINEL_IRQ_REQ_STAT;             /**< ELE gpo status register, offset: 0x1D0 */
  __IO uint32_t M33_SYNC_CFG;                      /**< M33_SYNC Configure Register, offset: 0x1D4 */
  __IO uint32_t INITSVTOR_SYNC;                    /**< M33_sync restart secure address, offset: 0x1D8 */
  __IO uint32_t INITNSVTOR_SYNC;                   /**< M33_sync restart non-secure address, offset: 0x1DC */
  __IO uint32_t S401_RESET_REQ_LOCK;               /**< Lock bits of ELE reset, offset: 0x1E0 */
       uint8_t RESERVED_9[28];
  __IO uint32_t CM33_SYNC_IRQ_MASK0;               /**< CM33_SYNC_IRQ_MASK0, offset: 0x200 */
  __IO uint32_t CM33_SYNC_IRQ_MASK1;               /**< CM33_SYNC_IRQ_MASK1, offset: 0x204 */
  __IO uint32_t CM33_SYNC_IRQ_MASK2;               /**< CM33_SYNC_IRQ_MASK2, offset: 0x208 */
  __IO uint32_t CM33_SYNC_IRQ_MASK3;               /**< CM33_SYNC_IRQ_MASK3, offset: 0x20C */
  __IO uint32_t CM33_SYNC_IRQ_MASK4;               /**< CM33_SYNC_IRQ_MASK4, offset: 0x210 */
  __IO uint32_t CM33_SYNC_IRQ_MASK5;               /**< CM33_SYNC_IRQ_MASK5, offset: 0x214 */
  __IO uint32_t CM33_SYNC_IRQ_MASK6;               /**< CM33_SYNC_IRQ_MASK6, offset: 0x218 */
  __IO uint32_t CM33_SYNC_IRQ_MASK7;               /**< CM33_SYNC_IRQ_MASK7, offset: 0x21C */
  __IO uint32_t CM33_SYNC_IRQ_MASK8;               /**< CM33_SYNC_IRQ_MASK8, offset: 0x220 */
  __IO uint32_t CM33_SYNC_IRQ_MASK9;               /**< CM33_SYNC_IRQ_MASK9, offset: 0x224 */
  __IO uint32_t CM33_SYNC_IRQ_MASK10;              /**< CM33_SYNC_IRQ_MASK10, offset: 0x228 */
  __IO uint32_t CM33_SYNC_IRQ_MASK11;              /**< CM33_SYNC_IRQ_MASK11, offset: 0x22C */
  __IO uint32_t CM33_SYNC_IRQ_MASK12;              /**< CM33_SYNC_IRQ_MASK12, offset: 0x230 */
  __IO uint32_t CM33_STEER_IRQ_MASK0;              /**< CM33_STEER_IRQ_MASK0, offset: 0x234 */
  __IO uint32_t CM33_STEER_IRQ_MASK1;              /**< CM33_STEER_IRQ_MASK1, offset: 0x238 */
  __IO uint32_t CM33_STEER_IRQ_MASK2;              /**< CM33_STEER_IRQ_MASK2, offset: 0x23C */
  __IO uint32_t CM33_STEER_IRQ_MASK3;              /**< CM33_STEER_IRQ_MASK3, offset: 0x240 */
  __IO uint32_t CM33_STEER_IRQ_MASK4;              /**< CM33_STEER_IRQ_MASK4, offset: 0x244 */
  __IO uint32_t CM33_STEER_IRQ_MASK5;              /**< CM33_STEER_IRQ_MASK5, offset: 0x248 */
  __IO uint32_t CA55_IRQ_MASK15;                   /**< CA55_IRQ_MASK15, offset: 0x24C */
  __IO uint32_t CA55_IRQ_MASK16;                   /**< CA55_IRQ_MASK16, offset: 0x250 */
  __IO uint32_t CA55_IRQ_MASK17;                   /**< CA55_IRQ_MASK17, offset: 0x254 */
  __IO uint32_t CA55_IRQ_MASK18;                   /**< CA55_IRQ_MASK18, offset: 0x258 */
  __IO uint32_t CA55_IRQ_MASK19;                   /**< CA55_IRQ_MASK19, offset: 0x25C */
  __IO uint32_t VDET_IRQ_MASK;                     /**< VDET_IRQ_MASK, offset: 0x260 */
  __IO uint32_t FORCE_ON_OFF_1;                    /**< force_on_off and force_on_off_sel for IPCs, offset: 0x264 */
} BLK_CTRL_S_AONMIX_Type;

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_S_AONMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_S_AONMIX_Register_Masks BLK_CTRL_S_AONMIX Register Masks
 * @{
 */

/*! @name CM33_IRQ_MASK - CM33_IRQ_MASK0..CM33_IRQ_MASK7 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK_M_MASK   (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK_M_SHIFT  (0U)
/*! m - CM33 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK_M(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_IRQ_MASK_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_IRQ_MASK_M_MASK)
/*! @} */

/* The count of BLK_CTRL_S_AONMIX_CM33_IRQ_MASK */
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK_COUNT    (8U)

/*! @name CM33_IRQ_MASK8 - CM33_IRQ_MASK8 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK8_M_MASK  (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK8_M_SHIFT (0U)
/*! m - CM33 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK8_M(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_IRQ_MASK8_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_IRQ_MASK8_M_MASK)
/*! @} */

/*! @name CM33_IRQ_MASK9 - CM33_IRQ_MASK9 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK9_M_MASK  (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK9_M_SHIFT (0U)
/*! m - CM33 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK9_M(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_IRQ_MASK9_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_IRQ_MASK9_M_MASK)
/*! @} */

/*! @name CM33_IRQ_MASK10 - CM33_IRQ_MASK10 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK10_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK10_M_SHIFT (0U)
/*! m - CM33 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK10_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_IRQ_MASK10_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_IRQ_MASK10_M_MASK)
/*! @} */

/*! @name CM33_IRQ_MASK11 - CM33_IRQ_MASK11 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK11_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK11_M_SHIFT (0U)
/*! m - CM33 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK11_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_IRQ_MASK11_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_IRQ_MASK11_M_MASK)
/*! @} */

/*! @name CM33_IRQ_MASK12 - CM33_IRQ_MASK12 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK12_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK12_M_SHIFT (0U)
/*! m - CM33 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_IRQ_MASK12_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_IRQ_MASK12_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_IRQ_MASK12_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK - CA55_IRQ_MASK0..CA55_IRQ_MASK5 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK_M_MASK   (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK_M_SHIFT  (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK_M(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK_M_MASK)
/*! @} */

/* The count of BLK_CTRL_S_AONMIX_CA55_IRQ_MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK_COUNT    (6U)

/*! @name CA55_IRQ_MASK6 - CA55_IRQ_MASK6 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK6_M_MASK  (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK6_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK6_M(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK6_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK6_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK7 - CA55_IRQ_MASK7 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK7_M_MASK  (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK7_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK7_M(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK7_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK7_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK8 - CA55_IRQ_MASK8 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK8_M_MASK  (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK8_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK8_M(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK8_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK8_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK9 - CA55_IRQ_MASK9 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK9_M_MASK  (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK9_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK9_M(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK9_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK9_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK10 - CA55_IRQ_MASK10 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK10_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK10_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK10_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK10_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK10_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK11 - CA55_IRQ_MASK11 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK11_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK11_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK11_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK11_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK11_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK12 - CA55_IRQ_MASK12 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK12_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK12_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK12_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK12_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK12_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK13 - CA55_IRQ_MASK13 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK13_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK13_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK13_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK13_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK13_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK14 - CA55_IRQ_MASK14 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK14_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK14_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK14_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK14_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK14_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK0 - CM7_STEER_IRQ_MASK0 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK0_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK0_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK0_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK0_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK0_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK1 - CM7_STEER_IRQ_MASK1 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK1_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK1_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK1_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK1_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK1_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK2 - CM7_STEER_IRQ_MASK2 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK2_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK2_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK2_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK2_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK2_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK3 - CM7_STEER_IRQ_MASK3 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK3_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK3_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK3_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK3_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK3_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK4 - CM7_STEER_IRQ_MASK4 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK4_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK4_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK4_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK4_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK4_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK5 - CM7_STEER_IRQ_MASK5 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK5_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK5_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK5_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK5_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK5_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK6 - CM7_STEER_IRQ_MASK6 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK6_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK6_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK6_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK6_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK6_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK7 - CM7_STEER_IRQ_MASK7 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK7_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK7_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK7_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK7_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK7_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK8 - CM7_STEER_IRQ_MASK8 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK8_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK8_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK8_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK8_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK8_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK9 - CM7_STEER_IRQ_MASK9 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK9_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK9_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK9_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK9_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK9_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK10 - CM7_STEER_IRQ_MASK10 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK10_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK10_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK10_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK10_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK10_M_MASK)
/*! @} */

/*! @name CM7_STEER_IRQ_MASK11 - CM7_STEER_IRQ_MASK11 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK11_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK11_M_SHIFT (0U)
/*! m - CM7 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK11_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK11_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_STEER_IRQ_MASK11_M_MASK)
/*! @} */

/*! @name CM7_0_IRQ_MASK0 - CM7_0_IRQ_MASK0 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK0_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK0_M_SHIFT (0U)
/*! m - CM7_0 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK0_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK0_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK0_M_MASK)
/*! @} */

/*! @name CM7_0_IRQ_MASK1 - CM7_0_IRQ_MASK1 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK1_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK1_M_SHIFT (0U)
/*! m - CM7_0 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK1_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK1_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK1_M_MASK)
/*! @} */

/*! @name CM7_0_IRQ_MASK2 - CM7_0_IRQ_MASK2 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK2_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK2_M_SHIFT (0U)
/*! m - CM7_0 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK2_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK2_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK2_M_MASK)
/*! @} */

/*! @name CM7_0_IRQ_MASK3 - CM7_0_IRQ_MASK3 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK3_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK3_M_SHIFT (0U)
/*! m - CM7_0 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK3_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK3_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK3_M_MASK)
/*! @} */

/*! @name CM7_0_IRQ_MASK4 - CM7_0_IRQ_MASK4 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK4_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK4_M_SHIFT (0U)
/*! m - CM7_0 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK4_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK4_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK4_M_MASK)
/*! @} */

/*! @name CM7_0_IRQ_MASK5 - CM7_0_IRQ_MASK5 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK5_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK5_M_SHIFT (0U)
/*! m - CM7_0 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK5_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK5_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK5_M_MASK)
/*! @} */

/*! @name CM7_0_IRQ_MASK6 - CM7_0_IRQ_MASK6 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK6_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK6_M_SHIFT (0U)
/*! m - CM7_0 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK6_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK6_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_0_IRQ_MASK6_M_MASK)
/*! @} */

/*! @name CM7_1_IRQ_MASK0 - CM7_1_IRQ_MASK0 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK0_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK0_M_SHIFT (0U)
/*! m - CM7_1 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK0_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK0_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK0_M_MASK)
/*! @} */

/*! @name CM7_1_IRQ_MASK1 - CM7_1_IRQ_MASK1 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK1_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK1_M_SHIFT (0U)
/*! m - CM7_1 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK1_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK1_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK1_M_MASK)
/*! @} */

/*! @name CM7_1_IRQ_MASK2 - CM7_1_IRQ_MASK2 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK2_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK2_M_SHIFT (0U)
/*! m - CM7_1 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK2_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK2_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK2_M_MASK)
/*! @} */

/*! @name CM7_1_IRQ_MASK3 - CM7_1_IRQ_MASK3 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK3_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK3_M_SHIFT (0U)
/*! m - CM7_1 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK3_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK3_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK3_M_MASK)
/*! @} */

/*! @name CM7_1_IRQ_MASK4 - CM7_1_IRQ_MASK4 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK4_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK4_M_SHIFT (0U)
/*! m - CM7_1 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK4_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK4_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK4_M_MASK)
/*! @} */

/*! @name CM7_1_IRQ_MASK5 - CM7_1_IRQ_MASK5 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK5_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK5_M_SHIFT (0U)
/*! m - CM7_1 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK5_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK5_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK5_M_MASK)
/*! @} */

/*! @name CM7_1_IRQ_MASK6 - CM7_1_IRQ_MASK6 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK6_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK6_M_SHIFT (0U)
/*! m - CM7_1 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK6_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK6_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM7_1_IRQ_MASK6_M_MASK)
/*! @} */

/*! @name INITSVTOR - M33 restart secure address */
/*! @{ */

#define BLK_CTRL_S_AONMIX_INITSVTOR_M33_MASK     (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_INITSVTOR_M33_SHIFT    (0U)
/*! m33 - INITSVTOR */
#define BLK_CTRL_S_AONMIX_INITSVTOR_M33(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_INITSVTOR_M33_SHIFT)) & BLK_CTRL_S_AONMIX_INITSVTOR_M33_MASK)
/*! @} */

/*! @name INITNSVTOR - M33 restart non-secure address */
/*! @{ */

#define BLK_CTRL_S_AONMIX_INITNSVTOR_M33_MASK    (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_INITNSVTOR_M33_SHIFT   (0U)
/*! m33 - INITSVTOR */
#define BLK_CTRL_S_AONMIX_INITNSVTOR_M33(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_INITNSVTOR_M33_SHIFT)) & BLK_CTRL_S_AONMIX_INITNSVTOR_M33_MASK)
/*! @} */

/*! @name INITVTOR - M7restart address */
/*! @{ */

#define BLK_CTRL_S_AONMIX_INITVTOR_M7_MASK       (0xFFFFFF80U)
#define BLK_CTRL_S_AONMIX_INITVTOR_M7_SHIFT      (7U)
/*! M7 - INITVTOR address of m7 */
#define BLK_CTRL_S_AONMIX_INITVTOR_M7(x)         (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_INITVTOR_M7_SHIFT)) & BLK_CTRL_S_AONMIX_INITVTOR_M7_MASK)
/*! @} */

/*! @name INITVTOR_1 - M7_1restart address */
/*! @{ */

#define BLK_CTRL_S_AONMIX_INITVTOR_1_M7_1_MASK   (0xFFFFFF80U)
#define BLK_CTRL_S_AONMIX_INITVTOR_1_M7_1_SHIFT  (7U)
/*! M7_1 - INITVTOR address of m7_1 */
#define BLK_CTRL_S_AONMIX_INITVTOR_1_M7_1(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_INITVTOR_1_M7_1_SHIFT)) & BLK_CTRL_S_AONMIX_INITVTOR_1_M7_1_MASK)
/*! @} */

/*! @name M33_CFG - M33 Configure Register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_M33_CFG_WAIT_MASK      (0x4U)
#define BLK_CTRL_S_AONMIX_M33_CFG_WAIT_SHIFT     (2U)
/*! WAIT - M33 CPU WAIT */
#define BLK_CTRL_S_AONMIX_M33_CFG_WAIT(x)        (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M33_CFG_WAIT_SHIFT)) & BLK_CTRL_S_AONMIX_M33_CFG_WAIT_MASK)

#define BLK_CTRL_S_AONMIX_M33_CFG_TCM_SIZE_MASK  (0x18U)
#define BLK_CTRL_S_AONMIX_M33_CFG_TCM_SIZE_SHIFT (3U)
/*! TCM_SIZE - M33 TCM SIZE
 *  0b00..Regular TCM, 256KB Code TCM and 256KB Sys TCM
 *  0b01..Double Code TCM, 512KB Code TCM
 *  0b10..Double Sys TCM, 512KB Sys TCM
 *  0b11..Reserved
 */
#define BLK_CTRL_S_AONMIX_M33_CFG_TCM_SIZE(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M33_CFG_TCM_SIZE_SHIFT)) & BLK_CTRL_S_AONMIX_M33_CFG_TCM_SIZE_MASK)
/*! @} */

/*! @name M7_CFG - M7 Configure Register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_M7_CFG_TCM_SIZE_MASK   (0x7U)
#define BLK_CTRL_S_AONMIX_M7_CFG_TCM_SIZE_SHIFT  (0U)
/*! TCM_SIZE - M7 TCM SIZE
 *  0b000..Regular TCM, 256KB ITCM, and 256KB DTCM
 *  0b001..Double ITCM, 512KB ITCM
 *  0b010..Double DTCM, 512KB DTCM
 *  0b011..Reserved
 *  0b100..HALF ITCM, 128KB ITCM, and 384KB DTCM
 *  0b101..HALF DTCM, 384KB ITCM, and 128KB DTCM
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define BLK_CTRL_S_AONMIX_M7_CFG_TCM_SIZE(x)     (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M7_CFG_TCM_SIZE_SHIFT)) & BLK_CTRL_S_AONMIX_M7_CFG_TCM_SIZE_MASK)

#define BLK_CTRL_S_AONMIX_M7_CFG_WAIT_MASK       (0x10U)
#define BLK_CTRL_S_AONMIX_M7_CFG_WAIT_SHIFT      (4U)
/*! WAIT - M7 CPUWAIT */
#define BLK_CTRL_S_AONMIX_M7_CFG_WAIT(x)         (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M7_CFG_WAIT_SHIFT)) & BLK_CTRL_S_AONMIX_M7_CFG_WAIT_MASK)

#define BLK_CTRL_S_AONMIX_M7_CFG_CORECLK_FORCE_ON_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_M7_CFG_CORECLK_FORCE_ON_SHIFT (5U)
/*! CORECLK_FORCE_ON - Force CM7 core clock on in WAIT mode
 *  0b0..CM7 core clock is off in WAIT mode
 *  0b1..CM7 core clock is on in WAIT mode
 */
#define BLK_CTRL_S_AONMIX_M7_CFG_CORECLK_FORCE_ON(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M7_CFG_CORECLK_FORCE_ON_SHIFT)) & BLK_CTRL_S_AONMIX_M7_CFG_CORECLK_FORCE_ON_MASK)

#define BLK_CTRL_S_AONMIX_M7_CFG_HCLK_FORCE_ON_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_M7_CFG_HCLK_FORCE_ON_SHIFT (6U)
/*! HCLK_FORCE_ON - CM7 platform AHB clock enable
 *  0b0..AHB clock is not running (gated) when CM7 is sleeping and TCM is not accessible.
 *  0b1..AHB clock is running (enabled) when CM7 is sleeping and TCM is accessible.
 */
#define BLK_CTRL_S_AONMIX_M7_CFG_HCLK_FORCE_ON(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M7_CFG_HCLK_FORCE_ON_SHIFT)) & BLK_CTRL_S_AONMIX_M7_CFG_HCLK_FORCE_ON_MASK)
/*! @} */

/*! @name M7_1_CFG - M7_1 Configure Register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_M7_1_CFG_TCM_SIZE_MASK (0x7U)
#define BLK_CTRL_S_AONMIX_M7_1_CFG_TCM_SIZE_SHIFT (0U)
/*! TCM_SIZE - M7_1 TCM SIZE
 *  0b000..Regular TCM, 256KB ITCM, and 256KB DTCM
 *  0b001..Double ITCM, 512KB ITCM
 *  0b010..Double DTCM, 512KB DTCM
 *  0b011..Reserved
 *  0b100..HALF ITCM, 128KB ITCM, and 384KB DTCM
 *  0b101..HALF DTCM, 384KB ITCM, and 128KB DTCM
 *  0b110..Reserved
 *  0b111..Reserved
 */
#define BLK_CTRL_S_AONMIX_M7_1_CFG_TCM_SIZE(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M7_1_CFG_TCM_SIZE_SHIFT)) & BLK_CTRL_S_AONMIX_M7_1_CFG_TCM_SIZE_MASK)

#define BLK_CTRL_S_AONMIX_M7_1_CFG_WAIT_MASK     (0x10U)
#define BLK_CTRL_S_AONMIX_M7_1_CFG_WAIT_SHIFT    (4U)
/*! WAIT - M7_1 CPUWAIT */
#define BLK_CTRL_S_AONMIX_M7_1_CFG_WAIT(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M7_1_CFG_WAIT_SHIFT)) & BLK_CTRL_S_AONMIX_M7_1_CFG_WAIT_MASK)

#define BLK_CTRL_S_AONMIX_M7_1_CFG_CORECLK_FORCE_ON_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_M7_1_CFG_CORECLK_FORCE_ON_SHIFT (5U)
/*! CORECLK_FORCE_ON - Force CM7_1 core clock on in WAIT mode
 *  0b0..CM7_1 core clock is off in WAIT mode
 *  0b1..CM7_1 core clock is on in WAIT mode
 */
#define BLK_CTRL_S_AONMIX_M7_1_CFG_CORECLK_FORCE_ON(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M7_1_CFG_CORECLK_FORCE_ON_SHIFT)) & BLK_CTRL_S_AONMIX_M7_1_CFG_CORECLK_FORCE_ON_MASK)

#define BLK_CTRL_S_AONMIX_M7_1_CFG_HCLK_FORCE_ON_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_M7_1_CFG_HCLK_FORCE_ON_SHIFT (6U)
/*! HCLK_FORCE_ON - CM7_1 platform AHB clock enable
 *  0b0..AHB clock is not running (gated) when CM7_1 is sleeping and TCM is not accessible.
 *  0b1..AHB clock is running (enabled) when CM7_1 is sleeping and TCM is accessible.
 */
#define BLK_CTRL_S_AONMIX_M7_1_CFG_HCLK_FORCE_ON(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M7_1_CFG_HCLK_FORCE_ON_SHIFT)) & BLK_CTRL_S_AONMIX_M7_1_CFG_HCLK_FORCE_ON_MASK)
/*! @} */

/*! @name AXBS_AON_CTRL - AXBS_AON_CTRL */
/*! @{ */

#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_FORCE_ROUND_ROBIN_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_FORCE_ROUND_ROBIN_SHIFT (0U)
/*! FORCE_ROUND_ROBIN - AXBS_AON FORCE_ROUND_ROBIN
 *  0b0..Enable force round robin (default)
 *  0b1..Disable force round robin
 */
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_FORCE_ROUND_ROBIN(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_FORCE_ROUND_ROBIN_SHIFT)) & BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_FORCE_ROUND_ROBIN_MASK)

#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M0_HIGH_PRIORITY_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M0_HIGH_PRIORITY_SHIFT (1U)
/*! M0_HIGH_PRIORITY - M0 High Priority Control Bit
 *  0b0..Default priority
 *  0b1..High priority
 */
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M0_HIGH_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M0_HIGH_PRIORITY_SHIFT)) & BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M0_HIGH_PRIORITY_MASK)

#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M1_HIGH_PRIORITY_MASK (0x4U)
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M1_HIGH_PRIORITY_SHIFT (2U)
/*! M1_HIGH_PRIORITY - M1 High Priority Control Bit */
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M1_HIGH_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M1_HIGH_PRIORITY_SHIFT)) & BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M1_HIGH_PRIORITY_MASK)

#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M2_HIGH_PRIORITY_MASK (0x8U)
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M2_HIGH_PRIORITY_SHIFT (3U)
/*! M2_HIGH_PRIORITY - M2 High Priority Control Bit
 *  0b0..Default priority
 *  0b1..High priority
 */
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M2_HIGH_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M2_HIGH_PRIORITY_SHIFT)) & BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M2_HIGH_PRIORITY_MASK)

#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M3_HIGH_PRIORITY_MASK (0x10U)
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M3_HIGH_PRIORITY_SHIFT (4U)
/*! M3_HIGH_PRIORITY - M3 High Priority Control Bit
 *  0b0..Default priority
 *  0b1..High priority
 */
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M3_HIGH_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M3_HIGH_PRIORITY_SHIFT)) & BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M3_HIGH_PRIORITY_MASK)

#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M4_HIGH_PRIORITY_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M4_HIGH_PRIORITY_SHIFT (5U)
/*! M4_HIGH_PRIORITY - M4 High Priority Control Bit
 *  0b0..Default priority
 *  0b1..High priority
 */
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M4_HIGH_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M4_HIGH_PRIORITY_SHIFT)) & BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M4_HIGH_PRIORITY_MASK)

#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M5_HIGH_PRIORITY_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M5_HIGH_PRIORITY_SHIFT (6U)
/*! M5_HIGH_PRIORITY - M5 High Priority Control Bit
 *  0b0..Default priority
 *  0b1..High priority
 */
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M5_HIGH_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M5_HIGH_PRIORITY_SHIFT)) & BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M5_HIGH_PRIORITY_MASK)

#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M6_HIGH_PRIORITY_MASK (0x80U)
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M6_HIGH_PRIORITY_SHIFT (7U)
/*! M6_HIGH_PRIORITY - M6 High Priority Control Bit
 *  0b0..Default priority
 *  0b1..High priority
 */
#define BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M6_HIGH_PRIORITY(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M6_HIGH_PRIORITY_SHIFT)) & BLK_CTRL_S_AONMIX_AXBS_AON_CTRL_M6_HIGH_PRIORITY_MASK)
/*! @} */

/*! @name DAP_ACCESS_STKYBIT - Dap Access Sticky Bit */
/*! @{ */

#define BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_M33_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_M33_SHIFT (0U)
/*! M33 - M33 DAP_ACCESS_STKYBIT
 *  0b0..M33 core cannot be accessed by DAP
 *  0b1..M33 core can be accessed by DAP
 */
#define BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_M33(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_M33_SHIFT)) & BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_M33_MASK)

#define BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_A55_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_A55_SHIFT (1U)
/*! A55 - A55 DAP_ACCESS_STKYBIT
 *  0b0..A55 core cannot be accessed by DAP
 *  0b1..A55 core can be accessed by DAP
 */
#define BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_A55(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_A55_SHIFT)) & BLK_CTRL_S_AONMIX_DAP_ACCESS_STKYBIT_A55_MASK)
/*! @} */

/*! @name LP_HANDSHAKE_SENTINEL - Low power handshake enable register for ELE */
/*! @{ */

#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SENTINEL_ENABLE_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SENTINEL_ENABLE_SHIFT (0U)
/*! ENABLE - Low power handshake enable */
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SENTINEL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SENTINEL_ENABLE_SHIFT)) & BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SENTINEL_ENABLE_MASK)
/*! @} */

/*! @name LP_HANDSHAKE2_SENTINEL - Low power handshake enable register for ELE */
/*! @{ */

#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SENTINEL_ENABLE_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SENTINEL_ENABLE_SHIFT (0U)
/*! ENABLE - Low power handshake enable */
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SENTINEL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SENTINEL_ENABLE_SHIFT)) & BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SENTINEL_ENABLE_MASK)
/*! @} */

/*! @name LP_HANDSHAKE3_SENTINEL - Low power handshake enable register for ELE */
/*! @{ */

#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SENTINEL_ENABLE_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SENTINEL_ENABLE_SHIFT (0U)
/*! ENABLE - Low power handshake enable */
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SENTINEL_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SENTINEL_ENABLE_SHIFT)) & BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SENTINEL_ENABLE_MASK)
/*! @} */

/*! @name LP_HANDSHAKE_SM - Low power handshake enable register for system manager */
/*! @{ */

#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SM_ENABLE_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SM_ENABLE_SHIFT (0U)
/*! ENABLE - Low power handshake enable */
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SM_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SM_ENABLE_SHIFT)) & BLK_CTRL_S_AONMIX_LP_HANDSHAKE_SM_ENABLE_MASK)
/*! @} */

/*! @name LP_HANDSHAKE2_SM - Low power handshake enable register for system manager */
/*! @{ */

#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SM_ENABLE_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SM_ENABLE_SHIFT (0U)
/*! ENABLE - Low power handshake enable */
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SM_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SM_ENABLE_SHIFT)) & BLK_CTRL_S_AONMIX_LP_HANDSHAKE2_SM_ENABLE_MASK)
/*! @} */

/*! @name LP_HANDSHAKE3_SM - Low power handshake enable register for system manager */
/*! @{ */

#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SM_ENABLE_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SM_ENABLE_SHIFT (0U)
/*! ENABLE - Low power handshake enable */
#define BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SM_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SM_ENABLE_SHIFT)) & BLK_CTRL_S_AONMIX_LP_HANDSHAKE3_SM_ENABLE_MASK)
/*! @} */

/*! @name SM_LP_HANDSHAKE_STATUS - Register interface for system manager to react for the lp_handshake */
/*! @{ */

#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_ACK_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_ACK_SHIFT (0U)
/*! ack - acknowledge for the lp request
 *  0b0..No acknowledge
 *  0b1..Acknowledge
 */
#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_ACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_ACK_SHIFT)) & BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_ACK_MASK)

#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_STAT_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_STAT_SHIFT (1U)
/*! stat - Status for clock/reset/power
 *  0b0..Off
 *  0b1..On
 */
#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_STAT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_STAT_SHIFT)) & BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_STAT_MASK)

#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_IDX_MASK (0x1FCU)
#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_IDX_SHIFT (2U)
/*! idx - ID of the active lp request */
#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_IDX(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_IDX_SHIFT)) & BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_IDX_MASK)

#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_AUTOACK_MASK (0x200U)
#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_AUTOACK_SHIFT (9U)
/*! autoack - auto acknowlage enble bit
 *  0b0..Auto acknowledge disabled
 *  0b1..Auto acknowledge enabled
 */
#define BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_AUTOACK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_AUTOACK_SHIFT)) & BLK_CTRL_S_AONMIX_SM_LP_HANDSHAKE_STATUS_AUTOACK_MASK)
/*! @} */

/*! @name CA55_CPUWAIT - CPUWAIT settings for CA55 CPU */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU0_WAIT_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU0_WAIT_SHIFT (0U)
/*! CPU0_WAIT - Configure CPU0 in CPU WAIT mode
 *  0b0..Core works normally
 *  0b1..Core stops working
 */
#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU0_WAIT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU0_WAIT_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU0_WAIT_MASK)

#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU1_WAIT_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU1_WAIT_SHIFT (1U)
/*! CPU1_WAIT - Configure CPU1 in CPU WAIT mode
 *  0b0..Core works normally
 *  0b1..Core stops working
 */
#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU1_WAIT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU1_WAIT_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU1_WAIT_MASK)

#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU2_WAIT_MASK (0x4U)
#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU2_WAIT_SHIFT (2U)
/*! CPU2_WAIT - Configure CPU2 in CPU WAIT mode
 *  0b0..Core works normally
 *  0b1..Core stops working
 */
#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU2_WAIT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU2_WAIT_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU2_WAIT_MASK)

#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU3_WAIT_MASK (0x8U)
#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU3_WAIT_SHIFT (3U)
/*! CPU3_WAIT - Configure CPU3 in CPU WAIT mode
 *  0b0..Core works normally
 *  0b1..Core stops working
 */
#define BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU3_WAIT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU3_WAIT_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_CPUWAIT_CPU3_WAIT_MASK)
/*! @} */

/*! @name CA55_RVBARADDR0_L - CA55_RVBARADDR0_L */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_L_ADDR0_L_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_L_ADDR0_L_SHIFT (0U)
/*! ADDR0_L - CA55_RVBARADDR0_L */
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_L_ADDR0_L(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_L_ADDR0_L_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_L_ADDR0_L_MASK)
/*! @} */

/*! @name CA55_RVBARADDR0_H - CA55_RVBARADDR0_H */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_H_ADDR0_H_MASK (0x3FU)
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_H_ADDR0_H_SHIFT (0U)
/*! ADDR0_H - CA55_RVBARADDR0_H */
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_H_ADDR0_H(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_H_ADDR0_H_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_RVBARADDR0_H_ADDR0_H_MASK)
/*! @} */

/*! @name CA55_RVBARADDR1_L - CA55_RVBARADDR1_L */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_L_ADDR1_L_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_L_ADDR1_L_SHIFT (0U)
/*! ADDR1_L - CA55_RVBARADDR1_L */
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_L_ADDR1_L(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_L_ADDR1_L_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_L_ADDR1_L_MASK)
/*! @} */

/*! @name CA55_RVBARADDR1_H - CA55_RVBARADDR1_H */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_H_ADDR1_H_MASK (0x3FU)
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_H_ADDR1_H_SHIFT (0U)
/*! ADDR1_H - CA55_RVBARADDR1_H */
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_H_ADDR1_H(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_H_ADDR1_H_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_RVBARADDR1_H_ADDR1_H_MASK)
/*! @} */

/*! @name CA55_RVBARADDR2_L - CA55_RVBARADDR2_L */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_L_ADDR2_L_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_L_ADDR2_L_SHIFT (0U)
/*! ADDR2_L - CA55_RVBARADDR2_L */
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_L_ADDR2_L(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_L_ADDR2_L_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_L_ADDR2_L_MASK)
/*! @} */

/*! @name CA55_RVBARADDR2_H - CA55_RVBARADDR2_H */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_H_ADDR2_H_MASK (0x3FU)
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_H_ADDR2_H_SHIFT (0U)
/*! ADDR2_H - CA55_RVBARADDR2_H */
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_H_ADDR2_H(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_H_ADDR2_H_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_RVBARADDR2_H_ADDR2_H_MASK)
/*! @} */

/*! @name CA55_RVBARADDR3_L - CA55_RVBARADDR3_L */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_L_ADDR3_L_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_L_ADDR3_L_SHIFT (0U)
/*! ADDR3_L - CA55_RVBARADDR3_L */
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_L_ADDR3_L(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_L_ADDR3_L_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_L_ADDR3_L_MASK)
/*! @} */

/*! @name CA55_RVBARADDR3_H - CA55_RVBARADDR3_H */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_H_ADDR3_H_MASK (0x3FU)
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_H_ADDR3_H_SHIFT (0U)
/*! ADDR3_H - CA55_RVBARADDR3_H */
#define BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_H_ADDR3_H(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_H_ADDR3_H_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_RVBARADDR3_H_ADDR3_H_MASK)
/*! @} */

/*! @name S401_IRQ_MASK - Mask bits of ELE interrupt */
/*! @{ */

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET0_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET0_SHIFT (0U)
/*! noclk_fdet0 - noclk_fdet0
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET0_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET0_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET1_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET1_SHIFT (1U)
/*! noclk_fdet1 - noclk_fdet1
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET1_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET1_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET2_MASK (0x4U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET2_SHIFT (2U)
/*! noclk_fdet2 - noclk_fdet2
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET2_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET2_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET3_MASK (0x8U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET3_SHIFT (3U)
/*! noclk_fdet3 - noclk_fdet3
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET3_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_NOCLK_FDET3_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_32K_RESET_REQ_MASK (0x10U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_32K_RESET_REQ_SHIFT (4U)
/*! lmda_32k_reset_req - lmda_32k_reset_req
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_32K_RESET_REQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_32K_RESET_REQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_32K_RESET_REQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_RESET_REQ_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_RESET_REQ_SHIFT (5U)
/*! lmda_reset_req - lmda_reset_req
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_RESET_REQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_RESET_REQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_RESET_REQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_SYS_FAIL_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_SYS_FAIL_SHIFT (6U)
/*! lmda_sys_fail - System failure, reset chip
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_SYS_FAIL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_SYS_FAIL_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LMDA_SYS_FAIL_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LC_BRICKED_MASK (0x80U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LC_BRICKED_SHIFT (7U)
/*! lc_bricked - Lifecycle is in bricked state
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LC_BRICKED(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LC_BRICKED_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_LC_BRICKED_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_PUF_RESET_MASK (0x100U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_PUF_RESET_SHIFT (8U)
/*! puf_reset - puf_reset
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_PUF_RESET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_PUF_RESET_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_PUF_RESET_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_WDG_RESET_MASK (0x200U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_WDG_RESET_SHIFT (9U)
/*! wdg_reset - wdg_reset
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_WDG_RESET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_WDG_RESET_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_WDG_RESET_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_RX_FULL_MASK_MASK (0x400U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_RX_FULL_MASK_SHIFT (10U)
/*! mu6a_int_rx_full_mask - MU6A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_TX_EMPTY_MASK_MASK (0x800U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_TX_EMPTY_MASK_SHIFT (11U)
/*! mu6a_int_tx_empty_mask - MU6A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU6A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_RX_FULL_MASK_MASK (0x1000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_RX_FULL_MASK_SHIFT (12U)
/*! mu7a_int_rx_full_mask - MU7A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_TX_EMPTY_MASK_MASK (0x2000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_TX_EMPTY_MASK_SHIFT (13U)
/*! mu7a_int_tx_empty_mask - MU7A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU7A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_RX_FULL_MASK_MASK (0x4000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_RX_FULL_MASK_SHIFT (14U)
/*! mu8a_int_rx_full_mask - MU8A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_TX_EMPTY_MASK_MASK (0x8000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_TX_EMPTY_MASK_SHIFT (15U)
/*! mu8a_int_tx_empty_mask - MU8A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU8A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_RX_FULL_MASK_MASK (0x10000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_RX_FULL_MASK_SHIFT (16U)
/*! mu0a_int_rx_full_mask - MU0A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_TX_EMPTY_MASK_MASK (0x20000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_TX_EMPTY_MASK_SHIFT (17U)
/*! mu0a_int_tx_empty_mask - MU0A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU0A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_RX_FULL_MASK_MASK (0x40000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_RX_FULL_MASK_SHIFT (18U)
/*! mu1a_int_rx_full_mask - MU1A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_TX_EMPTY_MASK_MASK (0x80000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_TX_EMPTY_MASK_SHIFT (19U)
/*! mu1a_int_tx_empty_mask - MU1A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU1A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_RX_FULL_MASK_MASK (0x100000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_RX_FULL_MASK_SHIFT (20U)
/*! mu2a_int_rx_full_mask - MU2A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_TX_EMPTY_MASK_MASK (0x200000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_TX_EMPTY_MASK_SHIFT (21U)
/*! mu2a_int_tx_empty_mask - MU2A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU2A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_RX_FULL_MASK_MASK (0x400000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_RX_FULL_MASK_SHIFT (22U)
/*! mu3a_int_rx_full_mask - MU3A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_TX_EMPTY_MASK_MASK (0x800000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_TX_EMPTY_MASK_SHIFT (23U)
/*! mu3a_int_tx_empty_mask - MU3A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU3A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_RX_FULL_MASK_MASK (0x1000000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_RX_FULL_MASK_SHIFT (24U)
/*! mu4a_int_rx_full_mask - MU4A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_TX_EMPTY_MASK_MASK (0x2000000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_TX_EMPTY_MASK_SHIFT (25U)
/*! mu4a_int_tx_empty_mask - MU4A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU4A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_RX_FULL_MASK_MASK (0x4000000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_RX_FULL_MASK_SHIFT (26U)
/*! mu5a_int_rx_full_mask - MU5A interrupt Rx full
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_RX_FULL_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_RX_FULL_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_RX_FULL_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_TX_EMPTY_MASK_MASK (0x8000000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_TX_EMPTY_MASK_SHIFT (27U)
/*! mu5a_int_tx_empty_mask - MU5A interrupt Tx empty
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_TX_EMPTY_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_TX_EMPTY_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_MU5A_INT_TX_EMPTY_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_EVENT_SYS_MASK_MASK (0x10000000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_EVENT_SYS_MASK_SHIFT (28U)
/*! event_sys_mask - event_sys_mask
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_EVENT_SYS_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_EVENT_SYS_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_EVENT_SYS_MASK_MASK)

#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_OCOTP_CONT_EDC_ERR_MASK (0x20000000U)
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_OCOTP_CONT_EDC_ERR_SHIFT (29U)
/*! ocotp_cont_edc_err - event_sys_mask
 *  0b0..Unmask interrupt
 *  0b1..Mask interrupt
 */
#define BLK_CTRL_S_AONMIX_S401_IRQ_MASK_OCOTP_CONT_EDC_ERR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_IRQ_MASK_OCOTP_CONT_EDC_ERR_SHIFT)) & BLK_CTRL_S_AONMIX_S401_IRQ_MASK_OCOTP_CONT_EDC_ERR_MASK)
/*! @} */

/*! @name S401_RESET_REQ_MASK - Mask bits of ELE reset */
/*! @{ */

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET0_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET0_SHIFT (0U)
/*! noclk_fdet0 - noclk_fdet0 */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET0_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET0_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET1_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET1_SHIFT (1U)
/*! noclk_fdet1 - noclk_fdet1 */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET1_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET1_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET2_MASK (0x4U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET2_SHIFT (2U)
/*! noclk_fdet2 - noclk_fdet2 */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET2_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET2_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET3_MASK (0x8U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET3_SHIFT (3U)
/*! noclk_fdet3 - noclk_fdet3 */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET3_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_NOCLK_FDET3_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_SYS_RESET_REQ_MASK (0x10U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_SYS_RESET_REQ_SHIFT (4U)
/*! sys_reset_req - sys_reset_req */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_SYS_RESET_REQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_SYS_RESET_REQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_SYS_RESET_REQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_32K_RESET_REQ_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_32K_RESET_REQ_SHIFT (5U)
/*! lmda_32k_reset_req - lmda_32k_reset_req */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_32K_RESET_REQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_32K_RESET_REQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_32K_RESET_REQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_RESET_REQ_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_RESET_REQ_SHIFT (6U)
/*! lmda_reset_req - lmda_reset_req */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_RESET_REQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_RESET_REQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_RESET_REQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_SYS_FAIL_MASK (0x80U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_SYS_FAIL_SHIFT (7U)
/*! lmda_sys_fail - lmda_sys_fail */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_SYS_FAIL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_SYS_FAIL_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LMDA_SYS_FAIL_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LC_BRICKED_MASK (0x100U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LC_BRICKED_SHIFT (8U)
/*! lc_bricked - lc_bricked */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LC_BRICKED(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LC_BRICKED_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_LC_BRICKED_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_PUF_RESET_MASK (0x200U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_PUF_RESET_SHIFT (9U)
/*! puf_reset - puf_reset */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_PUF_RESET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_PUF_RESET_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_PUF_RESET_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_WDG_RESET_MASK (0x400U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_WDG_RESET_SHIFT (10U)
/*! wdg_reset - wdg_reset */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_WDG_RESET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_WDG_RESET_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_MASK_WDG_RESET_MASK)
/*! @} */

/*! @name S401_HALT_STATUS - ELE halt status register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_RESUME_ACK_HOLD_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_RESUME_ACK_HOLD_SHIFT (0U)
/*! SCM_RESUME_ACK_HOLD - scm_resume_ack_hold */
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_RESUME_ACK_HOLD(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_RESUME_ACK_HOLD_SHIFT)) & BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_RESUME_ACK_HOLD_MASK)

#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_HALT_ACK_HOLD_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_HALT_ACK_HOLD_SHIFT (1U)
/*! SCM_HALT_ACK_HOLD - scm_halt_ack_hold */
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_HALT_ACK_HOLD(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_HALT_ACK_HOLD_SHIFT)) & BLK_CTRL_S_AONMIX_S401_HALT_STATUS_SCM_HALT_ACK_HOLD_MASK)

#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_RESUME_ACK_IRQ_MASK (0x100U)
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_RESUME_ACK_IRQ_SHIFT (8U)
/*! DIS_RESUME_ACK_IRQ - IRQ RESUME MASK */
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_RESUME_ACK_IRQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_RESUME_ACK_IRQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_RESUME_ACK_IRQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_HALT_ACK_IRQ_MASK (0x200U)
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_HALT_ACK_IRQ_SHIFT (9U)
/*! DIS_HALT_ACK_IRQ - IRQ HALT MASK */
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_HALT_ACK_IRQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_HALT_ACK_IRQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_HALT_STATUS_DIS_HALT_ACK_IRQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_212_EN_MASK (0x400U)
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_212_EN_SHIFT (10U)
/*! IRQ_212_EN - IRQ RESUME ENABLE */
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_212_EN(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_212_EN_SHIFT)) & BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_212_EN_MASK)

#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_493_EN_MASK (0x800U)
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_493_EN_SHIFT (11U)
/*! IRQ_493_EN - IRQ HALT ENABLE */
#define BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_493_EN(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_493_EN_SHIFT)) & BLK_CTRL_S_AONMIX_S401_HALT_STATUS_IRQ_493_EN_MASK)
/*! @} */

/*! @name CA55_MODE - Control the boot mode of two ca55 cores */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_MODE_AA64NAA32_MASK (0x3FU)
#define BLK_CTRL_S_AONMIX_CA55_MODE_AA64NAA32_SHIFT (0U)
/*! AA64nAA32 - core0 initial mode control bit */
#define BLK_CTRL_S_AONMIX_CA55_MODE_AA64NAA32(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_MODE_AA64NAA32_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_MODE_AA64NAA32_MASK)
/*! @} */

/*! @name NMI_MASK - NMI MASK bits */
/*! @{ */

#define BLK_CTRL_S_AONMIX_NMI_MASK_CM33_MASK     (0x1U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_CM33_SHIFT    (0U)
/*! CM33 - CM33 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_CM33(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_CM33_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_CM33_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_CM7_MASK      (0x2U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_CM7_SHIFT     (1U)
/*! CM7 - CM7 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_CM7(x)        (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_CM7_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_CM7_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_CM7_1_MASK    (0x4U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_CM7_1_SHIFT   (2U)
/*! CM7_1 - CM7_1 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_CM7_1(x)      (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_CM7_1_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_CM7_1_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_NMI_PIN_MASK_MASK (0x8U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_NMI_PIN_MASK_SHIFT (3U)
/*! NMI_PIN_MASK - NMI PIN mask bit
 *  0b0..NMI pin is usable
 *  0b1..NMI pin is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_NMI_PIN_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_NMI_PIN_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_NMI_PIN_MASK_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG1_NMI_MASK_MASK (0x10U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG1_NMI_MASK_SHIFT (4U)
/*! WDG1_NMI_MASK - WDG1 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG1_NMI_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_WDG1_NMI_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_WDG1_NMI_MASK_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG2_NMI_MASK_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG2_NMI_MASK_SHIFT (5U)
/*! WDG2_NMI_MASK - WDG2 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG2_NMI_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_WDG2_NMI_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_WDG2_NMI_MASK_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG3_NMI_MASK_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG3_NMI_MASK_SHIFT (6U)
/*! WDG3_NMI_MASK - WDG3 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG3_NMI_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_WDG3_NMI_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_WDG3_NMI_MASK_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG4_NMI_MASK_MASK (0x80U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG4_NMI_MASK_SHIFT (7U)
/*! WDG4_NMI_MASK - WDG4 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG4_NMI_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_WDG4_NMI_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_WDG4_NMI_MASK_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG5_NMI_MASK_MASK (0x100U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG5_NMI_MASK_SHIFT (8U)
/*! WDG5_NMI_MASK - WDG5 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG5_NMI_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_WDG5_NMI_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_WDG5_NMI_MASK_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG6_NMI_MASK_MASK (0x200U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG6_NMI_MASK_SHIFT (9U)
/*! WDG6_NMI_MASK - WDG6 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG6_NMI_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_WDG6_NMI_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_WDG6_NMI_MASK_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG7_NMI_MASK_MASK (0x400U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG7_NMI_MASK_SHIFT (10U)
/*! WDG7_NMI_MASK - WDG7 NMI mask bit
 *  0b0..NMI is usable
 *  0b1..NMI is masked
 */
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG7_NMI_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_WDG7_NMI_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_WDG7_NMI_MASK_MASK)

#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG8_NMI_MASK_MASK (0x800U)
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG8_NMI_MASK_SHIFT (11U)
/*! WDG8_NMI_MASK - WDG8 NMI mask bit */
#define BLK_CTRL_S_AONMIX_NMI_MASK_WDG8_NMI_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_MASK_WDG8_NMI_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_MASK_WDG8_NMI_MASK_MASK)
/*! @} */

/*! @name NMI_CLR - NMI clear bit */
/*! @{ */

#define BLK_CTRL_S_AONMIX_NMI_CLR_CM33_MASK      (0x1U)
#define BLK_CTRL_S_AONMIX_NMI_CLR_CM33_SHIFT     (0U)
/*! CM33 - NMI clear bit */
#define BLK_CTRL_S_AONMIX_NMI_CLR_CM33(x)        (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_CLR_CM33_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_CLR_CM33_MASK)

#define BLK_CTRL_S_AONMIX_NMI_CLR_CM7_MASK       (0x2U)
#define BLK_CTRL_S_AONMIX_NMI_CLR_CM7_SHIFT      (1U)
/*! CM7 - CM7 */
#define BLK_CTRL_S_AONMIX_NMI_CLR_CM7(x)         (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_CLR_CM7_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_CLR_CM7_MASK)

#define BLK_CTRL_S_AONMIX_NMI_CLR_CM7_1_MASK     (0x4U)
#define BLK_CTRL_S_AONMIX_NMI_CLR_CM7_1_SHIFT    (2U)
/*! CM7_1 - CM7_1 */
#define BLK_CTRL_S_AONMIX_NMI_CLR_CM7_1(x)       (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_NMI_CLR_CM7_1_SHIFT)) & BLK_CTRL_S_AONMIX_NMI_CLR_CM7_1_MASK)
/*! @} */

/*! @name WDOG_ANY_MASK - Wdog any mask */
/*! @{ */

#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG1_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG1_SHIFT (0U)
/*! wdog1 - wdog1 to wdog_any mask bit
 *  0b0..Unmask
 *  0b1..Mask
 */
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG1_SHIFT)) & BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG1_MASK)

#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG2_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG2_SHIFT (1U)
/*! wdog2 - wdog2 to wdog_any mask bit
 *  0b0..Unmask
 *  0b1..Mask
 */
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG2_SHIFT)) & BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG2_MASK)

#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG3_MASK (0x4U)
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG3_SHIFT (2U)
/*! wdog3 - wdog3 to wdog_any mask bit
 *  0b0..Unmask
 *  0b1..Mask
 */
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG3_SHIFT)) & BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG3_MASK)

#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG4_MASK (0x8U)
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG4_SHIFT (3U)
/*! wdog4 - wdog4 to wdog_any mask bit
 *  0b0..Unmask
 *  0b1..Mask
 */
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG4_SHIFT)) & BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG4_MASK)

#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG5_MASK (0x10U)
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG5_SHIFT (4U)
/*! wdog5 - wdog5 to wdog_any mask bit
 *  0b0..Unmask
 *  0b1..Mask
 */
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG5_SHIFT)) & BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG5_MASK)

#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG6_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG6_SHIFT (5U)
/*! wdog6 - wdog6 to wdog_any mask bit
 *  0b0..Unmask
 *  0b1..Mask
 */
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG6_SHIFT)) & BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG6_MASK)

#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG7_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG7_SHIFT (6U)
/*! wdog7 - wdog7 to wdog_any mask bit
 *  0b0..Unmask
 *  0b1..Mask
 */
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG7_SHIFT)) & BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG7_MASK)

#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG8_MASK (0x80U)
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG8_SHIFT (7U)
/*! wdog8 - wdog8 to wdog_any mask bit
 *  0b0..Unmask
 *  0b1..Mask
 */
#define BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG8_SHIFT)) & BLK_CTRL_S_AONMIX_WDOG_ANY_MASK_WDOG8_MASK)
/*! @} */

/*! @name MISC_CFG - Miscellaneous Configure Register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_MISC_CFG_NETC_CFG_IERB_LOCK_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_MISC_CFG_NETC_CFG_IERB_LOCK_SHIFT (0U)
/*! netc_cfg_ierb_lock - netc.cfg_ierb_lock bit */
#define BLK_CTRL_S_AONMIX_MISC_CFG_NETC_CFG_IERB_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_MISC_CFG_NETC_CFG_IERB_LOCK_SHIFT)) & BLK_CTRL_S_AONMIX_MISC_CFG_NETC_CFG_IERB_LOCK_MASK)
/*! @} */

/*! @name SW_FAULTS - Software Generated Fault Register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_SW_FAULTS_FCCU_FLT_SWNCF_MASK (0xFFFU)
#define BLK_CTRL_S_AONMIX_SW_FAULTS_FCCU_FLT_SWNCF_SHIFT (0U)
/*! FCCU_FLT_SWNCF - FCCU_FLT_SWNCF bits */
#define BLK_CTRL_S_AONMIX_SW_FAULTS_FCCU_FLT_SWNCF(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_SW_FAULTS_FCCU_FLT_SWNCF_SHIFT)) & BLK_CTRL_S_AONMIX_SW_FAULTS_FCCU_FLT_SWNCF_MASK)
/*! @} */

/*! @name S401_GPO_STATUS - ELE gpo status register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_S401_GPO_STATUS_S401_GPO_8_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_S401_GPO_STATUS_S401_GPO_8_SHIFT (0U)
/*! S401_GPO_8 - ELE_GP0_8 */
#define BLK_CTRL_S_AONMIX_S401_GPO_STATUS_S401_GPO_8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_GPO_STATUS_S401_GPO_8_SHIFT)) & BLK_CTRL_S_AONMIX_S401_GPO_STATUS_S401_GPO_8_MASK)
/*! @} */

/*! @name SENTINEL_RST_REQ_STAT - ELE reset request status group a */
/*! @{ */

#define BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_A_MASK (0xFFFFU)
#define BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_A_SHIFT (0U)
/*! GROUP_A - GROUP_A */
#define BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_A(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_A_SHIFT)) & BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_A_MASK)

#define BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_B_MASK (0xFFFF0000U)
#define BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_B_SHIFT (16U)
/*! GROUP_B - GROUP_B */
#define BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_B(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_B_SHIFT)) & BLK_CTRL_S_AONMIX_SENTINEL_RST_REQ_STAT_GROUP_B_MASK)
/*! @} */

/*! @name SENTINEL_IRQ_REQ_STAT - ELE gpo status register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_SENTINEL_IRQ_REQ_STAT_GROUP_C_MASK (0xFFFFU)
#define BLK_CTRL_S_AONMIX_SENTINEL_IRQ_REQ_STAT_GROUP_C_SHIFT (0U)
/*! GROUP_C - GROUP_C */
#define BLK_CTRL_S_AONMIX_SENTINEL_IRQ_REQ_STAT_GROUP_C(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_SENTINEL_IRQ_REQ_STAT_GROUP_C_SHIFT)) & BLK_CTRL_S_AONMIX_SENTINEL_IRQ_REQ_STAT_GROUP_C_MASK)
/*! @} */

/*! @name M33_SYNC_CFG - M33_SYNC Configure Register */
/*! @{ */

#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_WAIT_MASK (0x4U)
#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_WAIT_SHIFT (2U)
/*! WAIT - M33 CPU WAIT */
#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_WAIT(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M33_SYNC_CFG_WAIT_SHIFT)) & BLK_CTRL_S_AONMIX_M33_SYNC_CFG_WAIT_MASK)

#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_TCM_SIZE_MASK (0x18U)
#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_TCM_SIZE_SHIFT (3U)
/*! TCM_SIZE - M33 TCM SIZE
 *  0b00..Regular TCM, 256KB Code TCM and 256KB Sys TCM
 *  0b01..Double Code TCM, 512KB Code TCM
 *  0b10..Double Sys TCM, 512KB Sys TCM
 *  0b11..Reserved
 */
#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_TCM_SIZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M33_SYNC_CFG_TCM_SIZE_SHIFT)) & BLK_CTRL_S_AONMIX_M33_SYNC_CFG_TCM_SIZE_MASK)

#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_CODE_OCSRAM_SIZE_MASK (0x60U)
#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_CODE_OCSRAM_SIZE_SHIFT (5U)
/*! CODE_OCSRAM_SIZE - M33 OCSRAM SIZE
 *  0b00..0 Code OCSRAM (Extended Code TCM) and 1.5 MByte System OCSRAM
 *  0b01..0.5 MByte Code OCSRAM (Extended Code TCM) and 1 MByte System OCSRAM
 *  0b10..1 MByte Code OCSRAM (Extended Code TCM) and 0.5 MByte System OCSRAM
 *  0b11..Reserved
 */
#define BLK_CTRL_S_AONMIX_M33_SYNC_CFG_CODE_OCSRAM_SIZE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_M33_SYNC_CFG_CODE_OCSRAM_SIZE_SHIFT)) & BLK_CTRL_S_AONMIX_M33_SYNC_CFG_CODE_OCSRAM_SIZE_MASK)
/*! @} */

/*! @name INITSVTOR_SYNC - M33_sync restart secure address */
/*! @{ */

#define BLK_CTRL_S_AONMIX_INITSVTOR_SYNC_M33_SYNC_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_INITSVTOR_SYNC_M33_SYNC_SHIFT (0U)
/*! m33_sync - INITSVTOR */
#define BLK_CTRL_S_AONMIX_INITSVTOR_SYNC_M33_SYNC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_INITSVTOR_SYNC_M33_SYNC_SHIFT)) & BLK_CTRL_S_AONMIX_INITSVTOR_SYNC_M33_SYNC_MASK)
/*! @} */

/*! @name INITNSVTOR_SYNC - M33_sync restart non-secure address */
/*! @{ */

#define BLK_CTRL_S_AONMIX_INITNSVTOR_SYNC_M33_SYNC_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_INITNSVTOR_SYNC_M33_SYNC_SHIFT (0U)
/*! m33_sync - INITSVTOR */
#define BLK_CTRL_S_AONMIX_INITNSVTOR_SYNC_M33_SYNC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_INITNSVTOR_SYNC_M33_SYNC_SHIFT)) & BLK_CTRL_S_AONMIX_INITNSVTOR_SYNC_M33_SYNC_MASK)
/*! @} */

/*! @name S401_RESET_REQ_LOCK - Lock bits of ELE reset */
/*! @{ */

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET0_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET0_SHIFT (0U)
/*! noclk_fdet0 - noclk_fdet0 */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET0_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET0_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET1_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET1_SHIFT (1U)
/*! noclk_fdet1 - noclk_fdet1 */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET1_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET1_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET2_MASK (0x4U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET2_SHIFT (2U)
/*! noclk_fdet2 - noclk_fdet2 */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET2_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET2_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET3_MASK (0x8U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET3_SHIFT (3U)
/*! noclk_fdet3 - noclk_fdet3 */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET3_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_NOCLK_FDET3_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_SYS_RESET_REQ_MASK (0x10U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_SYS_RESET_REQ_SHIFT (4U)
/*! sys_reset_req - sys_reset_req */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_SYS_RESET_REQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_SYS_RESET_REQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_SYS_RESET_REQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_32K_RESET_REQ_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_32K_RESET_REQ_SHIFT (5U)
/*! lmda_32k_reset_req - lmda_32k_reset_req */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_32K_RESET_REQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_32K_RESET_REQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_32K_RESET_REQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_RESET_REQ_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_RESET_REQ_SHIFT (6U)
/*! lmda_reset_req - lmda_reset_req */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_RESET_REQ(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_RESET_REQ_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_RESET_REQ_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_SYS_FAIL_MASK (0x80U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_SYS_FAIL_SHIFT (7U)
/*! lmda_sys_fail - lmda_sys_fail */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_SYS_FAIL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_SYS_FAIL_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LMDA_SYS_FAIL_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LC_BRICKED_MASK (0x100U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LC_BRICKED_SHIFT (8U)
/*! lc_bricked - lc_bricked */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LC_BRICKED(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LC_BRICKED_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_LC_BRICKED_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_PUF_RESET_MASK (0x200U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_PUF_RESET_SHIFT (9U)
/*! puf_reset - puf_reset */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_PUF_RESET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_PUF_RESET_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_PUF_RESET_MASK)

#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_WDG_RESET_MASK (0x400U)
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_WDG_RESET_SHIFT (10U)
/*! wdg_reset - wdg_reset */
#define BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_WDG_RESET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_WDG_RESET_SHIFT)) & BLK_CTRL_S_AONMIX_S401_RESET_REQ_LOCK_WDG_RESET_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK0 - CM33_SYNC_IRQ_MASK0 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK0_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK0_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK0_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK0_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK0_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK1 - CM33_SYNC_IRQ_MASK1 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK1_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK1_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK1_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK1_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK1_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK2 - CM33_SYNC_IRQ_MASK2 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK2_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK2_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK2_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK2_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK2_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK3 - CM33_SYNC_IRQ_MASK3 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK3_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK3_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK3_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK3_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK3_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK4 - CM33_SYNC_IRQ_MASK4 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK4_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK4_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK4_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK4_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK4_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK5 - CM33_SYNC_IRQ_MASK5 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK5_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK5_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK5_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK5_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK5_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK6 - CM33_SYNC_IRQ_MASK6 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK6_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK6_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK6_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK6_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK6_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK7 - CM33_SYNC_IRQ_MASK7 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK7_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK7_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK7_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK7_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK7_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK8 - CM33_SYNC_IRQ_MASK8 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK8_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK8_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK8_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK8_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK8_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK9 - CM33_SYNC_IRQ_MASK9 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK9_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK9_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK9_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK9_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK9_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK10 - CM33_SYNC_IRQ_MASK10 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK10_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK10_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK10_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK10_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK10_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK11 - CM33_SYNC_IRQ_MASK11 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK11_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK11_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK11_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK11_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK11_M_MASK)
/*! @} */

/*! @name CM33_SYNC_IRQ_MASK12 - CM33_SYNC_IRQ_MASK12 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK12_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK12_M_SHIFT (0U)
/*! m - CM33_SYNC IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK12_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK12_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_SYNC_IRQ_MASK12_M_MASK)
/*! @} */

/*! @name CM33_STEER_IRQ_MASK0 - CM33_STEER_IRQ_MASK0 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK0_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK0_M_SHIFT (0U)
/*! m - CM33_STEER IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK0_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK0_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK0_M_MASK)
/*! @} */

/*! @name CM33_STEER_IRQ_MASK1 - CM33_STEER_IRQ_MASK1 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK1_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK1_M_SHIFT (0U)
/*! m - CM33_STEER IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK1_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK1_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK1_M_MASK)
/*! @} */

/*! @name CM33_STEER_IRQ_MASK2 - CM33_STEER_IRQ_MASK2 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK2_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK2_M_SHIFT (0U)
/*! m - CM33_STEER IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK2_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK2_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK2_M_MASK)
/*! @} */

/*! @name CM33_STEER_IRQ_MASK3 - CM33_STEER_IRQ_MASK3 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK3_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK3_M_SHIFT (0U)
/*! m - CM33_STEER IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK3_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK3_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK3_M_MASK)
/*! @} */

/*! @name CM33_STEER_IRQ_MASK4 - CM33_STEER_IRQ_MASK4 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK4_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK4_M_SHIFT (0U)
/*! m - CM33_STEER IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK4_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK4_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK4_M_MASK)
/*! @} */

/*! @name CM33_STEER_IRQ_MASK5 - CM33_STEER_IRQ_MASK5 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK5_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK5_M_SHIFT (0U)
/*! m - CM33_STEER IRQ MASK */
#define BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK5_M(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK5_M_SHIFT)) & BLK_CTRL_S_AONMIX_CM33_STEER_IRQ_MASK5_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK15 - CA55_IRQ_MASK15 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK15_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK15_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK15_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK15_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK15_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK16 - CA55_IRQ_MASK16 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK16_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK16_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK16_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK16_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK16_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK17 - CA55_IRQ_MASK17 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK17_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK17_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK17_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK17_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK17_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK18 - CA55_IRQ_MASK18 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK18_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK18_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK18_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK18_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK18_M_MASK)
/*! @} */

/*! @name CA55_IRQ_MASK19 - CA55_IRQ_MASK19 */
/*! @{ */

#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK19_M_MASK (0xFFFFFFFFU)
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK19_M_SHIFT (0U)
/*! m - CA55 IRQ MASK */
#define BLK_CTRL_S_AONMIX_CA55_IRQ_MASK19_M(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_CA55_IRQ_MASK19_M_SHIFT)) & BLK_CTRL_S_AONMIX_CA55_IRQ_MASK19_M_MASK)
/*! @} */

/*! @name VDET_IRQ_MASK - VDET_IRQ_MASK */
/*! @{ */

#define BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_HVD_IRQ_MASK_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_HVD_IRQ_MASK_SHIFT (0U)
/*! vdet_hvd_irq_mask - vdet_hvd_irq_mask */
#define BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_HVD_IRQ_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_HVD_IRQ_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_HVD_IRQ_MASK_MASK)

#define BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_LVD_IRQ_MASK_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_LVD_IRQ_MASK_SHIFT (1U)
/*! vdet_lvd_irq_mask - vdet_lvd_irq_mask */
#define BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_LVD_IRQ_MASK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_LVD_IRQ_MASK_SHIFT)) & BLK_CTRL_S_AONMIX_VDET_IRQ_MASK_VDET_LVD_IRQ_MASK_MASK)
/*! @} */

/*! @name FORCE_ON_OFF_1 - force_on_off and force_on_off_sel for IPCs */
/*! @{ */

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL_MASK (0x1U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL_SHIFT (0U)
/*! imx95_ipc_clk_ASYNCDOM_osc24mhz_sentinel - imx95_ipc_clk_ASYNCDOM_osc24mhz_sentinel */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL_MASK (0x2U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL_SHIFT (1U)
/*! sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sentinel - sel_imx95_ipc_clk_ASYNCDOM_osc24mhz_sentinel */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_ASYNCDOM_OSC24MHZ_SENTINEL_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_MASK (0x4U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SHIFT (2U)
/*! imx95_ipc_clk_SECDOM_sentinel_clk - imx95_ipc_clk_SECDOM_sentinel_clk */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_MASK (0x8U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SHIFT (3U)
/*! sel_imx95_ipc_clk_SECDOM_sentinel_clk - sel_imx95_ipc_clk_SECDOM_sentinel_clk */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA_MASK (0x10U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA_SHIFT (4U)
/*! imx95_ipc_clk_SECDOM_sentinel_clk_infra - imx95_ipc_clk_SECDOM_sentinel_clk_infra */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA_MASK (0x20U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA_SHIFT (5U)
/*! sel_imx95_ipc_clk_SECDOM_sentinel_clk_infra - sel_imx95_ipc_clk_SECDOM_sentinel_clk_infra */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_INFRA_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_MASK (0x40U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_SHIFT (6U)
/*! imx95_ipc_clk_SECDOM_sentinel_clk_sentinel - imx95_ipc_clk_SECDOM_sentinel_clk_sentinel */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_MASK (0x80U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_SHIFT (7U)
/*! sel_imx95_ipc_clk_SECDOM_sentinel_clk_sentinel - sel_imx95_ipc_clk_SECDOM_sentinel_clk_sentinel */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA_MASK (0x100U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA_SHIFT (8U)
/*! imx95_ipc_clk_SECDOM_sentinel_clk_sentinel_infra - imx95_ipc_clk_SECDOM_sentinel_clk_sentinel_infra */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA_MASK (0x200U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA_SHIFT (9U)
/*! sel_imx95_ipc_clk_SECDOM_sentinel_clk_sentinel_infra - sel_imx95_ipc_clk_SECDOM_sentinel_clk_sentinel_infra */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SECDOM_SENTINEL_CLK_SENTINEL_INFRA_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL_MASK (0x400U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL_SHIFT (10U)
/*! imx95_ipc_clk_SYSDOM_bus_aon_clk_sentinel - imx95_ipc_clk_SYSDOM_bus_aon_clk_sentinel */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL_MASK (0x800U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL_SHIFT (11U)
/*! sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sentinel - sel_imx95_ipc_clk_SYSDOM_bus_aon_clk_sentinel */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_BUS_AON_CLK_SENTINEL_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL_MASK (0x1000U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL_SHIFT (12U)
/*! imx95_ipc_clk_SYSDOM_m33_clk_sentinel - imx95_ipc_clk_SYSDOM_m33_clk_sentinel */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL_MASK)

#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL_MASK (0x2000U)
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL_SHIFT (13U)
/*! sel_imx95_ipc_clk_SYSDOM_m33_clk_sentinel - sel_imx95_ipc_clk_SYSDOM_m33_clk_sentinel */
#define BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL_SHIFT)) & BLK_CTRL_S_AONMIX_FORCE_ON_OFF_1_SEL_IMX95_IPC_CLK_SYSDOM_M33_CLK_SENTINEL_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group BLK_CTRL_S_AONMIX_Register_Masks */


/*!
 * @}
 */ /* end of group BLK_CTRL_S_AONMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* BLK_CTRL_S_AONMIX_H_ */

