Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,712
design__instance__area,12559.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005000435630790889
power__switching__total,0.00011194856051588431
power__leakage__total,0.000001160938495559094
power__total,0.0006131530972197652
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25820341040538797
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25860087025944467
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10745049598659917
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.499463040618954
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107450
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.345058
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2665454321593206
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2685435561044005
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6033111403445177
timing__setup__ws__corner:nom_slow_1p08V_125C,11.14034318548974
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.603311
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.383541
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26078465125506833
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2623534241888072
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2887716258961304
timing__setup__ws__corner:nom_typ_1p20V_25C,11.362241247251227
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.288772
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.646469
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25820341040538797
clock__skew__worst_setup,0.25860087025944467
timing__hold__ws,0.10745049598659917
timing__setup__ws,11.14034318548974
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107450
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.383541
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,712
design__instance__area__stdcell,12559.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.433954
design__instance__utilization__stdcell,0.433954
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,10
design__instance__area__class:buffer,72.576
design__instance__count__class:inverter,15
design__instance__area__class:inverter,83.4624
design__instance__count__class:sequential_cell,107
design__instance__area__class:sequential_cell,5047.66
design__instance__count__class:multi_input_combinational_cell,327
design__instance__area__class:multi_input_combinational_cell,3568.92
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,231
design__instance__area__class:timing_repair_buffer,3605.21
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,15634.3
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,5
design__instance__area__class:clock_inverter,27.216
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,199
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,833
route__net__special,2
route__drc_errors__iter:0,278
route__wirelength__iter:0,16295
route__drc_errors__iter:1,84
route__wirelength__iter:1,16263
route__drc_errors__iter:2,100
route__wirelength__iter:2,16156
route__drc_errors__iter:3,41
route__wirelength__iter:3,16106
route__drc_errors__iter:4,20
route__wirelength__iter:4,16090
route__drc_errors__iter:5,0
route__wirelength__iter:5,16089
route__drc_errors,0
route__wirelength,16089
route__vias,4075
route__vias__singlecut,4075
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,370.29
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,108
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,108
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,108
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,108
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000250905
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000256144
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000554994
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000256144
design_powergrid__voltage__worst,0.0000256144
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000256144
design_powergrid__drop__worst__net:VPWR,0.0000250905
design_powergrid__voltage__worst__net:VGND,0.0000256144
design_powergrid__drop__worst__net:VGND,0.0000256144
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000068399999999999997328287322517770263630154659040272235870361328125
ir__drop__worst,0.000025100000000000000240606146117983143994933925569057464599609375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
