INFO: [VRFC 10-163] Analyzing VHDL file "D:/Dev/CENG342/Lab_12/Lab_12.srcs/sim_1/new/ALU_Testbench.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'ALU_Testbench'
