WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500046 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5000046 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 33 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250047 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 7718638 heartbeat IPC: 3.678 cumulative IPC: 3.405 (Simulation time: 00 hr 00 min 52 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_int_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000001 cycles: 10624216 heartbeat IPC: 3.442 cumulative IPC: 3.429 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 50000004 cycles: 13514850 heartbeat IPC: 3.459 cumulative IPC: 3.441 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 16365196 heartbeat IPC: 3.508 cumulative IPC: 3.46 (Simulation time: 00 hr 01 min 53 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_int_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 19272826 heartbeat IPC: 3.439 cumulative IPC: 3.455 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 22164602 heartbeat IPC: 3.458 cumulative IPC: 3.456 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 90000004 cycles: 25013012 heartbeat IPC: 3.511 cumulative IPC: 3.464 (Simulation time: 00 hr 02 min 55 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_int_4.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000003 cycles: 27923089 heartbeat IPC: 3.436 cumulative IPC: 3.461 (Simulation time: 00 hr 03 min 15 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 30813095 heartbeat IPC: 3.46 cumulative IPC: 3.46 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 33650853 heartbeat IPC: 3.524 cumulative IPC: 3.467 (Simulation time: 00 hr 03 min 56 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_fp/compute_int_4.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000001 cycles: 28876817 cumulative IPC: 3.463 (Simulation time: 00 hr 04 min 06 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 28876817 cumulative IPC: 3.463 (Simulation time: 00 hr 04 min 06 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_fp/compute_int_4.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.463 instructions: 100000001 cycles: 28876817
CPU 0 Branch Prediction Accuracy: 95.6% MPKI: 3.179 Average ROB Occupancy at Mispredict: 46.92
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0.345
BRANCH_CONDITIONAL: 2.83
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00034
BRANCH_RETURN: 0

L1D TOTAL        ACCESS:   14105995 HIT:   13665227 MISS:     440768
L1D LOAD         ACCESS:   11571537 HIT:   11149436 MISS:     422101
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:    2534446 HIT:    2515786 MISS:      18660
L1D TRANSLATION  ACCESS:         12 HIT:          5 MISS:          7
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 4.567 cycles
L1I TOTAL        ACCESS:       7238 HIT:       7189 MISS:         49
L1I LOAD         ACCESS:       7238 HIT:       7189 MISS:         49
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 10.78 cycles
L2C TOTAL        ACCESS:     250253 HIT:     247693 MISS:       2560
L2C LOAD         ACCESS:     217182 HIT:     214658 MISS:       2524
L2C RFO          ACCESS:       6303 HIT:       6285 MISS:         18
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:      26761 HIT:      26747 MISS:         14
L2C TRANSLATION  ACCESS:          7 HIT:          3 MISS:          4
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 38.64 cycles
LLC TOTAL        ACCESS:       2945 HIT:       2419 MISS:        526
LLC LOAD         ACCESS:       2524 HIT:       2003 MISS:        521
LLC RFO          ACCESS:         18 HIT:         16 MISS:          2
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        399 HIT:        399 MISS:          0
LLC TRANSLATION  ACCESS:          4 HIT:          1 MISS:          3
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 90.25 cycles
cpu0_DTLB TOTAL        ACCESS:   12746260 HIT:   12739571 MISS:       6689
cpu0_DTLB LOAD         ACCESS:   12746260 HIT:   12739571 MISS:       6689
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.152 cycles
cpu0_ITLB TOTAL        ACCESS:       6243 HIT:       6034 MISS:        209
cpu0_ITLB LOAD         ACCESS:       6243 HIT:       6034 MISS:        209
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.148 cycles
cpu0_STLB TOTAL        ACCESS:       4066 HIT:       4054 MISS:         12
cpu0_STLB LOAD         ACCESS:       4066 HIT:       4054 MISS:         12
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 260.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        400
  ROW_BUFFER_MISS:        126
 AVG DBUS CONGESTED CYCLE: 3.448
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
