# vsim -do {read_write_3_register.ucdb; log -r /*;run -all; exit} -l read_write_3_register.log -voptargs=+acc work.read_write_3_register 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.read_write_3_register(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# read_write_3_register.ucdb 
# invalid command name "read_write_3_register.ucdb"
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: LENOVO  Hostname: DESKTOP-AN1R3ON  ProcessID: 24240
# 
#           Attempting to use alternate WLF file "./wlft4ytib1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft4ytib1
# 
# run -all 
# ==============================================================================
# ===========================Read_write_3_register_test_begin===================
# ==============================================================================
# 
# 
# ==============================================================================
# =========================Read_write_TDR_register_test_begin===================
# ==============================================================================
# 
# 
# at 190 start write data = 'h24 to address = 'h0
# at 200 acces phase of writing data
# write random value to TDR at 215
# at 230 start to read data at address 'h0
# at 265 end of read transfer
# at 265 wdata=36 rdata=36
# ====================================PASS=============================
# ==============================================================================
# =========================Read_write_TCR_register_test_begin===================
# ==============================================================================
# 
# 
# at 280 start write data = 'h81 to address = 'h1
# at 290 acces phase of writing data
# write random value to TCR at 305
# at 320 start to read data at address 'h1
# at 355 end of read transfer
# at 355 wdata=129 rdata=129
# ====================================PASS=============================
# ==============================================================================
# =========================Read_write_TDR_register_test_begin===================
# ==============================================================================
# 
# 
# ==============================================================================
# ============================TSR_read_write_test_begin=========================
# ==============================================================================
# TEST NO .01
# 
# at 540 start write data = 'hfc to address = 'h2
# at 550 acces phase of writing data
# write 8'b1111_1100 to TSR at 565
# at 580 start to read data at address 'h2
# at 615 end of read transfer
# at 615 wdata=252 rdata=0
# ====================================PASS=============================
# TEST NO .02
# 
# at 800 start write data = 'hfd to address = 'h2
# at 810 acces phase of writing data
# write 8'b1111_1101 to TSR at 825
# at 840 start to read data at address 'h2
# at 875 end of read transfer
# at 875 wdata=253 write to TSR is rdata=1
# ====================================PASS=============================
# TEST NO .03
# 
# at 1060 start write data = 'hfe to address = 'h2
# at 1070 acces phase of writing data
# write 8'b1111_1110 to TSR at 1085
# at 1100 start to read data at address 'h2
# at 1135 end of read transfer
# at 1135 wdata=254 write to TSR is rdata=2
# ====================================PASS=============================
# TEST NO .04
# 
# at 1320 start write data = 'hff to address = 'h2
# at 1330 acces phase of writing data
# write 8'b1111_1111 to TSR at 1345
# at 1360 start to read data at address 'h2
# at 1395 end of read transfer
# at 1395 wdata=255 write to TSR is rdata=0
# ====================================PASS=============================
# ===================================
# ================PASS===============
# ===================================
