5 14 fd41 51 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (ovl1.3.vcd) 2 -o (ovl1.3.cdd) 2 -v (ovl1.3.v) 2 -A (ovl) 2 -D (OVL_COVER_DEFAULT=15) 1 +libext+.vlib+ 2 -y (./ovl) 2 -I (./ovl) 2 -I (./ovl/vlog95) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 ovl1.3.v 1 34 1
1 clock 1 3 6000a 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 2 4 7000a 1 0 0 0 1 17 0 1 0 1 0 0
1 a 3 5 7000a 1 0 3 0 4 17 0 f 0 f f 0
1 width 4 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
3 0 clock_gen "main.clkgen" 0 ovl1.3.v 37 46 1
2 1 41 41 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
1 clock 5 38 103000d 1 0 0 0 1 17 0 1 0 1 1 0
4 1 1 0 0
3 1 clock_gen.u$1 "main.clkgen.u$1" 0 ovl1.3.v 41 44 1
2 2 42 42 100013 1 0 21004 0 0 1 16 0 0
2 3 42 42 8000c 0 1 1410 0 0 1 1 clock
2 4 42 42 80013 1 37 16 2 3
2 5 43 43 8000e 1 68 1002 0 0 1 18 0 1 0 0 0 0
2 6 43 43 110011 1 0 1008 0 0 32 48 1 0
2 7 43 43 100011 65 2c 900a 6 0 32 18 0 ffffffff 0 0 0 0
2 8 43 43 1c0020 32 1 101c 0 0 1 1 clock
2 9 43 43 1b001b 32 1b 102c 8 0 1 18 0 1 1 1 0 0
2 10 43 43 130017 0 1 1410 0 0 1 1 clock
2 11 43 43 130020 32 37 3e 9 10
4 11 6 7 7
4 7 0 11 0
4 5 0 0 7
4 4 11 5 5
3 0 assert_zero_one_hot "main.foo" 0 ./ovl/assert_zero_one_hot.vlib 6 35 1
2 12 8 280 180018 1 0 1004 0 0 32 48 0 0
2 13 8 280 a0014 0 1 1410 0 0 32 33 error_count
2 14 8 280 a0018 1 37 16 12 13
2 15 9 281 180018 1 0 1004 0 0 32 48 0 0
2 16 9 281 a0014 0 1 1410 0 0 32 33 cover_count
2 17 9 281 a0018 1 37 16 15 16
2 18 9 510 530056 1 0 21008 0 0 1 16 1 0
2 19 9 510 4c004f 1 0 21004 0 0 1 16 0 0
2 20 9 510 4a004a 1 0 1008 0 0 32 48 1 0
2 21 9 510 440048 1 32 1008 0 0 32 1 width
2 22 9 510 44004a 1 7 1208 20 21 32 18 0 ffffffff fffffffa 1 4 0
2 23 9 510 430051 1 25 1004 19 22 3 18 0 7 7 0 0 0
2 24 9 510 430056 1 31 1008 18 23 4 18 0 f e 1 0 0
2 25 9 510 420057 1 26 1008 24 0 4 18 0 f e 1 0 0
2 26 9 510 27002f 6 1 100c 0 0 4 1 test_expr
2 27 9 510 270057 7 7 128c 25 26 4 18 0 f e 1 e 1
2 28 9 510 150021 0 1 1410 0 0 4 1 dec_test_expr
2 29 9 510 150057 7 36 e 27 28
2 30 10 511 4c004f 1 0 21004 0 0 1 16 0 0
2 31 10 511 46004a 1 32 1008 0 0 32 1 width
2 32 10 511 450051 1 25 1004 30 31 4 18 0 f f 0 0 0
2 33 10 511 33003f 6 1 100c 0 0 4 1 dec_test_expr
2 34 10 511 27002f 6 1 100c 0 0 4 1 test_expr
2 35 10 511 27003f 6 8 201384 33 34 4 18 0 f f f 0 0
2 36 10 511 260051 7 11 201008 32 35 1 18 0 1 0 1 0 0
2 37 10 511 150021 0 1 1410 0 0 1 1 zoh_test_expr
2 38 10 511 150052 2 36 a 36 37
2 39 11 512 4c004f 1 0 21004 0 0 1 16 0 0
2 40 11 512 46004a 1 32 1008 0 0 32 1 width
2 41 11 512 450051 1 25 1004 39 40 4 18 0 f f 0 0 0
2 42 11 512 37003f 6 1 100c 0 0 4 1 test_expr
2 43 11 512 27002f 6 1 100c 0 0 4 1 test_expr
2 44 11 512 27003f 6 2 201244 42 43 4 18 0 f f 0 0 f
2 45 11 512 260051 7 11 201008 41 44 1 18 0 1 0 1 0 0
2 46 11 512 130021 0 1 1410 0 0 1 1 valid_test_expr
2 47 11 512 130052 2 36 a 45 46
2 48 78 579 140016 32 1 100c 0 0 1 1 clk
2 49 78 579 c0016 4c 27 100a 48 0 1 18 0 1 0 0 0 0
2 50 78 579 19001d 19 3d 5002 0 0 1 18 0 1 0 0 0 0 u$23
2 51 93 594 140016 32 1 100c 0 0 1 1 clk
2 52 93 594 c0016 4c 27 100a 51 0 1 18 0 1 0 0 0 0
2 53 93 594 19001d 19 3d 5002 0 0 1 18 0 1 0 0 0 0 u$27
2 54 110 611 440051 6 1 100c 0 0 4 1 prev_test_expr
2 55 110 611 37003f 6 1 100c 0 0 4 1 test_expr
2 56 110 611 370051 8 15 20100c 54 55 1 18 0 1 1 1 0 0
2 57 110 611 300030 1 0 1004 0 0 32 48 0 0
2 58 110 611 1a002c 1 32 1008 0 0 32 1 OVL_COVER_SANITY_ON
2 59 110 611 1a0030 1 e 201008 57 58 1 18 0 1 0 1 0 0
2 60 110 611 190052 9 18 20130c 56 59 1 18 0 1 0 1 1 0
2 61 110 611 90014 0 1 1410 0 0 1 1 fire_cover_1
2 62 110 611 90053 4 35 e 60 61
2 63 111 612 720086 5 1 100c 0 0 4 1 prev_one_hots_checked
2 64 111 612 5e006d 5 1 100c 0 0 4 1 one_hots_checked
2 65 111 612 5e0086 7 15 20100c 63 64 1 18 0 1 1 1 0 0
2 66 111 612 520055 1 0 21008 0 0 1 16 1 0
2 67 111 612 4c0050 1 32 1008 0 0 32 1 width
2 68 111 612 4b0057 1 25 1008 66 67 4 18 0 f 0 f 0 0
2 69 111 612 370046 5 1 100c 0 0 4 1 one_hots_checked
2 70 111 612 370057 6 11 20100c 68 69 1 18 0 1 1 1 0 0
2 71 111 612 300030 1 0 1004 0 0 32 48 0 0
2 72 111 612 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 73 111 612 1a0030 1 e 201008 71 72 1 18 0 1 0 1 0 0
2 74 111 612 190058 6 18 130c 70 73 1 18 0 1 0 1 1 0
2 75 111 612 190087 8 18 20138c 65 74 1 18 0 1 1 1 1 0
2 76 111 612 90014 0 1 1410 0 0 1 1 fire_cover_2
2 77 111 612 90088 4 35 e 75 76
2 78 112 613 700073 1 0 21004 0 0 1 16 0 0
2 79 112 613 6a006e 1 32 1008 0 0 32 1 width
2 80 112 613 690075 1 25 1004 78 79 4 18 0 f f 0 0 0
2 81 112 613 570064 6 1 100c 0 0 4 1 prev_test_expr
2 82 112 613 570075 7 15 20100c 80 81 1 18 0 1 1 1 0 0
2 83 112 613 4b004e 1 0 21004 0 0 1 16 0 0
2 84 112 613 450049 1 32 1008 0 0 32 1 width
2 85 112 613 440050 1 25 1004 83 84 4 18 0 f f 0 0 0
2 86 112 613 37003f 6 1 100c 0 0 4 1 test_expr
2 87 112 613 370050 7 11 20100c 85 86 1 18 0 1 1 1 0 0
2 88 112 613 300030 1 0 1004 0 0 32 48 0 0
2 89 112 613 1a002c 1 32 1008 0 0 32 1 OVL_COVER_CORNER_ON
2 90 112 613 1a0030 1 e 201008 88 89 1 18 0 1 0 1 0 0
2 91 112 613 190051 7 18 130c 87 90 1 18 0 1 0 1 1 0
2 92 112 613 190076 9 18 20138c 82 91 1 18 0 1 1 1 1 0
2 93 112 613 90014 0 1 1410 0 0 1 1 fire_cover_3
2 94 112 613 90077 4 35 e 92 93
1 clk 6 14 14 1 0 0 0 1 17 1 1 0 1 1 0
1 reset_n 7 14 19 1 0 0 0 1 17 1 1 0 1 0 0
1 test_expr 8 15 14 1 0 3 0 4 17 f f 0 f f 0
1 error_count 9 6 7000a 1 0 31 0 32 49 0 ffffffff 0 0 0 0
1 cover_count 10 7 7000a 1 0 31 0 32 49 0 ffffffff 0 7 3 0
1 dec_test_expr 11 9 60015 1 0 3 0 4 17 f f 0 f 7 0
1 zoh_test_expr 12 10 60015 1 0 0 0 1 17 1 1 0 0 0 0
1 valid_test_expr 13 11 60013 1 0 0 0 1 17 1 1 0 0 0 0
1 one_hots_checked 14 75 70017 1 0 3 0 4 17 0 f 0 f 0 0
1 prev_one_hots_checked 15 76 70012 1 0 3 0 4 17 0 f 0 f 0 0
1 prev_test_expr 16 77 70012 1 0 3 0 4 17 0 f 0 f f 0
1 fire_cover_1 17 92 60007 1 0 0 0 1 17 1 1 0 1 1 0
1 fire_cover_2 18 92 60015 1 0 0 0 1 17 1 1 0 1 1 0
1 fire_cover_3 19 92 60023 1 0 0 0 1 17 1 1 0 1 1 0
1 severity_level 20 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 width 21 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 property_type 22 0 c0000 1 0 31 0 32 17 0 0 0 0 0 0
1 msg 23 0 c0000 1 0 31 0 72 17 54494f4e 0 0 0 0 0 494f4c41 0 0 0 0 0 56 0 0 0 0 0
1 coverage_level 24 0 c0000 1 0 31 0 32 17 f 0 0 0 0 0
1 assert_name 25 0 c0000 1 0 31 0 152 17 5f484f54 0 0 0 0 0 5f4f4e45 0 0 0 0 0 5a45524f 0 0 0 0 0 4552545f 0 0 0 0 0 415353 0 0 0 0 0
1 OVL_COVER_SANITY_ON 26 0 c0000 1 0 31 0 32 17 1 0 0 0 0 0
1 OVL_COVER_BASIC_ON 27 0 c0000 1 0 31 0 32 17 2 0 0 0 0 0
1 OVL_COVER_CORNER_ON 28 0 c0000 1 0 31 0 32 17 4 0 0 0 0 0
1 OVL_COVER_STATISTIC_ON 29 0 c0000 1 0 31 0 32 17 8 0 0 0 0 0
4 14 1 0 0
4 17 1 0 0
4 29 f 29 29
4 38 f 38 38
4 47 f 47 47
4 50 6 49 0
4 49 1 50 0
4 53 6 52 0
4 52 1 53 0
4 62 f 62 62
4 77 f 77 77
4 94 f 94 94
3 3 assert_zero_one_hot.ovl_cover_t "main.foo.ovl_cover_t" 0 ./ovl/std_ovl_task.h 117 135 1
2 95 119 391 20006 7 3d 5002 0 0 1 18 0 1 0 0 0 0 u$19
1 cvr_msg 30 118 1000016 1 0 1023 0 1024 17 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 6110a13 20d0205 0 ffffffff ffffffff 0 2d2c1f1f 331f230d 0 ffffffff ffffffff 0 301a0f03 1f0d2812 0 ffffffff ffffffff 0 1b1b042b 1b211227 0 ffffffff ffffffff 0 617c6d7f 6108080c 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0 ffffffff ffffffff 0 0 0 0
4 95 11 0 0
3 1 assert_zero_one_hot.ovl_cover_t.u$19 "main.foo.ovl_cover_t.u$19" 0 ./ovl/std_ovl_task.h 119 134 1
2 96 122 394 210021 1 0 1008 0 0 32 48 1 0
2 97 122 394 13001d 5 1 101c 0 0 32 33 cover_count
2 98 122 394 130021 5 6 1298 96 97 32 50 0 ffffffff fffffffe 1 6 1
2 99 122 394 5000f 0 1 1410 0 0 32 33 cover_count
2 100 122 394 50021 7 37 3a 98 99
2 101 126 398 1d001e 1 0 1008 0 0 32 48 f 0
2 102 126 398 c0019 1 32 1008 0 0 32 1 coverage_level
2 103 126 398 c001e 1 e 1004 101 102 1 18 0 1 1 0 0 0
2 104 126 398 8001f 7 39 6 103 0
2 105 0 0 0 7 4e 1002 0 0 1 18 0 1 0 0 0 0
2 106 0 0 0 0 4e 1002 0 0 1 18 0 1 0 0 0 0
4 105 0 0 0
4 106 0 0 0
4 104 0 106 105
4 100 11 104 104
3 2 assert_zero_one_hot.ovl_fire_2state_f "main.foo.ovl_fire_2state_f" 0 ./ovl/std_ovl_task.h 157 170 1
2 107 160 432 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$20
1 ovl_fire_2state_f 31 157 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 32 158 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 107 11 0 0
3 1 assert_zero_one_hot.ovl_fire_2state_f.u$20 "main.foo.ovl_fire_2state_f.u$20" 0 ./ovl/std_ovl_task.h 160 169 1
2 108 162 434 60006 0 0 1810 0 0 32 48 0 0
2 109 161 433 a0016 0 32 1812 0 0 32 1 property_type
2 110 162 434 0 0 2d 1822 108 109 1 18 0 1 0 0 0 0
2 111 163 435 60006 0 0 1810 0 0 32 48 1 0
2 112 163 435 0 0 2d 1822 111 109 1 18 0 1 0 0 0 0
2 113 164 436 60006 0 0 1810 0 0 32 48 3 0
2 114 164 436 0 0 2d 1822 113 109 1 18 0 1 0 0 0 0
2 115 165 437 60006 0 0 1810 0 0 32 48 4 0
2 116 165 437 0 0 2d 1822 115 109 1 18 0 1 0 0 0 0
2 117 166 438 60006 0 0 1810 0 0 32 48 2 0
2 118 166 438 0 0 2d 1822 117 109 1 18 0 1 0 0 0 0
2 119 167 439 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 120 167 439 2f0032 0 0 21810 0 0 1 16 0 0
2 121 167 439 1b002b 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 122 167 439 1b0032 0 37 832 120 121
2 123 166 438 250028 0 0 21810 0 0 1 16 0 0
2 124 166 438 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 125 166 438 110028 0 37 832 123 124
2 126 165 437 1e0021 0 0 21810 0 0 1 16 1 0
2 127 165 437 a001a 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 128 165 437 a0021 0 37 832 126 127
2 129 163 435 250028 0 0 21810 0 0 1 16 1 0
2 130 163 435 110021 0 1 1c10 0 0 1 1 ovl_fire_2state_f
2 131 163 435 110028 0 37 832 129 130
4 122 0 0 0
4 119 0 122 0
4 125 0 0 0
4 118 0 125 119
4 128 0 0 0
4 116 0 128 118
4 114 0 128 116
4 131 0 0 0
4 112 0 131 114
4 110 11 131 112
3 2 assert_zero_one_hot.ovl_fire_xcheck_f "main.foo.ovl_fire_xcheck_f" 0 ./ovl/std_ovl_task.h 173 191 1
2 132 176 448 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$21
1 ovl_fire_xcheck_f 33 173 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 property_type 34 174 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 132 11 0 0
3 1 assert_zero_one_hot.ovl_fire_xcheck_f.u$21 "main.foo.ovl_fire_xcheck_f.u$21" 0 ./ovl/std_ovl_task.h 176 190 1
2 133 182 454 60006 0 0 1810 0 0 32 48 0 0
2 134 181 453 a0016 0 32 1812 0 0 32 1 property_type
2 135 182 454 0 0 2d 1822 133 134 1 18 0 1 0 0 0 0
2 136 183 455 60006 0 0 1810 0 0 32 48 1 0
2 137 183 455 0 0 2d 1822 136 134 1 18 0 1 0 0 0 0
2 138 184 456 60006 0 0 1810 0 0 32 48 3 0
2 139 184 456 0 0 2d 1822 138 134 1 18 0 1 0 0 0 0
2 140 185 457 60006 0 0 1810 0 0 32 48 4 0
2 141 185 457 0 0 2d 1822 140 134 1 18 0 1 0 0 0 0
2 142 186 458 60006 0 0 1810 0 0 32 48 2 0
2 143 186 458 0 0 2d 1822 142 134 1 18 0 1 0 0 0 0
2 144 187 459 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 145 187 459 2f0032 0 0 21810 0 0 1 16 0 0
2 146 187 459 1b002b 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 147 187 459 1b0032 0 37 832 145 146
2 148 186 458 250028 0 0 21810 0 0 1 16 0 0
2 149 186 458 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 150 186 458 110028 0 37 832 148 149
2 151 185 457 1e0021 0 0 21810 0 0 1 16 0 0
2 152 185 457 a001a 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 153 185 457 a0021 0 37 832 151 152
2 154 183 455 250028 0 0 21810 0 0 1 16 1 0
2 155 183 455 110021 0 1 1c10 0 0 1 1 ovl_fire_xcheck_f
2 156 183 455 110028 0 37 832 154 155
4 147 0 0 0
4 144 0 147 0
4 150 0 0 0
4 143 0 150 144
4 153 0 0 0
4 141 0 153 143
4 139 0 153 141
4 156 0 0 0
4 137 0 156 139
4 135 11 156 137
3 2 assert_zero_one_hot.ovl_fire_cover_f "main.foo.ovl_fire_cover_f" 0 ./ovl/std_ovl_task.h 193 208 1
2 157 196 468 20006 0 3d 5802 0 0 1 18 0 1 0 0 0 0 u$22
1 ovl_fire_cover_f 35 193 9000b 1 0 0 0 1 17 1 1 0 0 0 0
1 coverage_level 36 194 c 1 0 31 0 32 17 ffffffff ffffffff 0 0 0 0
4 157 11 0 0
3 1 assert_zero_one_hot.ovl_fire_cover_f.u$22 "main.foo.ovl_fire_cover_f.u$22" 0 ./ovl/std_ovl_task.h 196 207 1
2 158 197 469 17001a 0 0 21810 0 0 1 16 0 0
2 159 197 469 40013 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 160 197 469 4001a 0 37 832 158 159
2 161 199 471 60006 0 0 1810 0 0 32 48 1 0
2 162 198 470 a0017 0 32 1812 0 0 32 1 coverage_level
2 163 199 471 0 0 2d 1822 161 162 1 18 0 1 0 0 0 0
2 164 200 472 60006 0 0 1810 0 0 32 48 2 0
2 165 200 472 0 0 2d 1822 164 162 1 18 0 1 0 0 0 0
2 166 201 473 60006 0 0 1810 0 0 32 48 4 0
2 167 201 473 0 0 2d 1822 166 162 1 18 0 1 0 0 0 0
2 168 202 474 60006 0 0 1810 0 0 32 48 8 0
2 169 202 474 0 0 2d 1822 168 162 1 18 0 1 0 0 0 0
2 170 203 475 60007 0 0 1810 0 0 32 48 f 0
2 171 203 475 0 0 2d 1822 170 162 1 18 0 1 0 0 0 0
2 172 204 476 60006 0 0 1810 0 0 32 48 0 0
2 173 204 476 0 0 2d 1822 172 162 1 18 0 1 0 0 0 0
2 174 205 477 0 0 30 1802 0 0 1 18 0 1 0 0 0 0
2 175 205 477 2e0031 0 0 21810 0 0 1 16 0 0
2 176 205 477 1b002a 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 177 205 477 1b0031 0 37 832 175 176
2 178 204 476 200023 0 0 21810 0 0 1 16 0 0
2 179 204 476 d001c 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 180 204 476 d0023 0 37 832 178 179
2 181 203 475 220025 0 0 21810 0 0 1 16 1 0
2 182 203 475 f001e 0 1 1c10 0 0 1 1 ovl_fire_cover_f
2 183 203 475 f0025 0 37 832 181 182
4 177 0 0 0
4 174 0 177 0
4 180 0 0 0
4 173 0 180 174
4 183 0 0 0
4 171 0 183 173
4 169 0 183 171
4 167 0 183 169
4 165 0 183 167
4 163 0 183 165
4 160 11 163 163
3 1 assert_zero_one_hot.u$23 "main.foo.u$23" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 78 90 1
2 184 79 580 16001e 6 1 100c 0 0 4 1 test_expr
2 185 79 580 40011 0 1 1410 0 0 4 1 prev_test_expr
2 186 79 580 4001e 19 38 e 184 185
2 187 80 581 130016 1 0 21004 0 0 1 16 0 0
2 188 80 581 8000e 2 1 100c 0 0 1 1 reset_n
2 189 80 581 80016 2 11 100c 187 188 1 18 0 1 1 1 0 0
2 190 80 581 40017 19 39 e 189 0
2 191 84 585 9000d 14 3d 5002 0 0 1 18 0 1 0 0 0 0 u$25
2 192 80 581 19001d 5 3d 5002 0 0 1 18 0 1 0 0 0 0 u$24
4 191 0 0 0
4 192 0 0 0
4 190 0 192 191
4 186 11 190 190
3 1 assert_zero_one_hot.u$23.u$24 "main.foo.u$23.u$24" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 80 83 1
2 193 81 582 260029 1 0 21004 0 0 1 16 0 0
2 194 81 582 200024 1 32 1008 0 0 32 1 width
2 195 81 582 1f002b 1 25 1004 193 194 4 18 0 f f 0 0 0
2 196 81 582 b001a 0 1 1410 0 0 4 1 one_hots_checked
2 197 81 582 b002b 5 38 16 195 196
2 198 82 583 260029 1 0 21004 0 0 1 16 0 0
2 199 82 583 200024 1 32 1008 0 0 32 1 width
2 200 82 583 1f002b 1 25 1004 198 199 4 18 0 f f 0 0 0
2 201 82 583 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 202 82 583 6002b 5 38 16 200 201
4 202 0 0 0
4 197 11 202 202
3 1 assert_zero_one_hot.u$23.u$25 "main.foo.u$23.u$25" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 84 89 1
2 203 85 586 1d0029 1 1 1008 0 0 1 1 zoh_test_expr
2 204 85 586 a0018 1 1 1008 0 0 1 1 valid_test_expr
2 205 85 586 a0029 1 18 1208 203 204 1 18 0 1 0 0 1 0
2 206 85 586 6002a 14 39 a 205 0
2 207 88 589 1f002e 4 1 1008 0 0 4 1 one_hots_checked
2 208 88 589 6001a 0 1 1410 0 0 4 1 prev_one_hots_checked
2 209 88 589 6002e 14 38 a 207 208
2 210 85 586 2c0030 14 3d 5002 0 0 1 18 0 1 0 0 0 0 u$26
4 209 0 0 0
4 210 6 209 0
4 206 11 210 209
3 1 assert_zero_one_hot.u$23.u$25.u$26 "main.foo.u$23.u$25.u$26" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 85 87 1
2 211 86 587 2f0037 6 1 100c 0 0 4 1 test_expr
2 212 86 587 1c002b 4 1 1008 0 0 4 1 one_hots_checked
2 213 86 587 1c0037 6 9 1188 211 212 4 18 0 f f f e 0
2 214 86 587 80017 0 1 1410 0 0 4 1 one_hots_checked
2 215 86 587 80037 14 38 a 213 214
4 215 11 0 0
3 1 assert_zero_one_hot.u$27 "main.foo.u$27" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 93 108 1
2 216 94 595 130016 1 0 21004 0 0 1 16 0 0
2 217 94 595 8000e 2 1 100c 0 0 1 1 reset_n
2 218 94 595 80016 2 11 100c 216 217 1 18 0 1 1 1 0 0
2 219 94 595 40017 19 39 e 218 0
2 220 97 598 9000d 14 3d 5002 0 0 1 18 0 1 0 0 0 0 u$29
2 221 94 595 19001d 5 4e 1002 0 0 1 18 0 1 0 0 0 0
4 220 0 0 0
4 221 0 0 0
4 219 11 221 220
3 1 assert_zero_one_hot.u$27.u$29 "main.foo.u$27.u$29" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 97 107 1
2 222 98 599 a0015 3 1 100c 0 0 1 1 fire_cover_1
2 223 98 599 60016 14 39 e 222 0
2 224 101 602 a0015 3 1 100c 0 0 1 1 fire_cover_2
2 225 101 602 60016 14 39 e 224 0
2 226 104 605 a0015 3 1 100c 0 0 1 1 fire_cover_3
2 227 104 605 60016 14 39 e 226 0
2 228 104 605 18001c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$32
2 229 101 602 18001c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$31
2 230 98 599 18001c 5 3d 5002 0 0 1 18 0 1 0 0 0 0 u$30
4 228 0 0 0
4 227 0 228 0
4 229 6 227 0
4 225 0 229 227
4 230 6 225 0
4 223 11 230 225
3 1 assert_zero_one_hot.u$27.u$29.u$30 "main.foo.u$27.u$29.u$30" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 98 100 1
2 231 99 600 14002d 1 0 81008 0 0 192 16 65726564 0 20636f76 0 616e6765 0 725f6368 0 5f657870 0 74657374 0
2 232 99 600 14002d 1 47 8 231 0 ovl_cover_t.cvr_msg
2 233 99 600 8002e 5 3b 5002 0 232 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 233 11 0 0
3 1 assert_zero_one_hot.u$27.u$29.u$31 "main.foo.u$27.u$29.u$31" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 101 103 1
2 234 102 603 140031 1 0 81008 0 0 224 16 65726564 0 20636f76 0 636b6564 0 5f636865 0 686f7473 0 6f6e655f 0 616c6c5f 0
2 235 102 603 140031 1 47 8 234 0 ovl_cover_t.cvr_msg
2 236 102 603 80032 1 3b 5002 0 235 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 236 11 0 0
3 1 assert_zero_one_hot.u$27.u$29.u$32 "main.foo.u$27.u$29.u$32" 0 ./ovl/./vlog95/assert_zero_one_hot_logic.v 104 106 1
2 237 105 606 140030 1 0 81008 0 0 216 16 65726564 0 20636f76 0 65726f73 0 6c6c5f7a 0 70725f61 0 745f6578 0 746573 0
2 238 105 606 140030 1 47 8 237 0 ovl_cover_t.cvr_msg
2 239 105 606 80031 1 3b 5002 0 238 1024 18 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 0 ffffffff 0 0 0 0 ovl_cover_t
4 239 11 0 0
3 1 main.u$0 "main.u$0" 0 ovl1.3.v 15 32 1
