$date
	Sat Dec 24 16:10:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module lfsr_tb $end
$var wire 3 ! q [2:0] $end
$var reg 1 " clk $end
$var reg 3 # load [2:0] $end
$var reg 1 $ reset $end
$scope module L $end
$var wire 1 " clk $end
$var wire 3 % load [2:0] $end
$var wire 1 $ reset $end
$var reg 3 & Q [2:0] $end
$var reg 1 ' flag $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
b0 &
b111 %
1$
b111 #
0"
b0 !
$end
#5
1"
#10
0"
0$
#15
1'
b11 !
b11 &
1"
#20
0"
#25
b1 !
b1 &
1"
#30
0"
#35
b100 !
b100 &
1"
#40
0"
#45
b10 !
b10 &
1"
#50
0"
#55
b101 !
b101 &
1"
#60
0"
#65
b110 !
b110 &
1"
#70
0"
#75
b111 !
b111 &
1"
#80
0"
#85
b11 !
b11 &
1"
#90
0"
#95
b1 !
b1 &
1"
#100
0"
