DftSpecification(sys_spm_p,rtl1) {
  IjtagNetwork {
    HostScanInterface(tap) {
      Interface {
        tck : tck;
      }
      Tap(main) {
        HostIjtag(1) {
          Sib(sri) {
            Attributes {
              tessent_dft_function : scan_resource_instrument_host;
            }
            Sib(sri_ctrl) {
              Tdr(sri_ctrl) {
                Attributes {
                  tessent_dft_function : scan_resource_instrument_dft_control;
                }
              }
            }
          }
          Sib(sti) {
            Attributes {
              tessent_dft_function : scan_tested_instrument_host;
            }
            Tdr(sti_ctrl) {
              Attributes {
                tessent_dft_function : scan_tested_instrument_dft_control;
              }
            }
            Sib(mbist) {
            }
          }
        }
        HostBscan {
        }
      }
    }
  }
  MemoryBist {
    ijtag_host_interface : Sib(mbist);
    Controller(c1) {
      clock_domain_label : i_clk;
      Step {
        MemoryInterface(m1) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
        }
        ReusedMemoryInterface(m2) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m3) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m4) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m5) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m6) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m7) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m8) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m9) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m10) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m11) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m12) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m13) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m14) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m15) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m16) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
    Controller(c2) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m17) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m18) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m19) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m20) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m21) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m22) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m23) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m24) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m25) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m26) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m27) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m28) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m29) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m30) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m31) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m32) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
    Controller(c3) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m33) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m34) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m35) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m36) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m37) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m38) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m39) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m40) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m41) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m42) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m43) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m44) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m45) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m46) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m47) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m48) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
    Controller(c4) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m49) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m50) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m51) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m52) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m53) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m54) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m55) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m56) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m57) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m58) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m59) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m60) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[2].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m61) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m62) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m63) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m64) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[3].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
    Controller(c5) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m65) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m66) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m67) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m68) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m69) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m70) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m71) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m72) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m73) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m74) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m75) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m76) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m77) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m78) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m79) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m80) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[0].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
    Controller(c6) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m81) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m82) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m83) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m84) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m85) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m86) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m87) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m88) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m89) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m90) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m91) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m92) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m93) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m94) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m95) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m96) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[1].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
    Controller(c7) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m97) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m98) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m99) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m100) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m101) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m102) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m103) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m104) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m105) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m106) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m107) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m108) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m109) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m110) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m111) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m112) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[2].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
    Controller(c8) {
      clock_domain_label : i_clk;
      Step {
        ReusedMemoryInterface(m113) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m114) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m115) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m116) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m117) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m118) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m119) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m120) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[1].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m121) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m122) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m123) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m124) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[0].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
      Step {
        ReusedMemoryInterface(m125) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[1].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m126) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[0].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m127) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[2].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
        ReusedMemoryInterface(m128) {
          instance_name : u_sys_spm/u_spm/u_spm_mem/g_bank_inst[1].u_spm_mem_bank/g_sub_bank_inst[3].u_spm_mem_sub_bank/g_mini_bank_inst[3].u_spm_mem_mini_bank/g_sram_inst[0].u_tc_sram/gen_macro.u_macro;
          reused_interface_id : c1:m1;
        }
      }
    }
  }
  MemoryBisr {
    bisr_segment_order_file : sys_spm_p.bisr_segment_order;
  }
}
