----------------
; Command Info ;
----------------
Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 1.435 

Tcl Command:
    report_timing -setup -file timing_impl.log -npaths 20 -detail full_path

Options:
    -setup 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 

Delay Model:
    Slow 1100mV 85C Model

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.435 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.397     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
; 1.436 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 2.500        ; -0.396     ; 0.608      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y49_N109      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y50_N35       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y42_N109      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y42_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y43_N35       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y57_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y56_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y56_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y63_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y63_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Setup slack is 1.435 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.075                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.435                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.397 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y64_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.135   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.385 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   5.135 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.075   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.075   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y51_N69       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y51_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N52       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N18       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Setup slack is 1.436 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 3.640                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time ; 5.076                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack              ; 1.436                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 2.500  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.396 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.608  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 4     ; 3.032       ; 100        ; 0.000 ; 1.512 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 2     ; 0.608       ; 100        ; 0.228 ; 0.380 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.032   ; 3.032   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                        ;
;   1.520 ;   0.770 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                    ;
;   1.520 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                                         ;
;   1.520 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                                             ;
;   3.032 ;   1.512 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
; 3.640   ; 0.608   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.032 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_RDEN_DFF                     ;
;   3.260 ;   0.228 ; RR ; CELL ; 8      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|rden                                                                                                                                                                                                                                                                            ;
;   3.260 ;   0.000 ; RR ; IC   ; 1      ; IRFIFOUSERDES_X89_Y52_N35       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readenable                                                                                                                                                                                                                                                ;
;   3.640 ;   0.380 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.500   ; 2.500   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 5.136   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   2.500 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   2.500 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   2.500 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   2.500 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   3.187 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   3.187 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   3.187 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   4.386 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   5.136 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 5.076   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 5.076   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.188 

Tcl Command:
    report_timing -append -hold -file timing_impl.log -npaths 20 -detail full_path

Options:
    -hold 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.188 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.690      ; 0.878      ;
; 0.274 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.142      ; 0.416      ;
; 0.281 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.132      ; 0.413      ;
; 0.285 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]                                                                                                                                                                      ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.135      ; 0.420      ;
; 0.288 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.126      ; 0.414      ;
; 0.290 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]                                                                                                                                                                      ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.135      ; 0.425      ;
; 0.290 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                                 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16]                                                                                                                                                                      ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.129      ; 0.419      ;
; 0.292 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                           ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.125      ; 0.417      ;
; 0.292 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE                                                                                                                                                            ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.129      ; 0.421      ;
; 0.294 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                         ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                              ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.125      ; 0.419      ;
; 0.294 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE                                ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.132      ; 0.426      ;
; 0.294 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.125      ; 0.419      ;
; 0.295 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                                                                                                                                                 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24]                                                                                                                                                                      ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.129      ; 0.424      ;
; 0.296 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                                         ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]                                              ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.123      ; 0.419      ;
; 0.297 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                                                                                                                                       ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE                                                                                                                                                            ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.129      ; 0.426      ;
; 0.299 ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                                     ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]                                          ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.125      ; 0.424      ;
; 0.300 ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                                  ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                       ; sys_clk                                                                                                                                                                             ; sys_clk                                                                                                                                                                             ; 0.000        ; 0.129      ; 0.429      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                         ;
;   0.692 ;   0.692 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                     ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y49_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y49_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y49_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   1.520 ;   0.770  ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y49_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y49_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                                 ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y49_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                                 ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                         ;
;   0.692 ;   0.692 ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                     ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                                 ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y42_N25               ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y42_N25               ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y42_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                        ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                 ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                                 ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                                 ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                              ;
;   1.520 ;   0.770  ; RR ; CELL ; 7      ; LEVELINGDELAYCHAIN_X89_Y42_N112 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                          ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y42_N4       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y42_N11          ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                                 ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                                 ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y42_N11          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y56_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y56_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y56_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   1.520 ;   0.770  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y56_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y56_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y56_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.188 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; To Node            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
; Launch Clock       ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Latch Clock        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                  ;
; Data Arrival Time  ; 2.836                                                                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time ; 2.648                                                                                                                                                                                                                                                                                                                                                                                ;
; Slack              ; 0.188                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.690 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.878 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 1.958       ; 100        ; 0.000 ; 1.266 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 2     ; 0.878       ; 100        ; 0.035 ; 0.843 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 4     ; 3.476       ; 100        ; 0.000 ; 1.956 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                     ;
; 1.958   ; 1.958   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                                          ;
;   0.692 ;   0.000 ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                            ;
;   0.692 ;   0.000 ; RR ; IC   ; 10     ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|clk                                                                                                                                                                                                                                                              ;
;   1.958 ;   1.266 ; RR ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
; 2.836   ; 0.878   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                            ;
;   1.958 ;   0.000 ;    ; uTco ; 1      ; LFIFO_X89_Y63_N25             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo~LFIFO_OUT_OCT_LFIFO_DFF ;
;   1.993 ;   0.035 ; FF ; CELL ; 1      ; LFIFO_X89_Y63_N25             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo|octlfifo                                                                                                                                                                                                                                                         ;
;   1.993 ;   0.000 ; FF ; IC   ; 1      ; DDIOOECELL_X89_Y63_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|octreadcontrol                                                                                                                                                                                                                                          ;
;   2.836 ;   0.843 ; FR ; CELL ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF            ;
+---------+---------+----+------+--------+-------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                               ; latch edge time                                                                                                                                                                                                                                                                                                                                                           ;
; 2.648   ; 2.648    ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                 ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                       ;
;   0.750 ;   0.000  ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                     ;
;   1.520 ;   0.770  ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkin[0]                                                                                                                                                                                                                               ;
;   1.520 ;   0.000  ; RR ; CELL ; 7      ; CLKPHASESELECT_X89_Y63_N4     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs|clkout                                                                                                                                                                                                                                 ;
;   1.520 ;   0.000  ; RR ; IC   ; 1      ; DDIOOECELL_X89_Y63_N11        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe|clk                                                                                                                                                                                                                                          ;
;   3.476 ;   1.956  ; RR ; CELL ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
;   2.648 ;   -0.828 ;    ;      ;        ;                               ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                   ;
; 2.648   ; 0.000    ;    ;      ;        ;                               ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                         ;
; 2.648   ; 0.000    ;    ; uTh  ; 1      ; DDIOOECELL_X89_Y63_N11        ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|os_oct_ddio_oe~DFF ;
+---------+----------+----+------+--------+-------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.274 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.264                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.990                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.274                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.142 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.416 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.548       ; 53         ; 0.000 ; 2.098 ;
;    Cell                ;       ; 3     ; 2.300       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.261       ; 63         ; 0.000 ; 0.261 ;
;    Cell                ;       ; 3     ; 0.155       ; 37         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.063       ; 56         ; 0.000 ; 2.560 ;
;    Cell                ;       ; 3     ; 2.438       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.848   ; 4.848   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.272 ;   2.098 ; RR ; IC   ; 1      ; FF_X25_Y29_N44       ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.848 ;   0.576 ; RR ; CELL ; 1      ; FF_X25_Y29_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.264   ; 0.416   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.848 ;   0.000 ;    ; uTco ; 1      ; FF_X25_Y29_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.848 ;   0.000 ; FF ; CELL ; 1      ; FF_X25_Y29_N44       ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.109 ;   0.261 ; FF ; IC   ; 2      ; MLABCELL_X25_Y29_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~41|dataf                                                                                                                                                 ;
;   5.187 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X25_Y29_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~41|sumout                                                                                                                                                ;
;   5.187 ;   0.000 ; FF ; IC   ; 1      ; FF_X25_Y29_N43       ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                          ;
;   5.264 ;   0.077 ; FF ; CELL ; 1      ; FF_X25_Y29_N43       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.990   ; 4.990    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.818 ;   2.560  ; RR ; IC   ; 1      ; FF_X25_Y29_N43   ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.501 ;   0.683  ; RR ; CELL ; 1      ; FF_X25_Y29_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.990 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.990   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.990   ; 0.000    ;    ; uTh  ; 1      ; FF_X25_Y29_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Hold slack is 0.281 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.274                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.993                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.281                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.132 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.413 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.558       ; 53         ; 0.000 ; 2.108 ;
;    Cell                ;       ; 3     ; 2.303       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.251       ; 61         ; 0.000 ; 0.251 ;
;    Cell                ;       ; 3     ; 0.162       ; 39         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.073       ; 56         ; 0.000 ; 2.570 ;
;    Cell                ;       ; 3     ; 2.432       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.861   ; 4.861   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.282 ;   2.108 ; RR ; IC   ; 1      ; FF_X35_Y23_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.861 ;   0.579 ; RR ; CELL ; 1      ; FF_X35_Y23_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.274   ; 0.413   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.861 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y23_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.861 ;   0.000 ; FF ; CELL ; 1      ; FF_X35_Y23_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.112 ;   0.251 ; FF ; IC   ; 2      ; LABCELL_X35_Y23_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~37|dataf                                                                                                                                                 ;
;   5.190 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X35_Y23_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~37|sumout                                                                                                                                                ;
;   5.190 ;   0.000 ; FF ; IC   ; 1      ; FF_X35_Y23_N43      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                          ;
;   5.274 ;   0.084 ; FF ; CELL ; 1      ; FF_X35_Y23_N43      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 4.993   ; 4.993    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.828 ;   2.570  ; RR ; IC   ; 1      ; FF_X35_Y23_N43   ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.505 ;   0.677  ; RR ; CELL ; 1      ; FF_X35_Y23_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.993 ;   -0.512 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 4.993   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 4.993   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y23_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Hold slack is 0.285 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                        ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                        ;
; Data Arrival Time  ; 5.384                                                                                                                                                                                                          ;
; Data Required Time ; 5.099                                                                                                                                                                                                          ;
; Slack              ; 0.285                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.135 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.420 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 54         ; 0.000 ; 2.226 ;
;    Cell                ;       ; 3     ; 2.288       ; 46         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 61         ; 0.000 ; 0.258 ;
;    Cell                ;       ; 3     ; 0.162       ; 39         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.203       ; 57         ; 0.000 ; 2.700 ;
;    Cell                ;       ; 3     ; 2.416       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                               ;
; 4.964   ; 4.964   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                     ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                    ;
;   4.400 ;   2.226 ; RR ; IC   ; 1      ; FF_X35_Y48_N44      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[28]~DUPLICATE|clk                                                                                               ;
;   4.964 ;   0.564 ; RR ; CELL ; 1      ; FF_X35_Y48_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
; 5.384   ; 0.420   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                      ;
;   4.964 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y48_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
;   4.964 ;   0.000 ; FF ; CELL ; 1      ; FF_X35_Y48_N44      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[28]~DUPLICATE|q                                                                                                 ;
;   5.222 ;   0.258 ; FF ; IC   ; 2      ; LABCELL_X35_Y48_N42 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~97|dataf                                                                                                                 ;
;   5.300 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X35_Y48_N42 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~97|sumout                                                                                                                ;
;   5.300 ;   0.000 ; FF ; IC   ; 1      ; FF_X35_Y48_N43      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[28]|d                                                                                                           ;
;   5.384 ;   0.084 ; FF ; CELL ; 1      ; FF_X35_Y48_N43      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]           ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                      ;
; 5.099   ; 5.099    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                      ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                      ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                           ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                          ;
;   4.958 ;   2.700  ; RR ; IC   ; 1      ; FF_X35_Y48_N43   ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[28]|clk                                                                                               ;
;   5.619 ;   0.661  ; RR ; CELL ; 1      ; FF_X35_Y48_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28] ;
;   5.099 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                              ;
; 5.099   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                    ;
; 5.099   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y48_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Hold slack is 0.288 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.275                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.987                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.288                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.126 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.414 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.558       ; 53         ; 0.000 ; 2.108 ;
;    Cell                ;       ; 3     ; 2.303       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.251       ; 61         ; 0.000 ; 0.251 ;
;    Cell                ;       ; 3     ; 0.163       ; 39         ; 0.000 ; 0.085 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.073       ; 56         ; 0.000 ; 2.570 ;
;    Cell                ;       ; 3     ; 2.426       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.861   ; 4.861   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.282 ;   2.108 ; RR ; IC   ; 1      ; FF_X35_Y23_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.861 ;   0.579 ; RR ; CELL ; 1      ; FF_X35_Y23_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.275   ; 0.414   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.861 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y23_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.861 ;   0.000 ; FF ; CELL ; 1      ; FF_X35_Y23_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.112 ;   0.251 ; FF ; IC   ; 2      ; LABCELL_X35_Y23_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~37|dataf                                                                                                                                                 ;
;   5.190 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X35_Y23_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~37|sumout                                                                                                                                                ;
;   5.190 ;   0.000 ; FF ; IC   ; 1      ; FF_X35_Y23_N44      ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|d                                                                                                                                ;
;   5.275 ;   0.085 ; FF ; CELL ; 1      ; FF_X35_Y23_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 4.987   ; 4.987    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.828 ;   2.570  ; RR ; IC   ; 1      ; FF_X35_Y23_N44   ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   5.499 ;   0.671  ; RR ; CELL ; 1      ; FF_X35_Y23_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.987 ;   -0.512 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 4.987   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                          ;
; 4.987   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y23_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Hold slack is 0.290 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]           ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                        ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                        ;
; Data Arrival Time  ; 5.389                                                                                                                                                                                                          ;
; Data Required Time ; 5.099                                                                                                                                                                                                          ;
; Slack              ; 0.290                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.135 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.425 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 54         ; 0.000 ; 2.226 ;
;    Cell                ;       ; 3     ; 2.288       ; 46         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.162       ; 38         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.203       ; 57         ; 0.000 ; 2.700 ;
;    Cell                ;       ; 3     ; 2.416       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                               ;
; 4.964   ; 4.964   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                     ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                    ;
;   4.400 ;   2.226 ; RR ; IC   ; 1      ; FF_X35_Y48_N14      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[18]~DUPLICATE|clk                                                                                               ;
;   4.964 ;   0.564 ; RR ; CELL ; 1      ; FF_X35_Y48_N14      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
; 5.389   ; 0.425   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                      ;
;   4.964 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y48_N14      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
;   4.964 ;   0.000 ; FF ; CELL ; 1      ; FF_X35_Y48_N14      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[18]~DUPLICATE|q                                                                                                 ;
;   5.227 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X35_Y48_N12 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~57|dataf                                                                                                                 ;
;   5.305 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X35_Y48_N12 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~57|sumout                                                                                                                ;
;   5.305 ;   0.000 ; FF ; IC   ; 1      ; FF_X35_Y48_N13      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[18]|d                                                                                                           ;
;   5.389 ;   0.084 ; FF ; CELL ; 1      ; FF_X35_Y48_N13      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]           ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                      ;
; 5.099   ; 5.099    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                      ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                      ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                           ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                          ;
;   4.958 ;   2.700  ; RR ; IC   ; 1      ; FF_X35_Y48_N13   ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[18]|clk                                                                                               ;
;   5.619 ;   0.661  ; RR ; CELL ; 1      ; FF_X35_Y48_N13   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18] ;
;   5.099 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                              ;
; 5.099   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                    ;
; 5.099   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y48_N13   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Hold slack is 0.290 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                              ;
; Latch Clock        ; sys_clk                                                                                                                                                                                              ;
; Data Arrival Time  ; 5.383                                                                                                                                                                                                ;
; Data Required Time ; 5.093                                                                                                                                                                                                ;
; Slack              ; 0.290                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 54         ; 0.000 ; 2.226 ;
;    Cell                ;       ; 3     ; 2.288       ; 46         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 62         ; 0.000 ; 0.258 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.203       ; 57         ; 0.000 ; 2.700 ;
;    Cell                ;       ; 3     ; 2.410       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location           ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                    ; launch edge time                                                                                                                                                                                     ;
; 4.964   ; 4.964   ;    ;      ;        ;                    ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                    ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14           ; sys_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1   ; sys_clk~input|i                                                                                                                                                                                      ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1   ; sys_clk~input|o                                                                                                                                                                                      ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4         ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                           ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4         ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                          ;
;   4.400 ;   2.226 ; RR ; IC   ; 1      ; FF_X35_Y48_N8      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[16]|clk                                                                                               ;
;   4.964 ;   0.564 ; RR ; CELL ; 1      ; FF_X35_Y48_N8      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16] ;
; 5.383   ; 0.419   ;    ;      ;        ;                    ; data path                                                                                                                                                                                            ;
;   4.964 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y48_N8      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16] ;
;   4.964 ;   0.000 ; FF ; CELL ; 2      ; FF_X35_Y48_N8      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[16]|q                                                                                                 ;
;   5.222 ;   0.258 ; FF ; IC   ; 2      ; LABCELL_X35_Y48_N6 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~49|dataf                                                                                                       ;
;   5.301 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X35_Y48_N6 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~49|sumout                                                                                                      ;
;   5.301 ;   0.000 ; RR ; IC   ; 1      ; FF_X35_Y48_N8      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[16]|d                                                                                                 ;
;   5.383 ;   0.082 ; RR ; CELL ; 1      ; FF_X35_Y48_N8      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16] ;
+---------+---------+----+------+--------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                      ;
; 5.093   ; 5.093    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                      ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                      ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                           ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                          ;
;   4.958 ;   2.700  ; RR ; IC   ; 1      ; FF_X35_Y48_N8    ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[16]|clk                                                                                               ;
;   5.613 ;   0.655  ; RR ; CELL ; 1      ; FF_X35_Y48_N8    ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16] ;
;   5.093 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                              ;
; 5.093   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                    ;
; 5.093   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y48_N8    ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Hold slack is 0.292 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.265                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.973                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.292                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.125 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.417 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.548       ; 53         ; 0.000 ; 2.098 ;
;    Cell                ;       ; 3     ; 2.300       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.261       ; 63         ; 0.000 ; 0.261 ;
;    Cell                ;       ; 3     ; 0.156       ; 37         ; 0.000 ; 0.078 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.063       ; 56         ; 0.000 ; 2.560 ;
;    Cell                ;       ; 3     ; 2.421       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.848   ; 4.848   ;    ;      ;        ;                      ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14             ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1     ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.272 ;   2.098 ; RR ; IC   ; 1      ; FF_X25_Y29_N44       ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   4.848 ;   0.576 ; RR ; CELL ; 1      ; FF_X25_Y29_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; 5.265   ; 0.417   ;    ;      ;        ;                      ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.848 ;   0.000 ;    ; uTco ; 1      ; FF_X25_Y29_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.848 ;   0.000 ; FF ; CELL ; 1      ; FF_X25_Y29_N44       ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|q                                                                                                                                ;
;   5.109 ;   0.261 ; FF ; IC   ; 2      ; MLABCELL_X25_Y29_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~41|dataf                                                                                                                                                 ;
;   5.187 ;   0.078 ; FF ; CELL ; 2      ; MLABCELL_X25_Y29_N42 ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~41|sumout                                                                                                                                                ;
;   5.187 ;   0.000 ; FF ; IC   ; 1      ; FF_X25_Y29_N44       ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|d                                                                                                                                ;
;   5.265 ;   0.078 ; FF ; CELL ; 1      ; FF_X25_Y29_N44       ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+---------+----+------+--------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 4.973   ; 4.973    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.818 ;   2.560  ; RR ; IC   ; 1      ; FF_X25_Y29_N44   ; i_system_bd|mm_interconnect_1|adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   5.484 ;   0.666  ; RR ; CELL ; 1      ; FF_X25_Y29_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.973 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 4.973   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                          ;
; 4.973   ; 0.000    ;    ; uTh  ; 1      ; FF_X25_Y29_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:adc_pwm_gen_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Hold slack is 0.292 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                        ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                        ;
; Data Arrival Time  ; 5.385                                                                                                                                                                                                          ;
; Data Required Time ; 5.093                                                                                                                                                                                                          ;
; Slack              ; 0.292                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.421 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 54         ; 0.000 ; 2.226 ;
;    Cell                ;       ; 3     ; 2.288       ; 46         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 61         ; 0.000 ; 0.258 ;
;    Cell                ;       ; 3     ; 0.163       ; 39         ; 0.000 ; 0.085 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.203       ; 57         ; 0.000 ; 2.700 ;
;    Cell                ;       ; 3     ; 2.410       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                               ;
; 4.964   ; 4.964   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                     ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                    ;
;   4.400 ;   2.226 ; RR ; IC   ; 1      ; FF_X35_Y48_N44      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[28]~DUPLICATE|clk                                                                                               ;
;   4.964 ;   0.564 ; RR ; CELL ; 1      ; FF_X35_Y48_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
; 5.385   ; 0.421   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                      ;
;   4.964 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y48_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
;   4.964 ;   0.000 ; FF ; CELL ; 1      ; FF_X35_Y48_N44      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[28]~DUPLICATE|q                                                                                                 ;
;   5.222 ;   0.258 ; FF ; IC   ; 2      ; LABCELL_X35_Y48_N42 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~97|dataf                                                                                                                 ;
;   5.300 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X35_Y48_N42 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~97|sumout                                                                                                                ;
;   5.300 ;   0.000 ; FF ; IC   ; 1      ; FF_X35_Y48_N44      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[28]~DUPLICATE|d                                                                                                 ;
;   5.385 ;   0.085 ; FF ; CELL ; 1      ; FF_X35_Y48_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                ;
; 5.093   ; 5.093    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                     ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                    ;
;   4.958 ;   2.700  ; RR ; IC   ; 1      ; FF_X35_Y48_N44   ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[28]~DUPLICATE|clk                                                                                               ;
;   5.613 ;   0.655  ; RR ; CELL ; 1      ; FF_X35_Y48_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
;   5.093 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                        ;
; 5.093   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                              ;
; 5.093   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y48_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[28]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Hold slack is 0.294 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.315                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 5.021                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; 0.294                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.125 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.593       ; 53         ; 0.000 ; 2.143 ;
;    Cell                ;       ; 3     ; 2.303       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 62         ; 0.000 ; 0.258 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.112       ; 56         ; 0.000 ; 2.609 ;
;    Cell                ;       ; 3     ; 2.426       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                             ;
; 4.896   ; 4.896   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.317 ;   2.143 ; RR ; IC   ; 1      ; FF_X62_Y18_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.896 ;   0.579 ; RR ; CELL ; 1      ; FF_X62_Y18_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.315   ; 0.419   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                    ;
;   4.896 ;   0.000 ;    ; uTco ; 1      ; FF_X62_Y18_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.896 ;   0.000 ; FF ; CELL ; 2      ; FF_X62_Y18_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.154 ;   0.258 ; FF ; IC   ; 2      ; LABCELL_X62_Y18_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~25|dataf                                                                                                                                       ;
;   5.233 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X62_Y18_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~25|sumout                                                                                                                                      ;
;   5.233 ;   0.000 ; RR ; IC   ; 1      ; FF_X62_Y18_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.315 ;   0.082 ; RR ; CELL ; 1      ; FF_X62_Y18_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 5.021   ; 5.021    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.867 ;   2.609  ; RR ; IC   ; 1      ; FF_X62_Y18_N44   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.538 ;   0.671  ; RR ; CELL ; 1      ; FF_X62_Y18_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   5.021 ;   -0.517 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 5.021   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                            ;
; 5.021   ; 0.000    ;    ; uTh  ; 1      ; FF_X62_Y18_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Hold slack is 0.294 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 5.274                                                                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 4.980                                                                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.294                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.132 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.545       ; 52         ; 0.000 ; 2.095 ;
;    Cell                ;       ; 3     ; 2.303       ; 48         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.264       ; 62         ; 0.000 ; 0.264 ;
;    Cell                ;       ; 3     ; 0.162       ; 38         ; 0.000 ; 0.084 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.059       ; 56         ; 0.000 ; 2.556 ;
;    Cell                ;       ; 3     ; 2.432       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                           ;
; 4.848   ; 4.848   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.269 ;   2.095 ; RR ; IC   ; 1      ; FF_X29_Y33_N44      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                                        ;
;   4.848 ;   0.579 ; RR ; CELL ; 1      ; FF_X29_Y33_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
; 5.274   ; 0.426   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                                  ;
;   4.848 ;   0.000 ;    ; uTco ; 1      ; FF_X29_Y33_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]           ;
;   4.848 ;   0.000 ; FF ; CELL ; 1      ; FF_X29_Y33_N44      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                          ;
;   5.112 ;   0.264 ; FF ; IC   ; 2      ; LABCELL_X29_Y33_N42 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|dataf                                                                                                                                                 ;
;   5.190 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X29_Y33_N42 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~33|sumout                                                                                                                                                ;
;   5.190 ;   0.000 ; FF ; IC   ; 1      ; FF_X29_Y33_N43      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|d                                                                                                                                ;
;   5.274 ;   0.084 ; FF ; CELL ; 1      ; FF_X29_Y33_N43      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                            ;
; 4.980   ; 4.980    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                            ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                            ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                 ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                ;
;   4.814 ;   2.556  ; RR ; IC   ; 1      ; FF_X29_Y33_N43   ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE|clk                                                                                                                              ;
;   5.491 ;   0.677  ; RR ; CELL ; 1      ; FF_X29_Y33_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
;   4.980 ;   -0.511 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                                    ;
; 4.980   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                          ;
; 4.980   ; 0.000    ;    ; uTh  ; 1      ; FF_X29_Y33_N43   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Hold slack is 0.294 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.345                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 5.051                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.294                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.125 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.629       ; 53         ; 0.000 ; 2.179 ;
;    Cell                ;       ; 3     ; 2.297       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 62         ; 0.000 ; 0.258 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.152       ; 57         ; 0.000 ; 2.649 ;
;    Cell                ;       ; 3     ; 2.419       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.926   ; 4.926   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.353 ;   2.179 ; RR ; IC   ; 1      ; FF_X31_Y37_N44      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.926 ;   0.573 ; RR ; CELL ; 1      ; FF_X31_Y37_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.345   ; 0.419   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.926 ;   0.000 ;    ; uTco ; 1      ; FF_X31_Y37_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.926 ;   0.000 ; FF ; CELL ; 2      ; FF_X31_Y37_N44      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.184 ;   0.258 ; FF ; IC   ; 2      ; LABCELL_X31_Y37_N42 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~29|dataf                                                                                                                                       ;
;   5.263 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X31_Y37_N42 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~29|sumout                                                                                                                                      ;
;   5.263 ;   0.000 ; RR ; IC   ; 1      ; FF_X31_Y37_N44      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.345 ;   0.082 ; RR ; CELL ; 1      ; FF_X31_Y37_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 5.051   ; 5.051    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.907 ;   2.649  ; RR ; IC   ; 1      ; FF_X31_Y37_N44   ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.571 ;   0.664  ; RR ; CELL ; 1      ; FF_X31_Y37_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   5.051 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 5.051   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 5.051   ; 0.000    ;    ; uTh  ; 1      ; FF_X31_Y37_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Hold slack is 0.295 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                              ;
; Latch Clock        ; sys_clk                                                                                                                                                                                              ;
; Data Arrival Time  ; 5.388                                                                                                                                                                                                ;
; Data Required Time ; 5.093                                                                                                                                                                                                ;
; Slack              ; 0.295                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.424 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 54         ; 0.000 ; 2.226 ;
;    Cell                ;       ; 3     ; 2.288       ; 46         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.203       ; 57         ; 0.000 ; 2.700 ;
;    Cell                ;       ; 3     ; 2.410       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                     ;
; 4.964   ; 4.964   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                      ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                      ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                           ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                          ;
;   4.400 ;   2.226 ; RR ; IC   ; 1      ; FF_X35_Y48_N32      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[24]|clk                                                                                               ;
;   4.964 ;   0.564 ; RR ; CELL ; 1      ; FF_X35_Y48_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24] ;
; 5.388   ; 0.424   ;    ;      ;        ;                     ; data path                                                                                                                                                                                            ;
;   4.964 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y48_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24] ;
;   4.964 ;   0.000 ; FF ; CELL ; 2      ; FF_X35_Y48_N32      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[24]|q                                                                                                 ;
;   5.227 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X35_Y48_N30 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~81|dataf                                                                                                       ;
;   5.306 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X35_Y48_N30 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~81|sumout                                                                                                      ;
;   5.306 ;   0.000 ; RR ; IC   ; 1      ; FF_X35_Y48_N32      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[24]|d                                                                                                 ;
;   5.388 ;   0.082 ; RR ; CELL ; 1      ; FF_X35_Y48_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24] ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                              ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                      ;
; 5.093   ; 5.093    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                      ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                      ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                           ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                          ;
;   4.958 ;   2.700  ; RR ; IC   ; 1      ; FF_X35_Y48_N32   ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[24]|clk                                                                                               ;
;   5.613 ;   0.655  ; RR ; CELL ; 1      ; FF_X35_Y48_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24] ;
;   5.093 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                              ;
; 5.093   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                    ;
; 5.093   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y48_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[24] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Hold slack is 0.296 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
; Data Arrival Time  ; 5.301                                                                                                                                                                                                                                                                                                                        ;
; Data Required Time ; 5.005                                                                                                                                                                                                                                                                                                                        ;
; Slack              ; 0.296                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.123 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.599       ; 53         ; 0.000 ; 2.149 ;
;    Cell                ;       ; 3     ; 2.283       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.258       ; 62         ; 0.000 ; 0.258 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.118       ; 56         ; 0.000 ; 2.615 ;
;    Cell                ;       ; 3     ; 2.404       ; 44         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                             ;
; 4.882   ; 4.882   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.323 ;   2.149 ; RR ; IC   ; 1      ; FF_X53_Y17_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   4.882 ;   0.559 ; RR ; CELL ; 1      ; FF_X53_Y17_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
; 5.301   ; 0.419   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                    ;
;   4.882 ;   0.000 ;    ; uTco ; 1      ; FF_X53_Y17_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   4.882 ;   0.000 ; FF ; CELL ; 2      ; FF_X53_Y17_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|q                                                                                                                                ;
;   5.140 ;   0.258 ; FF ; IC   ; 2      ; LABCELL_X53_Y17_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~1|dataf                                                                                                                                        ;
;   5.219 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X53_Y17_N42 ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~1|sumout                                                                                                                                       ;
;   5.219 ;   0.000 ; RR ; IC   ; 1      ; FF_X53_Y17_N44      ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|d                                                                                                                                ;
;   5.301 ;   0.082 ; RR ; CELL ; 1      ; FF_X53_Y17_N44      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+---------+----+------+--------+---------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                              ;
; 5.005   ; 5.005    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                              ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                              ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                   ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                  ;
;   4.873 ;   2.615  ; RR ; IC   ; 1      ; FF_X53_Y17_N44   ; i_system_bd|mm_interconnect_1|vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14]|clk                                                                                                                              ;
;   5.522 ;   0.649  ; RR ; CELL ; 1      ; FF_X53_Y17_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
;   5.005 ;   -0.517 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                      ;
; 5.005   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                            ;
; 5.005   ; 0.000    ;    ; uTh  ; 1      ; FF_X53_Y17_N44   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:vga_out_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[14] ;
+---------+----------+----+------+--------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Hold slack is 0.297 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                        ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                        ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                        ;
; Data Arrival Time  ; 5.390                                                                                                                                                                                                          ;
; Data Required Time ; 5.093                                                                                                                                                                                                          ;
; Slack              ; 0.297                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.426 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.676       ; 54         ; 0.000 ; 2.226 ;
;    Cell                ;       ; 3     ; 2.288       ; 46         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.163       ; 38         ; 0.000 ; 0.085 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.203       ; 57         ; 0.000 ; 2.700 ;
;    Cell                ;       ; 3     ; 2.410       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                               ;
; 4.964   ; 4.964   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                     ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                    ;
;   4.400 ;   2.226 ; RR ; IC   ; 1      ; FF_X35_Y48_N14      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[18]~DUPLICATE|clk                                                                                               ;
;   4.964 ;   0.564 ; RR ; CELL ; 1      ; FF_X35_Y48_N14      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
; 5.390   ; 0.426   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                      ;
;   4.964 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y48_N14      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
;   4.964 ;   0.000 ; FF ; CELL ; 1      ; FF_X35_Y48_N14      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[18]~DUPLICATE|q                                                                                                 ;
;   5.227 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X35_Y48_N12 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~57|dataf                                                                                                                 ;
;   5.305 ;   0.078 ; FF ; CELL ; 2      ; LABCELL_X35_Y48_N12 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~57|sumout                                                                                                                ;
;   5.305 ;   0.000 ; FF ; IC   ; 1      ; FF_X35_Y48_N14      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[18]~DUPLICATE|d                                                                                                 ;
;   5.390 ;   0.085 ; FF ; CELL ; 1      ; FF_X35_Y48_N14      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                ;
; 5.093   ; 5.093    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                     ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                    ;
;   4.958 ;   2.700  ; RR ; IC   ; 1      ; FF_X35_Y48_N14   ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[18]~DUPLICATE|clk                                                                                               ;
;   5.613 ;   0.655  ; RR ; CELL ; 1      ; FF_X35_Y48_N14   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
;   5.093 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                        ;
; 5.093   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                              ;
; 5.093   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y48_N14   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18]~DUPLICATE ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Hold slack is 0.299 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock        ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time  ; 5.350                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time ; 5.051                                                                                                                                                                                                                                                                                                                            ;
; Slack              ; 0.299                                                                                                                                                                                                                                                                                                                            ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.125 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.424 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.629       ; 53         ; 0.000 ; 2.179 ;
;    Cell                ;       ; 3     ; 2.297       ; 47         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.263       ; 62         ; 0.000 ; 0.263 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.152       ; 57         ; 0.000 ; 2.649 ;
;    Cell                ;       ; 3     ; 2.419       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                                                                                                                                                 ;
; 4.926   ; 4.926   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.353 ;   2.179 ; RR ; IC   ; 1      ; FF_X31_Y37_N32      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   4.926 ;   0.573 ; RR ; CELL ; 1      ; FF_X31_Y37_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
; 5.350   ; 0.424   ;    ;      ;        ;                     ; data path                                                                                                                                                                                                                                                                                                                        ;
;   4.926 ;   0.000 ;    ; uTco ; 1      ; FF_X31_Y37_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   4.926 ;   0.000 ; FF ; CELL ; 2      ; FF_X31_Y37_N32      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|q                                                                                                                                ;
;   5.189 ;   0.263 ; FF ; IC   ; 2      ; LABCELL_X31_Y37_N30 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~13|dataf                                                                                                                                       ;
;   5.268 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X31_Y37_N30 ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|Add0~13|sumout                                                                                                                                      ;
;   5.268 ;   0.000 ; RR ; IC   ; 1      ; FF_X31_Y37_N32      ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|d                                                                                                                                ;
;   5.350 ;   0.082 ; RR ; CELL ; 1      ; FF_X31_Y37_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+---------+----+------+--------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                                                                                                                                                  ;
; 5.051   ; 5.051    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                  ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                  ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   4.907 ;   2.649  ; RR ; IC   ; 1      ; FF_X31_Y37_N32   ; i_system_bd|mm_interconnect_1|axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10]|clk                                                                                                                              ;
;   5.571 ;   0.664  ; RR ; CELL ; 1      ; FF_X31_Y37_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
;   5.051 ;   -0.520 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                                                                                                                                                          ;
; 5.051   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                                                                                                                                                ;
; 5.051   ; 0.000    ;    ; uTh  ; 1      ; FF_X31_Y37_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_1:mm_interconnect_1|altera_merlin_burst_adapter:axi_ltc235x_s_axi_rd_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter|next_incr_addr[10] ;
+---------+----------+----+------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Hold slack is 0.300 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4] ;
; To Node            ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4] ;
; Launch Clock       ; sys_clk                                                                                                                                                                                             ;
; Latch Clock        ; sys_clk                                                                                                                                                                                             ;
; Data Arrival Time  ; 5.404                                                                                                                                                                                               ;
; Data Required Time ; 5.104                                                                                                                                                                                               ;
; Slack              ; 0.300                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.129 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.429 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.674       ; 54         ; 0.000 ; 2.224 ;
;    Cell                ;       ; 3     ; 2.301       ; 46         ; 0.332 ; 1.392 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.268       ; 62         ; 0.000 ; 0.268 ;
;    Cell                ;       ; 3     ; 0.161       ; 38         ; 0.000 ; 0.082 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.201       ; 57         ; 0.000 ; 2.698 ;
;    Cell                ;       ; 3     ; 2.424       ; 43         ; 0.363 ; 1.392 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; Element                                                                                                                                                                                             ;
+---------+---------+----+------+--------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ; launch edge time                                                                                                                                                                                    ;
; 4.975   ; 4.975   ;    ;      ;        ;                     ; clock path                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ; source latency                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AF14            ; sys_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|i                                                                                                                                                                                     ;
;   1.392 ;   1.392 ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1    ; sys_clk~input|o                                                                                                                                                                                     ;
;   1.842 ;   0.450 ; RR ; IC   ; 1      ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                          ;
;   2.174 ;   0.332 ; RR ; CELL ; 21317  ; CLKCTRL_G4          ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                         ;
;   4.398 ;   2.224 ; RR ; IC   ; 1      ; FF_X35_Y49_N32      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[4]|clk                                                                                               ;
;   4.975 ;   0.577 ; RR ; CELL ; 1      ; FF_X35_Y49_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4] ;
; 5.404   ; 0.429   ;    ;      ;        ;                     ; data path                                                                                                                                                                                           ;
;   4.975 ;   0.000 ;    ; uTco ; 1      ; FF_X35_Y49_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4] ;
;   4.975 ;   0.000 ; FF ; CELL ; 2      ; FF_X35_Y49_N32      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[4]|q                                                                                                 ;
;   5.243 ;   0.268 ; FF ; IC   ; 2      ; LABCELL_X35_Y49_N30 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~1|dataf                                                                                                       ;
;   5.322 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X35_Y49_N30 ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|Add0~1|sumout                                                                                                      ;
;   5.322 ;   0.000 ; RR ; IC   ; 1      ; FF_X35_Y49_N32      ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[4]|d                                                                                                 ;
;   5.404 ;   0.082 ; RR ; CELL ; 1      ; FF_X35_Y49_N32      ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4] ;
+---------+---------+----+------+--------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; Element                                                                                                                                                                                             ;
+---------+----------+----+------+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ; latch edge time                                                                                                                                                                                     ;
; 5.104   ; 5.104    ;    ;      ;        ;                  ; clock path                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ; source latency                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AF14         ; sys_clk                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|i                                                                                                                                                                                     ;
;   1.392 ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1 ; sys_clk~input|o                                                                                                                                                                                     ;
;   1.895 ;   0.503  ; RR ; IC   ; 1      ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                          ;
;   2.258 ;   0.363  ; RR ; CELL ; 21317  ; CLKCTRL_G4       ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                         ;
;   4.956 ;   2.698  ; RR ; IC   ; 1      ; FF_X35_Y49_N32   ; i_system_bd|mm_interconnect_2|axi_adc_dma_m_dest_axi_agent|align_address_to_size|address_burst[4]|clk                                                                                               ;
;   5.625 ;   0.669  ; RR ; CELL ; 1      ; FF_X35_Y49_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4] ;
;   5.104 ;   -0.521 ;    ;      ;        ;                  ; clock pessimism removed                                                                                                                                                                             ;
; 5.104   ; 0.000    ;    ;      ;        ;                  ; clock uncertainty                                                                                                                                                                                   ;
; 5.104   ; 0.000    ;    ; uTh  ; 1      ; FF_X35_Y49_N32   ; system_bd:i_system_bd|system_bd_mm_interconnect_2:mm_interconnect_2|altera_merlin_axi_master_ni:axi_adc_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4] ;
+---------+----------+----+------+--------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 2.839 

Tcl Command:
    report_timing -append -recovery -file timing_impl.log -npaths 20 -detail full_path

Options:
    -recovery 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.839 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.311     ; 0.790      ;
; 2.840 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.310     ; 0.790      ;
; 2.840 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.310     ; 0.790      ;
; 2.840 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.310     ; 0.790      ;
; 2.840 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -1.310     ; 0.790      ;
; 3.135 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.829     ; 0.976      ;
; 3.135 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.829     ; 0.976      ;
; 3.135 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.829     ; 0.976      ;
; 3.135 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.829     ; 0.976      ;
; 3.136 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.828     ; 0.976      ;
; 3.136 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.828     ; 0.976      ;
; 3.136 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.828     ; 0.976      ;
; 3.136 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.828     ; 0.976      ;
; 3.712 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.391     ; 0.837      ;
; 3.712 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.391     ; 0.837      ;
; 3.712 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.391     ; 0.837      ;
; 3.712 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 5.000        ; -0.391     ; 0.837      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y63_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y63_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y63_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y63_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Recovery slack is 2.839 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.839                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.311 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y64_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y64_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y64_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y64_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Recovery slack is 2.840 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.840                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.310 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y65_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y65_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y65_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y65_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y65_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y65_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y65_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Recovery slack is 2.840 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.840                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.310 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Recovery slack is 2.840 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.840                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.310 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Recovery slack is 2.840 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.736                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 2.840                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -1.310 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.790  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.946       ; 100        ; 0.750 ; 2.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 16         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.667       ; 84         ; 0.049 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.946   ; 3.946   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.946 ;   2.426 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
; 4.736   ; 0.790   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.946 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_42                                                                                                                                                                                ;
;   3.995 ;   0.049 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[0]                                                                                                                                                                                                                                                                                                   ;
;   4.118 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y66_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.736 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y63_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y66_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y66_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y66_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y66_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Recovery slack is 3.135 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.135                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.829 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y57_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Recovery slack is 3.135 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.135                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.829 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y57_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Recovery slack is 3.135 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.135                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.829 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y57_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y57_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y57_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y57_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Recovery slack is 3.135 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.135                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.829 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y56_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6        ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y56_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y56_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y56_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Recovery slack is 3.136 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.136                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.828 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y59_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y59_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y59_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Recovery slack is 3.136 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.136                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.828 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y59_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y59_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y59_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Recovery slack is 3.136 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.136                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.828 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y59_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y59_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y59_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y59_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y59_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Recovery slack is 3.136 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 4.440                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.576                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.136                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.828 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.976  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.464       ; 100        ; 0.750 ; 1.944 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.280       ; 29         ; 0.280 ; 0.280 ;
;    Cell                ;        ; 2     ; 0.696       ; 71         ; 0.073 ; 0.623 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.886       ; 100        ; 0.000 ; 1.199 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.464   ; 3.464   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.464 ;   1.944 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
; 4.440   ; 0.976   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.464 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_45                                                                                                                                                                                ;
;   3.537 ;   0.073 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[1]                                                                                                                                                                                                                                                                                                   ;
;   3.817 ;   0.280 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y58_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   4.440 ;   0.623 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y58_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.636   ; 2.636   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                                                                ;
;   5.687 ;   0.687 ; RR ; CELL ; 3      ; LEVELINGDELAYCHAIN_X89_Y69_N6       ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y56_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y58_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y58_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y58_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.886 ;   1.199 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y58_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   7.636 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.576   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.576   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y58_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Recovery slack is 3.712 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 3.863                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.712                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.391 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.837  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.026       ; 100        ; 0.750 ; 1.506 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 15         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.714       ; 85         ; 0.096 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.026   ; 3.026   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.026 ;   1.506 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 3.863   ; 0.837   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.026 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   3.122 ;   0.096 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   3.245 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y49_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   3.863 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   5.687 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Recovery slack is 3.712 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 3.863                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.712                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.391 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.837  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.026       ; 100        ; 0.750 ; 1.506 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 15         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.714       ; 85         ; 0.096 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.026   ; 3.026   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.026 ;   1.506 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 3.863   ; 0.837   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.026 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   3.122 ;   0.096 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   3.245 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   3.863 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   5.687 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Recovery slack is 3.712 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 3.863                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.712                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.391 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.837  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.026       ; 100        ; 0.750 ; 1.506 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 15         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.714       ; 85         ; 0.096 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.026   ; 3.026   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.026 ;   1.506 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 3.863   ; 0.837   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.026 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   3.122 ;   0.096 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   3.245 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   3.863 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   5.687 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Recovery slack is 3.712 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 3.863                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 7.575                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 3.712                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.391 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.837  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 3     ; 3.026       ; 100        ; 0.750 ; 1.506 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.123       ; 15         ; 0.123 ; 0.123 ;
;    Cell                ;        ; 2     ; 0.714       ; 85         ; 0.096 ; 0.618 ;
;    uTco                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;        ; 5     ; 1.885       ; 100        ; 0.000 ; 1.198 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 3.026   ; 3.026   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   1.520 ;   0.770 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   1.520 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   3.026 ;   1.506 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 3.863   ; 0.837   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   3.026 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   3.122 ;   0.096 ; RR ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   3.245 ;   0.123 ; RR ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   3.863 ;   0.618 ; RF ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 7.635   ; 2.635   ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   5.000 ;   0.000 ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   5.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   5.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   5.000 ;   0.000 ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   5.687 ;   0.687 ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   5.687 ;   0.000 ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   5.687 ;   0.000 ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   6.885 ;   1.198 ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   7.635 ;   0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 7.575   ; -0.060  ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 7.575   ; 0.000   ;    ; uTsu ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.593 

Tcl Command:
    report_timing -append -removal -file timing_impl.log -npaths 20 -detail full_path

Options:
    -removal 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 1100mV 85C Model

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock                                                                                                                                                                        ; Latch Clock                                                                                                                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.593 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.139      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.595 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.137      ; 0.732      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.599 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.013      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.601 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32 ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk ; 0.000        ; 0.011      ; 0.612      ;
; 0.987 ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                  ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state_m2                                                                                                                                                                                                                                                                                              ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; 0.000        ; 0.530      ; 1.517      ;
; 0.987 ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                  ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_toggle                                                                                                                                                                                                                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; 0.000        ; 0.530      ; 1.517      ;
; 0.988 ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                  ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_acc_data[0]                                                                                                                                                                                                                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; 0.000        ; 0.529      ; 1.517      ;
; 0.988 ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                                                                                                                                  ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state                                                                                                                                                                                                                                                                                                 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                                                                                                ; 0.000        ; 0.529      ; 1.517      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+

Path #1: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y45_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y45_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y45_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y45_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y45_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Removal slack is 0.593 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.593                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.139 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y44_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y44_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y44_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y44_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y44_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y44_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y44_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y42_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y42_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y42_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y42_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Removal slack is 0.595 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.680                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.595                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.137 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.732 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 1.948       ; 100        ; 0.000 ; 1.256 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.258       ; 35         ; 0.258 ; 0.258 ;
;    Cell                ;       ; 2     ; 0.474       ; 65         ; 0.026 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 1.948   ; 1.948   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   1.948 ;   1.256 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
; 2.680   ; 0.732   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   1.948 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_35                                                                                                                                                                                ;
;   1.974 ;   0.026 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[3]                                                                                                                                                                                                                                                                                                   ;
;   2.232 ;   0.258 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y43_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.680 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y42_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y43_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y43_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y43_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y51_N69     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y51_N70 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y51_N69           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y51_N69           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[3].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[2].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[1].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Removal slack is 0.599 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.087                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.599                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.013 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.837       ; 100        ; 0.000 ; 1.323 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y52_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.087   ; 2.087    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y52_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y52_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.837 ;   1.323  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
;   2.087 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.087   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.087   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y52_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[0].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y49_N109    ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109    ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                             ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                      ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                      ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                      ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111             ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111             ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y49_N110 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y49_N109           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                      ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                      ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y49_N109           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[7].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+--------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N52     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N53 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N52           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N52           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[6].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N18     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N19 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N18           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N18           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[5].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Removal slack is 0.601 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property               ; Value                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node              ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; To Node                ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
; Launch Clock           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Latch Clock            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk                                                                                                                                                                                                                 ;
; Multicycle - Setup End ; 2                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Multicycle - Hold End  ; 1                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Data Arrival Time      ; 2.686                                                                                                                                                                                                                                                                                                                                                                                               ;
; Data Required Time     ; 2.085                                                                                                                                                                                                                                                                                                                                                                                               ;
; Slack                  ; 0.601                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.011 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.612 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 3     ; 2.074       ; 100        ; 0.000 ; 1.382 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.102       ; 17         ; 0.102 ; 0.102 ;
;    Cell                ;       ; 2     ; 0.510       ; 83         ; 0.062 ; 0.448 ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    Cell                ;       ; 5     ; 2.835       ; 100        ; 0.000 ; 1.321 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location                      ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                               ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                    ;
; 2.074   ; 2.074   ;    ;      ;        ;                               ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                               ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111      ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111      ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC   ; 4      ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkin                                                                                                                                                                                                                                                                                               ;
;   0.692 ;   0.692 ; RR ; CELL ; 14     ; LEVELINGDELAYCHAIN_X89_Y69_N4 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs|clkout[0]                                                                                                                                                                                                                                                                                           ;
;   0.692 ;   0.000 ; RR ; IC   ; 899    ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|pllaficlk                                                                                                                                                                                                                                                                                                                     ;
;   2.074 ;   1.382 ; RR ; CELL ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
; 2.686   ; 0.612   ;    ;      ;        ;                               ; data path                                                                                                                                                                                                                                                                                                                                                                                           ;
;   2.074 ;   0.000 ;    ; uTco ; 1      ; MEMPHY_X89_Y80_N112           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hphy_inst~FF_32                                                                                                                                                                                ;
;   2.136 ;   0.062 ; FF ; CELL ; 8      ; MEMPHY_X89_Y80_N112           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst|phyddiodqslogicfiforeset[2]                                                                                                                                                                                                                                                                                                   ;
;   2.238 ;   0.102 ; FF ; IC   ; 2      ; IRFIFOUSERDES_X89_Y50_N35     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|rstn                                                                                                                                                                                                                                                      ;
;   2.686 ;   0.448 ; FR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35     ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+---------+----+------+--------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                            ; Element                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                                     ; latch edge time                                                                                                                                                                                                                                                                                                                                                                                     ;
; 2.085   ; 2.085    ;    ;      ;        ;                                     ; clock path                                                                                                                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                                     ; source latency                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; HPSSDRAMPLL_X84_Y41_N111            ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                           ;
;   0.750 ;   0.750  ; RR ; CELL ; 4      ; HPSSDRAMPLL_X84_Y41_N111            ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|pll|pll|clk_out[0]                                                                                                                                                                                                                                                                                                                                 ;
;   0.750 ;   0.000  ; RR ; IC   ; 1      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkin                                                                                                                                                                                                                                                         ;
;   1.514 ;   0.764  ; RR ; CELL ; 2      ; LEVELINGDELAYCHAIN_X89_Y42_N114     ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr|clkout[0]                                                                                                                                                                                                                                                     ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkin[0]                                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 8      ; CLKPHASESELECT_X89_Y49_N9           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr|clkout                                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkin[2]                                                                                                                                                                                                                                          ;
;   1.514 ;   0.000  ; RR ; CELL ; 1      ; READFIFOREADCLOCKSELECT_X89_Y50_N36 ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel|clkout                                                                                                                                                                                                                                            ;
;   1.514 ;   0.000  ; RR ; IC   ; 5      ; IRFIFOUSERDES_X89_Y50_N35           ; i_system_bd|sys_hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo|readclk                                                                                                                                                                                                                                                   ;
;   2.835 ;   1.321  ; RR ; CELL ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
;   2.085 ;   -0.750 ;    ;      ;        ;                                     ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                                             ;
; 2.085   ; 0.000    ;    ;      ;        ;                                     ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                                                   ;
; 2.085   ; 0.000    ;    ; uTh  ; 0      ; IRFIFOUSERDES_X89_Y50_N35           ; system_bd:i_system_bd|system_bd_sys_hps:sys_hps|system_bd_sys_hps_hps_io:hps_io|system_bd_sys_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|input_path_gen[4].read_fifo~READ_ADDRESS_DFF ;
+---------+----------+----+------+--------+-------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Removal slack is 0.987 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                    ;
; To Node            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
; Launch Clock       ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                   ;
; Latch Clock        ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                   ;
; Data Arrival Time  ; 10.267                                                                                                 ;
; Data Required Time ; 9.280                                                                                                  ;
; Slack              ; 0.987                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.530 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.517 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.616       ; 52         ; 0.000  ; 2.076  ;
;    Cell                ;       ; 5     ; 4.294       ; 48         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -0.160      ; 0          ; -0.160 ; -0.160 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.895       ; 59         ; 0.895  ; 0.895  ;
;    Cell                ;       ; 2     ; 0.622       ; 41         ; 0.000  ; 0.622  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.438       ; 53         ; 0.000  ; 2.559  ;
;    Cell                ;       ; 6     ; 4.905       ; 47         ; 0.211  ; 1.915  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                             ;
+----------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                ;
+----------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                       ;
; 8.750    ; 8.750    ;    ;      ;        ;                           ; clock path                                                                                             ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                         ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                        ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                        ;
;   2.750  ;   1.358  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                      ;
;   3.100  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                        ;
;   3.100  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                               ;
;   2.940  ;   -0.160 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                               ;
;   2.940  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                ;
;   4.559  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                   ;
;   5.741  ;   1.182  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                            ;
;   6.066  ;   0.325  ; RR ; CELL ; 748    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                           ;
;   8.142  ;   2.076  ; RR ; IC   ; 1      ; FF_X71_Y19_N41            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|clk                                                        ;
;   8.750  ;   0.608  ; RR ; CELL ; 1      ; FF_X71_Y19_N41            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                    ;
; 10.267   ; 1.517    ;    ;      ;        ;                           ; data path                                                                                              ;
;   8.750  ;   0.000  ;    ; uTco ; 1      ; FF_X71_Y19_N41            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                    ;
;   8.750  ;   0.000  ; FF ; CELL ; 239    ; FF_X71_Y19_N41            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q                                                          ;
;   9.645  ;   0.895  ; FF ; IC   ; 1      ; FF_X67_Y18_N47            ; i_system_bd|vga_out|i_up|i_xfer_status|d_xfer_state_m2|clrn                                            ;
;   10.267 ;   0.622  ; FR ; CELL ; 1      ; FF_X67_Y18_N47            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
+----------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                            ;
+----------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                                ;
+----------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                        ;
; 9.280    ; 9.280    ;    ;      ;        ;                           ; clock path                                                                                             ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                         ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                                ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                        ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                        ;
;   2.951  ;   1.559  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                      ;
;   3.328  ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                        ;
;   3.328  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                               ;
;   3.539  ;   0.211  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                               ;
;   3.539  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]                ;
;   5.454  ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                   ;
;   6.774  ;   1.320  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                            ;
;   7.129  ;   0.355  ; RR ; CELL ; 748    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                           ;
;   9.688  ;   2.559  ; RR ; IC   ; 1      ; FF_X67_Y18_N47            ; i_system_bd|vga_out|i_up|i_xfer_status|d_xfer_state_m2|clk                                             ;
;   10.343 ;   0.655  ; RR ; CELL ; 1      ; FF_X67_Y18_N47            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
;   9.280  ;   -1.063 ;    ;      ;        ;                           ; clock pessimism removed                                                                                ;
; 9.280    ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                      ;
; 9.280    ; 0.000    ;    ; uTh  ; 1      ; FF_X67_Y18_N47            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state_m2 ;
+----------+----------+----+------+--------+---------------------------+--------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Removal slack is 0.987 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                  ;
; To Node            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_toggle ;
; Launch Clock       ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                 ;
; Latch Clock        ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                 ;
; Data Arrival Time  ; 10.267                                                                                               ;
; Data Required Time ; 9.280                                                                                                ;
; Slack              ; 0.987                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.530 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.517 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.616       ; 52         ; 0.000  ; 2.076  ;
;    Cell                ;       ; 5     ; 4.294       ; 48         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -0.160      ; 0          ; -0.160 ; -0.160 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.895       ; 59         ; 0.895  ; 0.895  ;
;    Cell                ;       ; 2     ; 0.622       ; 41         ; 0.000  ; 0.622  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.438       ; 53         ; 0.000  ; 2.559  ;
;    Cell                ;       ; 6     ; 4.905       ; 47         ; 0.211  ; 1.915  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                           ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                              ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                     ;
; 8.750    ; 8.750    ;    ;      ;        ;                           ; clock path                                                                                           ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                       ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                      ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                      ;
;   2.750  ;   1.358  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                    ;
;   3.100  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                      ;
;   3.100  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                             ;
;   2.940  ;   -0.160 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                             ;
;   2.940  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]              ;
;   4.559  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                 ;
;   5.741  ;   1.182  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                          ;
;   6.066  ;   0.325  ; RR ; CELL ; 748    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                         ;
;   8.142  ;   2.076  ; RR ; IC   ; 1      ; FF_X71_Y19_N41            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|clk                                                      ;
;   8.750  ;   0.608  ; RR ; CELL ; 1      ; FF_X71_Y19_N41            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                  ;
; 10.267   ; 1.517    ;    ;      ;        ;                           ; data path                                                                                            ;
;   8.750  ;   0.000  ;    ; uTco ; 1      ; FF_X71_Y19_N41            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                  ;
;   8.750  ;   0.000  ; FF ; CELL ; 239    ; FF_X71_Y19_N41            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q                                                        ;
;   9.645  ;   0.895  ; FF ; IC   ; 1      ; FF_X67_Y18_N17            ; i_system_bd|vga_out|i_up|i_xfer_status|d_xfer_toggle|clrn                                            ;
;   10.267 ;   0.622  ; FR ; CELL ; 1      ; FF_X67_Y18_N17            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_toggle ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                              ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                      ;
; 9.280    ; 9.280    ;    ;      ;        ;                           ; clock path                                                                                           ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                       ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                      ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                      ;
;   2.951  ;   1.559  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                    ;
;   3.328  ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                      ;
;   3.328  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                             ;
;   3.539  ;   0.211  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                             ;
;   3.539  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]              ;
;   5.454  ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                 ;
;   6.774  ;   1.320  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                          ;
;   7.129  ;   0.355  ; RR ; CELL ; 748    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                         ;
;   9.688  ;   2.559  ; RR ; IC   ; 1      ; FF_X67_Y18_N17            ; i_system_bd|vga_out|i_up|i_xfer_status|d_xfer_toggle|clk                                             ;
;   10.343 ;   0.655  ; RR ; CELL ; 1      ; FF_X67_Y18_N17            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_toggle ;
;   9.280  ;   -1.063 ;    ;      ;        ;                           ; clock pessimism removed                                                                              ;
; 9.280    ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                    ;
; 9.280    ; 0.000    ;    ; uTh  ; 1      ; FF_X67_Y18_N17            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_toggle ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Removal slack is 0.988 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                              ;
+--------------------+------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                  ;
; To Node            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_acc_data[0] ;
; Launch Clock       ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                 ;
; Latch Clock        ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                 ;
; Data Arrival Time  ; 10.267                                                                                               ;
; Data Required Time ; 9.279                                                                                                ;
; Slack              ; 0.988                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.529 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.517 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.616       ; 52         ; 0.000  ; 2.076  ;
;    Cell                ;       ; 5     ; 4.294       ; 48         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -0.160      ; 0          ; -0.160 ; -0.160 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.895       ; 59         ; 0.895  ; 0.895  ;
;    Cell                ;       ; 2     ; 0.622       ; 41         ; 0.000  ; 0.622  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.438       ; 53         ; 0.000  ; 2.559  ;
;    Cell                ;       ; 6     ; 4.904       ; 47         ; 0.211  ; 1.915  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                           ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                              ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                     ;
; 8.750    ; 8.750    ;    ;      ;        ;                           ; clock path                                                                                           ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                       ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                      ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                      ;
;   2.750  ;   1.358  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                    ;
;   3.100  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                      ;
;   3.100  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                             ;
;   2.940  ;   -0.160 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                             ;
;   2.940  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]              ;
;   4.559  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                 ;
;   5.741  ;   1.182  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                          ;
;   6.066  ;   0.325  ; RR ; CELL ; 748    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                         ;
;   8.142  ;   2.076  ; RR ; IC   ; 1      ; FF_X71_Y19_N41            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|clk                                                      ;
;   8.750  ;   0.608  ; RR ; CELL ; 1      ; FF_X71_Y19_N41            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                  ;
; 10.267   ; 1.517    ;    ;      ;        ;                           ; data path                                                                                            ;
;   8.750  ;   0.000  ;    ; uTco ; 1      ; FF_X71_Y19_N41            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                  ;
;   8.750  ;   0.000  ; FF ; CELL ; 239    ; FF_X71_Y19_N41            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q                                                        ;
;   9.645  ;   0.895  ; FF ; IC   ; 1      ; FF_X67_Y18_N1             ; i_system_bd|vga_out|i_up|i_xfer_status|d_acc_data[0]|clrn                                            ;
;   10.267 ;   0.622  ; FR ; CELL ; 1      ; FF_X67_Y18_N1             ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_acc_data[0] ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                              ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                      ;
; 9.279    ; 9.279    ;    ;      ;        ;                           ; clock path                                                                                           ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                       ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                              ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                      ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                      ;
;   2.951  ;   1.559  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                    ;
;   3.328  ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                      ;
;   3.328  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                             ;
;   3.539  ;   0.211  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                             ;
;   3.539  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]              ;
;   5.454  ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                 ;
;   6.774  ;   1.320  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                          ;
;   7.129  ;   0.355  ; RR ; CELL ; 748    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                         ;
;   9.688  ;   2.559  ; RR ; IC   ; 1      ; FF_X67_Y18_N1             ; i_system_bd|vga_out|i_up|i_xfer_status|d_acc_data[0]|clk                                             ;
;   10.342 ;   0.654  ; RR ; CELL ; 1      ; FF_X67_Y18_N1             ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_acc_data[0] ;
;   9.279  ;   -1.063 ;    ;      ;        ;                           ; clock pessimism removed                                                                              ;
; 9.279    ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                    ;
; 9.279    ; 0.000    ;    ; uTh  ; 1      ; FF_X67_Y18_N1             ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_acc_data[0] ;
+----------+----------+----+------+--------+---------------------------+------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Removal slack is 0.988 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                 ;
; To Node            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state ;
; Launch Clock       ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                ;
; Latch Clock        ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                ;
; Data Arrival Time  ; 10.267                                                                                              ;
; Data Required Time ; 9.279                                                                                               ;
; Slack              ; 0.988                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.529 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.517 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 4.616       ; 52         ; 0.000  ; 2.076  ;
;    Cell                ;       ; 5     ; 4.294       ; 48         ; 0.325  ; 1.619  ;
;    PLL Compensation    ;       ; 1     ; -0.160      ; 0          ; -0.160 ; -0.160 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.895       ; 59         ; 0.895  ; 0.895  ;
;    Cell                ;       ; 2     ; 0.622       ; 41         ; 0.000  ; 0.622  ;
;    uTco                ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 6     ; 5.438       ; 53         ; 0.000  ; 2.559  ;
;    Cell                ;       ; 6     ; 4.904       ; 47         ; 0.211  ; 1.915  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                          ;
+----------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                             ;
+----------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; launch edge time                                                                                    ;
; 8.750    ; 8.750    ;    ;      ;        ;                           ; clock path                                                                                          ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                      ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                             ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                     ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                     ;
;   2.750  ;   1.358  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                   ;
;   3.100  ;   0.350  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                     ;
;   3.100  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                            ;
;   2.940  ;   -0.160 ; RR ; COMP ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                            ;
;   2.940  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]             ;
;   4.559  ;   1.619  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                ;
;   5.741  ;   1.182  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                         ;
;   6.066  ;   0.325  ; RR ; CELL ; 748    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                        ;
;   8.142  ;   2.076  ; RR ; IC   ; 1      ; FF_X71_Y19_N41            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|clk                                                     ;
;   8.750  ;   0.608  ; RR ; CELL ; 1      ; FF_X71_Y19_N41            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                 ;
; 10.267   ; 1.517    ;    ;      ;        ;                           ; data path                                                                                           ;
;   8.750  ;   0.000  ;    ; uTco ; 1      ; FF_X71_Y19_N41            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|ad_rst:i_core_rst_reg|rst                 ;
;   8.750  ;   0.000  ; FF ; CELL ; 239    ; FF_X71_Y19_N41            ; i_system_bd|vga_out|i_up|i_core_rst_reg|rst|q                                                       ;
;   9.645  ;   0.895  ; FF ; IC   ; 1      ; FF_X67_Y18_N31            ; i_system_bd|vga_out|i_up|i_xfer_status|d_xfer_state|clrn                                            ;
;   10.267 ;   0.622  ; FR ; CELL ; 1      ; FF_X67_Y18_N31            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state ;
+----------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                         ;
+----------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location                  ; Element                                                                                             ;
+----------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000    ;    ;      ;        ;                           ; latch edge time                                                                                     ;
; 9.279    ; 9.279    ;    ;      ;        ;                           ; clock path                                                                                          ;
;   0.000  ;   0.000  ;    ;      ;        ;                           ; source latency                                                                                      ;
;   0.000  ;   0.000  ;    ;      ; 1      ; PIN_AF14                  ; sys_clk                                                                                             ;
;   0.000  ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|i                                                                                     ;
;   1.392  ;   1.392  ; RR ; CELL ; 2      ; IOIBUF_X32_Y0_N1          ; sys_clk~input|o                                                                                     ;
;   2.951  ;   1.559  ; RR ; IC   ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkin[0]                   ;
;   3.328  ;   0.377  ; RR ; CELL ; 1      ; PLLREFCLKSELECT_X0_Y7_N0  ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT|clkout                     ;
;   3.328  ;   0.000  ; RR ; IC   ; 10     ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin                            ;
;   3.539  ;   0.211  ; RR ; CELL ; 2      ; FRACTIONALPLL_X0_Y1_N0    ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]                            ;
;   3.539  ;   0.000  ; RR ; IC   ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]             ;
;   5.454  ;   1.915  ; RR ; CELL ; 1      ; PLLOUTPUTCOUNTER_X0_Y5_N1 ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk                ;
;   6.774  ;   1.320  ; RR ; IC   ; 1      ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|inclk                         ;
;   7.129  ;   0.355  ; RR ; CELL ; 748    ; CLKCTRL_G7                ; i_system_bd|pixel_clk_pll|altera_pll_i|cyclonev_pll|divclk[0]~CLKENA0|outclk                        ;
;   9.688  ;   2.559  ; RR ; IC   ; 1      ; FF_X67_Y18_N31            ; i_system_bd|vga_out|i_up|i_xfer_status|d_xfer_state|clk                                             ;
;   10.342 ;   0.654  ; RR ; CELL ; 1      ; FF_X67_Y18_N31            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state ;
;   9.279  ;   -1.063 ;    ;      ;        ;                           ; clock pessimism removed                                                                             ;
; 9.279    ; 0.000    ;    ;      ;        ;                           ; clock uncertainty                                                                                   ;
; 9.279    ; 0.000    ;    ; uTh  ; 1      ; FF_X67_Y18_N31            ; system_bd:i_system_bd|axi_hdmi_tx:vga_out|up_hdmi_tx:i_up|up_xfer_status:i_xfer_status|d_xfer_state ;
+----------+----------+----+------+--------+---------------------------+-----------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


