Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 27487a3b62c247ce8013a612ecaeb022 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBenchMIPSMulticiclo_behav xil_defaultlib.TestBenchMIPSMulticiclo xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=15.62...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.DCM_100MHz_10MHz_clk_wiz
Compiling module xil_defaultlib.DCM_100MHz_10MHz
Compiling architecture debouncerarch of entity xil_defaultlib.debouncer [\debouncer(bounce=100)\]
Compiling architecture unidaddecontrolarch of entity xil_defaultlib.unidadDeControl [unidaddecontrol_default]
Compiling architecture multiplexor2a1arch of entity xil_defaultlib.multiplexor2a1 [multiplexor2a1_default]
Compiling architecture registroarch of entity xil_defaultlib.registro [registro_default]
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.mem32x512
Compiling architecture memoriaarch of entity xil_defaultlib.memoria [memoria_default]
Compiling architecture multiplexor2a1arch of entity xil_defaultlib.multiplexor2a1 [\multiplexor2a1(bits_entradas=5)...]
Compiling architecture behavioral of entity xil_defaultlib.multiplexor8a1 [multiplexor8a1_default]
Compiling architecture bancoderegistrosarch of entity xil_defaultlib.bancoDeRegistros [bancoderegistros_default]
Compiling architecture multiplexor4a1arch of entity xil_defaultlib.multiplexor4a1 [multiplexor4a1_default]
Compiling architecture aluarch of entity xil_defaultlib.ALU [alu_default]
Compiling architecture rutadedatosarch of entity xil_defaultlib.rutaDeDatos [rutadedatos_default]
Compiling architecture behavioral of entity xil_defaultlib.conv_7seg [conv_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.displays [displays_default]
Compiling architecture mipsmulticicloarch of entity xil_defaultlib.MIPSMulticiclo [mipsmulticiclo_default]
Compiling architecture behavior of entity xil_defaultlib.testbenchmipsmulticiclo
Built simulation snapshot TestBenchMIPSMulticiclo_behav
