# ğŸ¥¤ Vending Machine FSM â€” Verilog RTL Design

<img width="1536" height="1024" alt="Image" src="https://github.com/user-attachments/assets/73ae533a-7705-4d5b-8390-088a6a72b4cf" />

## âœ¨ Features

* ğŸ’° Accepts **â‚¹5** and **â‚¹10** coins only
* ğŸ”„ FSM-based balance tracking (`â‚¹0 â†’ â‚¹5 â†’ â‚¹10 â†’ â‚¹15`)
* âœ… Product dispensed automatically at **â‚¹15**
* ğŸ” Returns **â‚¹5 change** when â‚¹10 is inserted at â‚¹10 state
* â™»ï¸ Automatic reset after every transaction
* ğŸ§  Clean, deterministic, and fully synthesizable RTL design

## ğŸ—ï¸ Design Flow

* ğŸ“ Defined vending machine **FSM state diagram**
* ğŸ’» Implemented **RTL logic in Verilog**
* ğŸ§ª Built a **complete testbench** covering all coin scenarios
* â–¶ï¸ Simulated and debugged using **QuestaSim 10.7**
* ğŸ“Š Verified state transitions using waveform analysis
* ğŸ§© Completed **RTL synthesis** and reviewed logic mapping

## ğŸ‘¤ Author

**Karnam Chandra Shekar**
Future-Ready Hardware Engineer
VLSI â€¢ FPGA â€¢ Embedded Systems

â­ If you find this project useful, feel free to star the repository!
