
---------- Begin Simulation Statistics ----------
final_tick                                59112176500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687344                       # Number of bytes of host memory used
host_op_rate                                   158192                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   639.14                       # Real time elapsed on the host
host_tick_rate                               92487462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101106635                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059112                       # Number of seconds simulated
sim_ticks                                 59112176500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.189985                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4085564                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4852791                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352394                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5097915                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             103118                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676540                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573422                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6505863                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  313005                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        37907                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101106635                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.182244                       # CPI: cycles per instruction
system.cpu.discardedOps                        976203                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48942985                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40606092                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6266590                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2551535                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.845849                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118224353                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55119576     54.52%     54.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38165936     37.75%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6380747      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101106635                       # Class of committed instruction
system.cpu.tickCycles                       115672818                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   308                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           904                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1146                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        65214                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                430                       # Transaction distribution
system.membus.trans_dist::ReadExReq               474                       # Transaction distribution
system.membus.trans_dist::ReadExResp              474                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           430                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1808                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       462848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  462848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 904                       # Request fanout histogram
system.membus.respLayer1.occupancy           30221250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1153000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             22149                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        22392                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8286                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10554                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10554                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8350                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13799                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        24986                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        72931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 97917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8517632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     23933440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32451072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            32703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.035257                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.184431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31550     96.47%     96.47% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1153      3.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              32703                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          278031000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         207005989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          70977994                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 8016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                23770                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31786                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8016                       # number of overall hits
system.l2.overall_hits::.cpu.data               23770                       # number of overall hits
system.l2.overall_hits::total                   31786                       # number of overall hits
system.l2.demand_misses::.cpu.inst                334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                583                       # number of demand (read+write) misses
system.l2.demand_misses::total                    917                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               334                       # number of overall misses
system.l2.overall_misses::.cpu.data               583                       # number of overall misses
system.l2.overall_misses::total                   917                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     39895000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     71627500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        111522500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     39895000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     71627500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       111522500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            24353                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                32703                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           24353                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               32703                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.040000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023940                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.028040                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.040000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023940                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.028040                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119446.107784                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 122860.205832                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 121616.684842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119446.107784                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 122860.205832                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 121616.684842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               904                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              904                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     36358500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     64549500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    100908000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     36358500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     64549500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    100908000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.039760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027643                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.039760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.027643                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 109513.554217                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112848.776224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111623.893805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 109513.554217                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112848.776224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111623.893805                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        22392                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            22392                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        22392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        22392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         7720                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             7720                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         7720                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         7720                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10080                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             474                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 474                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     57654500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      57654500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10554                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.044912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.044912                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 121633.966245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121633.966245                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            474                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     52914500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     52914500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.044912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.044912                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 111633.966245                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111633.966245                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     39895000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39895000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.040000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.040000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119446.107784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119446.107784                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     36358500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     36358500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.039760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.039760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 109513.554217                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 109513.554217                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         13690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13690                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13973000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13973000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        13799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.007899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.007899                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 128192.660550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 128192.660550                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           11                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           98                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11635000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11635000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.007102                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.007102                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 118724.489796                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 118724.489796                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   879.054962                       # Cycle average of tags in use
system.l2.tags.total_refs                       64055                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       904                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     70.857301                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    112000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       331.253989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       547.800974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.080873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.133740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.214613                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           904                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          904                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.220703                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    513448                       # Number of tag accesses
system.l2.tags.data_accesses                   513448                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         169984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             462848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       169984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        169984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 904                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2875617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4954377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               7829994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2875617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2875617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2875617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4954377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              7829994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000682500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         904                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7232                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    243130000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   36160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               378730000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33618.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52368.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6588                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7232                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     858                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    718.708075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   674.944285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   254.076601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            1      0.16%      0.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            1      0.16%      0.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      0.16%      0.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      0.16%      0.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          378     58.70%     59.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          262     40.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          644                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 462848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  462848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         7.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      7.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7982768000                       # Total gap between requests
system.mem_ctrls.avgGap                    8830495.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       169984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 2875617.344253937248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4954376.870220638812                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    131022000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    247708000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     49330.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54131.99                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    91.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2334780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1240965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            26560800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4665732240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1065803100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21801557760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27563229645                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.286834                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  56668127750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1973660000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    470388750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2263380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1203015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            25075680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4665732240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1099010160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21773593920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27566878395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.348560                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  56595651250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1973660000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    542865250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59112176500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13951448                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13951448                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13951448                       # number of overall hits
system.cpu.icache.overall_hits::total        13951448                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8350                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8350                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8350                       # number of overall misses
system.cpu.icache.overall_misses::total          8350                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    161244000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    161244000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    161244000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    161244000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13959798                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13959798                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13959798                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13959798                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000598                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000598                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000598                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000598                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19310.658683                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19310.658683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19310.658683                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19310.658683                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         8286                       # number of writebacks
system.cpu.icache.writebacks::total              8286                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         8350                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8350                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8350                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8350                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    152894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    152894000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    152894000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    152894000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000598                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000598                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 18310.658683                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18310.658683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 18310.658683                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18310.658683                       # average overall mshr miss latency
system.cpu.icache.replacements                   8286                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13951448                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13951448                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8350                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8350                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    161244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    161244000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13959798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13959798                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000598                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000598                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19310.658683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19310.658683                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8350                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    152894000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    152894000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000598                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 18310.658683                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18310.658683                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.989749                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13959798                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8350                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1671.832096                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            122500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.989749                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           48                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27927946                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27927946                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43877573                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43877573                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43886270                       # number of overall hits
system.cpu.dcache.overall_hits::total        43886270                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26353                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26353                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26388                       # number of overall misses
system.cpu.dcache.overall_misses::total         26388                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    469617500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    469617500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    469617500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    469617500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43903926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43903926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43912658                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43912658                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000600                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000600                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000601                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17820.267142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17820.267142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17796.631044                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17796.631044                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        22392                       # number of writebacks
system.cpu.dcache.writebacks::total             22392                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2016                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2016                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2016                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2016                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        24337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        24337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        24353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24353                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    372048500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    372048500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    373855500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    373855500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000554                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000554                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000555                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000555                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15287.360809                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15287.360809                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15351.517267                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15351.517267                       # average overall mshr miss latency
system.cpu.dcache.replacements                  24225                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37566407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37566407                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15029                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    227412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    227412500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37581436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37581436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000400                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15131.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15131.578947                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1246                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        13783                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        13783                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    190725500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    190725500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000367                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13837.734891                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13837.734891                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6311166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6311166                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        11324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11324                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    242205000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    242205000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6322490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6322490                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001791                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 21388.643589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21388.643589                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          770                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          770                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10554                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    181323000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    181323000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001669                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17180.500284                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17180.500284                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8697                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8697                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           35                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8732                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.004008                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.004008                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1807000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1807000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001832                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001832                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 112937.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 112937.500000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.601733                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43910955                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24353                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1803.102493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            273500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.601733                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996889                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87850333                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87850333                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59112176500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
