Source Block: hdl/projects/fmcadc4/zc706/system_top.v@210:220@HdlIdDef
  inout           spi_sdio;

  // internal registers

  reg     [ 1:0]  adc_dcnt = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [255:0]  adc_ddata = 'd0;
  
  // internal signals


Diff Content:
- 215   reg             adc_dsync = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcadc4/zc706/system_top.v@209:219
  output          spi_clk;
  inout           spi_sdio;

  // internal registers

  reg     [ 1:0]  adc_dcnt = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [255:0]  adc_ddata = 'd0;
  
  // internal signals

Clone Blocks 2:
hdl/projects/fmcadc4/zc706/system_top.v@211:221

  // internal registers

  reg     [ 1:0]  adc_dcnt = 'd0;
  reg             adc_dsync = 'd0;
  reg             adc_dwr = 'd0;
  reg    [255:0]  adc_ddata = 'd0;
  
  // internal signals

  wire    [63:0]  gpio_i;

