// Seed: 3696048496
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd99,
    parameter id_12 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11
);
  input wire _id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input logic [7:0] id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_10,
      id_10
  );
  output wire id_2;
  input wire id_1;
  logic [-1 : ""] _id_12 = id_4[id_12 : id_11], id_13, id_14, id_15;
  logic id_16 = -1;
  wire  id_17;
  ;
endmodule
