###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Dec  1 14:30:28 2015
#  Design:            spc2
#  Command:           defOut -floorplan -netlist -routing spc2.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN spc2 ;
UNITS DISTANCE MICRONS 1000 ;

PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 15.120 ;
    DESIGN FE_CORE_BOX_UR_X REAL 88.240 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 15.120 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 75.600 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 103360 90720 ) ;

ROW CORE_ROW_0 ams018Site 15120 15120 FS DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_1 ams018Site 15120 20160 N DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_2 ams018Site 15120 25200 FS DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_3 ams018Site 15120 30240 N DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_4 ams018Site 15120 35280 FS DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_5 ams018Site 15120 40320 N DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_6 ams018Site 15120 45360 FS DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_7 ams018Site 15120 50400 N DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_8 ams018Site 15120 55440 FS DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_9 ams018Site 15120 60480 N DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_10 ams018Site 15120 65520 FS DO 130 BY 1 STEP 560 0
 ;
ROW CORE_ROW_11 ams018Site 15120 70560 N DO 130 BY 1 STEP 560 0
 ;

TRACKS Y 420 DO 162 STEP 560 LAYER AM ;
TRACKS X 10220 DO 10 STEP 9800 LAYER AM ;
TRACKS X 280 DO 185 STEP 560 LAYER MT ;
TRACKS Y 280 DO 162 STEP 560 LAYER MT ;
TRACKS Y 280 DO 162 STEP 560 LAYER M4 ;
TRACKS X 280 DO 185 STEP 560 LAYER M4 ;
TRACKS X 280 DO 185 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 162 STEP 560 LAYER M3 ;
TRACKS Y 280 DO 162 STEP 560 LAYER M2 ;
TRACKS X 280 DO 185 STEP 560 LAYER M2 ;
TRACKS X 280 DO 185 STEP 560 LAYER M1 ;
TRACKS Y 280 DO 162 STEP 560 LAYER M1 ;

GCELLGRID X 101080 DO 2 STEP 2280 ;
GCELLGRID X 280 DO 19 STEP 5600 ;
GCELLGRID X 0 DO 2 STEP 280 ;
GCELLGRID Y 89880 DO 2 STEP 840 ;
GCELLGRID Y 280 DO 17 STEP 5600 ;
GCELLGRID Y 0 DO 2 STEP 280 ;

VIAS 2 ;
- M1_M2_1
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 180 60 180 60
 + ROWCOL 2 7
 ;
- M1_M2_2
 + VIARULE M1_M2
 + CUTSIZE 280 280
 + LAYERS M1 V1 M2
 + CUTSPACING 280 280
 + ENCLOSURE 180 180 180 180
 + ROWCOL 7 7
 ;
END VIAS

COMPONENTS 173 ;
- g36 NOR2XL + PLACED ( 66640 50400 ) FN
 ;
- g37 NOR2XL + PLACED ( 58240 50400 ) N
 ;
- g96 NOR2XL + PLACED ( 58800 45360 ) S
 ;
- g143 NOR2XL + PLACED ( 57680 60480 ) N
 ;
- g147 NOR2XL + PLACED ( 75040 60480 ) N
 ;
- g144 INVXL + PLACED ( 61040 60480 ) FN
 ;
- g146 AO21X3 + PLACED ( 76720 60480 ) FN
 ;
- out_reg\[0\] DFCX1 + PLACED ( 61040 25200 ) S
 ;
- out_reg\[1\] DFCX1 + PLACED ( 73920 25200 ) FS
 ;
- out_reg\[2\] DFCX1 + PLACED ( 73920 35280 ) FS
 ;
- out_reg\[3\] DFCX1 + PLACED ( 54880 40320 ) N
 ;
- out_reg\[4\] DFCX1 + PLACED ( 50960 30240 ) FN
 ;
- out_reg\[5\] DFCX1 + PLACED ( 48160 25200 ) FS
 ;
- out_reg\[6\] DFCX1 + PLACED ( 35280 25200 ) FS
 ;
- out_reg\[7\] DFCX1 + PLACED ( 15680 30240 ) N
 ;
- out_reg\[8\] DFCX1 + PLACED ( 15120 20160 ) FN
 ;
- out_reg\[9\] DFCX1 + PLACED ( 15680 35280 ) FS
 ;
- out_reg\[10\] DFCX1 + PLACED ( 16800 45360 ) S
 ;
- out_reg\[11\] DFCX1 + PLACED ( 36960 40320 ) FN
 ;
- out_reg\[12\] DFCX1 + PLACED ( 34720 45360 ) FS
 ;
- out_reg\[13\] DFCX1 + PLACED ( 18480 55440 ) FS
 ;
- out_reg\[14\] DFCX1 + PLACED ( 18480 60480 ) FN
 ;
- out_reg\[15\] DFCX1 + PLACED ( 31920 70560 ) FN
 ;
- count_reg\[3\] DFCX1 + PLACED ( 54880 65520 ) S
 ;
- count_reg\[2\] DFCX1 + PLACED ( 73360 65520 ) FS
 ;
- count_reg\[1\] DFCX1 + PLACED ( 73360 45360 ) FS
 ;
- count_reg\[0\] DFCX1 + PLACED ( 73360 50400 ) N
 ;
- g150 OR2X3 + PLACED ( 80080 55440 ) S
 ;
- g98 NAND3X1 + PLACED ( 60480 45360 ) FS
 ;
- count_reg\[4\] DFPX3 + PLACED ( 36960 65520 ) FS
 ;
- g139 XOR2X1 + PLACED ( 44240 60480 ) FN
 ;
- g141 XOR2X1 + PLACED ( 62160 60480 ) N
 ;
- g148 XOR2X1 + PLACED ( 74480 40320 ) FN
 ;
- RE_reg DFCX3 + PLACED ( 73920 20160 ) N
 ;
- FS_reg DFCX3 + PLACED ( 63280 15120 ) S
 ;
- GD_reg\[0\] DFCX3 + PLACED ( 63840 30240 ) FN
 ;
- GD_reg\[1\] DFCX3 + PLACED ( 52640 35280 ) S
 ;
- GD_reg\[2\] DFCX3 + PLACED ( 49280 20160 ) FN
 ;
- NS_reg DFCX3 + PLACED ( 49280 15120 ) S
 ;
- CE_reg DFCX3 + PLACED ( 35280 20160 ) N
 ;
- GS_reg\[0\] DFCX3 + PLACED ( 29120 15120 ) FS
 ;
- GS_reg\[1\] DFCX3 + PLACED ( 15120 15120 ) FS
 ;
- GS_reg\[2\] DFCX3 + PLACED ( 21280 25200 ) FS
 ;
- GS_reg\[3\] DFCX3 + PLACED ( 22960 40320 ) N
 ;
- IQ_reg DFCX3 + PLACED ( 34160 35280 ) FS
 ;
- F_reg\[0\] DFCX3 + PLACED ( 36960 30240 ) N
 ;
- F_reg\[3\] DFCX3 + PLACED ( 33600 55440 ) FS
 ;
- F_reg\[2\] DFCX3 + PLACED ( 19600 50400 ) N
 ;
- F_reg\[1\] DFCX3 + PLACED ( 41440 50400 ) N
 ;
- FILLERCAP_impl0_1 FILLCAPX8 + SOURCE DIST + PLACED ( 43120 15120 ) FS
 ;
- FILLERCAP_impl0_2 FILLCAPX16 + SOURCE DIST + PLACED ( 77280 15120 ) FS
 ;
- FILLERCAP_impl0_3 FILLCAPX8 + SOURCE DIST + PLACED ( 15120 25200 ) FS
 ;
- FILLERCAP_impl0_4 FILLCAPX8 + SOURCE DIST + PLACED ( 28560 30240 ) N
 ;
- FILLERCAP_impl0_5 FILLCAPX16 + SOURCE DIST + PLACED ( 77840 30240 ) N
 ;
- FILLERCAP_impl0_6 FILLCAPX8 + SOURCE DIST + PLACED ( 28560 35280 ) FS
 ;
- FILLERCAP_impl0_7 FILLCAPX8 + SOURCE DIST + PLACED ( 48160 35280 ) FS
 ;
- FILLERCAP_impl0_8 FILLCAPX8 + SOURCE DIST + PLACED ( 15120 40320 ) N
 ;
- FILLERCAP_impl0_9 FILLCAPX8 + SOURCE DIST + PLACED ( 67760 40320 ) N
 ;
- FILLERCAP_impl0_10 FILLCAPX4 + SOURCE DIST + PLACED ( 72240 40320 ) N
 ;
- FILLERCAP_impl0_11 FILLCAPX16 + SOURCE DIST + PLACED ( 78960 40320 ) N
 ;
- FILLERCAP_impl0_12 FILLCAPX16 + SOURCE DIST + PLACED ( 63280 45360 ) FS
 ;
- FILLERCAP_impl0_13 FILLCAPX8 + SOURCE DIST + PLACED ( 15120 50400 ) N
 ;
- FILLERCAP_impl0_14 FILLCAPX4 + SOURCE DIST + PLACED ( 60480 50400 ) FN
 ;
- FILLERCAP_impl0_15 FILLCAPX8 + SOURCE DIST + PLACED ( 68320 50400 ) N
 ;
- FILLERCAP_impl0_16 FILLCAPX4 + SOURCE DIST + PLACED ( 31360 55440 ) FS
 ;
- FILLERCAP_impl0_17 FILLCAPX16 + SOURCE DIST + PLACED ( 62720 55440 ) FS
 ;
- FILLERCAP_impl0_18 FILLCAPX4 + SOURCE DIST + PLACED ( 71680 55440 ) FS
 ;
- FILLERCAP_impl0_19 FILLCAPX4 + SOURCE DIST + PLACED ( 84000 55440 ) FS
 ;
- FILLERCAP_impl0_20 FILLCAPX4 + SOURCE DIST + PLACED ( 15120 60480 ) N
 ;
- FILLERCAP_impl0_21 FILLCAPX4 + SOURCE DIST + PLACED ( 31360 60480 ) N
 ;
- FILLERCAP_impl0_22 FILLCAPX4 + SOURCE DIST + PLACED ( 84000 60480 ) N
 ;
- FILLERCAP_impl0_23 FILLCAPX16 + SOURCE DIST + PLACED ( 15120 65520 ) FS
 ;
- FILLERCAP_impl0_24 FILLCAPX8 + SOURCE DIST + PLACED ( 24080 65520 ) FS
 ;
- FILLERCAP_impl0_25 FILLCAPX4 + SOURCE DIST + PLACED ( 28560 65520 ) FS
 ;
- FILLERCAP_impl0_26 FILLCAPX8 + SOURCE DIST + PLACED ( 49840 65520 ) FS
 ;
- FILLERCAP_impl0_27 FILLCAPX16 + SOURCE DIST + PLACED ( 15120 70560 ) N
 ;
- FILLERCAP_impl0_28 FILLCAPX8 + SOURCE DIST + PLACED ( 24080 70560 ) N
 ;
- FILLERCAP_impl0_29 FILLCAPX4 + SOURCE DIST + PLACED ( 28560 70560 ) N
 ;
- FILLERCAP_impl0_30 FILLCAPX32 + SOURCE DIST + PLACED ( 52640 70560 ) FN
 ;
- FILLERCAP_impl0_31 FILLCAPX16 + SOURCE DIST + PLACED ( 70560 70560 ) N
 ;
- FILLERCAP_impl0_32 FILLCAPX8 + SOURCE DIST + PLACED ( 79520 70560 ) N
 ;
- FILLERCAP_impl0_33 FILLCAPX4 + SOURCE DIST + PLACED ( 84000 70560 ) N
 ;
- FILLER_impl0_1 FILLCELLX2 + SOURCE DIST + PLACED ( 47600 15120 ) FS
 ;
- FILLER_impl0_2 FILLCELLX1 + SOURCE DIST + PLACED ( 48720 15120 ) FS
 ;
- FILLER_impl0_3 FILLCELLX2 + SOURCE DIST + PLACED ( 86240 15120 ) FS
 ;
- FILLER_impl0_4 FILLCELLX1 + SOURCE DIST + PLACED ( 87360 15120 ) FS
 ;
- FILLER_impl0_5 FILLCELLX8 + SOURCE DIST + PLACED ( 28000 20160 ) N
 ;
- FILLER_impl0_6 FILLCELLX4 + SOURCE DIST + PLACED ( 32480 20160 ) N
 ;
- FILLER_impl0_7 FILLCELLX1 + SOURCE DIST + PLACED ( 34720 20160 ) N
 ;
- FILLER_impl0_8 FILLCELLX16 + SOURCE DIST + PLACED ( 63280 20160 ) N
 ;
- FILLER_impl0_9 FILLCELLX2 + SOURCE DIST + PLACED ( 72240 20160 ) N
 ;
- FILLER_impl0_10 FILLCELLX1 + SOURCE DIST + PLACED ( 73360 20160 ) N
 ;
- FILLER_impl0_11 FILLCELLX2 + SOURCE DIST + PLACED ( 19600 25200 ) FS
 ;
- FILLER_impl0_12 FILLCELLX1 + SOURCE DIST + PLACED ( 20720 25200 ) FS
 ;
- FILLER_impl0_13 FILLCELLX2 + SOURCE DIST + PLACED ( 86800 25200 ) FS
 ;
- FILLER_impl0_14 FILLCELLX1 + SOURCE DIST + PLACED ( 15120 30240 ) N
 ;
- FILLER_impl0_15 FILLCELLX4 + SOURCE DIST + PLACED ( 33040 30240 ) N
 ;
- FILLER_impl0_16 FILLCELLX2 + SOURCE DIST + PLACED ( 35280 30240 ) N
 ;
- FILLER_impl0_17 FILLCELLX1 + SOURCE DIST + PLACED ( 36400 30240 ) N
 ;
- FILLER_impl0_18 FILLCELLX2 + SOURCE DIST + PLACED ( 86800 30240 ) N
 ;
- FILLER_impl0_19 FILLCELLX1 + SOURCE DIST + PLACED ( 15120 35280 ) FS
 ;
- FILLER_impl0_20 FILLCELLX2 + SOURCE DIST + PLACED ( 33040 35280 ) FS
 ;
- FILLER_impl0_21 FILLCELLX8 + SOURCE DIST + PLACED ( 66640 35280 ) FS
 ;
- FILLER_impl0_22 FILLCELLX4 + SOURCE DIST + PLACED ( 71120 35280 ) FS
 ;
- FILLER_impl0_23 FILLCELLX1 + SOURCE DIST + PLACED ( 73360 35280 ) FS
 ;
- FILLER_impl0_24 FILLCELLX2 + SOURCE DIST + PLACED ( 86800 35280 ) FS
 ;
- FILLER_impl0_25 FILLCELLX4 + SOURCE DIST + PLACED ( 19600 40320 ) N
 ;
- FILLER_impl0_26 FILLCELLX2 + SOURCE DIST + PLACED ( 21840 40320 ) N
 ;
- FILLER_impl0_27 FILLCELLX8 + SOURCE DIST + PLACED ( 49840 40320 ) N
 ;
- FILLER_impl0_28 FILLCELLX1 + SOURCE DIST + PLACED ( 54320 40320 ) N
 ;
- FILLER_impl0_29 FILLCELLX2 + SOURCE DIST + PLACED ( 15120 45360 ) FS
 ;
- FILLER_impl0_30 FILLCELLX1 + SOURCE DIST + PLACED ( 16240 45360 ) FS
 ;
- FILLER_impl0_31 FILLCELLX8 + SOURCE DIST + PLACED ( 29680 45360 ) FS
 ;
- FILLER_impl0_32 FILLCELLX1 + SOURCE DIST + PLACED ( 34160 45360 ) FS
 ;
- FILLER_impl0_33 FILLCELLX16 + SOURCE DIST + PLACED ( 47600 45360 ) FS
 ;
- FILLER_impl0_34 FILLCELLX4 + SOURCE DIST + PLACED ( 56560 45360 ) FS
 ;
- FILLER_impl0_35 FILLCELLX2 + SOURCE DIST + PLACED ( 72240 45360 ) FS
 ;
- FILLER_impl0_36 FILLCELLX2 + SOURCE DIST + PLACED ( 86240 45360 ) FS
 ;
- FILLER_impl0_37 FILLCELLX1 + SOURCE DIST + PLACED ( 87360 45360 ) FS
 ;
- FILLER_impl0_38 FILLCELLX8 + SOURCE DIST + PLACED ( 33600 50400 ) N
 ;
- FILLER_impl0_39 FILLCELLX4 + SOURCE DIST + PLACED ( 38080 50400 ) N
 ;
- FILLER_impl0_40 FILLCELLX2 + SOURCE DIST + PLACED ( 40320 50400 ) N
 ;
- FILLER_impl0_41 FILLCELLX4 + SOURCE DIST + PLACED ( 55440 50400 ) N
 ;
- FILLER_impl0_42 FILLCELLX1 + SOURCE DIST + PLACED ( 57680 50400 ) N
 ;
- FILLER_impl0_43 FILLCELLX1 + SOURCE DIST + PLACED ( 59920 50400 ) N
 ;
- FILLER_impl0_44 FILLCELLX4 + SOURCE DIST + PLACED ( 62720 50400 ) N
 ;
- FILLER_impl0_45 FILLCELLX2 + SOURCE DIST + PLACED ( 64960 50400 ) N
 ;
- FILLER_impl0_46 FILLCELLX1 + SOURCE DIST + PLACED ( 66080 50400 ) N
 ;
- FILLER_impl0_47 FILLCELLX1 + SOURCE DIST + PLACED ( 72800 50400 ) N
 ;
- FILLER_impl0_48 FILLCELLX2 + SOURCE DIST + PLACED ( 86240 50400 ) N
 ;
- FILLER_impl0_49 FILLCELLX1 + SOURCE DIST + PLACED ( 87360 50400 ) N
 ;
- FILLER_impl0_50 FILLCELLX4 + SOURCE DIST + PLACED ( 15120 55440 ) FS
 ;
- FILLER_impl0_51 FILLCELLX2 + SOURCE DIST + PLACED ( 17360 55440 ) FS
 ;
- FILLER_impl0_52 FILLCELLX16 + SOURCE DIST + PLACED ( 47600 55440 ) FS
 ;
- FILLER_impl0_53 FILLCELLX8 + SOURCE DIST + PLACED ( 56560 55440 ) FS
 ;
- FILLER_impl0_54 FILLCELLX2 + SOURCE DIST + PLACED ( 61040 55440 ) FS
 ;
- FILLER_impl0_55 FILLCELLX1 + SOURCE DIST + PLACED ( 62160 55440 ) FS
 ;
- FILLER_impl0_56 FILLCELLX8 + SOURCE DIST + PLACED ( 73920 55440 ) FS
 ;
- FILLER_impl0_57 FILLCELLX2 + SOURCE DIST + PLACED ( 78400 55440 ) FS
 ;
- FILLER_impl0_58 FILLCELLX1 + SOURCE DIST + PLACED ( 79520 55440 ) FS
 ;
- FILLER_impl0_59 FILLCELLX2 + SOURCE DIST + PLACED ( 82880 55440 ) FS
 ;
- FILLER_impl0_60 FILLCELLX2 + SOURCE DIST + PLACED ( 86240 55440 ) FS
 ;
- FILLER_impl0_61 FILLCELLX1 + SOURCE DIST + PLACED ( 87360 55440 ) FS
 ;
- FILLER_impl0_62 FILLCELLX2 + SOURCE DIST + PLACED ( 17360 60480 ) N
 ;
- FILLER_impl0_63 FILLCELLX16 + SOURCE DIST + PLACED ( 33600 60480 ) N
 ;
- FILLER_impl0_64 FILLCELLX2 + SOURCE DIST + PLACED ( 42560 60480 ) N
 ;
- FILLER_impl0_65 FILLCELLX1 + SOURCE DIST + PLACED ( 43680 60480 ) N
 ;
- FILLER_impl0_66 FILLCELLX16 + SOURCE DIST + PLACED ( 48720 60480 ) N
 ;
- FILLER_impl0_67 FILLCELLX2 + SOURCE DIST + PLACED ( 59360 60480 ) N
 ;
- FILLER_impl0_68 FILLCELLX1 + SOURCE DIST + PLACED ( 60480 60480 ) N
 ;
- FILLER_impl0_69 FILLCELLX8 + SOURCE DIST + PLACED ( 66640 60480 ) N
 ;
- FILLER_impl0_70 FILLCELLX4 + SOURCE DIST + PLACED ( 71120 60480 ) N
 ;
- FILLER_impl0_71 FILLCELLX2 + SOURCE DIST + PLACED ( 73360 60480 ) N
 ;
- FILLER_impl0_72 FILLCELLX1 + SOURCE DIST + PLACED ( 74480 60480 ) N
 ;
- FILLER_impl0_73 FILLCELLX4 + SOURCE DIST + PLACED ( 80080 60480 ) N
 ;
- FILLER_impl0_74 FILLCELLX2 + SOURCE DIST + PLACED ( 82320 60480 ) N
 ;
- FILLER_impl0_75 FILLCELLX1 + SOURCE DIST + PLACED ( 83440 60480 ) N
 ;
- FILLER_impl0_76 FILLCELLX2 + SOURCE DIST + PLACED ( 86240 60480 ) N
 ;
- FILLER_impl0_77 FILLCELLX1 + SOURCE DIST + PLACED ( 87360 60480 ) N
 ;
- FILLER_impl0_78 FILLCELLX8 + SOURCE DIST + PLACED ( 30800 65520 ) FS
 ;
- FILLER_impl0_79 FILLCELLX2 + SOURCE DIST + PLACED ( 35280 65520 ) FS
 ;
- FILLER_impl0_80 FILLCELLX1 + SOURCE DIST + PLACED ( 36400 65520 ) FS
 ;
- FILLER_impl0_81 FILLCELLX1 + SOURCE DIST + PLACED ( 54320 65520 ) FS
 ;
- FILLER_impl0_82 FILLCELLX8 + SOURCE DIST + PLACED ( 67760 65520 ) FS
 ;
- FILLER_impl0_83 FILLCELLX2 + SOURCE DIST + PLACED ( 72240 65520 ) FS
 ;
- FILLER_impl0_84 FILLCELLX2 + SOURCE DIST + PLACED ( 86240 65520 ) FS
 ;
- FILLER_impl0_85 FILLCELLX1 + SOURCE DIST + PLACED ( 87360 65520 ) FS
 ;
- FILLER_impl0_86 FILLCELLX2 + SOURCE DIST + PLACED ( 30800 70560 ) N
 ;
- FILLER_impl0_87 FILLCELLX8 + SOURCE DIST + PLACED ( 44800 70560 ) N
 ;
- FILLER_impl0_88 FILLCELLX4 + SOURCE DIST + PLACED ( 49280 70560 ) N
 ;
- FILLER_impl0_89 FILLCELLX2 + SOURCE DIST + PLACED ( 51520 70560 ) N
 ;
- FILLER_impl0_90 FILLCELLX2 + SOURCE DIST + PLACED ( 86240 70560 ) N
 ;
- FILLER_impl0_91 FILLCELLX1 + SOURCE DIST + PLACED ( 87360 70560 ) N
 ;
END COMPONENTS

PINS 19 ;
- Cfg_in + NET Cfg_in + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 51800 90720 ) S ;
- Clk + NET Clk + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 52920 90720 ) S ;
- Resetn + NET Resetn + DIRECTION INPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 52360 90720 ) S ;
- F[3] + NET F[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 46760 0 ) N ;
- F[2] + NET F[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 47320 0 ) N ;
- F[1] + NET F[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 47880 0 ) N ;
- F[0] + NET F[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 48440 0 ) N ;
- IQ + NET IQ + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 49000 0 ) N ;
- GS[3] + NET GS[3] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 49560 0 ) N ;
- GS[2] + NET GS[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 50120 0 ) N ;
- GS[1] + NET GS[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 50680 0 ) N ;
- GS[0] + NET GS[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 51240 0 ) N ;
- CE + NET CE + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 51800 0 ) N ;
- NS + NET NS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 52360 0 ) N ;
- GD[2] + NET GD[2] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 52920 0 ) N ;
- GD[1] + NET GD[1] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 53480 0 ) N ;
- GD[0] + NET GD[0] + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 54040 0 ) N ;
- FS + NET FS + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 54600 0 ) N ;
- RE + NET RE + DIRECTION OUTPUT + USE SIGNAL
  + LAYER M3 ( -140 0 ) ( 140 1120 )
  + PLACED ( 55160 0 ) N ;
END PINS

SPECIALNETS 3 ;
- vdd!  ( * vdd! )
  + ROUTED M1 960 + SHAPE COREWIRE ( 1820 15120 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 1820 25200 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 1820 35280 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 1820 45360 ) ( 15120 * )
    NEW M2 4000 + SHAPE RING ( 3820 1860 ) ( * 88860 )
    NEW M1 960 + SHAPE COREWIRE ( 1820 55440 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 1820 65520 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 1820 75600 ) ( 15120 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 15120 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 25200 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 35280 ) ( 87920 * )
    NEW M1 4000 + SHAPE RING ( 1820 3860 ) ( 101220 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 45360 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 55440 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 65520 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 75600 ) ( 87920 * )
    NEW M1 4000 + SHAPE RING ( 1820 86860 ) ( 101220 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 15120 ) ( 101220 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 25200 ) ( 101220 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 35280 ) ( 101220 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 45360 ) ( 101220 * )
    NEW M2 4000 + SHAPE RING ( 99220 1860 ) ( * 88860 )
    NEW M1 960 + SHAPE COREWIRE ( 87920 55440 ) ( 101220 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 65520 ) ( 101220 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 75600 ) ( 101220 * )
    NEW M2 0 + SHAPE COREWIRE ( 3820 35280 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 3820 25200 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 3820 15120 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 3820 3860 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 3820 45360 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 3820 75600 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 3820 65520 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 3820 55440 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 3820 86860 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 99220 35280 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 99220 25200 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 99220 15120 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 99220 3860 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 99220 45360 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 99220 65520 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 99220 55440 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 99220 75600 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 99220 86860 ) M1_M2_2
  + USE POWER
 ;
- gnd!  ( * gnd! )
  + ROUTED M1 960 + SHAPE COREWIRE ( 6220 40320 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 6220 30240 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 6220 20160 ) ( 15120 * )
    NEW M2 4000 + SHAPE RING ( 8220 6220 ) ( * 84500 )
    NEW M1 960 + SHAPE COREWIRE ( 6220 70560 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 6220 60480 ) ( 15120 * )
    NEW M1 960 + SHAPE COREWIRE ( 6220 50400 ) ( 15120 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 20160 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 30240 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 40320 ) ( 87920 * )
    NEW M1 4000 + SHAPE RING ( 6220 8220 ) ( 96820 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 50400 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 60480 ) ( 87920 * )
    NEW M1 960 + SHAPE FOLLOWPIN ( 15120 70560 ) ( 87920 * )
    NEW M1 4000 + SHAPE RING ( 6220 82500 ) ( 96820 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 40320 ) ( 96820 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 30240 ) ( 96820 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 20160 ) ( 96820 * )
    NEW M2 4000 + SHAPE RING ( 94820 6220 ) ( * 84500 )
    NEW M1 960 + SHAPE COREWIRE ( 87920 70560 ) ( 96820 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 60480 ) ( 96820 * )
    NEW M1 960 + SHAPE COREWIRE ( 87920 50400 ) ( 96820 * )
    NEW M2 0 + SHAPE COREWIRE ( 8220 40320 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 8220 30240 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 8220 20160 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 8220 8220 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 8220 70560 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 8220 60480 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 8220 50400 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 8220 82500 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 94820 40320 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 94820 30240 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 94820 20160 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 94820 8220 ) M1_M2_2
    NEW M2 0 + SHAPE COREWIRE ( 94820 70560 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 94820 60480 ) M1_M2_1
    NEW M2 0 + SHAPE COREWIRE ( 94820 50400 ) M1_M2_1
    NEW M2 0 + SHAPE RING ( 94820 82500 ) M1_M2_2
  + USE GROUND
 ;
- subc!
  + USE GROUND
 ;
END SPECIALNETS

NETS 89 ;
- Cfg_in
  ( PIN Cfg_in ) ( out_reg\[15\] D )
  + ROUTED M3 ( 42280 89880 0 ) ( 51800 * 0 )
    NEW M2 ( 42280 73080 0 ) ( * 89880 0 ) M2_M3_PR
    NEW M2 ( 42280 73080 ) M1_M2_PR
 ;
- Clk
  ( PIN Clk ) ( count_reg\[4\] CP ) ( count_reg\[0\] CP ) ( count_reg\[1\] CP )
  ( count_reg\[2\] CP ) ( count_reg\[3\] CP ) ( out_reg\[15\] CP )
  ( out_reg\[14\] CP ) ( out_reg\[13\] CP ) ( out_reg\[12\] CP )
  ( out_reg\[11\] CP ) ( out_reg\[10\] CP ) ( out_reg\[9\] CP )
  ( out_reg\[8\] CP ) ( out_reg\[7\] CP ) ( out_reg\[6\] CP )
  ( out_reg\[5\] CP ) ( out_reg\[4\] CP ) ( out_reg\[3\] CP )
  ( out_reg\[2\] CP ) ( out_reg\[1\] CP ) ( out_reg\[0\] CP ) ( g96 A )
  + ROUTED M2 ( 35000 22680 0 ) ( * 27720 0 ) M1_M2_PR
    NEW M1 ( 27720 22680 0 ) ( 35000 * 0 ) M1_M2_PR
    NEW M1 ( 35000 27720 0 ) ( 35560 * 0 )
    NEW M2 ( 35000 27720 0 ) ( * 28280 0 ) M2_M3_PR
    NEW M3 ( 15960 28280 0 ) ( 35000 * 0 )
    NEW M2 ( 15960 28280 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M2 ( 15960 32760 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M1 ( 31080 47880 0 ) ( 35000 * 0 )
    NEW M2 ( 15960 49000 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M1 ( 15960 57960 0 ) ( 18760 * 0 )
    NEW M2 ( 31080 63000 0 ) ( * 67480 0 ) M1_M2_PR
    NEW M1 ( 31080 67480 0 ) ( 37240 * 0 )
    NEW M2 ( 44520 70280 0 ) ( * 73080 0 ) M1_M2_PR
    NEW M3 ( 37800 70280 0 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 37800 67480 0 ) ( * 70280 0 ) M2_M3_PR
    NEW M1 ( 37240 67480 0 ) ( 37800 * 0 ) M1_M2_PR
    NEW M2 ( 15960 37800 0 ) ( * 49000 0 ) M2_M3_PR
    NEW M2 ( 29400 47880 0 ) ( * 49000 0 ) M2_M3_PR
    NEW M3 ( 15960 49000 0 ) ( 29400 * 0 )
    NEW M2 ( 31080 47880 0 ) ( * 63000 0 ) M1_M2_PR
    NEW M1 ( 29400 47880 0 ) ( 31080 * 0 ) M1_M2_PR
    NEW M1 ( 73640 27720 0 ) ( 74200 * 0 )
    NEW M2 ( 73640 27720 0 ) ( * 28840 0 ) M2_M3_PR
    NEW M2 ( 48440 27720 0 ) ( * 28840 0 ) M2_M3_PR
    NEW M2 ( 64120 28840 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M1 ( 63560 32760 0 ) ( 64120 * 0 )
    NEW M3 ( 45640 28840 ) ( 48440 * 0 )
    NEW M3 ( 45640 28280 ) ( * 28840 )
    NEW M3 ( 35000 28280 0 ) ( 45640 * )
    NEW M3 ( 48440 28840 0 ) ( 64120 * 0 ) M2_M3_PR
    NEW M3 ( 64120 28840 0 ) ( 73640 * 0 )
    NEW M2 ( 59080 47320 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M1 ( 44520 73080 0 ) ( 52920 * 0 ) M1_M2_PR
    NEW M2 ( 52920 73080 0 ) ( * 89880 0 ) M2_M3_PR
    NEW M1 ( 67480 68040 0 ) ( 73640 * 0 ) M1_M2_PR
    NEW M2 ( 73640 52920 0 ) ( * 68040 0 )
    NEW M1 ( 49560 42840 0 ) ( 55160 * 0 ) M1_M2_PR
    NEW M2 ( 59080 46760 0 ) ( * 47320 0 ) M2_M3_PR
    NEW M1 ( 55160 46760 0 ) ( 59080 * 0 ) M1_M2_PR
    NEW M2 ( 55160 42840 0 ) ( * 46760 0 ) M1_M2_PR
    NEW M3 ( 59080 47320 0 ) ( 73640 * 0 ) M2_M3_PR
    NEW M2 ( 73640 47880 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M2 ( 73640 47320 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 73640 28840 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M1 ( 73640 37800 0 ) ( 74200 * 0 )
    NEW M2 ( 73640 37800 0 ) ( * 47320 0 )
    NEW M3 ( 15960 28280 ) M2_M3_PR
    NEW M2 ( 29400 47880 ) M1_M2_PR
    NEW M2 ( 73640 27720 ) M1_M2_PR
    NEW M2 ( 48440 27720 ) M1_M2_PR
 ;
- Resetn
  ( PIN Resetn ) ( F_reg\[1\] RN ) ( F_reg\[2\] RN ) ( F_reg\[3\] RN )
  ( F_reg\[0\] RN ) ( IQ_reg RN ) ( GS_reg\[3\] RN ) ( GS_reg\[2\] RN )
  ( GS_reg\[1\] RN ) ( GS_reg\[0\] RN ) ( CE_reg RN ) ( NS_reg RN )
  ( GD_reg\[2\] RN ) ( GD_reg\[1\] RN ) ( GD_reg\[0\] RN ) ( FS_reg RN )
  ( RE_reg RN ) ( count_reg\[4\] SN ) ( count_reg\[0\] RN )
  ( count_reg\[1\] RN ) ( count_reg\[2\] RN ) ( count_reg\[3\] RN )
  ( out_reg\[15\] RN ) ( out_reg\[14\] RN ) ( out_reg\[13\] RN )
  ( out_reg\[12\] RN ) ( out_reg\[11\] RN ) ( out_reg\[10\] RN )
  ( out_reg\[9\] RN ) ( out_reg\[8\] RN ) ( out_reg\[7\] RN )
  ( out_reg\[6\] RN ) ( out_reg\[5\] RN ) ( out_reg\[4\] RN )
  ( out_reg\[3\] RN ) ( out_reg\[2\] RN ) ( out_reg\[1\] RN )
  ( out_reg\[0\] RN )
  + ROUTED M3 ( 39480 17640 0 ) ( 45080 * 0 ) M2_M3_PR
    NEW M2 ( 39480 17640 0 ) ( * 18760 0 ) M1_M2_PR
    NEW M2 ( 25480 18760 0 ) ( * 21560 0 ) M2_M3_PR
    NEW M2 ( 25480 28280 ) ( * 31080 0 ) M2_M3_PR
    NEW M2 ( 25480 28280 ) ( 26040 * )
    NEW M2 ( 26040 22120 ) ( * 28280 )
    NEW M2 ( 25480 21560 0 ) ( * 22120 )
    NEW M2 ( 25480 22120 ) ( 26040 * )
    NEW M2 ( 18200 21560 ) ( * 22120 0 ) M1_M2_PR
    NEW M2 ( 18200 21560 ) ( 18760 * 0 ) M2_M3_PR
    NEW M3 ( 18760 21560 0 ) ( 25480 * 0 )
    NEW M2 ( 25480 31080 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M2 ( 31640 28840 0 ) ( * 31080 0 ) M2_M3_PR
    NEW M3 ( 25480 31080 0 ) ( 31640 * 0 )
    NEW M2 ( 25480 32200 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M1 ( 35000 64680 0 ) ( 43960 * 0 ) M1_M2_PR
    NEW M2 ( 35000 64680 0 ) ( * 72520 0 ) M1_M2_PR
    NEW M2 ( 40040 42280 0 ) ( * 43400 0 ) M2_M3_PR
    NEW M2 ( 21560 61320 0 ) ( * 62440 0 ) M1_M2_PR
    NEW M3 ( 21560 61320 0 ) ( 28280 * 0 ) M2_M3_PR
    NEW M2 ( 28280 51240 ) ( 29960 * )
    NEW M2 ( 28280 51240 ) ( * 58520 0 ) M1_M2_PR
    NEW M2 ( 28280 58520 0 ) ( * 61320 0 )
    NEW M2 ( 33320 38920 0 ) ( * 41720 0 ) M1_M2_PR
    NEW M3 ( 25480 38920 0 ) ( 33320 * 0 ) M2_M3_PR
    NEW M2 ( 25480 38360 0 ) ( * 38920 0 ) M2_M3_PR
    NEW M3 ( 19880 47320 0 ) ( 29960 * 0 ) M2_M3_PR
    NEW M2 ( 19880 47320 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M3 ( 33320 43400 0 ) ( 40040 * 0 )
    NEW M3 ( 40040 43400 0 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 33320 41720 0 ) ( * 43400 0 ) M2_M3_PR
    NEW M2 ( 33320 43400 0 ) ( * 47320 0 ) M2_M3_PR
    NEW M2 ( 29960 47320 0 ) ( * 51240 0 )
    NEW M2 ( 29960 51240 ) ( * 51800 0 ) M1_M2_PR
    NEW M3 ( 29960 47320 0 ) ( 33320 * 0 )
    NEW M2 ( 83720 25480 ) ( * 28280 0 ) M1_M2_PR
    NEW M2 ( 83720 25480 ) ( 84280 * )
    NEW M2 ( 84280 21560 0 ) ( * 25480 )
    NEW M2 ( 83720 28280 0 ) ( * 30520 0 ) M2_M3_PR
    NEW M2 ( 47320 30520 0 ) ( * 31640 0 ) M1_M2_PR
    NEW M2 ( 57960 28280 0 ) ( * 30520 0 ) M2_M3_PR
    NEW M2 ( 64680 28280 ) ( * 30520 0 ) M2_M3_PR
    NEW M2 ( 64120 28280 0 ) ( 64680 * )
    NEW M2 ( 67480 30520 0 ) ( * 31640 0 ) M1_M2_PR
    NEW M3 ( 64680 30520 0 ) ( 67480 * 0 ) M2_M3_PR
    NEW M3 ( 67480 30520 0 ) ( 83720 * 0 )
    NEW M3 ( 45080 30520 0 ) ( 47320 * 0 ) M2_M3_PR
    NEW M3 ( 47320 30520 0 ) ( 54040 * 0 ) M2_M3_PR
    NEW M2 ( 54040 30520 0 ) ( * 32200 0 ) M1_M2_PR
    NEW M3 ( 57960 30520 0 ) ( 64680 * 0 )
    NEW M3 ( 54040 30520 0 ) ( 56280 * 0 ) M2_M3_PR
    NEW M2 ( 44520 36120 ) ( * 38920 0 ) M1_M2_PR
    NEW M2 ( 44520 36120 ) ( 45080 * )
    NEW M2 ( 45080 30520 0 ) ( * 36120 )
    NEW M2 ( 45080 21560 0 ) ( * 28280 0 ) M1_M2_PR
    NEW M2 ( 45080 28280 0 ) ( * 30520 0 ) M2_M3_PR
    NEW M2 ( 45080 17640 0 ) ( * 21560 )
    NEW M2 ( 45080 21560 ) ( 45640 * 0 ) M1_M2_PR
    NEW M3 ( 45080 17640 0 ) ( 52920 * 0 ) M2_M3_PR
    NEW M2 ( 66920 17640 0 ) ( * 18760 0 ) M1_M2_PR
    NEW M2 ( 52920 17640 0 ) ( * 18760 0 ) M1_M2_PR
    NEW M3 ( 52920 17640 0 ) ( 66920 * 0 ) M2_M3_PR
    NEW M2 ( 52920 18760 0 ) ( * 21560 0 ) M1_M2_PR
    NEW M2 ( 83160 52360 0 ) ( * 68600 0 ) M1_M2_PR
    NEW M2 ( 83720 30520 0 ) ( * 38360 0 ) M1_M2_PR
    NEW M2 ( 83160 48440 0 ) ( 83720 * )
    NEW M2 ( 83720 38360 0 ) ( * 48440 )
    NEW M2 ( 83160 48440 ) ( * 52360 0 ) M1_M2_PR
    NEW M1 ( 48440 49000 0 ) ( 51800 * 0 ) M1_M2_PR
    NEW M2 ( 51800 49000 0 ) ( * 51800 0 ) M1_M2_PR
    NEW M2 ( 44520 43400 0 ) ( * 48440 0 ) M1_M2_PR
    NEW M3 ( 52360 67480 0 ) ( 57960 * 0 ) M2_M3_PR
    NEW M2 ( 57960 67480 0 ) ( * 68600 0 ) M1_M2_PR
    NEW M4 ( 52360 67480 0 ) ( * 89880 0 ) M3_M4_PR
    NEW M3 ( 45640 67480 0 ) ( 52360 * 0 ) M3_M4_PR
    NEW M1 ( 43960 64680 0 ) ( 45640 * 0 ) M1_M2_PR
    NEW M2 ( 45640 64680 0 ) ( * 67480 0 ) M2_M3_PR
    NEW M2 ( 45640 67480 0 ) ( * 68600 0 ) M1_M2_PR
    NEW M2 ( 56280 30520 0 ) ( * 38920 0 ) M1_M2_PR
    NEW M3 ( 56280 30520 0 ) ( 57960 * 0 )
    NEW M2 ( 44520 38920 0 ) ( * 43400 0 )
    NEW M3 ( 43960 57960 0 ) ( 48440 * 0 ) M2_M3_PR
    NEW M2 ( 43960 57960 0 ) ( * 59080 0 ) M1_M2_PR
    NEW M2 ( 43960 59080 0 ) ( * 64680 0 )
    NEW M3 ( 44520 43400 0 ) ( 48440 * 0 ) M2_M3_PR
    NEW M2 ( 48440 43400 0 ) ( * 49000 0 ) M1_M2_PR
    NEW M2 ( 48440 49000 0 ) ( * 57960 0 )
    NEW M2 ( 64680 30520 0 ) ( * 42280 0 ) M1_M2_PR
    NEW M3 ( 39480 17640 ) M2_M3_PR
    NEW M2 ( 25480 18760 ) M1_M2_PR
    NEW M2 ( 31640 28840 ) M1_M2_PR
    NEW M2 ( 35000 64680 ) M1_M2_PR
    NEW M2 ( 40040 42280 ) M1_M2_PR
    NEW M3 ( 21560 61320 ) M2_M3_PR
    NEW M3 ( 19880 47320 ) M2_M3_PR
    NEW M2 ( 84280 21560 ) M1_M2_PR
    NEW M2 ( 57960 28280 ) M1_M2_PR
    NEW M2 ( 64120 28280 ) M1_M2_PR
    NEW M2 ( 83160 48440 ) M1_M2_PR
    NEW M3 ( 43960 57960 ) M2_M3_PR
 ;
- F[3]
  ( PIN F[3] ) ( F_reg\[3\] Q )
  + ROUTED M3 ( 43960 840 0 ) ( 46760 * 0 )
    NEW M2 ( 43960 840 0 ) ( * 57400 )
    NEW M2 ( 43960 57400 ) ( 45640 * )
    NEW M2 ( 45640 57400 ) ( * 57960 0 ) M1_M2_PR
    NEW M3 ( 43960 840 ) M2_M3_PR
 ;
- F[2]
  ( PIN F[2] ) ( F_reg\[2\] Q )
  + ROUTED M4 ( 47320 840 0 ) ( * 22120 0 ) M3_M4_PR
    NEW M3 ( 45640 22120 0 ) ( 47320 * 0 )
    NEW M2 ( 45640 22120 0 ) ( * 42840 0 ) M2_M3_PR
    NEW M3 ( 31640 42840 0 ) ( 45640 * 0 )
    NEW M2 ( 31640 42840 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M4 ( 47320 840 ) M3_M4_PR
    NEW M3 ( 45640 22120 ) M2_M3_PR
    NEW M3 ( 31640 42840 ) M2_M3_PR
 ;
- F[1]
  ( PIN F[1] ) ( F_reg\[1\] Q )
  + ROUTED M2 ( 47880 840 0 ) ( * 49560 0 ) M1_M2_PR
    NEW M1 ( 47880 49560 0 ) ( 53480 * 0 ) M1_M2_PR
    NEW M2 ( 53480 49560 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M3 ( 47880 840 ) M2_M3_PR
 ;
- F[0]
  ( PIN F[0] ) ( F_reg\[0\] Q )
  + ROUTED M2 ( 48440 840 0 ) ( 49000 * )
    NEW M2 ( 49000 840 ) ( * 32760 0 ) M1_M2_PR
    NEW M3 ( 48440 840 ) M2_M3_PR
 ;
- IQ
  ( PIN IQ ) ( IQ_reg Q )
  + ROUTED M4 ( 49000 840 0 ) ( * 36680 0 ) M3_M4_PR
    NEW M3 ( 46200 36680 0 ) ( 49000 * 0 )
    NEW M2 ( 46200 36680 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M4 ( 49000 840 ) M3_M4_PR
    NEW M3 ( 46200 36680 ) M2_M3_PR
 ;
- GS[3]
  ( PIN GS[3] ) ( GS_reg\[3\] Q )
  + ROUTED M4 ( 49560 840 0 ) ( * 43960 0 ) M3_M4_PR
    NEW M3 ( 35000 43960 0 ) ( 49560 * 0 )
    NEW M2 ( 35000 42840 0 ) ( * 43960 0 ) M2_M3_PR
    NEW M4 ( 49560 840 ) M3_M4_PR
    NEW M2 ( 35000 42840 ) M1_M2_PR
 ;
- GS[2]
  ( PIN GS[2] ) ( GS_reg\[2\] Q )
  + ROUTED M4 ( 50120 840 0 ) ( * 26600 0 ) M3_M4_PR
    NEW M3 ( 33320 26600 0 ) ( 50120 * 0 )
    NEW M2 ( 33320 26600 0 ) ( * 27720 0 ) M1_M2_PR
    NEW M4 ( 50120 840 ) M3_M4_PR
    NEW M3 ( 33320 26600 ) M2_M3_PR
 ;
- GS[1]
  ( PIN GS[1] ) ( GS_reg\[1\] Q )
  + ROUTED M4 ( 50680 840 0 ) ( * 16520 0 ) M3_M4_PR
    NEW M3 ( 27160 16520 0 ) ( 50680 * 0 )
    NEW M2 ( 27160 16520 0 ) ( * 17640 0 ) M1_M2_PR
    NEW M4 ( 50680 840 ) M3_M4_PR
    NEW M3 ( 27160 16520 ) M2_M3_PR
 ;
- GS[0]
  ( PIN GS[0] ) ( GS_reg\[0\] Q )
  + ROUTED M4 ( 51240 840 0 ) ( * 15960 0 ) M3_M4_PR
    NEW M3 ( 41160 15960 0 ) ( 51240 * 0 )
    NEW M2 ( 41160 15960 0 ) ( * 17640 0 ) M1_M2_PR
    NEW M4 ( 51240 840 ) M3_M4_PR
    NEW M3 ( 41160 15960 ) M2_M3_PR
 ;
- CE
  ( PIN CE ) ( CE_reg Q )
  + ROUTED M4 ( 51800 840 0 ) ( * 21000 0 ) M3_M4_PR
    NEW M3 ( 47320 21000 0 ) ( 51800 * 0 )
    NEW M2 ( 47320 21000 0 ) ( * 22680 0 ) M1_M2_PR
    NEW M4 ( 51800 840 ) M3_M4_PR
    NEW M3 ( 47320 21000 ) M2_M3_PR
 ;
- NS
  ( PIN NS ) ( NS_reg Q )
  + ROUTED M4 ( 52360 840 0 ) ( * 16520 0 ) M3_M4_PR
    NEW M3 ( 51240 16520 0 ) ( 52360 * 0 )
    NEW M2 ( 51240 16520 0 ) ( * 17640 0 ) M1_M2_PR
    NEW M4 ( 52360 840 ) M3_M4_PR
    NEW M3 ( 51240 16520 ) M2_M3_PR
 ;
- GD[2]
  ( PIN GD[2] ) ( GD_reg\[2\] Q )
  + ROUTED M4 ( 52920 840 0 ) ( * 21560 0 ) M3_M4_PR
    NEW M3 ( 51240 21560 0 ) ( 52920 * 0 )
    NEW M2 ( 51240 21560 0 ) ( * 22680 0 ) M1_M2_PR
    NEW M4 ( 52920 840 ) M3_M4_PR
    NEW M3 ( 51240 21560 ) M2_M3_PR
 ;
- GD[1]
  ( PIN GD[1] ) ( GD_reg\[1\] Q )
  + ROUTED M4 ( 53480 840 0 ) ( * 36680 0 ) M3_M4_PR
    NEW M3 ( 53480 36680 0 ) ( 54600 * 0 ) M2_M3_PR
    NEW M2 ( 54600 36680 0 ) ( * 37800 0 ) M1_M2_PR
    NEW M4 ( 53480 840 ) M3_M4_PR
 ;
- GD[0]
  ( PIN GD[0] ) ( GD_reg\[0\] Q )
  + ROUTED M4 ( 54040 840 0 ) ( * 31640 0 ) M3_M4_PR
    NEW M3 ( 54040 31640 0 ) ( 65800 * 0 ) M2_M3_PR
    NEW M2 ( 65800 31640 0 ) ( * 32760 0 ) M1_M2_PR
    NEW M4 ( 54040 840 ) M3_M4_PR
 ;
- FS
  ( PIN FS ) ( FS_reg Q )
  + ROUTED M4 ( 54600 840 0 ) ( * 16520 0 ) M3_M4_PR
    NEW M3 ( 54600 16520 0 ) ( 65240 * 0 ) M2_M3_PR
    NEW M2 ( 65240 16520 0 ) ( * 17640 0 ) M1_M2_PR
    NEW M4 ( 54600 840 ) M3_M4_PR
 ;
- RE
  ( PIN RE ) ( RE_reg Q )
  + ROUTED M3 ( 55160 840 0 ) ( 85960 * 0 ) M2_M3_PR
    NEW M2 ( 85960 840 0 ) ( * 22680 0 ) M1_M2_PR
 ;
- count[4]
  ( g139 A ) ( count_reg\[4\] Q ) ( g37 B )
  + ROUTED M2 ( 47880 56280 0 ) ( * 63000 0 ) M1_M2_PR
    NEW M1 ( 47880 56280 0 ) ( 57400 * 0 ) M1_M2_PR
    NEW M2 ( 57400 52360 0 ) ( * 56280 0 )
    NEW M1 ( 57400 52360 0 ) ( 58520 * 0 )
    NEW M1 ( 47880 63000 0 ) ( * 64120 0 ) M1_M2_PR
    NEW M2 ( 47880 64120 0 ) ( * 67480 0 ) M1_M2_PR
    NEW M2 ( 47880 56280 ) M1_M2_PR
    NEW M2 ( 57400 52360 ) M1_M2_PR
 ;
- count[3]
  ( g141 A ) ( count_reg\[3\] Q ) ( g143 B ) ( g37 A )
  + ROUTED M2 ( 57960 56280 0 ) ( * 59640 0 ) M1_M2_PR
    NEW M1 ( 57960 56280 0 ) ( 59640 * 0 ) M1_M2_PR
    NEW M2 ( 59640 52360 0 ) ( * 56280 0 )
    NEW M1 ( 57960 59640 0 ) ( 63000 * 0 ) M1_M2_PR
    NEW M2 ( 63000 59640 0 ) ( * 63000 0 ) M1_M2_PR
    NEW M1 ( 57400 62440 0 ) ( 57960 * 0 )
    NEW M2 ( 57400 62440 0 ) ( * 69720 0 ) M1_M2_PR
    NEW M2 ( 57960 59640 0 ) ( * 61880 0 ) M1_M2_PR
    NEW M2 ( 57960 56280 ) M1_M2_PR
    NEW M2 ( 59640 52360 ) M1_M2_PR
    NEW M2 ( 57400 62440 ) M1_M2_PR
 ;
- count[2]
  ( count_reg\[2\] Q ) ( g146 A2 ) ( g147 B ) ( g36 A )
  + ROUTED M1 ( 79240 62440 0 ) ( 83720 * 0 ) M1_M2_PR
    NEW M2 ( 83720 62440 0 ) ( * 69720 0 ) M1_M2_PR
    NEW M2 ( 75320 59640 0 ) ( * 61880 0 ) M1_M2_PR
    NEW M1 ( 75320 59640 0 ) ( 79240 * 0 ) M1_M2_PR
    NEW M2 ( 79240 59640 0 ) ( * 62440 0 ) M1_M2_PR
    NEW M2 ( 66920 52360 0 ) ( * 61880 0 ) M1_M2_PR
    NEW M1 ( 66920 61880 0 ) ( 75320 * 0 )
    NEW M2 ( 75320 59640 ) M1_M2_PR
    NEW M2 ( 66920 52360 ) M1_M2_PR
 ;
- count[1]
  ( g148 A ) ( g150 B ) ( count_reg\[1\] Q ) ( g36 B )
  + ROUTED M2 ( 78120 42840 0 ) ( * 50680 0 ) M2_M3_PR
    NEW M2 ( 81480 50680 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 83720 49560 0 ) ( * 50680 0 ) M2_M3_PR
    NEW M3 ( 81480 50680 0 ) ( 83720 * 0 )
    NEW M2 ( 68040 50680 0 ) ( * 51800 0 ) M1_M2_PR
    NEW M3 ( 68040 50680 0 ) ( 78120 * 0 )
    NEW M3 ( 78120 50680 0 ) ( 81480 * 0 ) M2_M3_PR
    NEW M2 ( 78120 42840 ) M1_M2_PR
    NEW M2 ( 83720 49560 ) M1_M2_PR
    NEW M3 ( 68040 50680 ) M2_M3_PR
 ;
- count[0]
  ( g150 A ) ( count_reg\[0\] Q )
  + ROUTED M2 ( 82040 56840 0 ) ( * 57960 0 ) M1_M2_PR
    NEW M1 ( 82040 56840 0 ) ( 83720 * 0 ) M1_M2_PR
    NEW M2 ( 83720 51240 0 ) ( * 56840 0 )
    NEW M2 ( 82040 56840 ) M1_M2_PR
    NEW M2 ( 83720 51240 ) M1_M2_PR
 ;
- out[15]
  ( F_reg\[3\] D ) ( out_reg\[15\] Q ) ( out_reg\[14\] D )
  + ROUTED M3 ( 28840 61880 0 ) ( 36680 * 0 ) M2_M3_PR
    NEW M2 ( 28840 61880 0 ) ( * 63000 0 ) M1_M2_PR
    NEW M2 ( 36680 57960 0 ) ( * 61880 0 )
    NEW M2 ( 36680 61880 0 ) ( * 69720 0 ) M1_M2_PR
    NEW M1 ( 34440 69720 0 ) ( 36680 * 0 )
    NEW M2 ( 34440 69720 0 ) ( * 71400 0 ) M1_M2_PR
    NEW M3 ( 28840 61880 ) M2_M3_PR
    NEW M2 ( 36680 57960 ) M1_M2_PR
    NEW M2 ( 34440 69720 ) M1_M2_PR
 ;
- out[14]
  ( F_reg\[2\] D ) ( out_reg\[14\] Q ) ( out_reg\[13\] D )
  + ROUTED M2 ( 21000 57400 ) ( * 57960 0 ) M1_M2_PR
    NEW M2 ( 21000 57400 ) ( 22680 * )
    NEW M2 ( 22680 52920 0 ) ( * 57400 )
    NEW M2 ( 21000 57960 0 ) ( * 61320 0 ) M1_M2_PR
    NEW M2 ( 22680 52920 ) M1_M2_PR
 ;
- out[13]
  ( F_reg\[1\] D ) ( out_reg\[13\] Q ) ( out_reg\[12\] D )
  + ROUTED M2 ( 37240 47880 0 ) ( * 51800 0 ) M2_M3_PR
    NEW M2 ( 44520 51800 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M3 ( 29400 51800 0 ) ( 37240 * 0 )
    NEW M3 ( 37240 51800 0 ) ( 44520 * 0 ) M2_M3_PR
    NEW M2 ( 29400 51800 0 ) ( * 59640 0 ) M1_M2_PR
    NEW M2 ( 37240 47880 ) M1_M2_PR
    NEW M3 ( 29400 51800 ) M2_M3_PR
 ;
- out[12]
  ( F_reg\[0\] D ) ( out_reg\[12\] Q ) ( out_reg\[11\] D )
  + ROUTED M2 ( 47320 41720 0 ) ( * 42840 0 ) M1_M2_PR
    NEW M3 ( 40040 41720 0 ) ( 47320 * 0 ) M2_M3_PR
    NEW M2 ( 40040 32760 0 ) ( * 41720 0 ) M2_M3_PR
    NEW M2 ( 46200 47460 0 ) ( 47320 * )
    NEW M1 ( 46060 47460 0 ) ( 46200 * 0 ) M1_M2_PR
    NEW M2 ( 47320 42840 0 ) ( * 47460 )
    NEW M2 ( 40040 32760 ) M1_M2_PR
 ;
- out[11]
  ( IQ_reg D ) ( out_reg\[11\] Q ) ( out_reg\[10\] D )
  + ROUTED M3 ( 27160 42280 0 ) ( 37240 * 0 ) M2_M3_PR
    NEW M2 ( 27160 42280 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 37240 37800 0 ) ( * 42280 0 )
    NEW M3 ( 37240 42280 0 ) ( 38920 * 0 ) M2_M3_PR
    NEW M2 ( 38920 41160 0 ) ( * 42280 0 )
    NEW M3 ( 27160 42280 ) M2_M3_PR
    NEW M2 ( 37240 37800 ) M1_M2_PR
    NEW M2 ( 38920 41160 ) M1_M2_PR
 ;
- out[10]
  ( GS_reg\[3\] D ) ( out_reg\[10\] Q ) ( out_reg\[9\] D )
  + ROUTED M3 ( 18200 43960 0 ) ( 26040 * 0 ) M2_M3_PR
    NEW M2 ( 26040 42840 0 ) ( * 43960 0 )
    NEW M2 ( 18200 37800 0 ) ( * 43960 0 ) M2_M3_PR
    NEW M2 ( 18200 43960 0 ) ( * 47460 0 ) M1_M2_PR
    NEW M1 ( 18200 47460 0 ) ( 18340 * 0 )
    NEW M2 ( 26040 42840 ) M1_M2_PR
    NEW M2 ( 18200 37800 ) M1_M2_PR
 ;
- out[9]
  ( GS_reg\[2\] D ) ( out_reg\[9\] Q ) ( out_reg\[8\] D )
  + ROUTED M2 ( 24920 27720 ) ( 25480 * )
    NEW M2 ( 25480 22680 0 ) ( * 27720 )
    NEW M2 ( 24920 39480 ) ( 26040 * 0 ) M1_M2_PR
    NEW M2 ( 24360 27720 0 ) ( 24920 * )
    NEW M2 ( 24920 27720 0 ) ( * 39480 )
    NEW M2 ( 25480 22680 ) M1_M2_PR
    NEW M2 ( 24360 27720 ) M1_M2_PR
 ;
- out[8]
  ( GS_reg\[1\] D ) ( out_reg\[8\] Q ) ( out_reg\[7\] D )
  + ROUTED M2 ( 17640 21000 ) ( * 22680 )
    NEW M2 ( 17640 22680 ) ( 18200 * )
    NEW M2 ( 18200 22680 ) ( * 32760 0 ) M1_M2_PR
    NEW M2 ( 18200 17640 0 ) ( * 21000 )
    NEW M2 ( 17640 21000 ) ( 18200 * )
    NEW M2 ( 18200 17640 ) M1_M2_PR
    NEW M2 ( 17640 21000 ) M1_M2_PR
 ;
- out[7]
  ( GS_reg\[0\] D ) ( out_reg\[7\] Q ) ( out_reg\[6\] D )
  + ROUTED M2 ( 32200 17640 0 ) ( * 28840 0 ) M2_M3_PR
    NEW M2 ( 37800 27720 0 ) ( * 28840 0 ) M2_M3_PR
    NEW M3 ( 26600 28840 0 ) ( 32200 * 0 )
    NEW M3 ( 32200 28840 0 ) ( 37800 * 0 )
    NEW M2 ( 26600 28840 0 ) ( * 31080 0 ) M1_M2_PR
    NEW M2 ( 32200 17640 ) M1_M2_PR
    NEW M2 ( 37800 27720 ) M1_M2_PR
    NEW M3 ( 26600 28840 ) M2_M3_PR
 ;
- out[6]
  ( CE_reg D ) ( out_reg\[6\] Q ) ( out_reg\[5\] D )
  + ROUTED M3 ( 38360 27160 0 ) ( 46200 * 0 ) M2_M3_PR
    NEW M2 ( 38360 22680 0 ) ( * 27160 0 ) M2_M3_PR
    NEW M2 ( 46200 27160 0 ) ( * 29400 0 ) M1_M2_PR
    NEW M2 ( 50680 27160 ) ( * 27720 0 ) M1_M2_PR
    NEW M2 ( 50120 27160 0 ) ( 50680 * )
    NEW M3 ( 46200 27160 0 ) ( 50120 * 0 ) M2_M3_PR
    NEW M2 ( 38360 22680 ) M1_M2_PR
 ;
- out[5]
  ( NS_reg D ) ( out_reg\[5\] Q ) ( out_reg\[4\] D )
  + ROUTED M2 ( 59080 29400 0 ) ( * 32760 )
    NEW M2 ( 59080 32760 ) ( 61320 * 0 ) M1_M2_PR
    NEW M2 ( 60200 17640 0 ) ( * 18200 )
    NEW M2 ( 59080 18200 ) ( 60200 * )
    NEW M2 ( 59080 18200 ) ( * 29400 0 ) M1_M2_PR
    NEW M2 ( 60200 17640 ) M1_M2_PR
 ;
- out[4]
  ( GD_reg\[2\] D ) ( out_reg\[4\] Q ) ( out_reg\[3\] D )
  + ROUTED M2 ( 60200 22680 0 ) ( * 29960 0 ) M2_M3_PR
    NEW M3 ( 53480 29960 0 ) ( 57400 * 0 ) M2_M3_PR
    NEW M2 ( 53480 29960 0 ) ( * 31080 0 ) M1_M2_PR
    NEW M2 ( 57400 29960 0 ) ( * 42840 0 ) M1_M2_PR
    NEW M3 ( 57400 29960 0 ) ( 60200 * 0 )
    NEW M2 ( 60200 22680 ) M1_M2_PR
    NEW M3 ( 53480 29960 ) M2_M3_PR
 ;
- out[3]
  ( GD_reg\[1\] D ) ( out_reg\[3\] Q ) ( out_reg\[2\] D )
  + ROUTED M3 ( 65800 38920 0 ) ( 76440 * 0 ) M2_M3_PR
    NEW M2 ( 76440 37800 0 ) ( * 38920 0 )
    NEW M3 ( 63560 38920 0 ) ( 65800 * 0 ) M2_M3_PR
    NEW M2 ( 63560 37800 0 ) ( * 38920 0 ) M2_M3_PR
    NEW M2 ( 65800 38920 0 ) ( * 41160 0 ) M1_M2_PR
    NEW M2 ( 76440 37800 ) M1_M2_PR
    NEW M2 ( 63560 37800 ) M1_M2_PR
 ;
- out[2]
  ( GD_reg\[0\] D ) ( out_reg\[2\] Q ) ( out_reg\[1\] D )
  + ROUTED M2 ( 74760 32200 ) ( * 32760 0 ) M1_M2_PR
    NEW M2 ( 74760 32200 ) ( 76440 * )
    NEW M2 ( 76440 27720 0 ) ( * 32200 )
    NEW M2 ( 74760 32760 0 ) ( * 33880 0 ) M2_M3_PR
    NEW M3 ( 74760 33880 0 ) ( 84280 * 0 ) M2_M3_PR
    NEW M2 ( 84280 33880 0 ) ( * 39480 0 ) M1_M2_PR
    NEW M2 ( 76440 27720 ) M1_M2_PR
 ;
- out[1]
  ( FS_reg D ) ( out_reg\[1\] Q ) ( out_reg\[0\] D )
  + ROUTED M2 ( 71400 21000 0 ) ( * 27720 0 ) M1_M2_PR
    NEW M1 ( 71400 21000 0 ) ( 74200 * 0 ) M1_M2_PR
    NEW M2 ( 74200 17640 0 ) ( * 21000 0 )
    NEW M2 ( 71400 27720 0 ) ( * 28280 0 ) M2_M3_PR
    NEW M3 ( 71400 28280 0 ) ( 84280 * 0 ) M2_M3_PR
    NEW M2 ( 84280 28280 0 ) ( * 29400 0 ) M1_M2_PR
    NEW M2 ( 71400 21000 ) M1_M2_PR
    NEW M2 ( 74200 17640 ) M1_M2_PR
 ;
- out[0]
  ( RE_reg D ) ( out_reg\[0\] Q )
  + ROUTED M2 ( 77000 22680 0 ) ( * 23800 0 ) M2_M3_PR
    NEW M3 ( 63560 23800 0 ) ( 77000 * 0 )
    NEW M2 ( 63560 23800 0 ) ( * 29400 0 ) M1_M2_PR
    NEW M2 ( 77000 22680 ) M1_M2_PR
    NEW M3 ( 63560 23800 ) M2_M3_PR
 ;
- UNCONNECTED
  ( RE_reg QN )
 ;
- UNCONNECTED0
  ( FS_reg QN )
 ;
- UNCONNECTED1
  ( out_reg\[0\] QN )
 ;
- UNCONNECTED2
  ( GD_reg\[0\] QN )
 ;
- UNCONNECTED3
  ( out_reg\[1\] QN )
 ;
- UNCONNECTED4
  ( GD_reg\[1\] QN )
 ;
- UNCONNECTED5
  ( out_reg\[2\] QN )
 ;
- UNCONNECTED6
  ( GD_reg\[2\] QN )
 ;
- UNCONNECTED7
  ( out_reg\[3\] QN )
 ;
- UNCONNECTED8
  ( NS_reg QN )
 ;
- UNCONNECTED9
  ( out_reg\[4\] QN )
 ;
- UNCONNECTED10
  ( CE_reg QN )
 ;
- UNCONNECTED11
  ( out_reg\[5\] QN )
 ;
- UNCONNECTED12
  ( GS_reg\[0\] QN )
 ;
- UNCONNECTED13
  ( out_reg\[6\] QN )
 ;
- UNCONNECTED14
  ( GS_reg\[1\] QN )
 ;
- UNCONNECTED15
  ( out_reg\[7\] QN )
 ;
- UNCONNECTED16
  ( GS_reg\[2\] QN )
 ;
- UNCONNECTED17
  ( out_reg\[8\] QN )
 ;
- UNCONNECTED18
  ( GS_reg\[3\] QN )
 ;
- UNCONNECTED19
  ( out_reg\[9\] QN )
 ;
- UNCONNECTED20
  ( IQ_reg QN )
 ;
- UNCONNECTED21
  ( out_reg\[10\] QN )
 ;
- UNCONNECTED22
  ( F_reg\[0\] QN )
 ;
- UNCONNECTED23
  ( out_reg\[11\] QN )
 ;
- UNCONNECTED24
  ( F_reg\[3\] QN )
 ;
- UNCONNECTED25
  ( F_reg\[2\] QN )
 ;
- UNCONNECTED26
  ( F_reg\[1\] QN )
 ;
- UNCONNECTED27
  ( out_reg\[12\] QN )
 ;
- UNCONNECTED28
  ( out_reg\[13\] QN )
 ;
- UNCONNECTED29
  ( out_reg\[14\] QN )
 ;
- UNCONNECTED30
  ( out_reg\[15\] QN )
 ;
- UNCONNECTED31
  ( count_reg\[4\] QN )
 ;
- UNCONNECTED32
  ( count_reg\[3\] QN )
 ;
- UNCONNECTED33
  ( count_reg\[2\] QN )
 ;
- UNCONNECTED34
  ( count_reg\[1\] QN )
 ;
- n_0
  ( g150 Q ) ( g146 A1 ) ( g147 A )
  + ROUTED M2 ( 76440 62440 0 ) ( 78680 * )
    NEW M2 ( 78680 59080 0 ) ( * 62440 0 )
    NEW M1 ( 78680 59080 0 ) ( 80360 * 0 )
    NEW M2 ( 78680 62440 ) ( * 63000 0 ) M1_M2_PR
    NEW M2 ( 76440 62440 ) M1_M2_PR
    NEW M2 ( 78680 59080 ) M1_M2_PR
 ;
- n_1
  ( g148 Q ) ( count_reg\[1\] D )
  + ROUTED M2 ( 75880 43400 0 ) ( * 47880 0 ) M1_M2_PR
    NEW M2 ( 75880 43400 ) M1_M2_PR
 ;
- n_2
  ( g141 B ) ( g146 B1 ) ( g144 A ) ( g147 Q )
  + ROUTED M2 ( 76440 63000 0 ) ( 78120 * 0 ) M1_M2_PR
    NEW M1 ( 75880 63000 0 ) ( 76440 * 0 ) M1_M2_PR
    NEW M2 ( 64680 63000 0 ) ( 65240 * 0 ) M2_M3_PR
    NEW M2 ( 65240 63000 0 ) ( 65800 * )
    NEW M2 ( 65800 63000 ) ( * 63560 0 ) M1_M2_PR
    NEW M1 ( 65800 63560 0 ) ( 75880 * 0 )
    NEW M2 ( 61880 61880 0 ) ( * 63000 0 ) M2_M3_PR
    NEW M3 ( 61880 63000 0 ) ( 65240 * 0 )
    NEW M2 ( 64680 63000 ) M1_M2_PR
    NEW M2 ( 61880 61880 ) M1_M2_PR
 ;
- n_3
  ( count_reg\[2\] D ) ( g146 Q )
  + ROUTED M2 ( 75880 63560 ) ( * 68040 0 ) M1_M2_PR
    NEW M2 ( 75880 63560 ) ( 76440 * 0 ) M1_M2_PR
    NEW M1 ( 76440 63560 0 ) ( 77000 * 0 )
 ;
- n_4
  ( g144 Q ) ( g143 A )
  + ROUTED M1 ( 59080 62440 0 ) ( 61320 * 0 )
 ;
- n_5
  ( g139 B ) ( g143 Q )
  + ROUTED M1 ( 46200 63000 0 ) ( 46760 * 0 ) M1_M2_PR
    NEW M2 ( 46760 63000 0 ) ( * 63560 )
    NEW M2 ( 46760 63560 ) ( 49000 * 0 ) M1_M2_PR
    NEW M1 ( 49000 63560 0 ) ( 58520 * 0 )
 ;
- n_6
  ( g141 Q ) ( count_reg\[3\] D )
  + ROUTED M2 ( 65240 63560 0 ) ( * 68040 0 ) M1_M2_PR
    NEW M2 ( 65240 63560 ) M1_M2_PR
 ;
- n_7
  ( g139 Q ) ( count_reg\[4\] D )
  + ROUTED M2 ( 39480 63560 0 ) ( * 68600 0 ) M1_M2_PR
    NEW M1 ( 39480 63560 0 ) ( 45640 * 0 )
    NEW M2 ( 39480 63560 ) M1_M2_PR
 ;
- n_8
  ( g98 Q ) ( g96 B )
  + ROUTED M1 ( 60200 48440 0 ) ( 61320 * 0 ) M1_M2_PR
    NEW M2 ( 61320 48440 0 ) ( 62440 * 0 ) M1_M2_PR
    NEW M1 ( 62440 48440 0 ) ( 63000 * 0 )
 ;
- n_9
  ( F_reg\[1\] CP ) ( F_reg\[2\] CP ) ( F_reg\[3\] CP ) ( F_reg\[0\] CP )
  ( IQ_reg CP ) ( GS_reg\[3\] CP ) ( GS_reg\[2\] CP ) ( GS_reg\[1\] CP )
  ( GS_reg\[0\] CP ) ( CE_reg CP ) ( NS_reg CP ) ( GD_reg\[2\] CP )
  ( GD_reg\[1\] CP ) ( GD_reg\[0\] CP ) ( FS_reg CP ) ( RE_reg CP ) ( g96 Q )
  + ROUTED M1 ( 35560 33320 0 ) ( 37240 * 0 )
    NEW M2 ( 35000 33320 0 ) ( * 34440 0 ) M2_M3_PR
    NEW M1 ( 35000 33320 0 ) ( 35560 * 0 ) M1_M2_PR
    NEW M2 ( 35560 23240 0 ) ( * 33320 0 )
    NEW M1 ( 29960 23240 0 ) ( 35560 * 0 ) M1_M2_PR
    NEW M2 ( 29960 17080 0 ) ( * 23240 0 ) M1_M2_PR
    NEW M1 ( 29400 17080 0 ) ( 29960 * 0 ) M1_M2_PR
    NEW M2 ( 22120 23800 0 ) ( * 27160 0 ) M1_M2_PR
    NEW M1 ( 21560 27160 0 ) ( 22120 * 0 )
    NEW M2 ( 29960 23240 0 ) ( * 23800 0 ) M2_M3_PR
    NEW M2 ( 15400 17080 0 ) ( * 23800 0 ) M2_M3_PR
    NEW M3 ( 15400 23800 0 ) ( 22120 * 0 ) M2_M3_PR
    NEW M3 ( 22120 23800 0 ) ( 29960 * 0 )
    NEW M2 ( 33880 53480 0 ) ( * 57400 0 ) M1_M2_PR
    NEW M2 ( 35000 34440 0 ) ( * 37240 0 ) M1_M2_PR
    NEW M3 ( 35000 34440 0 ) ( 59640 * 0 ) M2_M3_PR
    NEW M1 ( 33880 53480 0 ) ( 41720 * 0 )
    NEW M2 ( 33880 37240 0 ) ( * 44520 0 ) M2_M3_PR
    NEW M1 ( 33880 37240 0 ) ( 34440 * 0 )
    NEW M1 ( 34440 37240 0 ) ( 35000 * 0 )
    NEW M2 ( 33880 44520 0 ) ( * 53480 0 ) M1_M2_PR
    NEW M1 ( 20440 43400 0 ) ( 23240 * 0 )
    NEW M2 ( 20440 43400 0 ) ( * 53480 0 ) M1_M2_PR
    NEW M1 ( 19880 53480 0 ) ( 20440 * 0 )
    NEW M1 ( 23240 43400 0 ) ( 23800 * 0 ) M1_M2_PR
    NEW M2 ( 23800 43400 0 ) ( * 44520 0 ) M2_M3_PR
    NEW M3 ( 23800 44520 0 ) ( 33880 * 0 )
    NEW M3 ( 73080 34440 0 ) ( 77000 * 0 ) M2_M3_PR
    NEW M2 ( 77000 33320 0 ) ( * 34440 0 )
    NEW M1 ( 77000 33320 0 ) ( 77560 * 0 )
    NEW M2 ( 74760 22680 ) ( * 23240 0 ) M1_M2_PR
    NEW M2 ( 74760 22680 ) ( 76440 * )
    NEW M2 ( 76440 17080 0 ) ( * 22680 )
    NEW M1 ( 76440 17080 0 ) ( 77000 * 0 )
    NEW M1 ( 73080 23240 0 ) ( 74200 * 0 )
    NEW M1 ( 74200 23240 0 ) ( 74760 * 0 )
    NEW M2 ( 59640 34440 0 ) ( * 46200 0 ) M1_M2_PR
    NEW M3 ( 59640 34440 0 ) ( 73080 * 0 ) M2_M3_PR
    NEW M1 ( 63000 23240 0 ) ( 73080 * 0 ) M1_M2_PR
    NEW M2 ( 73080 23240 0 ) ( * 34440 0 )
    NEW M2 ( 63000 17080 0 ) ( * 23240 0 ) M1_M2_PR
    NEW M1 ( 66360 37240 0 ) ( 73080 * 0 ) M1_M2_PR
    NEW M2 ( 73080 34440 0 ) ( * 37240 0 )
    NEW M2 ( 35000 33320 ) M1_M2_PR
    NEW M2 ( 15400 17080 ) M1_M2_PR
    NEW M2 ( 33880 37240 ) M1_M2_PR
    NEW M2 ( 20440 43400 ) M1_M2_PR
    NEW M2 ( 77000 33320 ) M1_M2_PR
    NEW M2 ( 76440 17080 ) M1_M2_PR
    NEW M2 ( 63000 17080 ) M1_M2_PR
 ;
- n_10
  ( g148 B ) ( g98 B ) ( count_reg\[0\] D ) ( count_reg\[0\] QN )
  + ROUTED M2 ( 75880 50120 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M2 ( 75880 48440 ) ( * 50120 0 ) M2_M3_PR
    NEW M2 ( 75880 48440 ) ( 76440 * )
    NEW M2 ( 76440 42840 0 ) ( * 48440 )
    NEW M2 ( 85960 50120 0 ) ( * 51240 0 ) M1_M2_PR
    NEW M3 ( 61880 50120 0 ) ( 75880 * 0 )
    NEW M2 ( 61880 49000 0 ) ( * 50120 0 ) M2_M3_PR
    NEW M3 ( 75880 50120 0 ) ( 85960 * 0 ) M2_M3_PR
    NEW M2 ( 76440 42840 ) M1_M2_PR
    NEW M2 ( 61880 49000 ) M1_M2_PR
 ;
- n_12
  ( g98 C ) ( g37 Q )
  + ROUTED M1 ( 60760 47320 0 ) ( 61320 * 0 )
    NEW M2 ( 60760 47320 0 ) ( * 52920 0 ) M1_M2_PR
    NEW M1 ( 59080 52920 0 ) ( 60760 * 0 )
    NEW M2 ( 60760 47320 ) M1_M2_PR
 ;
- n_13
  ( g98 A ) ( g36 Q )
  + ROUTED M2 ( 62440 47880 0 ) ( 63000 * )
    NEW M2 ( 63000 47880 ) ( * 52920 0 ) M1_M2_PR
    NEW M1 ( 63000 52920 0 ) ( 67480 * 0 )
    NEW M2 ( 62440 47880 ) M1_M2_PR
 ;
END NETS

END DESIGN
