Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Dec  5 16:52:37 2020
| Host         : DESKTOP-ELPKTPI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           21 |
| Yes          | No                    | No                     |              70 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             103 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |             Enable Signal             |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  divided_clk_BUFG |                                       | vga_inst/hsync0                       |                1 |              1 |         1.00 |
|  divided_clk_BUFG | vga_inst/vaddress[9]_i_1_n_0          | vga_inst/vsync_i_1_n_0                |                1 |              1 |         1.00 |
|  divided_clk_BUFG | up_inst/second[6]_i_1__0_n_0          | up_inst/second[5]_i_1__1_n_0          |                1 |              2 |         2.00 |
|  divided_clk_BUFG | down_inst/second[6]_i_1__1_n_0        | down_inst/second[5]_i_1__2_n_0        |                1 |              2 |         2.00 |
|  divided_clk_BUFG | left_inst/second[6]_i_1__2_n_0        | left_inst/second[5]_i_1_n_0           |                1 |              2 |         2.00 |
|  divided_clk_BUFG | right_inst/second[6]_i_1_n_0          | right_inst/second[5]_i_1__0_n_0       |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG    |                                       | score_inst/score[0][3]_i_1_n_0        |                3 |              4 |         1.33 |
|  divided_clk_BUFG | up_inst/second[6]_i_1__0_n_0          |                                       |                1 |              5 |         5.00 |
|  divided_clk_BUFG | down_inst/second[6]_i_1__1_n_0        |                                       |                2 |              5 |         2.50 |
|  divided_clk_BUFG | left_inst/second[6]_i_1__2_n_0        |                                       |                2 |              5 |         2.50 |
|  divided_clk_BUFG | right_inst/second[6]_i_1_n_0          |                                       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG    |                                       | score_inst/counter                    |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG    |                                       |                                       |                5 |              8 |         1.60 |
|  divided_clk_BUFG | up_inst/movaddr[9]_i_1__1_n_0         |                                       |                2 |             10 |         5.00 |
|  divided_clk_BUFG | down_inst/movaddr[9]_i_1__2_n_0       |                                       |                3 |             10 |         3.33 |
|  divided_clk_BUFG | left_inst/movaddr[9]_i_1_n_0          |                                       |                4 |             10 |         2.50 |
|  divided_clk_BUFG | right_inst/movaddr[9]_i_1__0_n_0      |                                       |                2 |             10 |         5.00 |
|  divided_clk_BUFG | vga_inst/vaddress[9]_i_1_n_0          |                                       |                5 |             10 |         2.00 |
|  divided_clk_BUFG | up_inst/millisecond[17]_i_2__1_n_0    | up_inst/millisecond[17]_i_1__1_n_0    |                6 |             18 |         3.00 |
|  divided_clk_BUFG | down_inst/millisecond[17]_i_2__2_n_0  | down_inst/millisecond[17]_i_1__2_n_0  |                6 |             18 |         3.00 |
|  divided_clk_BUFG | left_inst/millisecond[17]_i_2_n_0     | left_inst/millisecond[17]_i_1_n_0     |                6 |             18 |         3.00 |
|  divided_clk_BUFG | right_inst/millisecond[17]_i_2__0_n_0 | right_inst/millisecond[17]_i_1__0_n_0 |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG    | p_8_in                                | score_inst/counter                    |                6 |             22 |         3.67 |
|  divided_clk_BUFG |                                       |                                       |               14 |             22 |         1.57 |
|  divided_clk_BUFG |                                       | dinosprite_inst/runner[23]_i_1_n_0    |                6 |             23 |         3.83 |
|  clk_IBUF_BUFG    |                                       | VGA_CLK/divided_clk_0                 |                8 |             31 |         3.88 |
+-------------------+---------------------------------------+---------------------------------------+------------------+----------------+--------------+


