
ubuntu-preinstalled/crontab:     file format elf32-littlearm


Disassembly of section .init:

00001250 <.init>:
    1250:	push	{r3, lr}
    1254:	bl	1cb8 <fchmod@plt+0x5b8>
    1258:	pop	{r3, pc}

Disassembly of section .plt:

0000125c <fdopen@plt-0x14>:
    125c:	push	{lr}		; (str lr, [sp, #-4]!)
    1260:	ldr	lr, [pc, #4]	; 126c <fdopen@plt-0x4>
    1264:	add	lr, pc, lr
    1268:	ldr	pc, [lr, #8]!
    126c:	andeq	r4, r1, r0, asr #23

00001270 <fdopen@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #20, 20	; 0x14000
    1278:	ldr	pc, [ip, #3008]!	; 0xbc0

0000127c <calloc@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #20, 20	; 0x14000
    1284:	ldr	pc, [ip, #3000]!	; 0xbb8

00001288 <getpwnam@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #20, 20	; 0x14000
    1290:	ldr	pc, [ip, #2992]!	; 0xbb0

00001294 <fsync@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #20, 20	; 0x14000
    129c:	ldr	pc, [ip, #2984]!	; 0xba8

000012a0 <strcmp@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #20, 20	; 0x14000
    12a8:	ldr	pc, [ip, #2976]!	; 0xba0

000012ac <__cxa_finalize@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #20, 20	; 0x14000
    12b4:	ldr	pc, [ip, #2968]!	; 0xb98

000012b8 <strtol@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #20, 20	; 0x14000
    12c0:	ldr	pc, [ip, #2960]!	; 0xb90

000012c4 <getpwuid@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #20, 20	; 0x14000
    12cc:	ldr	pc, [ip, #2952]!	; 0xb88

000012d0 <__isoc99_fscanf@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #20, 20	; 0x14000
    12d8:	ldr	pc, [ip, #2944]!	; 0xb80

000012dc <fopen@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #20, 20	; 0x14000
    12e4:	ldr	pc, [ip, #2936]!	; 0xb78

000012e8 <fflush@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #20, 20	; 0x14000
    12f0:	ldr	pc, [ip, #2928]!	; 0xb70

000012f4 <getuid@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #20, 20	; 0x14000
    12fc:	ldr	pc, [ip, #2920]!	; 0xb68

00001300 <free@plt>:
    1300:			; <UNDEFINED> instruction: 0xe7fd4778
    1304:	add	ip, pc, #0, 12
    1308:	add	ip, ip, #20, 20	; 0x14000
    130c:	ldr	pc, [ip, #2908]!	; 0xb5c

00001310 <fgets@plt>:
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #20, 20	; 0x14000
    1318:	ldr	pc, [ip, #2900]!	; 0xb54

0000131c <ferror@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #20, 20	; 0x14000
    1324:	ldr	pc, [ip, #2892]!	; 0xb4c

00001328 <execlp@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #20, 20	; 0x14000
    1330:	ldr	pc, [ip, #2884]!	; 0xb44

00001334 <signal@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #20, 20	; 0x14000
    133c:	ldr	pc, [ip, #2876]!	; 0xb3c

00001340 <time@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #20, 20	; 0x14000
    1348:	ldr	pc, [ip, #2868]!	; 0xb34

0000134c <rmdir@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #20, 20	; 0x14000
    1354:	ldr	pc, [ip, #2860]!	; 0xb2c

00001358 <ftell@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #20, 20	; 0x14000
    1360:	ldr	pc, [ip, #2852]!	; 0xb24

00001364 <ctime@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #20, 20	; 0x14000
    136c:	ldr	pc, [ip, #2844]!	; 0xb1c

00001370 <strdup@plt>:
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #20, 20	; 0x14000
    1378:	ldr	pc, [ip, #2836]!	; 0xb14

0000137c <__stack_chk_fail@plt>:
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #20, 20	; 0x14000
    1384:	ldr	pc, [ip, #2828]!	; 0xb0c

00001388 <rewind@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #20, 20	; 0x14000
    1390:	ldr	pc, [ip, #2820]!	; 0xb04

00001394 <unlink@plt>:
    1394:	add	ip, pc, #0, 12
    1398:	add	ip, ip, #20, 20	; 0x14000
    139c:	ldr	pc, [ip, #2812]!	; 0xafc

000013a0 <realloc@plt>:
    13a0:	add	ip, pc, #0, 12
    13a4:	add	ip, ip, #20, 20	; 0x14000
    13a8:	ldr	pc, [ip, #2804]!	; 0xaf4

000013ac <chdir@plt>:
    13ac:	add	ip, pc, #0, 12
    13b0:	add	ip, ip, #20, 20	; 0x14000
    13b4:	ldr	pc, [ip, #2796]!	; 0xaec

000013b8 <strcasecmp@plt>:
    13b8:	add	ip, pc, #0, 12
    13bc:	add	ip, ip, #20, 20	; 0x14000
    13c0:	ldr	pc, [ip, #2788]!	; 0xae4

000013c4 <geteuid@plt>:
    13c4:	add	ip, pc, #0, 12
    13c8:	add	ip, ip, #20, 20	; 0x14000
    13cc:	ldr	pc, [ip, #2780]!	; 0xadc

000013d0 <perror@plt>:
    13d0:	add	ip, pc, #0, 12
    13d4:	add	ip, ip, #20, 20	; 0x14000
    13d8:	ldr	pc, [ip, #2772]!	; 0xad4

000013dc <__xstat@plt>:
    13dc:	add	ip, pc, #0, 12
    13e0:	add	ip, ip, #20, 20	; 0x14000
    13e4:	ldr	pc, [ip, #2764]!	; 0xacc

000013e8 <seteuid@plt>:
    13e8:	add	ip, pc, #0, 12
    13ec:	add	ip, ip, #20, 20	; 0x14000
    13f0:	ldr	pc, [ip, #2756]!	; 0xac4

000013f4 <getegid@plt>:
    13f4:	add	ip, pc, #0, 12
    13f8:	add	ip, ip, #20, 20	; 0x14000
    13fc:	ldr	pc, [ip, #2748]!	; 0xabc

00001400 <__memcpy_chk@plt>:
    1400:	add	ip, pc, #0, 12
    1404:	add	ip, ip, #20, 20	; 0x14000
    1408:	ldr	pc, [ip, #2740]!	; 0xab4

0000140c <fwrite@plt>:
    140c:			; <UNDEFINED> instruction: 0xe7fd4778
    1410:	add	ip, pc, #0, 12
    1414:	add	ip, ip, #20, 20	; 0x14000
    1418:	ldr	pc, [ip, #2728]!	; 0xaa8

0000141c <waitpid@plt>:
    141c:	add	ip, pc, #0, 12
    1420:	add	ip, ip, #20, 20	; 0x14000
    1424:	ldr	pc, [ip, #2720]!	; 0xaa0

00001428 <__strcpy_chk@plt>:
    1428:	add	ip, pc, #0, 12
    142c:	add	ip, ip, #20, 20	; 0x14000
    1430:	ldr	pc, [ip, #2712]!	; 0xa98

00001434 <opendir@plt>:
    1434:	add	ip, pc, #0, 12
    1438:	add	ip, ip, #20, 20	; 0x14000
    143c:	ldr	pc, [ip, #2704]!	; 0xa90

00001440 <getenv@plt>:
    1440:	add	ip, pc, #0, 12
    1444:	add	ip, ip, #20, 20	; 0x14000
    1448:	ldr	pc, [ip, #2696]!	; 0xa88

0000144c <puts@plt>:
    144c:	add	ip, pc, #0, 12
    1450:	add	ip, ip, #20, 20	; 0x14000
    1454:	ldr	pc, [ip, #2688]!	; 0xa80

00001458 <setgid@plt>:
    1458:	add	ip, pc, #0, 12
    145c:	add	ip, ip, #20, 20	; 0x14000
    1460:	ldr	pc, [ip, #2680]!	; 0xa78

00001464 <malloc@plt>:
    1464:	add	ip, pc, #0, 12
    1468:	add	ip, ip, #20, 20	; 0x14000
    146c:	ldr	pc, [ip, #2672]!	; 0xa70

00001470 <__libc_start_main@plt>:
    1470:	add	ip, pc, #0, 12
    1474:	add	ip, ip, #20, 20	; 0x14000
    1478:	ldr	pc, [ip, #2664]!	; 0xa68

0000147c <strerror@plt>:
    147c:	add	ip, pc, #0, 12
    1480:	add	ip, ip, #20, 20	; 0x14000
    1484:	ldr	pc, [ip, #2656]!	; 0xa60

00001488 <__fxstat@plt>:
    1488:	add	ip, pc, #0, 12
    148c:	add	ip, ip, #20, 20	; 0x14000
    1490:	ldr	pc, [ip, #2648]!	; 0xa58

00001494 <localtime@plt>:
    1494:	add	ip, pc, #0, 12
    1498:	add	ip, ip, #20, 20	; 0x14000
    149c:	ldr	pc, [ip, #2640]!	; 0xa50

000014a0 <closelog@plt>:
    14a0:			; <UNDEFINED> instruction: 0xe7fd4778
    14a4:	add	ip, pc, #0, 12
    14a8:	add	ip, ip, #20, 20	; 0x14000
    14ac:	ldr	pc, [ip, #2628]!	; 0xa44

000014b0 <__ctype_tolower_loc@plt>:
    14b0:	add	ip, pc, #0, 12
    14b4:	add	ip, ip, #20, 20	; 0x14000
    14b8:	ldr	pc, [ip, #2620]!	; 0xa3c

000014bc <__ctype_toupper_loc@plt>:
    14bc:	add	ip, pc, #0, 12
    14c0:	add	ip, ip, #20, 20	; 0x14000
    14c4:	ldr	pc, [ip, #2612]!	; 0xa34

000014c8 <__gmon_start__@plt>:
    14c8:	add	ip, pc, #0, 12
    14cc:	add	ip, ip, #20, 20	; 0x14000
    14d0:	ldr	pc, [ip, #2604]!	; 0xa2c

000014d4 <open@plt>:
    14d4:	add	ip, pc, #0, 12
    14d8:	add	ip, ip, #20, 20	; 0x14000
    14dc:	ldr	pc, [ip, #2596]!	; 0xa24

000014e0 <rename@plt>:
    14e0:	add	ip, pc, #0, 12
    14e4:	add	ip, ip, #20, 20	; 0x14000
    14e8:	ldr	pc, [ip, #2588]!	; 0xa1c

000014ec <__ctype_b_loc@plt>:
    14ec:	add	ip, pc, #0, 12
    14f0:	add	ip, ip, #20, 20	; 0x14000
    14f4:	ldr	pc, [ip, #2580]!	; 0xa14

000014f8 <getpid@plt>:
    14f8:	add	ip, pc, #0, 12
    14fc:	add	ip, ip, #20, 20	; 0x14000
    1500:	ldr	pc, [ip, #2572]!	; 0xa0c

00001504 <exit@plt>:
    1504:	add	ip, pc, #0, 12
    1508:	add	ip, ip, #20, 20	; 0x14000
    150c:	ldr	pc, [ip, #2564]!	; 0xa04

00001510 <flock@plt>:
    1510:	add	ip, pc, #0, 12
    1514:	add	ip, ip, #20, 20	; 0x14000
    1518:	ldr	pc, [ip, #2556]!	; 0x9fc

0000151c <strlen@plt>:
    151c:	add	ip, pc, #0, 12
    1520:	add	ip, ip, #20, 20	; 0x14000
    1524:	ldr	pc, [ip, #2548]!	; 0x9f4

00001528 <strchr@plt>:
    1528:	add	ip, pc, #0, 12
    152c:	add	ip, ip, #20, 20	; 0x14000
    1530:	ldr	pc, [ip, #2540]!	; 0x9ec

00001534 <getopt@plt>:
    1534:	add	ip, pc, #0, 12
    1538:	add	ip, ip, #20, 20	; 0x14000
    153c:	ldr	pc, [ip, #2532]!	; 0x9e4

00001540 <mkstemp@plt>:
    1540:	add	ip, pc, #0, 12
    1544:	add	ip, ip, #20, 20	; 0x14000
    1548:	ldr	pc, [ip, #2524]!	; 0x9dc

0000154c <chown@plt>:
    154c:	add	ip, pc, #0, 12
    1550:	add	ip, ip, #20, 20	; 0x14000
    1554:	ldr	pc, [ip, #2516]!	; 0x9d4

00001558 <ungetc@plt>:
    1558:			; <UNDEFINED> instruction: 0xe7fd4778
    155c:	add	ip, pc, #0, 12
    1560:	add	ip, ip, #20, 20	; 0x14000
    1564:	ldr	pc, [ip, #2504]!	; 0x9c8

00001568 <__errno_location@plt>:
    1568:	add	ip, pc, #0, 12
    156c:	add	ip, ip, #20, 20	; 0x14000
    1570:	ldr	pc, [ip, #2496]!	; 0x9c0

00001574 <__sprintf_chk@plt>:
    1574:	add	ip, pc, #0, 12
    1578:	add	ip, ip, #20, 20	; 0x14000
    157c:	ldr	pc, [ip, #2488]!	; 0x9b8

00001580 <mkdir@plt>:
    1580:	add	ip, pc, #0, 12
    1584:	add	ip, ip, #20, 20	; 0x14000
    1588:	ldr	pc, [ip, #2480]!	; 0x9b0

0000158c <fcntl@plt>:
    158c:	add	ip, pc, #0, 12
    1590:	add	ip, ip, #20, 20	; 0x14000
    1594:	ldr	pc, [ip, #2472]!	; 0x9a8

00001598 <getgid@plt>:
    1598:	add	ip, pc, #0, 12
    159c:	add	ip, ip, #20, 20	; 0x14000
    15a0:	ldr	pc, [ip, #2464]!	; 0x9a0

000015a4 <memset@plt>:
    15a4:	add	ip, pc, #0, 12
    15a8:	add	ip, ip, #20, 20	; 0x14000
    15ac:	ldr	pc, [ip, #2456]!	; 0x998

000015b0 <strncpy@plt>:
    15b0:	add	ip, pc, #0, 12
    15b4:	add	ip, ip, #20, 20	; 0x14000
    15b8:	ldr	pc, [ip, #2448]!	; 0x990

000015bc <__xpg_basename@plt>:
    15bc:	add	ip, pc, #0, 12
    15c0:	add	ip, ip, #20, 20	; 0x14000
    15c4:	ldr	pc, [ip, #2440]!	; 0x988

000015c8 <gmtime@plt>:
    15c8:	add	ip, pc, #0, 12
    15cc:	add	ip, ip, #20, 20	; 0x14000
    15d0:	ldr	pc, [ip, #2432]!	; 0x980

000015d4 <__printf_chk@plt>:
    15d4:	add	ip, pc, #0, 12
    15d8:	add	ip, ip, #20, 20	; 0x14000
    15dc:	ldr	pc, [ip, #2424]!	; 0x978

000015e0 <fileno@plt>:
    15e0:	add	ip, pc, #0, 12
    15e4:	add	ip, ip, #20, 20	; 0x14000
    15e8:	ldr	pc, [ip, #2416]!	; 0x970

000015ec <__fprintf_chk@plt>:
    15ec:	add	ip, pc, #0, 12
    15f0:	add	ip, ip, #20, 20	; 0x14000
    15f4:	ldr	pc, [ip, #2408]!	; 0x968

000015f8 <setegid@plt>:
    15f8:	add	ip, pc, #0, 12
    15fc:	add	ip, ip, #20, 20	; 0x14000
    1600:	ldr	pc, [ip, #2400]!	; 0x960

00001604 <ftruncate@plt>:
    1604:	add	ip, pc, #0, 12
    1608:	add	ip, ip, #20, 20	; 0x14000
    160c:	ldr	pc, [ip, #2392]!	; 0x958

00001610 <fclose@plt>:
    1610:	add	ip, pc, #0, 12
    1614:	add	ip, ip, #20, 20	; 0x14000
    1618:	ldr	pc, [ip, #2384]!	; 0x950

0000161c <strnlen@plt>:
    161c:	add	ip, pc, #0, 12
    1620:	add	ip, ip, #20, 20	; 0x14000
    1624:	ldr	pc, [ip, #2376]!	; 0x948

00001628 <__syslog_chk@plt>:
    1628:	add	ip, pc, #0, 12
    162c:	add	ip, ip, #20, 20	; 0x14000
    1630:	ldr	pc, [ip, #2368]!	; 0x940

00001634 <setlocale@plt>:
    1634:	add	ip, pc, #0, 12
    1638:	add	ip, ip, #20, 20	; 0x14000
    163c:	ldr	pc, [ip, #2360]!	; 0x938

00001640 <fork@plt>:
    1640:	add	ip, pc, #0, 12
    1644:	add	ip, ip, #20, 20	; 0x14000
    1648:	ldr	pc, [ip, #2352]!	; 0x930

0000164c <endpwent@plt>:
    164c:	add	ip, pc, #0, 12
    1650:	add	ip, ip, #20, 20	; 0x14000
    1654:	ldr	pc, [ip, #2344]!	; 0x928

00001658 <readdir@plt>:
    1658:	add	ip, pc, #0, 12
    165c:	add	ip, ip, #20, 20	; 0x14000
    1660:	ldr	pc, [ip, #2336]!	; 0x920

00001664 <utime@plt>:
    1664:	add	ip, pc, #0, 12
    1668:	add	ip, ip, #20, 20	; 0x14000
    166c:	ldr	pc, [ip, #2328]!	; 0x918

00001670 <setuid@plt>:
    1670:	add	ip, pc, #0, 12
    1674:	add	ip, ip, #20, 20	; 0x14000
    1678:	ldr	pc, [ip, #2320]!	; 0x910

0000167c <mkdtemp@plt>:
    167c:	add	ip, pc, #0, 12
    1680:	add	ip, ip, #20, 20	; 0x14000
    1684:	ldr	pc, [ip, #2312]!	; 0x908

00001688 <openlog@plt>:
    1688:	add	ip, pc, #0, 12
    168c:	add	ip, ip, #20, 20	; 0x14000
    1690:	ldr	pc, [ip, #2304]!	; 0x900

00001694 <putc@plt>:
    1694:	add	ip, pc, #0, 12
    1698:	add	ip, ip, #20, 20	; 0x14000
    169c:	ldr	pc, [ip, #2296]!	; 0x8f8

000016a0 <umask@plt>:
    16a0:	add	ip, pc, #0, 12
    16a4:	add	ip, ip, #20, 20	; 0x14000
    16a8:	ldr	pc, [ip, #2288]!	; 0x8f0

000016ac <fseek@plt>:
    16ac:	add	ip, pc, #0, 12
    16b0:	add	ip, ip, #20, 20	; 0x14000
    16b4:	ldr	pc, [ip, #2280]!	; 0x8e8

000016b8 <strncmp@plt>:
    16b8:	add	ip, pc, #0, 12
    16bc:	add	ip, ip, #20, 20	; 0x14000
    16c0:	ldr	pc, [ip, #2272]!	; 0x8e0

000016c4 <abort@plt>:
    16c4:	add	ip, pc, #0, 12
    16c8:	add	ip, ip, #20, 20	; 0x14000
    16cc:	ldr	pc, [ip, #2264]!	; 0x8d8

000016d0 <getc@plt>:
    16d0:	add	ip, pc, #0, 12
    16d4:	add	ip, ip, #20, 20	; 0x14000
    16d8:	ldr	pc, [ip, #2256]!	; 0x8d0

000016dc <closedir@plt>:
    16dc:	add	ip, pc, #0, 12
    16e0:	add	ip, ip, #20, 20	; 0x14000
    16e4:	ldr	pc, [ip, #2248]!	; 0x8c8

000016e8 <getgrnam@plt>:
    16e8:	add	ip, pc, #0, 12
    16ec:	add	ip, ip, #20, 20	; 0x14000
    16f0:	ldr	pc, [ip, #2240]!	; 0x8c0

000016f4 <__snprintf_chk@plt>:
    16f4:	add	ip, pc, #0, 12
    16f8:	add	ip, ip, #20, 20	; 0x14000
    16fc:	ldr	pc, [ip, #2232]!	; 0x8b8

00001700 <fchmod@plt>:
    1700:	add	ip, pc, #0, 12
    1704:	add	ip, ip, #20, 20	; 0x14000
    1708:	ldr	pc, [ip, #2224]!	; 0x8b0

Disassembly of section .text:

0000170c <.text>:
    170c:	strcs	pc, [r8], #2271	; 0x8df
    1710:	strcc	pc, [r8], #2271	; 0x8df
    1714:	push	{r1, r3, r4, r5, r6, sl, lr}
    1718:	ldrshtlt	r4, [r7], r0
    171c:			; <UNDEFINED> instruction: 0x460c58d3
    1720:			; <UNDEFINED> instruction: 0xf8df4606
    1724:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, ip, lr}
    1728:			; <UNDEFINED> instruction: 0xf04f9335
    172c:			; <UNDEFINED> instruction: 0xf7ff0300
    1730:			; <UNDEFINED> instruction: 0xf8dfeee4
    1734:	ldrbtmi	r3, [sp], #-1136	; 0xfffffb90
    1738:			; <UNDEFINED> instruction: 0x4602447b
    173c:			; <UNDEFINED> instruction: 0xf8c36820
    1740:			; <UNDEFINED> instruction: 0xf7ff20d4
    1744:			; <UNDEFINED> instruction: 0xf8dfef3c
    1748:			; <UNDEFINED> instruction: 0xf8df3460
    174c:	stmiapl	fp!, {r5, r6, sl, ip}^
    1750:	movwls	r4, #21625	; 0x5479
    1754:	andcs	r4, r6, r2, lsl #12
    1758:			; <UNDEFINED> instruction: 0xf7ff601a
    175c:	stmdavs	r3!, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    1760:			; <UNDEFINED> instruction: 0xf0002b00
    1764:			; <UNDEFINED> instruction: 0xf7ff80f4
    1768:			; <UNDEFINED> instruction: 0xf8dfedc6
    176c:			; <UNDEFINED> instruction: 0xf7ff7444
    1770:	ldrbtmi	lr, [pc], #-3498	; 1778 <fchmod@plt+0x78>
    1774:	rsceq	pc, r0, r7, asr #17
    1778:			; <UNDEFINED> instruction: 0xf0002800
    177c:			; <UNDEFINED> instruction: 0xf8d081b3
    1780:	strbmi	r8, [r0], -r0
    1784:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
    1788:	sbceq	pc, ip, r7, asr #17
    178c:			; <UNDEFINED> instruction: 0xf0002800
    1790:	strbmi	r8, [r0], -r3, lsr #3
    1794:	stcl	7, cr15, [ip, #1020]!	; 0x3fc
    1798:	sbcseq	pc, r8, r7, asr #17
    179c:			; <UNDEFINED> instruction: 0xf0002800
    17a0:			; <UNDEFINED> instruction: 0xf8df819b
    17a4:	movwcs	fp, #1040	; 0x410
    17a8:	strge	pc, [ip], #-2271	; 0xfffff721
    17ac:	strhi	pc, [ip], #-2271	; 0xfffff721
    17b0:	ldrbtmi	r4, [sl], #1275	; 0x4fb
    17b4:	ldrbtmi	r7, [r8], #315	; 0x13b
    17b8:	smlalbtcc	pc, r8, r7, r8	; <UNPREDICTABLE>
    17bc:	sbcscc	pc, r0, r7, asr #17
    17c0:	ldrdcs	pc, [r0], -fp
    17c4:	ldrtmi	r4, [r0], -r1, lsr #12
    17c8:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
    17cc:	rsble	r1, r8, r7, asr #24
    17d0:	ldmdacs	r0, {r0, r2, r5, r6, fp, ip, sp}
    17d4:	msrhi	(UNDEF: 105), r0
    17d8:			; <UNDEFINED> instruction: 0xf010e8df
    17dc:	qdsubeq	r0, sl, r7
    17e0:	cmneq	r7, r7, ror #2
    17e4:	qdsubeq	r0, r6, r7
    17e8:	subeq	r0, fp, r7, ror #2
    17ec:	cmneq	r7, r7, ror #2
    17f0:	cmneq	r7, r7, ror #2
    17f4:	subeq	r0, r0, r7, ror #2
    17f8:	cmneq	r7, r7, ror #2
    17fc:	blmi	ffc01848 <fchmod@plt+0xffc00148>
    1800:	ldmdavs	r8!, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    1804:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1808:	ldrbtmi	r4, [sl], #-2798	; 0xfffff512
    180c:			; <UNDEFINED> instruction: 0xf8c24681
    1810:	stmdacs	r0, {r5, r6, r7}
    1814:	cmphi	r1, r0	; <UNPREDICTABLE>
    1818:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    181c:			; <UNDEFINED> instruction: 0xf7ffb130
    1820:			; <UNDEFINED> instruction: 0xf8d9ed6a
    1824:	addsmi	r2, r0, #8
    1828:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    182c:	ldrbtmi	r4, [pc], #-4070	; 1834 <fchmod@plt+0x134>
    1830:	ldrdeq	pc, [ip], #135	; 0x87
    1834:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1838:	ldrdeq	pc, [r0], -r9
    183c:	ldc	7, cr15, [r8, #1020]	; 0x3fc
    1840:	sbceq	pc, ip, r7, asr #17
    1844:			; <UNDEFINED> instruction: 0xd1bb2800
    1848:	andscs	r4, r8, #224, 16	; 0xe00000
    184c:	smlattcs	r1, r0, fp, r4
    1850:	stmiapl	fp!, {r3, r4, r5, r6, sl, lr}^
    1854:			; <UNDEFINED> instruction: 0xf7ff681b
    1858:	ldrsbt	lr, [r5], #-220	; 0xffffff24
    185c:	ldrbtmi	r4, [fp], #-3037	; 0xfffff423
    1860:	ldrdcs	pc, [r8, #-131]	; 0xffffff7d
    1864:			; <UNDEFINED> instruction: 0xf0402a00
    1868:	andcs	r8, r2, #36, 2
    186c:	smlalbtcs	pc, r8, r3, r8	; <UNPREDICTABLE>
    1870:	blmi	ff67b710 <fchmod@plt+0xff67a010>
    1874:			; <UNDEFINED> instruction: 0xf8d3447b
    1878:	bcs	9da0 <fchmod@plt+0x86a0>
    187c:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
    1880:			; <UNDEFINED> instruction: 0xf8c32201
    1884:	ldr	r2, [fp, r8, asr #2]
    1888:			; <UNDEFINED> instruction: 0xf8ca2301
    188c:			; <UNDEFINED> instruction: 0xe79730d0
    1890:	ldrdcc	pc, [r8, #-136]	; 0xffffff78
    1894:			; <UNDEFINED> instruction: 0xf0402b00
    1898:	movwcs	r8, #12556	; 0x310c
    189c:	smlalbtcc	pc, r8, r8, r8	; <UNPREDICTABLE>
    18a0:	cdpmi	7, 12, cr14, cr14, cr14, {4}
    18a4:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
    18a8:	ldrbtmi	r4, [lr], #-3021	; 0xfffff433
    18ac:			; <UNDEFINED> instruction: 0xf8d658eb
    18b0:	ldmdavs	fp, {r3, r6, r8, ip, sp, lr}
    18b4:			; <UNDEFINED> instruction: 0xf854bb87
    18b8:	stmdbcs	r0, {r0, r1, r5, ip}
    18bc:	msrhi	CPSR_sx, r0
    18c0:	rsbcs	r1, r3, #48, 26	; 0xc00
    18c4:			; <UNDEFINED> instruction: 0xf8c62304
    18c8:			; <UNDEFINED> instruction: 0xf7ff3148
    18cc:			; <UNDEFINED> instruction: 0xf886ee72
    18d0:	stclmi	0, cr7, [r4], {103}	; 0x67
    18d4:	ldrbtmi	r4, [ip], #-2500	; 0xfffff63c
    18d8:	ldrbtmi	r1, [r9], #-3366	; 0xfffff2da
    18dc:			; <UNDEFINED> instruction: 0xf7ff4630
    18e0:	stmdacs	r0, {r5, r6, r7, sl, fp, sp, lr, pc}
    18e4:	adcshi	pc, r8, r0, asr #32
    18e8:	stmiapl	fp!, {r6, r7, r8, r9, fp, lr}^
    18ec:			; <UNDEFINED> instruction: 0xf8c4681b
    18f0:	ldcmi	0, cr3, [pc], #880	; 1c68 <fchmod@plt+0x568>
    18f4:	blx	ff33d902 <fchmod@plt+0xff33c202>
    18f8:			; <UNDEFINED> instruction: 0xf8d4447c
    18fc:			; <UNDEFINED> instruction: 0xf00100cc
    1900:	orrlt	pc, r8, sp, ror sp	; <UNPREDICTABLE>
    1904:	ldrdcc	pc, [r8, #-132]	; 0xffffff7c
    1908:	vqdmulh.s<illegal width 8>	d2, d0, d4
    190c:	ldm	pc, {r0, r1, r6, r8, pc}^	; <UNPREDICTABLE>
    1910:	ldmibmi	pc, {r0, r1, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1914:	eorseq	r4, sp, r5, asr #2
    1918:	eorcc	pc, r3, r4, asr r8	; <UNPREDICTABLE>
    191c:			; <UNDEFINED> instruction: 0xf0402b00
    1920:	svccs	0x000480f9
    1924:	ldrb	sp, [r4, r5, ror #3]
    1928:	stcl	7, cr15, [r4], #1020	; 0x3fc
    192c:	ldrdcc	pc, [ip], #132	; 0x84
    1930:	bls	16ff58 <fchmod@plt+0x16e858>
    1934:	stmiami	r6!, {r0, r8, sp}
    1938:	bmi	feb9b990 <fchmod@plt+0xfeb9a290>
    193c:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    1940:	stmdavs	r0, {sl, ip, pc}
    1944:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
    1948:			; <UNDEFINED> instruction: 0xf7ff2001
    194c:	blmi	feabd0c4 <fchmod@plt+0xfeabb9c4>
    1950:	rsbvs	r4, r3, fp, ror r4
    1954:	bls	17b578 <fchmod@plt+0x179e78>
    1958:	ldmmi	sp, {r0, r8, sp}
    195c:	stmdapl	sp!, {r1, r2, r4, fp, sp, lr}
    1960:	strls	r4, [r0], -r6, lsr #21
    1964:	stmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
    1968:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    196c:	stmdavs	fp!, {r2, r5, r7, fp, lr}
    1970:	tstcs	r1, r4, lsr #4
    1974:			; <UNDEFINED> instruction: 0xf7ff4478
    1978:	blmi	fe8bceb0 <fchmod@plt+0xfe8bb7b0>
    197c:	ldmib	r4, {r1, r5, r7, r9, fp, lr}^
    1980:	ldrbtmi	r1, [fp], #-53	; 0xffffffcb
    1984:			; <UNDEFINED> instruction: 0xf001447a
    1988:	bfi	pc, fp, #27, #3	; <UNPREDICTABLE>
    198c:	blx	fe5bd996 <fchmod@plt+0xfe5bc296>
    1990:	ldrb	r0, [sl, r0, asr #31]
    1994:	cdp2	0, 8, cr15, cr2, cr0, {0}
    1998:	ldrb	r2, [r6, r0]
    199c:	blx	febbd9a4 <fchmod@plt+0xfebbc2a4>
    19a0:	ldrb	r2, [r2, r0]
    19a4:	svcge	0x001c4e99
    19a8:	ldrbtmi	r4, [lr], #-2713	; 0xfffff567
    19ac:	ldrbtmi	r4, [sl], #-3225	; 0xfffff367
    19b0:	ldrsbtne	lr, [r5], -r6
    19b4:			; <UNDEFINED> instruction: 0xf8d6447c
    19b8:			; <UNDEFINED> instruction: 0xf00130cc
    19bc:			; <UNDEFINED> instruction: 0xf8d6fd81
    19c0:	bmi	fe545cf8 <fchmod@plt+0xfe5445f8>
    19c4:	strls	r2, [r0], #-868	; 0xfffffc9c
    19c8:	ldrbtmi	r4, [sl], #-1592	; 0xfffff9c8
    19cc:	andls	r9, r1, #-2147483648	; 0x80000000
    19d0:	andcs	r4, r1, #26214400	; 0x1900000
    19d4:	mcr	7, 4, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    19d8:			; <UNDEFINED> instruction: 0x46384990
    19dc:			; <UNDEFINED> instruction: 0xf7ff4479
    19e0:			; <UNDEFINED> instruction: 0x4604ec7e
    19e4:			; <UNDEFINED> instruction: 0xf0002800
    19e8:	blmi	fe361ca0 <fchmod@plt+0xfe3605a0>
    19ec:	stmmi	sp, {r0, r9, sp}
    19f0:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    19f4:			; <UNDEFINED> instruction: 0xf7ff601a
    19f8:	strmi	lr, [r6], -r4, lsr #26
    19fc:			; <UNDEFINED> instruction: 0xf7ffb138
    1a00:	ldmdavc	r2!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    1a04:			; <UNDEFINED> instruction: 0xf8536803
    1a08:	blcs	138da98 <fchmod@plt+0x138c398>
    1a0c:			; <UNDEFINED> instruction: 0x2603d016
    1a10:			; <UNDEFINED> instruction: 0xf0014620
    1a14:	mcrrne	12, 7, pc, r1, cr9	; <UNPREDICTABLE>
    1a18:	stmdacs	r3!, {r4, ip, lr, pc}
    1a1c:	strtmi	sp, [r0], -r9, lsl #2
    1a20:	ldc2l	0, cr15, [r2], #-4
    1a24:	andle	r1, r9, r2, asr #24
    1a28:	mvnsle	r2, sl, lsl #16
    1a2c:	mvnle	r3, r1, lsl #28
    1a30:	blmi	1f79a48 <fchmod@plt+0x1f78348>
    1a34:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1a38:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    1a3c:			; <UNDEFINED> instruction: 0xf0014620
    1a40:	mcrrne	12, 6, pc, r3, cr3	; <UNPREDICTABLE>
    1a44:			; <UNDEFINED> instruction: 0x4620d1f5
    1a48:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1a4c:	ldrb	r2, [ip, -r0]!
    1a50:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
    1a54:			; <UNDEFINED> instruction: 0xf9b8f000
    1a58:			; <UNDEFINED> instruction: 0xff0af001
    1a5c:	vmlal.s8	q9, d0, d0
    1a60:	ldmdbmi	r3!, {r0, r3, r7, pc}^
    1a64:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    1a68:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    1a6c:	sbcseq	pc, ip, r4, asr #17
    1a70:	rsbsle	r2, r9, r0, lsl #16
    1a74:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    1a78:	strmi	sl, [r1], -r6, lsl #20
    1a7c:			; <UNDEFINED> instruction: 0xf7ff2003
    1a80:	stmdacs	r0, {r2, r8, sl, fp, sp, lr, pc}
    1a84:	blls	2b87e4 <fchmod@plt+0x2b70e4>
    1a88:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1a8c:	svcmi	0x0000f5b3
    1a90:			; <UNDEFINED> instruction: 0xf001d144
    1a94:	stmdacs	r0, {r0, r1, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    1a98:	svcge	0x002bf6bf
    1a9c:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    1aa0:	ldc	7, cr15, [r6], {255}	; 0xff
    1aa4:			; <UNDEFINED> instruction: 0xf7ff2001
    1aa8:	stmdami	r3!, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}^
    1aac:			; <UNDEFINED> instruction: 0xf0004478
    1ab0:	stmdami	r2!, {r0, r1, r3, r7, r8, fp, ip, sp, lr, pc}^
    1ab4:			; <UNDEFINED> instruction: 0xf0004478
    1ab8:	bmi	11800dc <fchmod@plt+0x117e9dc>
    1abc:	blls	149ec8 <fchmod@plt+0x1487c8>
    1ac0:	stmiapl	r8!, {r2, r3, r4, r5, fp, sp, lr}
    1ac4:	ldmdavs	fp, {r1, r2, r3, r4, r6, r9, fp, lr}
    1ac8:			; <UNDEFINED> instruction: 0xe739447a
    1acc:	andscs	r4, sp, #6094848	; 0x5d0000
    1ad0:	tstcs	r1, pc, lsr fp
    1ad4:	sxtah	r4, ip, r8, ror #8
    1ad8:	andscs	r4, r8, #5963776	; 0x5b0000
    1adc:	tstcs	r1, ip, lsr fp
    1ae0:	sxtah	r4, r6, r8, ror #8
    1ae4:	tstcs	r1, sl, lsr r8
    1ae8:	bmi	1628704 <fchmod@plt+0x1627004>
    1aec:	ldmdavs	fp, {r2, r3, r5, fp, ip, lr}
    1af0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1af4:	ldcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1af8:	stmdavs	r3!, {r0, r2, r4, r6, fp, lr}
    1afc:	ldrbtmi	r2, [r8], #-525	; 0xfffffdf3
    1b00:			; <UNDEFINED> instruction: 0xf7ff2101
    1b04:	andcs	lr, r1, r6, lsl #25
    1b08:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    1b0c:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
    1b10:			; <UNDEFINED> instruction: 0xf95af000
    1b14:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    1b18:			; <UNDEFINED> instruction: 0xf956f000
    1b1c:	ldrtmi	r4, [r3], -ip, lsr #16
    1b20:	tstcs	r1, lr, asr #20
    1b24:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
    1b28:			; <UNDEFINED> instruction: 0xf7ff6800
    1b2c:	andcs	lr, r1, r0, ror #26
    1b30:	stcl	7, cr15, [r8], #1020	; 0x3fc
    1b34:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    1b38:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1b3c:			; <UNDEFINED> instruction: 0xf7ff2001
    1b40:			; <UNDEFINED> instruction: 0xf7ffece2
    1b44:	blmi	8bcf94 <fchmod@plt+0x8bb894>
    1b48:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1b4c:	stmdacs	r2, {fp, sp, lr}
    1b50:			; <UNDEFINED> instruction: 0xf7ffd017
    1b54:	bmi	10fcdac <fchmod@plt+0x10fb6ac>
    1b58:	tstcs	r1, fp, lsr r6
    1b5c:	andls	r4, r0, sl, ror r4
    1b60:			; <UNDEFINED> instruction: 0xf7ff4620
    1b64:	strbt	lr, [pc], r4, asr #26
    1b68:			; <UNDEFINED> instruction: 0xf7ff4630
    1b6c:	andcs	lr, r1, r2, lsr ip
    1b70:	stcl	7, cr15, [r8], {255}	; 0xff
    1b74:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
    1b78:	stc	7, cr15, [sl], #-1020	; 0xfffffc04
    1b7c:			; <UNDEFINED> instruction: 0xf7ff2001
    1b80:	bmi	ebce90 <fchmod@plt+0xebb790>
    1b84:			; <UNDEFINED> instruction: 0xf8d64620
    1b88:	smlabtcs	r1, ip, r0, r3
    1b8c:			; <UNDEFINED> instruction: 0xf7ff447a
    1b90:	ldrb	lr, [r9], lr, lsr #26
    1b94:	ldrb	r2, [r8], r0
    1b98:	andeq	r4, r1, r4, lsl r7
    1b9c:	muleq	r0, ip, r1
    1ba0:	strdeq	r4, [r1], -r2
    1ba4:	andeq	r4, r1, ip, ror #18
    1ba8:			; <UNDEFINED> instruction: 0x000001bc
    1bac:	andeq	r3, r0, r0, lsr #3
    1bb0:	andeq	r4, r1, r2, lsr r9
    1bb4:	andeq	r4, r1, ip, lsl #17
    1bb8:	strdeq	r4, [r1], -r2
    1bbc:	andeq	r4, r1, lr, ror #17
    1bc0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1bc4:	muleq	r1, sl, r8
    1bc8:	andeq	r4, r1, r6, ror r8
    1bcc:	andeq	r3, r0, ip, asr fp
    1bd0:	andeq	r0, r0, r8, lsr #3
    1bd4:	andeq	r4, r1, r6, asr #16
    1bd8:	andeq	r4, r1, r0, lsr r8
    1bdc:	strdeq	r4, [r1], -sl
    1be0:	andeq	r0, r0, r0, lsr #3
    1be4:	andeq	r4, r1, lr, asr #15
    1be8:	muleq	r0, r6, sl
    1bec:			; <UNDEFINED> instruction: 0x000001b0
    1bf0:	andeq	r4, r1, ip, lsr #15
    1bf4:	andeq	r3, r0, sl, lsl #24
    1bf8:	andeq	r3, r0, r0, lsr #20
    1bfc:	andeq	r3, r0, r4, ror #22
    1c00:	andeq	r3, r0, r8, lsl #23
    1c04:	andeq	r3, r0, r2, lsr #23
    1c08:			; <UNDEFINED> instruction: 0x00003bbc
    1c0c:	strdeq	r4, [r1], -sl
    1c10:	andeq	r3, r0, r6, asr #23
    1c14:	andeq	r2, r0, r8, asr #31
    1c18:	andeq	r2, r0, sl, asr pc
    1c1c:	andeq	r3, r0, r0, lsr #4
    1c20:	andeq	r0, r0, r4, asr #3
    1c24:	muleq	r0, sl, fp
    1c28:	andeq	r0, r0, r0, asr #3
    1c2c:	andeq	r3, r0, lr, asr #22
    1c30:	muleq	r0, r6, r1
    1c34:	andeq	r3, r0, r6, lsl sl
    1c38:	andeq	r3, r0, r4, ror r9
    1c3c:	andeq	r3, r0, ip, asr #18
    1c40:	andeq	r3, r0, r0, lsl #18
    1c44:	andeq	r3, r0, ip, lsl #18
    1c48:	andeq	r3, r0, ip, asr #17
    1c4c:	andeq	r3, r0, r4, lsl #17
    1c50:	muleq	r0, lr, r8
    1c54:	andeq	r3, r0, r2, asr r9
    1c58:	andeq	r3, r0, lr, lsl r9
    1c5c:	andeq	r3, r0, r2, ror r9
    1c60:	ldrdeq	r3, [r0], -sl
    1c64:	andeq	r3, r0, r0, lsr #20
    1c68:	andeq	r3, r0, r2, lsl r9
    1c6c:	strdeq	r2, [r0], -r8
    1c70:	bleq	3ddb4 <fchmod@plt+0x3c6b4>
    1c74:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1c78:	strbtmi	fp, [sl], -r2, lsl #24
    1c7c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1c80:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1c84:	ldrmi	sl, [sl], #776	; 0x308
    1c88:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1c8c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1c90:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1c94:			; <UNDEFINED> instruction: 0xf85a4b06
    1c98:	stmdami	r6, {r0, r1, ip, sp}
    1c9c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1ca0:	bl	ff9bfca4 <fchmod@plt+0xff9be5a4>
    1ca4:	stc	7, cr15, [lr, #-1020]	; 0xfffffc04
    1ca8:	andeq	r4, r1, r4, lsl #3
    1cac:	muleq	r0, r0, r1
    1cb0:			; <UNDEFINED> instruction: 0x000001b4
    1cb4:	andeq	r0, r0, r8, asr #3
    1cb8:	ldr	r3, [pc, #20]	; 1cd4 <fchmod@plt+0x5d4>
    1cbc:	ldr	r2, [pc, #20]	; 1cd8 <fchmod@plt+0x5d8>
    1cc0:	add	r3, pc, r3
    1cc4:	ldr	r2, [r3, r2]
    1cc8:	cmp	r2, #0
    1ccc:	bxeq	lr
    1cd0:	b	14c8 <__gmon_start__@plt>
    1cd4:	andeq	r4, r1, r4, ror #2
    1cd8:	andeq	r0, r0, ip, lsr #3
    1cdc:	blmi	1d3cfc <fchmod@plt+0x1d25fc>
    1ce0:	bmi	1d2ec8 <fchmod@plt+0x1d17c8>
    1ce4:	addmi	r4, r3, #2063597568	; 0x7b000000
    1ce8:	andle	r4, r3, sl, ror r4
    1cec:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1cf0:	ldrmi	fp, [r8, -r3, lsl #2]
    1cf4:	svclt	0x00004770
    1cf8:	andeq	r4, r1, r0, asr #7
    1cfc:			; <UNDEFINED> instruction: 0x000143bc
    1d00:	andeq	r4, r1, r0, asr #2
    1d04:	muleq	r0, r8, r1
    1d08:	stmdbmi	r9, {r3, fp, lr}
    1d0c:	bmi	252ef4 <fchmod@plt+0x2517f4>
    1d10:	bne	252efc <fchmod@plt+0x2517fc>
    1d14:	svceq	0x00cb447a
    1d18:			; <UNDEFINED> instruction: 0x01a1eb03
    1d1c:	andle	r1, r3, r9, asr #32
    1d20:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1d24:	ldrmi	fp, [r8, -r3, lsl #2]
    1d28:	svclt	0x00004770
    1d2c:	muleq	r1, r4, r3
    1d30:	muleq	r1, r0, r3
    1d34:	andeq	r4, r1, r4, lsl r1
    1d38:	andeq	r0, r0, ip, asr #3
    1d3c:	blmi	2af164 <fchmod@plt+0x2ada64>
    1d40:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1d44:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1d48:	blmi	2702fc <fchmod@plt+0x26ebfc>
    1d4c:	ldrdlt	r5, [r3, -r3]!
    1d50:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1d54:			; <UNDEFINED> instruction: 0xf7ff6818
    1d58:			; <UNDEFINED> instruction: 0xf7ffeaaa
    1d5c:	blmi	1c1c60 <fchmod@plt+0x1c0560>
    1d60:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1d64:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1d68:	andeq	r4, r1, lr, asr r3
    1d6c:	andeq	r4, r1, r4, ror #1
    1d70:	muleq	r0, r4, r1
    1d74:	andeq	r4, r1, lr, lsr #5
    1d78:	andeq	r4, r1, lr, lsr r3
    1d7c:	svclt	0x0000e7c4
    1d80:	tstcs	r1, ip, lsl #22
    1d84:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
    1d88:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
    1d8c:	addlt	r4, r2, fp, lsl #26
    1d90:	ldmdavs	lr, {r0, r1, r3, sl, fp, lr}
    1d94:			; <UNDEFINED> instruction: 0xf843440e
    1d98:	ldmdbpl	r5, {r2, r8, r9, fp, sp, lr}^
    1d9c:	ldmdbpl	r4, {r0, ip, pc}
    1da0:	stmdavs	r8!, {r3, r9, fp, lr}
    1da4:	ldrbtmi	r6, [sl], #-2084	; 0xfffff7dc
    1da8:	strls	r3, [r0], #-3073	; 0xfffff3ff
    1dac:	ldc	7, cr15, [lr], {255}	; 0xff
    1db0:	ldcllt	0, cr11, [r0, #-8]!
    1db4:	andeq	r4, r1, lr, lsl r3
    1db8:	muleq	r1, lr, r0
    1dbc:	andeq	r0, r0, r8, lsr #3
    1dc0:	andeq	r0, r0, r4, asr #3
    1dc4:	andeq	r2, r0, r6, asr sl
    1dc8:	tstcs	r1, r1, lsr #22
    1dcc:	stcmi	13, cr4, [r2], #-132	; 0xffffff7c
    1dd0:	strlt	r4, [r0, #-1147]	; 0xfffffb85
    1dd4:	ldmdbpl	ip, {r0, r1, r7, ip, sp, pc}
    1dd8:	bmi	818354 <fchmod@plt+0x816c54>
    1ddc:	ldrbtmi	r9, [sl], #-0
    1de0:	stmdavs	r0!, {r0, r1, r3, r5, fp, sp, lr}
    1de4:	stc	7, cr15, [r2], {255}	; 0xff
    1de8:	stmdavs	fp!, {r0, r2, r3, r4, r9, fp, lr}
    1dec:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1df0:			; <UNDEFINED> instruction: 0xf7ff6820
    1df4:	bmi	6fcdec <fchmod@plt+0x6fb6ec>
    1df8:	tstcs	r1, fp, lsr #16
    1dfc:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    1e00:	bl	ffd3fe04 <fchmod@plt+0xffd3e704>
    1e04:	stmdavs	r3!, {r3, r4, fp, lr}
    1e08:	tstcs	r1, sp, lsr #4
    1e0c:			; <UNDEFINED> instruction: 0xf7ff4478
    1e10:	ldmdami	r6, {r8, r9, fp, sp, lr, pc}
    1e14:	andscs	r6, sl, #2293760	; 0x230000
    1e18:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1e1c:	b	ffe3fe20 <fchmod@plt+0xffe3e720>
    1e20:	stmdavs	r3!, {r0, r1, r4, fp, lr}
    1e24:	tstcs	r1, sl, lsl r2
    1e28:			; <UNDEFINED> instruction: 0xf7ff4478
    1e2c:	ldmdami	r1, {r1, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    1e30:	andscs	r6, ip, #2293760	; 0x230000
    1e34:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    1e38:	b	ffabfe3c <fchmod@plt+0xffabe73c>
    1e3c:	stmdavs	r3!, {r1, r2, r3, fp, lr}
    1e40:	ldrbtmi	r2, [r8], #-556	; 0xfffffdd4
    1e44:			; <UNDEFINED> instruction: 0xf7ff2101
    1e48:	andcs	lr, r1, r4, ror #21
    1e4c:	bl	16bfe50 <fchmod@plt+0x16be750>
    1e50:	andeq	r4, r1, r8, asr r0
    1e54:			; <UNDEFINED> instruction: 0x000001bc
    1e58:	andeq	r0, r0, r8, lsr #3
    1e5c:	andeq	r2, r0, lr, lsr #20
    1e60:	andeq	r2, r0, r6, lsr sl
    1e64:	andeq	r2, r0, r4, asr #20
    1e68:	andeq	r2, r0, r0, ror #20
    1e6c:	andeq	r2, r0, r2, lsl #21
    1e70:	muleq	r0, r0, sl
    1e74:	muleq	r0, lr, sl
    1e78:			; <UNDEFINED> instruction: 0x00002ab2
    1e7c:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    1e80:	rsbcc	r4, r8, r8, ror r4
    1e84:	b	fe1bfe88 <fchmod@plt+0xfe1be788>
    1e88:			; <UNDEFINED> instruction: 0xf7ff2001
    1e8c:	svclt	0x0000eb3c
    1e90:	andeq	r4, r1, r4, lsr #4
    1e94:	tstcs	r0, r3, lsl r8
    1e98:	ldrbtmi	fp, [r8], #-1328	; 0xfffffad0
    1e9c:			; <UNDEFINED> instruction: 0xf7ffb083
    1ea0:	blmi	47ce30 <fchmod@plt+0x47b730>
    1ea4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    1ea8:	andlt	sp, r3, r1, lsl #22
    1eac:	bmi	3f1374 <fchmod@plt+0x3efc74>
    1eb0:			; <UNDEFINED> instruction: 0xf7ff589c
    1eb4:	stmdavs	r5!, {r1, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    1eb8:			; <UNDEFINED> instruction: 0xf7ff6800
    1ebc:	blmi	33ca44 <fchmod@plt+0x33b344>
    1ec0:	tstcs	r1, ip, lsl #20
    1ec4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    1ec8:	strtmi	r9, [r8], -r0
    1ecc:	bl	fe3bfed0 <fchmod@plt+0xfe3be7d0>
    1ed0:	stmdavs	r3!, {r0, r3, fp, lr}
    1ed4:	ldrbtmi	r2, [r8], #-552	; 0xfffffdd8
    1ed8:	andlt	r2, r3, r1, lsl #2
    1edc:	ldrhtmi	lr, [r0], -sp
    1ee0:	blt	fe53fee4 <fchmod@plt+0xfe53e7e4>
    1ee4:	andeq	r2, r0, sl, lsl #21
    1ee8:	andeq	r3, r1, r4, lsl #31
    1eec:	andeq	r0, r0, r8, lsr #3
    1ef0:	andeq	r2, r0, ip, ror #20
    1ef4:	andeq	r2, r0, sl, ror sl
    1ef8:	andeq	r2, r0, sl, ror sl
    1efc:	svcmi	0x00f0e92d
    1f00:	lfmmi	f7, 1, [ip, #692]!	; 0x2b4
    1f04:	svcge	0x001a4e5b
    1f08:	cmncs	r4, #23296	; 0x5b00
    1f0c:	ldrbtmi	r4, [lr], #-2139	; 0xfffff7a5
    1f10:	ldmdbmi	fp, {r2, r3, r4, r5, r6, sl, lr}^
    1f14:	stmdapl	r0!, {r0, r1, r3, r4, r6, r9, fp, lr}
    1f18:			; <UNDEFINED> instruction: 0xf8d64479
    1f1c:	ldrbtmi	r4, [sl], #-204	; 0xffffff34
    1f20:			; <UNDEFINED> instruction: 0xf8cd6800
    1f24:			; <UNDEFINED> instruction: 0xf04f04b4
    1f28:	mrsls	r0, (UNDEF: 1)
    1f2c:	ldrmi	r9, [r9], -r0, lsl #4
    1f30:	ldrtmi	r2, [r8], -r1, lsl #4
    1f34:			; <UNDEFINED> instruction: 0xf7ff9402
    1f38:	bge	13ceb8 <fchmod@plt+0x13b7b8>
    1f3c:	andcs	r4, r3, r9, lsr r6
    1f40:	b	133ff44 <fchmod@plt+0x133e844>
    1f44:	ldrbtmi	r4, [sp], #-3408	; 0xfffff2b0
    1f48:	blle	1ecbf50 <fchmod@plt+0x1eca850>
    1f4c:	ldrsbeq	pc, [r0], #134	; 0x86	; <UNPREDICTABLE>
    1f50:	andsle	r2, sp, r1, lsl #16
    1f54:	bmi	1395090 <fchmod@plt+0x1393990>
    1f58:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1f5c:	ldrsbtne	lr, [r5], -r4
    1f60:	ldrdcc	pc, [ip], #132	; 0x84
    1f64:	blx	feb3df70 <fchmod@plt+0xfeb3c870>
    1f68:			; <UNDEFINED> instruction: 0xf7ff4638
    1f6c:	stmdacs	r0, {r2, r4, r9, fp, sp, lr, pc}
    1f70:			; <UNDEFINED> instruction: 0xf7ffd151
    1f74:	bmi	1201db8 <fchmod@plt+0x12006b8>
    1f78:	ldrbtmi	r4, [sl], #-2880	; 0xfffff4c0
    1f7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f80:	ldrtcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    1f84:	qdsuble	r4, sl, sl
    1f88:	lfmmi	f7, 1, [ip, #52]!	; 0x34
    1f8c:	svchi	0x00f0e8bd
    1f90:			; <UNDEFINED> instruction: 0xac334941
    1f94:	ldrdcs	pc, [ip], #134	; 0x86
    1f98:			; <UNDEFINED> instruction: 0xf8df4479
    1f9c:			; <UNDEFINED> instruction: 0xf7ff9100
    1fa0:	blmi	ffcc10 <fchmod@plt+0xffb510>
    1fa4:	stmiapl	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}^
    1fa8:			; <UNDEFINED> instruction: 0xf7ff6818
    1fac:	movwcs	lr, #2462	; 0x99e
    1fb0:			; <UNDEFINED> instruction: 0xf7ff7023
    1fb4:	blmi	efca2c <fchmod@plt+0xefb32c>
    1fb8:	andhi	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    1fbc:	and	r4, r7, r6, lsl #12
    1fc0:	andscs	r4, r5, #58368	; 0xe400
    1fc4:	strbmi	r2, [r8], -r1, lsl #2
    1fc8:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1fcc:	b	83ffd0 <fchmod@plt+0x83e8d0>
    1fd0:	ldrdcs	pc, [r0], -r8
    1fd4:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    1fd8:			; <UNDEFINED> instruction: 0xf7ff4620
    1fdc:			; <UNDEFINED> instruction: 0xf894e99a
    1fe0:	ldmdavs	r3!, {sp, pc}
    1fe4:	blx	fe2c082a <fchmod@plt+0xfe2bf12a>
    1fe8:	andscc	pc, fp, r3, lsr r8	; <UNPREDICTABLE>
    1fec:	svclt	0x0048059b
    1ff0:	strle	r4, [r4], #-1619	; 0xfffff9ad
    1ff4:	b	173fff8 <fchmod@plt+0x173e8f8>
    1ff8:			; <UNDEFINED> instruction: 0xf8536803
    1ffc:	blcs	1b8e0b0 <fchmod@plt+0x1b8c9b0>
    2000:	blcs	1e7600c <fchmod@plt+0x1e7490c>
    2004:			; <UNDEFINED> instruction: 0xf00ad1dc
    2008:			; <UNDEFINED> instruction: 0xf1ba0adf
    200c:			; <UNDEFINED> instruction: 0xd1a10f4e
    2010:			; <UNDEFINED> instruction: 0xf7ff2000
    2014:			; <UNDEFINED> instruction: 0xf7ffea78
    2018:	blmi	8fcac0 <fchmod@plt+0x8fb3c0>
    201c:	ldmdavs	sp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    2020:	stmdacs	r2, {fp, sp, lr}
    2024:			; <UNDEFINED> instruction: 0xf7ffd01d
    2028:	blmi	83c8d8 <fchmod@plt+0x83b1d8>
    202c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2030:	andls	r4, r0, #2097152	; 0x200000
    2034:			; <UNDEFINED> instruction: 0x46284a1e
    2038:			; <UNDEFINED> instruction: 0xf7ff447a
    203c:	ldrdcs	lr, [r1], -r8
    2040:	b	1840044 <fchmod@plt+0x183e944>
    2044:	tstcs	r1, r8, lsl r8
    2048:			; <UNDEFINED> instruction: 0xf8d64a1a
    204c:	stmdapl	r8!, {r2, r3, r6, r7, ip, sp}
    2050:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2054:	b	ff2c0058 <fchmod@plt+0xff2be958>
    2058:			; <UNDEFINED> instruction: 0xf7ff2001
    205c:			; <UNDEFINED> instruction: 0xf7ffea54
    2060:	bmi	57c6a0 <fchmod@plt+0x57afa0>
    2064:			; <UNDEFINED> instruction: 0xf8d44628
    2068:	smlabtcs	r1, ip, r0, r3
    206c:			; <UNDEFINED> instruction: 0xf7ff447a
    2070:			; <UNDEFINED> instruction: 0xe7e4eabe
    2074:	muleq	r1, r6, r1
    2078:	andeq	r3, r1, r8, lsl pc
    207c:	muleq	r0, ip, r1
    2080:	andeq	r2, r0, ip, lsl #20
    2084:	andeq	r2, r0, lr, asr sl
    2088:	andeq	r3, r1, r2, ror #29
    208c:	andeq	r4, r1, ip, asr #2
    2090:	andeq	r2, r0, r2, lsl #21
    2094:	andeq	r3, r1, lr, lsr #29
    2098:	andeq	r2, r0, r0, lsl #20
    209c:	andeq	r2, r0, r0, lsr #20
    20a0:	andeq	r0, r0, r0, asr #3
    20a4:			; <UNDEFINED> instruction: 0x000001b0
    20a8:	andeq	r0, r0, r8, lsr #3
    20ac:	andeq	r2, r0, r2, lsl #18
    20b0:	andeq	r2, r0, ip, lsr #19
    20b4:	andeq	r2, r0, r4, lsr r9
    20b8:	andeq	r2, r0, r8, lsl r9
    20bc:	strtcs	pc, [r4], #-2271	; 0xfffff721
    20c0:			; <UNDEFINED> instruction: 0xf8df2000
    20c4:	ldrbtmi	r3, [sl], #-1060	; 0xfffffbdc
    20c8:	svcmi	0x00f0e92d
    20cc:	lfmmi	f7, 3, [ip, #-692]!	; 0xfffffd4c
    20d0:	mcrge	8, 0, r5, cr9, cr3, {6}
    20d4:			; <UNDEFINED> instruction: 0xf8cd681b
    20d8:			; <UNDEFINED> instruction: 0xf04f3474
    20dc:			; <UNDEFINED> instruction: 0xf7ff0300
    20e0:	eorsvs	lr, r0, r0, lsr r9
    20e4:			; <UNDEFINED> instruction: 0xf910f002
    20e8:	strcc	pc, [r0], #-2271	; 0xfffff721
    20ec:	movwls	r4, #21627	; 0x547b
    20f0:			; <UNDEFINED> instruction: 0xf0002800
    20f4:	ldmibmi	lr!, {r4, r6, r7, r8, pc}^
    20f8:	andcs	r4, r1, r2, lsl #13
    20fc:	ldrbtmi	r4, [r9], #-3325	; 0xfffff303
    2100:			; <UNDEFINED> instruction: 0xf7ff9106
    2104:	stmdbls	r6, {r3, r4, r8, fp, sp, lr, pc}
    2108:	ldrbtmi	r2, [ip], #-2
    210c:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2110:	andcs	r9, r3, r6, lsl #18
    2114:	strbeq	pc, [r8, -r4, lsl #2]!	; <UNPREDICTABLE>
    2118:	stmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    211c:	andscs	r2, r4, r1, lsl #2
    2120:			; <UNDEFINED> instruction: 0xf7ff4df5
    2124:	ldmibmi	r5!, {r3, r8, fp, sp, lr, pc}^
    2128:	cmncs	r4, #1003520	; 0xf5000
    212c:			; <UNDEFINED> instruction: 0x46384479
    2130:	tstls	r2, sl, ror r4
    2134:	ldrmi	r9, [r9], -r1, lsl #4
    2138:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
    213c:			; <UNDEFINED> instruction: 0xf7ff9500
    2140:	ldrsbtcs	lr, [pc], -sl
    2144:	b	feb40148 <fchmod@plt+0xfeb3ea48>
    2148:	ldrtmi	r4, [r8], -r0, lsl #13
    214c:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2150:	vmull.p8	<illegal reg q8.5>, d0, d7
    2154:	stmibmi	fp!, {r0, r4, r5, r6, r8, pc}^
    2158:			; <UNDEFINED> instruction: 0xf7ff4479
    215c:	strmi	lr, [r5], -sl, lsl #17
    2160:			; <UNDEFINED> instruction: 0xf0002800
    2164:	strbmi	r8, [r0], -r7, lsr #3
    2168:			; <UNDEFINED> instruction: 0xf7ff46a0
    216c:	stmiami	r6!, {r1, r3, r4, r7, r9, fp, sp, lr, pc}^
    2170:	eorscs	r4, r9, #45088768	; 0x2b00000
    2174:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2178:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    217c:			; <UNDEFINED> instruction: 0xf7ff4630
    2180:	bmi	ff8bc550 <fchmod@plt+0xff8bae50>
    2184:	tstcs	r1, r3, lsr #26
    2188:	andls	r4, r0, sl, ror r4
    218c:			; <UNDEFINED> instruction: 0xf7ff4628
    2190:	blmi	ff7fca50 <fchmod@plt+0xff7fb350>
    2194:	ldrdcs	r4, [r1, -pc]
    2198:			; <UNDEFINED> instruction: 0x4628447b
    219c:			; <UNDEFINED> instruction: 0xf7ff447a
    21a0:			; <UNDEFINED> instruction: 0xf8d4ea26
    21a4:			; <UNDEFINED> instruction: 0xf7ff00dc
    21a8:	blmi	ff6fc570 <fchmod@plt+0xff6fae70>
    21ac:	andcs	r9, r1, #81920	; 0x14000
    21b0:	eorsvs	r5, r2, lr, asr #17
    21b4:	strtmi	lr, [r9], -r2
    21b8:	b	1b401bc <fchmod@plt+0x1b3eabc>
    21bc:	ldrsbeq	pc, [ip], #136	; 0x88	; <UNPREDICTABLE>
    21c0:			; <UNDEFINED> instruction: 0xf8a2f001
    21c4:	strmi	r1, [r4], -r2, asr #24
    21c8:			; <UNDEFINED> instruction: 0x4628d1f5
    21cc:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21d0:			; <UNDEFINED> instruction: 0xf0402800
    21d4:	strtmi	r8, [r8], -fp, asr #1
    21d8:	stm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    21dc:			; <UNDEFINED> instruction: 0xf0402800
    21e0:	ldrtmi	r8, [r8], -r5, asr #1
    21e4:	ldmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21e8:	stmdacs	r0, {r1, r2, ip, pc}
    21ec:	adcshi	pc, lr, r0, asr #32
    21f0:	strtmi	r4, [r8], -sl, asr #23
    21f4:	msrlt	CPSR_f, #14614528	; 0xdf0000
    21f8:	ldrbtmi	sl, [fp], #-3875	; 0xfffff0dd
    21fc:			; <UNDEFINED> instruction: 0xf7ff9307
    2200:	blls	1bc518 <fchmod@plt+0x1bae18>
    2204:	tstls	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    2208:			; <UNDEFINED> instruction: 0xf8c844fb
    220c:	ldrbtmi	r3, [r9], #0
    2210:	movweq	pc, #4207	; 0x106f	; <UNPREDICTABLE>
    2214:			; <UNDEFINED> instruction: 0x801cf8dd
    2218:	ands	r6, r3, r3, lsr r0
    221c:			; <UNDEFINED> instruction: 0xf8d8b948
    2220:	ldrbmi	r2, [r3], -r0, ror #1
    2224:			; <UNDEFINED> instruction: 0x46284659
    2228:	stc2	0, cr15, [r8, #-4]
    222c:			; <UNDEFINED> instruction: 0xf7ffb108
    2230:			; <UNDEFINED> instruction: 0xf8d9e86a
    2234:	ldmdavs	r3!, {sp}
    2238:	cmnle	sl, r0, lsl #20
    223c:	andsvc	pc, r1, #536870916	; 0x20000004
    2240:	sfmle	f4, 2, [sl], #-588	; 0xfffffdb4
    2244:	ldrtmi	r4, [r8], -r9, lsr #12
    2248:			; <UNDEFINED> instruction: 0xf91cf002
    224c:	mvnle	r1, r3, asr #24
    2250:	sbcsls	pc, r4, #14614528	; 0xdf0000
    2254:	tstvc	r1, #536870916	; 0x20000004	; <UNPREDICTABLE>
    2258:			; <UNDEFINED> instruction: 0x46806832
    225c:	ldmdavc	r9!, {r0, r3, r4, r5, r6, r7, sl, lr}
    2260:			; <UNDEFINED> instruction: 0xf8d9429a
    2264:	mrale	r0, r8, acc0
    2268:			; <UNDEFINED> instruction: 0xf0402800
    226c:	stmdbcs	r0, {r1, r5, r7, pc}
    2270:	adcshi	pc, r2, r0, asr #32
    2274:			; <UNDEFINED> instruction: 0xf7ff4628
    2278:	vst2.32	{d30,d32}, [pc :256], r4
    227c:			; <UNDEFINED> instruction: 0xf7ff71c0
    2280:	stmdacs	r0, {r6, r9, fp, sp, lr, pc}
    2284:	rschi	pc, lr, r0, asr #5
    2288:			; <UNDEFINED> instruction: 0xf7ff4628
    228c:	andcc	lr, r1, r2, asr #19
    2290:	rscshi	pc, r6, r0
    2294:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2298:	ldrdmi	pc, [ip], #137	; 0x89
    229c:			; <UNDEFINED> instruction: 0xf8d9b930
    22a0:			; <UNDEFINED> instruction: 0x462010d8
    22a4:	svc	0x00fcf7fe
    22a8:	cmple	sl, r0, lsl #16
    22ac:	mcrge	13, 0, r4, cr10, cr15, {4}
    22b0:	cmncs	r4, #2605056	; 0x27c000
    22b4:	ldrbtmi	r4, [sp], #-2719	; 0xfffff561
    22b8:	strbeq	pc, [r8, -r5, lsl #2]!	; <UNPREDICTABLE>
    22bc:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    22c0:	tstls	r1, r2, lsl #8
    22c4:			; <UNDEFINED> instruction: 0x46194630
    22c8:	andcs	r9, r1, #0, 4
    22cc:	b	4c02d0 <fchmod@plt+0x4bebd0>
    22d0:			; <UNDEFINED> instruction: 0x46384631
    22d4:	stmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22d8:	stmdacs	r0, {r2, r9, sl, lr}
    22dc:	addhi	pc, pc, r0, asr #32
    22e0:			; <UNDEFINED> instruction: 0xf8d54a95
    22e4:	ldmib	r5, {r2, r3, r6, r7, ip, sp}^
    22e8:	ldrbtmi	r1, [sl], #-53	; 0xffffffcb
    22ec:			; <UNDEFINED> instruction: 0xf8e8f001
    22f0:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    22f4:	blmi	1f14d40 <fchmod@plt+0x1f13640>
    22f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    22fc:			; <UNDEFINED> instruction: 0xf8dd681a
    2300:	subsmi	r3, sl, r4, ror r4
    2304:	rschi	pc, ip, r0, asr #32
    2308:	vmax.s8	d4, d13, d16
    230c:	pop	{r2, r3, r4, r5, r6, r8, sl, fp, lr}
    2310:	vrecps.f32	q12, q9, q8
    2314:	addsmi	r7, r3, #268435457	; 0x10000001
    2318:	cdpls	13, 0, cr13, cr5, cr11, {2}
    231c:	tstvc	r0, #536870916	; 0x20000004	; <UNPREDICTABLE>
    2320:	smlabbcs	r1, r7, r8, r4
    2324:	ldmdapl	r0!, {r0, r1, r2, r7, r9, fp, lr}
    2328:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    232c:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2330:			; <UNDEFINED> instruction: 0xf7ff4628
    2334:	stmmi	r4, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    2338:	rsbcc	r4, r8, r8, ror r4
    233c:	stmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2340:			; <UNDEFINED> instruction: 0xf8d9e7d8
    2344:			; <UNDEFINED> instruction: 0xf10930e0
    2348:	strbmi	r0, [r2], -r8, ror #18
    234c:	ldmvs	r9, {r3, r6, r9, sl, lr}
    2350:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2354:	adcle	r2, r9, r0, lsl #16
    2358:			; <UNDEFINED> instruction: 0xf06f487c
    235c:	ldrbtmi	r0, [r8], #-1025	; 0xfffffbff
    2360:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2364:			; <UNDEFINED> instruction: 0xf7ff4648
    2368:	bfi	lr, r6, (invalid: 16:3)
    236c:			; <UNDEFINED> instruction: 0xf06f9905
    2370:	blmi	1dc337c <fchmod@plt+0x1dc1c7c>
    2374:	stmiapl	fp, {r1, r4, r5, r6, r9, fp, lr}^
    2378:	ldmdavs	fp, {r1, r3, r7, fp, ip, lr}
    237c:	movwls	r6, #22550	; 0x5816
    2380:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2384:			; <UNDEFINED> instruction: 0xf7ff6800
    2388:	blls	17c578 <fchmod@plt+0x17ae78>
    238c:	strmi	r2, [r2], -r1, lsl #2
    2390:	mrcmi	6, 3, r4, cr0, cr0, {1}
    2394:	bmi	1c26ba0 <fchmod@plt+0x1c254a0>
    2398:			; <UNDEFINED> instruction: 0x3668447e
    239c:	ldrbtmi	r9, [sl], #-1536	; 0xfffffa00
    23a0:	stmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23a4:			; <UNDEFINED> instruction: 0xf7ff4628
    23a8:			; <UNDEFINED> instruction: 0x4630e934
    23ac:	svc	0x00f2f7fe
    23b0:	cdpls	7, 0, cr14, cr5, cr0, {5}
    23b4:	blmi	188ac58 <fchmod@plt+0x1889558>
    23b8:	stmdami	r8!, {r0, r8, sp}^
    23bc:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    23c0:			; <UNDEFINED> instruction: 0xf7ff681b
    23c4:	strtmi	lr, [r8], -r6, lsr #16
    23c8:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23cc:	ldrbtmi	r4, [r8], #-2148	; 0xfffff79c
    23d0:			; <UNDEFINED> instruction: 0xf7fe3068
    23d4:	str	lr, [sp, r0, ror #31]
    23d8:	eorscs	r9, pc, #5, 28	; 0x50
    23dc:	tstcs	r1, r8, asr fp
    23e0:	strbmi	r4, [r4], -r0, ror #16
    23e4:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    23e8:			; <UNDEFINED> instruction: 0xf7ff681b
    23ec:			; <UNDEFINED> instruction: 0x4628e812
    23f0:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23f4:	rsbeq	pc, r8, r9, lsl #2
    23f8:	svc	0x00ccf7fe
    23fc:	stmdbls	r5, {r1, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    2400:	streq	pc, [r1], #-111	; 0xffffff91
    2404:	bmi	1395154 <fchmod@plt+0x1393a54>
    2408:	stmpl	sl, {r0, r1, r3, r6, r7, fp, ip, lr}
    240c:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
    2410:			; <UNDEFINED> instruction: 0xf7ff9305
    2414:	stmdavs	r0, {r1, r3, r5, r7, fp, sp, lr, pc}
    2418:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    241c:	tstcs	r1, r5, lsl #22
    2420:	strmi	r9, [r2], -r0, lsl #12
    2424:	bmi	1426c30 <fchmod@plt+0x1425530>
    2428:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    242c:	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2430:			; <UNDEFINED> instruction: 0xf7fe4638
    2434:			; <UNDEFINED> instruction: 0xe75defb0
    2438:			; <UNDEFINED> instruction: 0xf06f9a05
    243c:	blmi	1003448 <fchmod@plt+0x1001d48>
    2440:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2444:	ldm	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2448:			; <UNDEFINED> instruction: 0xf7ff6800
    244c:	blmi	11fc4b4 <fchmod@plt+0x11fadb4>
    2450:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    2454:	andls	r4, r0, #2097152	; 0x200000
    2458:	strtmi	r4, [r8], -r5, asr #20
    245c:			; <UNDEFINED> instruction: 0xf7ff447a
    2460:	strb	lr, [r7, -r6, asr #17]
    2464:			; <UNDEFINED> instruction: 0xf06f4843
    2468:	ldrbtmi	r0, [r8], #-1025	; 0xfffffbff
    246c:	svc	0x00b0f7fe
    2470:			; <UNDEFINED> instruction: 0xf7ff4628
    2474:			; <UNDEFINED> instruction: 0xf109e8ce
    2478:			; <UNDEFINED> instruction: 0xf7fe0068
    247c:	ldr	lr, [r9, -ip, lsl #31]!
    2480:			; <UNDEFINED> instruction: 0xf06f483d
    2484:	ldrbtmi	r0, [r8], #-1025	; 0xfffffbff
    2488:	svc	0x00a2f7fe
    248c:	rsbeq	pc, r8, r9, lsl #2
    2490:	svc	0x0080f7fe
    2494:	cdpls	7, 0, cr14, cr5, cr14, {1}
    2498:	stmdami	sp!, {r0, r8, sp}
    249c:	streq	pc, [r1], #-111	; 0xffffff91
    24a0:	bmi	d95144 <fchmod@plt+0xd93a44>
    24a4:	ldmpl	r0!, {r0, r2, r4, r5, fp, ip, lr}^
    24a8:	stmdavs	fp!, {r1, r3, r4, r5, r6, sl, lr}
    24ac:			; <UNDEFINED> instruction: 0xf7ff6800
    24b0:			; <UNDEFINED> instruction: 0xe71fe89e
    24b4:			; <UNDEFINED> instruction: 0xf06f9a05
    24b8:	blmi	8434c4 <fchmod@plt+0x841dc4>
    24bc:	ldmdavs	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    24c0:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    24c4:			; <UNDEFINED> instruction: 0xf7fe6800
    24c8:	blmi	b7e438 <fchmod@plt+0xb7cd38>
    24cc:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    24d0:	andls	r4, r0, #2097152	; 0x200000
    24d4:	strtmi	r4, [r8], -fp, lsr #20
    24d8:			; <UNDEFINED> instruction: 0xf7ff447a
    24dc:	str	lr, [r9, -r8, lsl #17]
    24e0:	svc	0x004cf7fe
    24e4:	andeq	r3, r1, r2, ror #26
    24e8:	muleq	r0, ip, r1
    24ec:	andeq	r3, r1, ip, lsr sp
    24f0:			; <UNDEFINED> instruction: 0xfffffd7b
    24f4:	muleq	r1, sl, pc	; <UNPREDICTABLE>
    24f8:	andeq	r2, r0, r2, asr #16
    24fc:	andeq	r2, r0, ip, ror #17
    2500:	strdeq	r2, [r0], -r4
    2504:	andeq	r2, r0, r0, ror #17
    2508:	ldrdeq	r2, [r0], -sl
    250c:	andeq	r2, r0, r4, lsl #18
    2510:	andeq	r3, r1, ip, ror #28
    2514:	andeq	r2, r0, r0, lsl r9
    2518:	andeq	r0, r0, r4, asr #3
    251c:	andeq	r3, r1, sl, lsr #29
    2520:			; <UNDEFINED> instruction: 0xfffffb75
    2524:	muleq	r1, r6, lr
    2528:	andeq	r3, r1, r8, asr #28
    252c:	andeq	r3, r1, lr, ror #27
    2530:	andeq	r2, r0, r8, ror #12
    2534:			; <UNDEFINED> instruction: 0x000026be
    2538:			; <UNDEFINED> instruction: 0x000028b2
    253c:	andeq	r3, r1, r0, lsr fp
    2540:	andeq	r0, r0, r8, lsr #3
    2544:	andeq	r2, r0, r8, lsr #15
    2548:	andeq	r3, r1, ip, ror #26
    254c:	andeq	r2, r0, r2, lsr #16
    2550:			; <UNDEFINED> instruction: 0x000001bc
    2554:	andeq	r3, r1, ip, lsl #26
    2558:	andeq	r2, r0, r6, lsr #14
    255c:	andeq	r2, r0, sl, asr #14
    2560:	ldrdeq	r3, [r1], -r6
    2564:	andeq	r2, r0, sl, asr #14
    2568:	andeq	r2, r0, lr, asr r7
    256c:	ldrdeq	r2, [r0], -lr
    2570:	andeq	r2, r0, r8, asr #11
    2574:	andeq	r2, r0, r6, lsl #14
    2578:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    257c:	andeq	r2, r0, r0, asr r5
    2580:	andeq	r2, r0, r2, ror #8
    2584:	andeq	r2, r0, r4, ror #10
    2588:	blmi	e94e74 <fchmod@plt+0xe93774>
    258c:	ldmdami	sl!, {r1, r3, r4, r5, r6, sl, lr}
    2590:	mvnsmi	lr, #737280	; 0xb4000
    2594:	ldmpl	r3, {r3, r4, r5, r6, sl, lr}^
    2598:			; <UNDEFINED> instruction: 0xf8dfb09f
    259c:	rsccc	r8, r4, r0, ror #1
    25a0:	tstls	sp, #1769472	; 0x1b0000
    25a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    25a8:			; <UNDEFINED> instruction: 0xf7fe44f8
    25ac:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    25b0:	cdpmi	0, 3, cr13, cr3, cr9, {2}
    25b4:	svcmi	0x00334605
    25b8:	ldrbtmi	r4, [pc], #-1150	; 25c0 <fchmod@plt+0xec0>
    25bc:	strtmi	r3, [r8], -r4, ror #13
    25c0:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    25c4:	eorsle	r2, r4, r0, lsl #16
    25c8:			; <UNDEFINED> instruction: 0xf1007ac3
    25cc:	blcs	b83600 <fchmod@plt+0xb81f00>
    25d0:	bvc	ff0f6660 <fchmod@plt+0xff0f4f60>
    25d4:	eorle	r2, r5, lr, lsr #22
    25d8:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    25dc:	ldrmi	r2, [r9], -r4, ror #6
    25e0:	strbmi	r2, [r8], -r1, lsl #4
    25e4:	strls	r9, [r1], -r2, lsl #8
    25e8:			; <UNDEFINED> instruction: 0xf7ff9700
    25ec:	stmdacs	r3!, {r2, r7, fp, sp, lr, pc}^
    25f0:	strbmi	sp, [r8], -pc, lsr #24
    25f4:	mcr	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    25f8:	rscle	r2, r0, r0, lsl #16
    25fc:			; <UNDEFINED> instruction: 0xf7fe4620
    2600:	bmi	87e1a8 <fchmod@plt+0x87caa8>
    2604:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    2608:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    260c:	subsmi	r9, sl, sp, lsl fp
    2610:	andslt	sp, pc, fp, lsr #2
    2614:	mvnshi	lr, #12386304	; 0xbd0000
    2618:	blcs	207ac <fchmod@plt+0x1f0ac>
    261c:	bvc	ff0f6960 <fchmod@plt+0xff0f5260>
    2620:	bicsle	r2, r9, lr, lsr #22
    2624:	blcs	ba07b8 <fchmod@plt+0xb9f0b8>
    2628:	stmiavc	r3!, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    262c:	sbcle	r2, r6, r0, lsl #22
    2630:			; <UNDEFINED> instruction: 0x4628e7d2
    2634:	ldmda	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2638:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    263c:			; <UNDEFINED> instruction: 0xf7fe30e4
    2640:	stmdacs	r0, {r1, r2, r7, r9, sl, fp, sp, lr, pc}
    2644:	ldmdami	r2, {r0, r2, r3, r4, r6, r7, ip, lr, pc}
    2648:	rsccc	r4, r4, r8, ror r4
    264c:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2650:	ldmdami	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    2654:	bmi	413f28 <fchmod@plt+0x412828>
    2658:			; <UNDEFINED> instruction: 0xf8582101
    265c:	ldrbtmi	r0, [sl], #-0
    2660:	stmdavs	r0, {sl, ip, pc}
    2664:	svc	0x00c2f7fe
    2668:			; <UNDEFINED> instruction: 0xf7fee7cb
    266c:	svclt	0x0000ee88
    2670:	muleq	r1, ip, r8
    2674:	muleq	r0, ip, r1
    2678:	andeq	r3, r1, r0, lsl fp
    267c:	andeq	r3, r1, r0, lsl #17
    2680:	andeq	r3, r1, ip, ror #21
    2684:	andeq	r2, r0, r2, asr #7
    2688:	andeq	r3, r1, r2, lsr #16
    268c:	andeq	r3, r1, sl, ror #20
    2690:	andeq	r3, r1, ip, asr sl
    2694:	andeq	r0, r0, r8, lsr #3
    2698:	andeq	r2, r0, lr, asr #10
    269c:			; <UNDEFINED> instruction: 0x2784f8df
    26a0:			; <UNDEFINED> instruction: 0x3784f8df
    26a4:	svcmi	0x00f0e92d
    26a8:			; <UNDEFINED> instruction: 0xf8df447a
    26ac:	vabdl.s32	<illegal reg q3.5>, d29, d0
    26b0:	ldmpl	r3, {r2, r3, r4, r5, r8, sl, fp, ip, lr}^
    26b4:	stmiaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    26b8:			; <UNDEFINED> instruction: 0xf8df447f
    26bc:	ldmdavs	fp, {r2, r4, r5, r6, r8, r9, sl, sp}
    26c0:	ldrcc	pc, [r4, #-2253]!	; 0xfffff733
    26c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    26c8:			; <UNDEFINED> instruction: 0x9768f8df
    26cc:	ldrsbtne	lr, [r5], -r7
    26d0:			; <UNDEFINED> instruction: 0xf8d7447a
    26d4:	ldrbtmi	r3, [r9], #204	; 0xcc
    26d8:	cdp2	0, 15, cr15, cr2, cr0, {0}
    26dc:	ldrdeq	pc, [ip], #135	; 0x87
    26e0:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    26e4:			; <UNDEFINED> instruction: 0xf8df2364
    26e8:			; <UNDEFINED> instruction: 0x26002754
    26ec:	andls	r4, r2, r9, ror r4
    26f0:	tstls	r1, sl, ror r4
    26f4:	ldrmi	r9, [r9], -r0, lsl #4
    26f8:	strbmi	r2, [r0], -r1, lsl #4
    26fc:	svc	0x00faf7fe
    2700:	strbmi	r4, [r9], -r0, asr #12
    2704:			; <UNDEFINED> instruction: 0x5738f8df
    2708:	stcl	7, cr15, [r8, #1016]!	; 0x3f8
    270c:			; <UNDEFINED> instruction: 0x4604447d
    2710:			; <UNDEFINED> instruction: 0xf0002800
    2714:	eorscs	r8, pc, r8, lsl #4
    2718:	svc	0x00c2f7fe
    271c:			; <UNDEFINED> instruction: 0xf8df4681
    2720:	ldrbtmi	r0, [r8], #-1828	; 0xfffff8dc
    2724:	mcr	7, 4, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2728:			; <UNDEFINED> instruction: 0xb1204607
    272c:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    2730:	vadd.i8	q9, q0, <illegal reg q9.5>
    2734:			; <UNDEFINED> instruction: 0xf8df822b
    2738:			; <UNDEFINED> instruction: 0xf8df2710
    273c:	ldrbtmi	r3, [sl], #-1808	; 0xfffff8f0
    2740:	ldm	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    2744:			; <UNDEFINED> instruction: 0xf8c30003
    2748:			; <UNDEFINED> instruction: 0xf88300e4
    274c:			; <UNDEFINED> instruction: 0xf8df10e8
    2750:	ldrbtmi	r8, [r8], #1792	; 0x700
    2754:	strbeq	pc, [r4, r8, lsl #2]!	; <UNPREDICTABLE>
    2758:			; <UNDEFINED> instruction: 0xf7fe4638
    275c:			; <UNDEFINED> instruction: 0xf100eee0
    2760:	blcs	18c33a4 <fchmod@plt+0x18c1ca4>
    2764:	sbchi	pc, r1, #0, 4
    2768:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    276c:	msreq	SPSR_s, #192, 2	; 0x30
    2770:	ldrtmi	r2, [r8], #-528	; 0xfffffdf0
    2774:			; <UNDEFINED> instruction: 0xf7fe4479
    2778:	ldrtmi	lr, [r8], -r4, asr #28
    277c:	svc	0x007ef7fe
    2780:	stmdacs	r0, {r1, r7, r9, sl, lr}
    2784:	rschi	pc, r7, #0
    2788:			; <UNDEFINED> instruction: 0x26ccf8df
    278c:	beq	13ebb4 <fchmod@plt+0x13d4b4>
    2790:	strls	r2, [r1, -r4, ror #6]
    2794:			; <UNDEFINED> instruction: 0x4650447a
    2798:	ldrmi	r9, [r9], -r0, lsl #4
    279c:			; <UNDEFINED> instruction: 0xf7fe2201
    27a0:	stmdacs	r3!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    27a4:	adcshi	pc, r8, #0, 6
    27a8:	sbcvc	pc, r0, #1325400064	; 0x4f000000
    27ac:	ldrbmi	r2, [r0], -r1, asr #3
    27b0:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    27b4:	ldclne	6, cr4, [r8], #-28	; 0xffffffe4
    27b8:	sbcshi	pc, r5, #0
    27bc:			; <UNDEFINED> instruction: 0xf2c02f00
    27c0:	strbmi	r8, [r8], -r2, ror #5
    27c4:	svc	0x006cf7fe
    27c8:			; <UNDEFINED> instruction: 0x1690f8df
    27cc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    27d0:	stcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    27d4:	sbcseq	pc, ip, r8, asr #17
    27d8:			; <UNDEFINED> instruction: 0xf0002800
    27dc:			; <UNDEFINED> instruction: 0xf8df82cf
    27e0:	smlabbcs	r1, r0, r6, r3
    27e4:	andsvs	r5, r9, fp, ror #17
    27e8:			; <UNDEFINED> instruction: 0xf0402e00
    27ec:	strcs	r8, [r3], -r7, asr #3
    27f0:			; <UNDEFINED> instruction: 0xf0004620
    27f4:	mcrrne	13, 8, pc, r1, cr9	; <UNPREDICTABLE>
    27f8:	stmdacs	r3!, {r1, r3, ip, lr, pc}
    27fc:	subs	sp, r4, #3
    2800:			; <UNDEFINED> instruction: 0xf000280a
    2804:			; <UNDEFINED> instruction: 0x4620811c
    2808:	ldc2l	0, cr15, [lr, #-0]
    280c:	mvnsle	r1, r2, asr #24
    2810:			; <UNDEFINED> instruction: 0x6650f8df
    2814:			; <UNDEFINED> instruction: 0xf7fe4620
    2818:	ldrbtmi	lr, [lr], #-3836	; 0xfffff104
    281c:	ldrsbeq	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
    2820:	ldcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2824:			; <UNDEFINED> instruction: 0xf0402800
    2828:			; <UNDEFINED> instruction: 0xf10d819b
    282c:			; <UNDEFINED> instruction: 0x46390b38
    2830:	ldrbmi	r2, [sl], -r3
    2834:	mcr	7, 1, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2838:	vmlal.s8	q9, d0, d0
    283c:			; <UNDEFINED> instruction: 0xf8df82c8
    2840:	ldrbtmi	r0, [r8], #-1576	; 0xfffff9d8
    2844:	ldcl	7, cr15, [ip, #1016]!	; 0x3f8
    2848:	stmdacs	r0, {r2, r9, sl, lr}
    284c:	sbcshi	pc, r0, r0
    2850:	blcs	20864 <fchmod@plt+0x1f164>
    2854:	sbchi	pc, ip, r0
    2858:			; <UNDEFINED> instruction: 0x6610f8df
    285c:			; <UNDEFINED> instruction: 0xf8d6447e
    2860:			; <UNDEFINED> instruction: 0xf7fe00dc
    2864:	stmdacs	r0, {r1, r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    2868:	sbcshi	pc, r8, #64	; 0x40
    286c:			; <UNDEFINED> instruction: 0x3600f8df
    2870:			; <UNDEFINED> instruction: 0xa600f8df
    2874:	movwls	r4, #29819	; 0x747b
    2878:	movwcc	r4, #17658	; 0x44fa
    287c:			; <UNDEFINED> instruction: 0xf8df9306
    2880:	ldrbtmi	r3, [fp], #-1528	; 0xfffffa08
    2884:	tstcs	r1, r8, lsl #6
    2888:			; <UNDEFINED> instruction: 0xf7fe4608
    288c:	tstcs	r1, r4, asr sp
    2890:			; <UNDEFINED> instruction: 0xf7fe2002
    2894:	tstcs	r1, r0, asr sp
    2898:			; <UNDEFINED> instruction: 0xf7fe2003
    289c:			; <UNDEFINED> instruction: 0xf7feed4c
    28a0:	mcrrne	14, 13, lr, r1, cr0
    28a4:			; <UNDEFINED> instruction: 0xf0004607
    28a8:	stmdacs	r0, {r2, r4, r5, r7, r9, pc}
    28ac:	sbcshi	pc, r8, r0
    28b0:	strbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    28b4:	ldmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    28b8:	andcs	r5, r2, #15597568	; 0xee0000
    28bc:	ldrtmi	r4, [r8], -r1, asr #12
    28c0:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    28c4:			; <UNDEFINED> instruction: 0xf0001c42
    28c8:	addmi	r8, r7, #164	; 0xa4
    28cc:	eorshi	pc, r6, #64	; 0x40
    28d0:	ldrdcc	pc, [r0], -r8
    28d4:	bcs	1fef444 <fchmod@plt+0x1fedd44>
    28d8:			; <UNDEFINED> instruction: 0xf013d0ef
    28dc:			; <UNDEFINED> instruction: 0xf000017f
    28e0:	mcrrne	0, 15, r8, sl, cr4
    28e4:	subeq	pc, r6, #134217729	; 0x8000001
    28e8:	vpmax.u8	d2, d0, d0
    28ec:	tstcs	r0, sp, asr r2
    28f0:			; <UNDEFINED> instruction: 0xf7fe2001
    28f4:	tstcs	r0, r0, lsr #26
    28f8:			; <UNDEFINED> instruction: 0xf7fe2002
    28fc:	tstcs	r0, ip, lsl sp
    2900:			; <UNDEFINED> instruction: 0xf7fe2003
    2904:	tstcs	r0, r8, lsl sp
    2908:			; <UNDEFINED> instruction: 0xf7fe2014
    290c:	stmdals	r6, {r2, r4, r8, sl, fp, sp, lr, pc}
    2910:			; <UNDEFINED> instruction: 0xf7fe2100
    2914:	cdpne	13, 0, cr14, cr7, cr0, {7}
    2918:	smlalbthi	pc, r6, r0, r2	; <UNPREDICTABLE>
    291c:	ldmeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    2920:	andcs	r4, r3, r9, lsr r6
    2924:			; <UNDEFINED> instruction: 0xf7fe4642
    2928:	stmdacs	r0, {r4, r5, r7, r8, sl, fp, sp, lr, pc}
    292c:			; <UNDEFINED> instruction: 0x81b4f2c0
    2930:			; <UNDEFINED> instruction: 0x9018f8d8
    2934:	ldcl	7, cr15, [lr], {254}	; 0xfe
    2938:			; <UNDEFINED> instruction: 0xf0404581
    293c:			; <UNDEFINED> instruction: 0xf8d8814e
    2940:	vst4.8	{d3-d6}, [r3 :64], r0
    2944:			; <UNDEFINED> instruction: 0xf5b34370
    2948:			; <UNDEFINED> instruction: 0xf0404f00
    294c:			; <UNDEFINED> instruction: 0xf8d881b5
    2950:			; <UNDEFINED> instruction: 0xf8db2040
    2954:	addsmi	r3, sl, #64	; 0x40
    2958:			; <UNDEFINED> instruction: 0x81b9f000
    295c:	ldrtmi	r9, [r8], -r8, lsl #18
    2960:	stc	7, cr15, [r6], {254}	; 0xfe
    2964:			; <UNDEFINED> instruction: 0xf8c39b07
    2968:	stmdacs	r0, {r2, r3, r4, r6, r7}
    296c:	mvnhi	pc, r0
    2970:	strcc	pc, [ip, #-2271]	; 0xfffff721
    2974:			; <UNDEFINED> instruction: 0xf8df2101
    2978:	ldmdavs	r0!, {r2, r3, r8, sl, sp}
    297c:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    2980:	ldmdavs	fp, {r0, r2, r8, r9, ip, pc}
    2984:	mrc	7, 1, APSR_nzcv, cr2, cr14, {7}
    2988:	blx	fe64098e <fchmod@plt+0xfe63f28e>
    298c:			; <UNDEFINED> instruction: 0xf0001c47
    2990:	stmdacs	r0, {r0, r2, r6, r8, pc}
    2994:	msrhi	CPSR_fc, r0, asr #32
    2998:			; <UNDEFINED> instruction: 0xf8d39b07
    299c:			; <UNDEFINED> instruction: 0xf7fe00dc
    29a0:	stmdacs	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
    29a4:	orrshi	pc, fp, r0, asr #32
    29a8:	ldrbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    29ac:			; <UNDEFINED> instruction: 0xf893447b
    29b0:	smlattlt	fp, r4, r0, r3
    29b4:	stc2l	7, cr15, [r8, #1020]!	; 0x3fc
    29b8:	ldrbeq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    29bc:	ldrbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    29c0:	ldrbtmi	r4, [sl], #-1144	; 0xfffffb88
    29c4:	ldrdcc	pc, [ip], #128	; 0x80
    29c8:	ldrsbtne	lr, [r5], -r0
    29cc:	ldc2l	0, cr15, [r8, #-0]
    29d0:	strbcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    29d4:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    29d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    29dc:			; <UNDEFINED> instruction: 0xf8dd681a
    29e0:	subsmi	r3, sl, r4, lsr r5
    29e4:	bichi	pc, r8, r0, asr #32
    29e8:	lfmpl	f7, 1, [ip, #-52]!	; 0xffffffcc
    29ec:	svchi	0x00f0e8bd
    29f0:	strteq	pc, [r4], #2271	; 0x8df
    29f4:			; <UNDEFINED> instruction: 0xf7fe4478
    29f8:	strmi	lr, [r4], -r4, lsr #26
    29fc:			; <UNDEFINED> instruction: 0xf0002800
    2a00:	stmdavc	r3, {r4, r6, r7, pc}
    2a04:			; <UNDEFINED> instruction: 0xf47f2b00
    2a08:			; <UNDEFINED> instruction: 0xf8dfaf27
    2a0c:	ldrbtmi	r4, [ip], #-1168	; 0xfffffb70
    2a10:			; <UNDEFINED> instruction: 0xf8dfe722
    2a14:			; <UNDEFINED> instruction: 0xf8d6346c
    2a18:	stmiapl	fp!, {ip, pc}^
    2a1c:	movwls	r6, #22555	; 0x581b
    2a20:	stc	7, cr15, [r2, #1016]!	; 0x3f8
    2a24:			; <UNDEFINED> instruction: 0xf7fe6800
    2a28:	blls	17ded8 <fchmod@plt+0x17c7d8>
    2a2c:	tstcs	r1, r2, asr r6
    2a30:	strvc	lr, [r0], #-2509	; 0xfffff633
    2a34:	strbmi	r9, [r8], -r2
    2a38:	ldcl	7, cr15, [r8, #1016]	; 0x3f8
    2a3c:	mcrcc	7, 0, lr, cr1, cr13, {1}
    2a40:	mrcge	4, 6, APSR_nzcv, cr6, cr15, {3}
    2a44:	ldrbvs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2a48:	and	r4, r3, lr, ror r4
    2a4c:	ldrsbne	pc, [ip], #134	; 0x86	; <UNPREDICTABLE>
    2a50:	mcr	7, 1, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2a54:			; <UNDEFINED> instruction: 0xf0004620
    2a58:	mcrrne	12, 5, pc, r3, cr7	; <UNPREDICTABLE>
    2a5c:			; <UNDEFINED> instruction: 0xe6d7d1f6
    2a60:	ldc	7, cr15, [sl, #1016]	; 0x3f8
    2a64:	ldcl	7, cr15, [r8], #1016	; 0x3f8
    2a68:	vmlal.s8	q9, d0, d0
    2a6c:			; <UNDEFINED> instruction: 0xf7fe81be
    2a70:			; <UNDEFINED> instruction: 0xf7feec42
    2a74:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2a78:	orrhi	pc, pc, r0, asr #5
    2a7c:	strteq	pc, [r4], #-2271	; 0xfffff721
    2a80:			; <UNDEFINED> instruction: 0xf7fe4478
    2a84:	stmdacs	r0, {r2, r4, r7, sl, fp, sp, lr, pc}
    2a88:	orrhi	pc, r0, r0, asr #5
    2a8c:			; <UNDEFINED> instruction: 0xf8df4620
    2a90:			; <UNDEFINED> instruction: 0xf7fe8418
    2a94:	ldrbtmi	lr, [r8], #3396	; 0xd44
    2a98:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}
    2a9c:	strbmi	r4, [r0], -r6, lsl #12
    2aa0:	ldc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2aa4:	cfstrsne	mvf4, [r6], {48}	; 0x30
    2aa8:	svcvc	0x007af5b6
    2aac:	ldmmi	r4!, {r0, r1, r2, r3, r4, r8, r9, ip, lr, pc}^
    2ab0:	blmi	ffc8aebc <fchmod@plt+0xffc897bc>
    2ab4:	stmdapl	ip!, {r0, r2, r3, r4, r5, r6, r7, r9, fp, lr}
    2ab8:	ldrbtmi	r5, [sl], #-2280	; 0xfffff718
    2abc:	stmdavs	r0, {r0, r1, r5, fp, sp, lr}
    2ac0:	ldc	7, cr15, [r4, #1016]	; 0x3f8
    2ac4:			; <UNDEFINED> instruction: 0xf7fe2001
    2ac8:			; <UNDEFINED> instruction: 0xf413ed1e
    2acc:			; <UNDEFINED> instruction: 0xf3c34f7f
    2ad0:			; <UNDEFINED> instruction: 0xf43f2007
    2ad4:	blmi	ffaae6f4 <fchmod@plt+0xffaacff4>
    2ad8:	bmi	ffd4aee4 <fchmod@plt+0xffd497e4>
    2adc:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    2ae0:	andmi	lr, r0, sp, asr #19
    2ae4:	ldmdavs	fp, {r4, r5, fp, sp, lr}
    2ae8:	stc	7, cr15, [r0, #1016]	; 0x3f8
    2aec:	ldclge	0, cr14, [r3, #-412]	; 0xfffffe64
    2af0:	vst1.64	{d20-d21}, [pc :256], r0
    2af4:	stmib	sp, {r1, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
    2af8:	ldrmi	r4, [r9], -r1, lsl #16
    2afc:			; <UNDEFINED> instruction: 0x4628447a
    2b00:	andcs	r9, r1, #0, 4
    2b04:	ldcl	7, cr15, [r6, #1016]!	; 0x3f8
    2b08:	bmi	ffb152bc <fchmod@plt+0xffb13bbc>
    2b0c:	ldrbtmi	r4, [r9], #-1579	; 0xfffff9d5
    2b10:	ldrbtmi	r9, [sl], #-1792	; 0xfffff900
    2b14:			; <UNDEFINED> instruction: 0xf7fe4608
    2b18:	strtmi	lr, [r0], -r8, lsl #24
    2b1c:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    2b20:			; <UNDEFINED> instruction: 0xf7fe2001
    2b24:			; <UNDEFINED> instruction: 0xf7feecf0
    2b28:	blmi	ff53dfb0 <fchmod@plt+0xff53c8b0>
    2b2c:	ldmdavs	r4!, {r1, r2, r3, r5, r6, r7, fp, ip, lr}
    2b30:	stmdacs	r2, {fp, sp, lr}
    2b34:	msrhi	SPSR_, r0, asr #32
    2b38:	strtmi	r4, [r0], -r1, ror #29
    2b3c:	smlattcs	r1, r1, sl, r4
    2b40:			; <UNDEFINED> instruction: 0xf8d7447e
    2b44:	ldrbtmi	r3, [sl], #-204	; 0xffffff34
    2b48:	ldcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2b4c:	ldrtmi	r4, [r0], -r9, asr #12
    2b50:	bl	ff140b50 <fchmod@plt+0xff13f450>
    2b54:	stmdacs	r0, {r2, r9, sl, lr}
    2b58:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    2b5c:	ldrb	r2, [sl, #1537]	; 0x601
    2b60:	ldcne	8, cr4, [r3, #-792]!	; 0xfffffce8
    2b64:	smlabtcs	r1, r6, ip, r4
    2b68:	stmdapl	lr!, {r0, r1, r2, r4, r6, r7, r9, fp, lr}
    2b6c:	ldrbtmi	r5, [sl], #-2348	; 0xfffff6d4
    2b70:	ldmdavs	r0!, {r8, r9, ip, pc}
    2b74:			; <UNDEFINED> instruction: 0xf7fe6823
    2b78:			; <UNDEFINED> instruction: 0xe656ed3a
    2b7c:	ldmmi	r3, {r0, r1, r9, sl, lr}^
    2b80:	rsbscc	pc, r9, #64, 4
    2b84:			; <UNDEFINED> instruction: 0xf7fe4478
    2b88:	ldrt	lr, [r0], -r4, asr #24
    2b8c:	movtgt	pc, #2271	; 0x8df	; <UNPREDICTABLE>
    2b90:	ldrtmi	r1, [r9], -r2, asr #24
    2b94:	ldrbtmi	r2, [ip], #868	; 0x364
    2b98:	rsceq	pc, r4, ip, lsl #2
    2b9c:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    2ba0:	cfstr64mi	mvdx14, [ip], {213}	; 0xd5
    2ba4:			; <UNDEFINED> instruction: 0xe657447c
    2ba8:	ldrbtmi	r4, [r8], #-2251	; 0xfffff735
    2bac:	ldc	7, cr15, [r0], {254}	; 0xfe
    2bb0:	andscs	r4, ip, #13238272	; 0xca0000
    2bb4:	tstcs	r1, r3, lsr r8
    2bb8:			; <UNDEFINED> instruction: 0xf7fe4478
    2bbc:	blmi	ff23dc6c <fchmod@plt+0xff23c56c>
    2bc0:			; <UNDEFINED> instruction: 0xf893447b
    2bc4:	blcs	ef5c <fchmod@plt+0xd85c>
    2bc8:	stmiami	r6, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}^
    2bcc:	andcc	r4, r4, r8, ror r4
    2bd0:	bl	ff840bd0 <fchmod@plt+0xff83f4d0>
    2bd4:			; <UNDEFINED> instruction: 0xf7fe2001
    2bd8:	stmiami	r3, {r1, r2, r4, r7, sl, fp, sp, lr, pc}^
    2bdc:	ldmdavs	r3!, {r1, r3, r5, r9, sp}
    2be0:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2be4:	ldc	7, cr15, [r4], {254}	; 0xfe
    2be8:	andcc	lr, r2, r2, ror #15
    2bec:	blls	176c18 <fchmod@plt+0x175518>
    2bf0:	bmi	fef8affc <fchmod@plt+0xfef898fc>
    2bf4:	ldmdavs	fp, {r4, r5, fp, sp, lr}
    2bf8:			; <UNDEFINED> instruction: 0xf7fe447a
    2bfc:			; <UNDEFINED> instruction: 0xe7deecf8
    2c00:	blls	1544a0 <fchmod@plt+0x152da0>
    2c04:	ldmmi	sl!, {r0, r8, sp}
    2c08:	ldrbtmi	r4, [r8], #-2746	; 0xfffff546
    2c0c:	andcc	r6, r4, fp, lsl r8
    2c10:	andls	r4, r0, sl, ror r4
    2c14:			; <UNDEFINED> instruction: 0xf7fe6830
    2c18:	strb	lr, [sp], sl, ror #25
    2c1c:	svcge	0x00534bb6
    2c20:			; <UNDEFINED> instruction: 0xf8df4ab6
    2c24:	stmiapl	fp!, {r2, r3, r4, r6, r7, r9, ip, pc}^
    2c28:	andhi	pc, r2, r5, asr r8	; <UNPREDICTABLE>
    2c2c:	movwls	r4, #38137	; 0x94f9
    2c30:	ldrbtmi	r4, [fp], #-2996	; 0xfffff44c
    2c34:	strbmi	r9, [r3], -fp, lsl #6
    2c38:	ssatmi	r4, #12, r8, asr #13
    2c3c:	ldrtmi	r4, [r4], -r5, lsr #12
    2c40:			; <UNDEFINED> instruction: 0x4649461e
    2c44:			; <UNDEFINED> instruction: 0xf7fe2001
    2c48:	ldmdavs	r0!, {r1, r2, r6, r7, sl, fp, sp, lr, pc}
    2c4c:	bl	1340c4c <fchmod@plt+0x133f54c>
    2c50:			; <UNDEFINED> instruction: 0xf44f9b09
    2c54:			; <UNDEFINED> instruction: 0x4638717a
    2c58:	movwcs	r6, #2074	; 0x81a
    2c5c:			; <UNDEFINED> instruction: 0xf7fe703b
    2c60:			; <UNDEFINED> instruction: 0xf7feeb58
    2c64:	ldmdavc	sl!, {r2, r6, sl, fp, sp, lr, pc}
    2c68:	stmdavs	r1, {r0, r1, r4, r9, sl, lr}
    2c6c:	andsne	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    2c70:	strle	r0, [r6], #-1417	; 0xfffffa77
    2c74:			; <UNDEFINED> instruction: 0xf7fe920a
    2c78:	bls	2bdcf0 <fchmod@plt+0x2bc5f0>
    2c7c:			; <UNDEFINED> instruction: 0xf8536803
    2c80:	blcs	1b8ed10 <fchmod@plt+0x1b8d610>
    2c84:	blcs	1e76f7c <fchmod@plt+0x1e7587c>
    2c88:	stmdavs	r3!, {r0, r1, r3, ip, lr, pc}
    2c8c:	stmdals	fp, {r0, r2, r3, r9, sp}
    2c90:			; <UNDEFINED> instruction: 0xf7fe2101
    2c94:			; <UNDEFINED> instruction: 0xe7d4ebbe
    2c98:	ldrbtmi	r4, [r8], #-2203	; 0xfffff765
    2c9c:	bl	fe640c9c <fchmod@plt+0xfe63f59c>
    2ca0:	strtmi	lr, [ip], -r6, lsl #15
    2ca4:			; <UNDEFINED> instruction: 0x46c3465d
    2ca8:	blmi	fe63c464 <fchmod@plt+0xfe63ad64>
    2cac:			; <UNDEFINED> instruction: 0xf8d3447b
    2cb0:			; <UNDEFINED> instruction: 0xf7fe10dc
    2cb4:			; <UNDEFINED> instruction: 0xe6c5ecf0
    2cb8:	eorscs	r4, r0, #9764864	; 0x950000
    2cbc:	tstcs	r1, r3, lsr r8
    2cc0:			; <UNDEFINED> instruction: 0xf7fe4478
    2cc4:	ldrb	lr, [r3, -r6, lsr #23]!
    2cc8:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
    2ccc:	ldmmi	r1, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    2cd0:	ldmdavs	r3!, {r0, r2, r4, r9, sp}
    2cd4:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2cd8:	bl	fe6c0cd8 <fchmod@plt+0xfe6bf5d8>
    2cdc:	stmmi	lr, {r2, r5, r6, r9, sl, sp, lr, pc}
    2ce0:	andcc	r4, r4, r8, ror r4
    2ce4:	bl	1d40ce4 <fchmod@plt+0x1d3f5e4>
    2ce8:	blmi	193c668 <fchmod@plt+0x193af68>
    2cec:	stmmi	fp, {r0, r1, r5, r9, sp}
    2cf0:	stmiapl	lr!, {r0, r8, sp}^
    2cf4:	ldmdavs	r3!, {r3, r4, r5, r6, sl, lr}
    2cf8:	bl	fe2c0cf8 <fchmod@plt+0xfe2bf5f8>
    2cfc:			; <UNDEFINED> instruction: 0xf8882300
    2d00:	stmmi	r7, {r2, r5, r6, r7, ip, sp}
    2d04:	ldmdavs	r3!, {r0, r2, r4, r5, r9, sp}
    2d08:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    2d0c:	bl	fe040d0c <fchmod@plt+0xfe03f60c>
    2d10:			; <UNDEFINED> instruction: 0xf7fe4648
    2d14:	ldrb	lr, [r2, -r6, asr #25]
    2d18:	eorcs	r4, r7, #88, 22	; 0x16000
    2d1c:	smlabbcs	r1, r1, r8, r4
    2d20:	ldrbtmi	r5, [r8], #-2286	; 0xfffff712
    2d24:			; <UNDEFINED> instruction: 0xf7fe6833
    2d28:	movwcs	lr, #2932	; 0xb74
    2d2c:	andcc	pc, r4, r8, lsl #17
    2d30:	ldmdami	sp!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    2d34:			; <UNDEFINED> instruction: 0xf7fe4478
    2d38:	ldr	lr, [r9, -ip, asr #22]!
    2d3c:	tstcs	r1, r0, asr fp
    2d40:	stmiapl	fp!, {r1, r3, r4, r5, r6, r9, fp, lr}^
    2d44:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    2d48:	ldmdavs	fp, {r0, sl, ip, sp, lr}
    2d4c:	ldmdavs	r0!, {ip, pc}
    2d50:	mcrr	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    2d54:			; <UNDEFINED> instruction: 0x4638e733
    2d58:	bl	ec0d58 <fchmod@plt+0xebf658>
    2d5c:			; <UNDEFINED> instruction: 0xf8884b47
    2d60:	stmiapl	lr!, {r2, r5, r6, r7, sp, pc}^
    2d64:	ldrbmi	lr, [r0], -sp, asr #15
    2d68:	bl	cc0d68 <fchmod@plt+0xcbf668>
    2d6c:	andcs	r4, r0, #68608	; 0x10c00
    2d70:	andcs	pc, r4, r8, lsl #17
    2d74:	strb	r5, [r4, lr, ror #17]
    2d78:	bl	40d78 <fchmod@plt+0x3f678>
    2d7c:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    2d80:	bl	9c0d80 <fchmod@plt+0x9bf680>
    2d84:	blmi	f7c9f8 <fchmod@plt+0xf7b2f8>
    2d88:	ldr	r5, [sl, lr, ror #17]!
    2d8c:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    2d90:	bl	7c0d90 <fchmod@plt+0x7bf690>
    2d94:			; <UNDEFINED> instruction: 0xf7fe2001
    2d98:	stmdami	r7!, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    2d9c:			; <UNDEFINED> instruction: 0xf7fe4478
    2da0:	andcs	lr, r1, r8, lsl fp
    2da4:	bl	febc0da4 <fchmod@plt+0xfebbf6a4>
    2da8:			; <UNDEFINED> instruction: 0x061b4a35
    2dac:	stmiapl	sl!, {r4, r5, fp, sp, lr}
    2db0:	andls	r6, r5, #1179648	; 0x120000
    2db4:	blmi	1877dfc <fchmod@plt+0x18766fc>
    2db8:	bmi	1853fac <fchmod@plt+0x18528ac>
    2dbc:	movwne	lr, #6605	; 0x19cd
    2dc0:	blls	14b1cc <fchmod@plt+0x149acc>
    2dc4:	strls	r4, [r0], #-1146	; 0xfffffb86
    2dc8:	ldc	7, cr15, [r0], {254}	; 0xfe
    2dcc:	ldmdami	sp, {r0, r1, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    2dd0:			; <UNDEFINED> instruction: 0xf7fe4478
    2dd4:			; <UNDEFINED> instruction: 0xe6f2eafe
    2dd8:	ldrbtmi	r4, [fp], #-2907	; 0xfffff4a5
    2ddc:	ldrtmi	lr, [r0], -sp, ror #15
    2de0:	b	ffdc0de0 <fchmod@plt+0xffdbf6e0>
    2de4:			; <UNDEFINED> instruction: 0xf7fe2001
    2de8:	ldmdami	r8, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}^
    2dec:			; <UNDEFINED> instruction: 0xf7fe4478
    2df0:	strdcs	lr, [r1], -r0
    2df4:	bl	fe1c0df4 <fchmod@plt+0xfe1bf6f4>
    2df8:	bl	1040df8 <fchmod@plt+0x103f6f8>
    2dfc:			; <UNDEFINED> instruction: 0x46434a54
    2e00:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    2e04:	strtmi	r9, [r0], -r0
    2e08:	bl	ffc40e08 <fchmod@plt+0xffc3f708>
    2e0c:			; <UNDEFINED> instruction: 0xf7fe2001
    2e10:	ldmdami	r0, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}^
    2e14:			; <UNDEFINED> instruction: 0xf7fe4478
    2e18:			; <UNDEFINED> instruction: 0xe6d0eadc
    2e1c:			; <UNDEFINED> instruction: 0xf7fe1d30
    2e20:			; <UNDEFINED> instruction: 0xe6ccead8
    2e24:	andeq	r3, r1, r0, lsl #15
    2e28:	muleq	r0, ip, r1
    2e2c:	andeq	r3, r1, ip, ror #19
    2e30:	andeq	r2, r0, r0, lsr #10
    2e34:	andeq	r2, r0, r6, lsr #10
    2e38:	andeq	r2, r0, r8, lsr r2
    2e3c:	andeq	r2, r0, ip, lsl #5
    2e40:	andeq	r3, r1, ip, lsl r7
    2e44:	andeq	r2, r0, r2, lsr #10
    2e48:	andeq	r2, r0, lr, lsl #10
    2e4c:	andeq	r3, r1, r4, ror #18
    2e50:	andeq	r3, r1, r2, asr r9
    2e54:	andeq	r2, r0, r0, ror #9
    2e58:	strdeq	r2, [r0], -r4
    2e5c:	andeq	r2, r0, r6, lsr #10
    2e60:	andeq	r0, r0, r4, asr #3
    2e64:	andeq	r3, r1, sl, lsl #17
    2e68:	andeq	r2, r0, r2, lsl #17
    2e6c:	andeq	r3, r1, r8, asr #16
    2e70:	andeq	r3, r1, r0, lsr r8
    2e74:	ldrdeq	r2, [r0], -r0
    2e78:	andeq	r2, r0, sl, ror r3
    2e7c:	andeq	r0, r0, r8, lsr #3
    2e80:			; <UNDEFINED> instruction: 0x000001bc
    2e84:	andeq	r2, r0, r2, lsl r9
    2e88:	strdeq	r3, [r1], -r8
    2e8c:	andeq	r3, r1, r4, ror #13
    2e90:	andeq	r2, r0, r2, lsr #19
    2e94:	andeq	r3, r1, r0, asr r4
    2e98:	ldrdeq	r2, [r0], -r8
    2e9c:	andeq	r2, r0, r2, asr #3
    2ea0:	andeq	r3, r1, ip, asr r6
    2ea4:	andeq	r2, r0, ip, asr #3
    2ea8:	andeq	r3, r1, lr, lsl #12
    2eac:	andeq	r2, r0, r6, asr r6
    2eb0:	andeq	r2, r0, r6, asr #13
    2eb4:	andeq	r2, r0, r8, lsr r6
    2eb8:	andeq	r2, r0, r2, lsr r6
    2ebc:	andeq	r2, r0, sl, lsr #12
    2ec0:	strdeq	r2, [r0], -r8
    2ec4:	andeq	r2, r0, sl, asr #1
    2ec8:	andeq	r2, r0, lr, lsl #10
    2ecc:	andeq	r2, r0, ip, ror r1
    2ed0:	andeq	r3, r1, lr, lsl #10
    2ed4:	andeq	r2, r0, ip, lsr #32
    2ed8:	andeq	r2, r0, r6, asr #12
    2edc:	andeq	r2, r0, ip, lsl #14
    2ee0:	andeq	r3, r1, r4, ror #9
    2ee4:	ldrdeq	r3, [r1], -r8
    2ee8:	andeq	r2, r0, r6, lsr r6
    2eec:	andeq	r2, r0, r0, asr #14
    2ef0:	muleq	r1, sl, r4
    2ef4:	andeq	r2, r0, r0, lsl r7
    2ef8:			; <UNDEFINED> instruction: 0x000001b0
    2efc:	andeq	r0, r0, r0, asr #3
    2f00:			; <UNDEFINED> instruction: 0x000026b8
    2f04:	ldrdeq	r2, [r0], -lr
    2f08:	andeq	r2, r0, r6, ror r5
    2f0c:	strdeq	r3, [r1], -r8
    2f10:	andeq	r2, r0, r4, lsl #11
    2f14:	ldrdeq	r2, [r0], -r6
    2f18:	andeq	r3, r1, r4, asr #7
    2f1c:	andeq	r1, r0, r0, ror pc
    2f20:			; <UNDEFINED> instruction: 0x00001fb2
    2f24:	andeq	r1, r0, r2, ror pc
    2f28:	andeq	r2, r0, r4, asr #10
    2f2c:	andeq	r2, r0, ip, lsr r4
    2f30:	andeq	r1, r0, sl, ror pc
    2f34:	andeq	r2, r0, r6, ror r3
    2f38:	andeq	r2, r0, r4, asr r3
    2f3c:	andeq	r1, r0, r4, lsr lr
    2f40:	andeq	r2, r0, r0, lsl #8
    2f44:	ldrdeq	r2, [r0], -r8
    2f48:	andeq	r1, r0, r6, lsl fp
    2f4c:	strdeq	r2, [r0], -r0
    2f50:	strdeq	r1, [r0], -lr
    2f54:	andeq	r2, r0, r0, asr #5
    2f58:	blmi	7157cc <fchmod@plt+0x7140cc>
    2f5c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2f60:	ldmpl	r3, {r1, r2, r9, sl, lr}^
    2f64:	cfldr64vc	mvdx15, [sp, #-692]!	; 0xfffffd4c
    2f68:	strmi	r4, [sp], -r8, lsl #12
    2f6c:	mvnsls	r6, #1769472	; 0x1b0000
    2f70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2f74:			; <UNDEFINED> instruction: 0xf7feac01
    2f78:	strcs	lr, [r0, -r8, lsl #20]
    2f7c:	stmdavc	r3!, {r2, r3, sp, lr, pc}
    2f80:	strtmi	fp, [r0], -fp, lsr #2
    2f84:	b	ff2c0f84 <fchmod@plt+0xff2bf884>
    2f88:			; <UNDEFINED> instruction: 0xf8004420
    2f8c:	ldrtmi	r7, [r1], -r1, lsl #24
    2f90:			; <UNDEFINED> instruction: 0xf7fe4620
    2f94:	orrslt	lr, r0, r6, lsl #19
    2f98:	vst1.8	{d20-d22}, [pc :128], sl
    2f9c:			; <UNDEFINED> instruction: 0x4620717a
    2fa0:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2fa4:	mvnle	r2, r0, lsl #16
    2fa8:	blmi	2157d4 <fchmod@plt+0x2140d4>
    2fac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2fb0:	blls	ffedd020 <fchmod@plt+0xffedb920>
    2fb4:	qaddle	r4, sl, r4
    2fb8:	cfldr64vc	mvdx15, [sp, #-52]!	; 0xffffffcc
    2fbc:	strdcs	fp, [r1], -r0
    2fc0:			; <UNDEFINED> instruction: 0xf7fee7f2
    2fc4:	svclt	0x0000e9dc
    2fc8:	andeq	r2, r1, ip, asr #29
    2fcc:	muleq	r0, ip, r1
    2fd0:	andeq	r2, r1, ip, ror lr
    2fd4:	bmi	115be8 <fchmod@plt+0x1144e8>
    2fd8:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2fdc:	movwcc	r6, #6163	; 0x1813
    2fe0:			; <UNDEFINED> instruction: 0x47706013
    2fe4:	andeq	r2, r1, r0, asr lr
    2fe8:	andeq	r0, r0, r4, asr #3
    2fec:	stmdavc	r3, {r4, sl, ip, sp, pc}
    2ff0:	ldmdblt	fp!, {r2, r3, fp, ip, sp, lr}
    2ff4:	addsmi	lr, ip, #8
    2ff8:			; <UNDEFINED> instruction: 0xf810d10d
    2ffc:			; <UNDEFINED> instruction: 0xf8113f01
    3000:	tstlt	fp, r1, lsl #30
    3004:			; <UNDEFINED> instruction: 0xd1f64293
    3008:	andcs	fp, r0, ip, lsl r9
    300c:	blmi	141188 <fchmod@plt+0x13fa88>
    3010:	addsmi	r4, r4, #112, 14	; 0x1c00000
    3014:	blne	637400 <fchmod@plt+0x635d00>
    3018:	blmi	141194 <fchmod@plt+0x13fa94>
    301c:	svclt	0x00004770
    3020:			; <UNDEFINED> instruction: 0x4605b570
    3024:	strmi	r7, [r4], -r3, lsl #16
    3028:			; <UNDEFINED> instruction: 0xf814b17b
    302c:	blcs	12c38 <fchmod@plt+0x11538>
    3030:			; <UNDEFINED> instruction: 0x4626d1fb
    3034:	adcmi	r3, r5, #256	; 0x100
    3038:			; <UNDEFINED> instruction: 0xf7fed80b
    303c:	stmdavc	r2!, {r3, r4, r6, r9, fp, sp, lr, pc}
    3040:			; <UNDEFINED> instruction: 0xf8336803
    3044:	ldreq	r3, [fp], #18
    3048:	strtmi	sp, [r6], -r3, lsl #10
    304c:	adcmi	r3, r5, #256	; 0x100
    3050:	movwcs	sp, #2547	; 0x9f3
    3054:	rsbvc	r1, r3, r0, ror fp
    3058:	svclt	0x0000bd70
    305c:	strlt	r4, [r8, #-2051]	; 0xfffff7fd
    3060:			; <UNDEFINED> instruction: 0xf7fe4478
    3064:	strdcs	lr, [r0], -r4
    3068:	svclt	0x0000bd08
    306c:	andeq	r2, r0, r4, lsl #12
    3070:	strlt	r2, [r8, #-0]
    3074:	ldmib	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3078:	blle	d080 <fchmod@plt+0xb980>
    307c:	stmdami	r3, {r3, r8, sl, fp, ip, sp, pc}
    3080:			; <UNDEFINED> instruction: 0xf7fe4478
    3084:	andcs	lr, r1, r6, lsr #19
    3088:	b	f41088 <fchmod@plt+0xf3f988>
    308c:	andeq	r2, r0, r8, lsl r6
    3090:	andcs	r4, r3, r8, lsl #21
    3094:	mvnsmi	lr, #737280	; 0xb4000
    3098:	cfstrsmi	mvf4, [r7, #488]	; 0x1e8
    309c:	blmi	fe1ef310 <fchmod@plt+0xfe1edc10>
    30a0:	ldrbtmi	sl, [sp], #-3074	; 0xfffff3fe
    30a4:	ldmpl	r3, {r1, r2, r7, r9, sl, fp, lr}^
    30a8:	strtmi	r4, [r2], -r9, lsr #12
    30ac:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    30b0:			; <UNDEFINED> instruction: 0xf04f9319
    30b4:			; <UNDEFINED> instruction: 0xf7fe0300
    30b8:	stmdacs	r0, {r1, r4, r7, r8, fp, sp, lr, pc}
    30bc:	blls	1b9d50 <fchmod@plt+0x1b8650>
    30c0:			; <UNDEFINED> instruction: 0xf140045a
    30c4:	ldclmi	0, cr8, [pc, #-700]!	; 2e10 <fchmod@plt+0x1710>
    30c8:			; <UNDEFINED> instruction: 0x4628447d
    30cc:	stmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30d0:	vmlal.s8	q9, d0, d0
    30d4:	ldclmi	0, cr8, [ip, #-580]!	; 0xfffffdbc
    30d8:	andcs	r4, r3, r2, lsr #12
    30dc:			; <UNDEFINED> instruction: 0x4629447d
    30e0:	ldmdb	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30e4:	blle	e0d0ec <fchmod@plt+0xe0b9ec>
    30e8:	ldrbeq	r9, [fp], #-2822	; 0xfffff4fa
    30ec:	bmi	1df86d0 <fchmod@plt+0x1df6fd0>
    30f0:	ldrbtmi	r4, [sl], #-2930	; 0xfffff48e
    30f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30f8:	subsmi	r9, sl, r9, lsl fp
    30fc:	addshi	pc, r0, r0, asr #32
    3100:	pop	{r0, r1, r3, r4, ip, sp, pc}
    3104:			; <UNDEFINED> instruction: 0xf7fe83f0
    3108:	stmdavs	r3, {r4, r5, r9, fp, sp, lr, pc}
    310c:	blcs	94930 <fchmod@plt+0x93230>
    3110:			; <UNDEFINED> instruction: 0x4628d1d5
    3114:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3118:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    311c:	cmnle	r8, r0, lsl #16
    3120:	b	fefc1120 <fchmod@plt+0xfefbfa20>
    3124:	mvnne	pc, r0, asr #4
    3128:	strtmi	r4, [r8], -r0, lsl #13
    312c:	b	a4112c <fchmod@plt+0xa3fa2c>
    3130:			; <UNDEFINED> instruction: 0xf0402800
    3134:	svcmi	0x006680af
    3138:	bmi	19949ec <fchmod@plt+0x19932ec>
    313c:	ldmibpl	r0!, {r0, r8, sp}^
    3140:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    3144:	b	14c1144 <fchmod@plt+0x14bfa44>
    3148:	strtmi	r4, [r9], -r2, lsr #12
    314c:			; <UNDEFINED> instruction: 0xf7fe2003
    3150:	strbmi	lr, [r0], -r6, asr #18
    3154:	b	fe941154 <fchmod@plt+0xfe93fa54>
    3158:			; <UNDEFINED> instruction: 0xf7fee7b1
    315c:	stmdavs	r3, {r1, r2, r9, fp, sp, lr, pc}
    3160:	blcs	94984 <fchmod@plt+0x93284>
    3164:	strtmi	sp, [r8], -r0, asr #3
    3168:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    316c:	stmia	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3170:	teqle	lr, r0, lsl #16
    3174:	b	fe541174 <fchmod@plt+0xfe53fa74>
    3178:	cmnvc	r6, pc, asr #8	; <UNPREDICTABLE>
    317c:	strtmi	r4, [r8], -r0, lsl #13
    3180:	ldmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3184:	cmnle	r4, r0, lsl #16
    3188:	ldrdgt	pc, [r4, #-143]	; 0xffffff71
    318c:	bmi	1494a40 <fchmod@plt+0x1493340>
    3190:			; <UNDEFINED> instruction: 0xf8562101
    3194:	ldrbtmi	r9, [sl], #-12
    3198:	ldrdeq	pc, [r0], -r9
    319c:	b	9c119c <fchmod@plt+0x9bfa9c>
    31a0:			; <UNDEFINED> instruction: 0xf7fe4640
    31a4:	stmdami	sp, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}^
    31a8:			; <UNDEFINED> instruction: 0xf7fe4478
    31ac:	stmdacs	r0, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    31b0:	stmvs	r2, {r0, r1, r2, r3, r6, ip, lr, pc}
    31b4:	mvnscc	pc, pc, asr #32
    31b8:			; <UNDEFINED> instruction: 0xf7fe4628
    31bc:	stmdacs	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
    31c0:	bmi	11f76a4 <fchmod@plt+0x11f5fa4>
    31c4:			; <UNDEFINED> instruction: 0xf8d9462b
    31c8:	mrscs	r0, (UNDEF: 1)
    31cc:			; <UNDEFINED> instruction: 0xf7fe447a
    31d0:	strtmi	lr, [r2], -lr, lsl #20
    31d4:	andcs	r4, r3, r9, lsr #12
    31d8:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31dc:	blmi	107cff4 <fchmod@plt+0x107b8f4>
    31e0:	bmi	104b5ec <fchmod@plt+0x1049eec>
    31e4:	ldrbtmi	r4, [fp], #-2106	; 0xfffff7c6
    31e8:	ldmdapl	r0!, {r1, r3, r4, r5, r6, sl, lr}
    31ec:			; <UNDEFINED> instruction: 0xf7fe6800
    31f0:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    31f4:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    31f8:	ldmpl	r3!, {r0, r2, r4, r5, r8, r9, fp, lr}^
    31fc:			; <UNDEFINED> instruction: 0xf7fe681c
    3200:	stmdavs	r0, {r2, r4, r5, r7, r8, fp, sp, lr, pc}
    3204:	ldmdb	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3208:	tstcs	r1, fp, lsr #12
    320c:	andls	r4, r0, #2097152	; 0x200000
    3210:			; <UNDEFINED> instruction: 0x46204a36
    3214:			; <UNDEFINED> instruction: 0xf7fe447a
    3218:	andcs	lr, r1, sl, ror #19
    321c:	ldmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3220:	stmia	ip!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3224:	tstcs	r1, r2, lsr fp
    3228:	stmdami	r9!, {r1, r4, r5, r9, fp, lr}
    322c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    3230:	ldmdavs	r8!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    3234:	ldrdmi	pc, [r0], -r9
    3238:	stmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    323c:	strtmi	r4, [fp], -lr, lsr #20
    3240:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3244:	strtmi	r9, [r0], -r0
    3248:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    324c:			; <UNDEFINED> instruction: 0xf7fe2001
    3250:	ldmdavs	r8!, {r1, r3, r4, r6, r8, fp, sp, lr, pc}
    3254:	ldrdmi	pc, [r0], -r9
    3258:	ldmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    325c:	strtmi	r4, [fp], -r7, lsr #20
    3260:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    3264:	strtmi	r9, [r0], -r0
    3268:	stmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    326c:			; <UNDEFINED> instruction: 0xf7fe2001
    3270:	blmi	5fd7a0 <fchmod@plt+0x5fc0a0>
    3274:	ldmpl	r3!, {r3, r4, r5, fp, sp, lr}^
    3278:			; <UNDEFINED> instruction: 0xf7fe681c
    327c:	bmi	83d684 <fchmod@plt+0x83bf84>
    3280:	tstcs	r1, fp, lsr #12
    3284:	andls	r4, r0, sl, ror r4
    3288:			; <UNDEFINED> instruction: 0xf7fe4620
    328c:			; <UNDEFINED> instruction: 0x2001e9b0
    3290:	ldmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3294:	ldmdavs	r8!, {r1, r2, r3, r8, r9, fp, lr}
    3298:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    329c:	stmia	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    32a0:			; <UNDEFINED> instruction: 0x462b4a18
    32a4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    32a8:	strtmi	r9, [r0], -r0
    32ac:	ldmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32b0:	svclt	0x0000e79f
    32b4:	muleq	r1, r0, sp
    32b8:	andeq	r1, r0, lr, lsl #17
    32bc:	muleq	r0, ip, r1
    32c0:	andeq	r2, r1, ip, ror sp
    32c4:	andeq	r1, r0, r8, ror #16
    32c8:	andeq	r1, r0, r8, asr #16
    32cc:	andeq	r2, r1, r6, lsr sp
    32d0:	andeq	r0, r0, r8, lsr #3
    32d4:	andeq	r2, r0, r0, ror #10
    32d8:	andeq	r2, r0, sl, lsl #10
    32dc:	andeq	r2, r0, r0, asr r5
    32e0:	andeq	r2, r0, r8, asr #10
    32e4:	andeq	r1, r0, lr, lsr r7
    32e8:	ldrdeq	r2, [r0], -r8
    32ec:	ldrdeq	r2, [r0], -r4
    32f0:	andeq	r1, r0, r4, lsl #14
    32f4:	muleq	r0, r2, r4
    32f8:	andeq	r2, r0, r2, ror #9
    32fc:	muleq	r0, lr, r4
    3300:	andeq	r2, r0, ip, lsr #8
    3304:	andeq	r2, r0, sl, lsl #8
    3308:			; <UNDEFINED> instruction: 0xf7feb508
    330c:	stmdacs	sl, {r1, r5, r6, r7, r8, fp, sp, lr, pc}
    3310:	stclt	0, cr13, [r8, #-0]
    3314:	mrc2	7, 2, pc, cr14, cr15, {7}
    3318:	svclt	0x0000bd08
    331c:			; <UNDEFINED> instruction: 0x4604b538
    3320:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3324:	stccs	13, cr4, [sl], {5}
    3328:	andle	r4, r0, sp, ror r4
    332c:	blmi	132814 <fchmod@plt+0x131114>
    3330:	ldmdavs	r3, {r1, r3, r5, r6, r7, fp, ip, lr}
    3334:	andsvs	r3, r3, r1, lsl #22
    3338:	svclt	0x0000bd38
    333c:	andeq	r2, r1, r0, lsl #22
    3340:	andeq	r0, r0, r4, asr #3
    3344:	mvnsmi	lr, sp, lsr #18
    3348:	strmi	r4, [sp], -r0, lsl #13
    334c:			; <UNDEFINED> instruction: 0x461f4616
    3350:	mcrrne	0, 0, lr, r3, cr12
    3354:			; <UNDEFINED> instruction: 0x4621d018
    3358:			; <UNDEFINED> instruction: 0xf7fe4638
    335c:	ldmiblt	r8, {r1, r2, r5, r6, r7, fp, sp, lr, pc}
    3360:	svclt	0x00c42d01
    3364:	blmi	8138c <fchmod@plt+0x7fc8c>
    3368:	ldrbcc	pc, [pc, #261]!	; 3475 <fchmod@plt+0x1d75>	; <UNPREDICTABLE>
    336c:			; <UNDEFINED> instruction: 0xf7fe4630
    3370:	stmdacs	sl, {r4, r5, r7, r8, fp, sp, lr, pc}
    3374:	mvnle	r4, r4, lsl #12
    3378:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    337c:	ldrtmi	r4, [r8], -r1, lsr #12
    3380:	ldm	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3384:	rscle	r2, fp, r0, lsl #16
    3388:	strtmi	r2, [r0], -r0, lsl #26
    338c:	movwcs	fp, #4036	; 0xfc4
    3390:	andcc	pc, r0, r8, lsl #17
    3394:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3398:			; <UNDEFINED> instruction: 0x4604b510
    339c:			; <UNDEFINED> instruction: 0xf7fe4620
    33a0:	stmdacs	sl, {r3, r4, r7, r8, fp, sp, lr, pc}
    33a4:	mcrrne	0, 0, sp, r3, cr15
    33a8:	stmdacs	r9, {r1, r4, ip, lr, pc}
    33ac:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    33b0:	and	sp, lr, r4
    33b4:	svclt	0x00182809
    33b8:	tstle	r7, r0, lsr #16
    33bc:			; <UNDEFINED> instruction: 0xf7fe4620
    33c0:	stmdacs	sl, {r3, r7, r8, fp, sp, lr, pc}
    33c4:			; <UNDEFINED> instruction: 0xf7ffd1f6
    33c8:	strb	pc, [r7, r5, lsl #28]!	; <UNPREDICTABLE>
    33cc:	tstle	r0, r2, asr #24
    33d0:	stmdacs	r3!, {r4, r8, sl, fp, ip, sp, pc}
    33d4:	stmdacs	sl, {r2, ip, lr, pc}
    33d8:	and	sp, r9, r2
    33dc:	sbcsle	r3, sp, r1
    33e0:			; <UNDEFINED> instruction: 0xf7fe4620
    33e4:	stmdacs	sl, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    33e8:			; <UNDEFINED> instruction: 0xf7ffd1f8
    33ec:			; <UNDEFINED> instruction: 0xe7d5fdf3
    33f0:	pop	{r0, r5, r9, sl, lr}
    33f4:			; <UNDEFINED> instruction: 0xf7fe4010
    33f8:	svclt	0x0000b8af
    33fc:	ldrblt	r4, [r8, #2343]!	; 0x927
    3400:			; <UNDEFINED> instruction: 0x46064479
    3404:	svc	0x004cf7fd
    3408:	stfmid	f3, [r5, #-288]!	; 0xfffffee0
    340c:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    3410:	stmdavs	r9!, {r2, r6, r8, ip, sp, pc}^
    3414:	blmi	8f20e0 <fchmod@plt+0x8f09e0>
    3418:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    341c:	strcs	fp, [r1], #-2929	; 0xfffff48f
    3420:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    3424:	movwcs	r4, #7968	; 0x1f20
    3428:	ldrbtmi	r4, [pc], #-2336	; 3430 <fchmod@plt+0x1d30>
    342c:	ldrbtmi	r6, [r9], #-43	; 0xffffffd5
    3430:			; <UNDEFINED> instruction: 0xf7fd4638
    3434:	rsbvs	lr, r8, r4, asr pc
    3438:	ldcmi	3, cr11, [sp, #-224]	; 0xffffff20
    343c:	ldrbtmi	r4, [sp], #-2333	; 0xfffff6e3
    3440:			; <UNDEFINED> instruction: 0x46284479
    3444:	svc	0x004af7fd
    3448:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    344c:	addsvs	r6, r8, r9, asr r8
    3450:			; <UNDEFINED> instruction: 0xf7feb941
    3454:	stmdavs	r3, {r1, r3, r7, fp, sp, lr, pc}
    3458:	sbcsle	r2, ip, r2, lsl #22
    345c:			; <UNDEFINED> instruction: 0xf7fd4628
    3460:			; <UNDEFINED> instruction: 0xe7ddefb8
    3464:			; <UNDEFINED> instruction: 0xf7ff4630
    3468:	blmi	542a4c <fchmod@plt+0x54134c>
    346c:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}
    3470:	stmdbcs	r0, {r2, r9, sl, lr}
    3474:	ldmdavs	fp, {r2, r4, r6, r7, ip, lr, pc}^
    3478:	bicsle	r2, r1, r0, lsl #22
    347c:			; <UNDEFINED> instruction: 0xf7ff4630
    3480:	blx	fec42a34 <fchmod@plt+0xfec41334>
    3484:	stmdbeq	r4!, {r7, sl, ip, sp, lr, pc}^
    3488:			; <UNDEFINED> instruction: 0xf7fee7ca
    348c:	stmdavs	r3, {r1, r2, r3, r5, r6, fp, sp, lr, pc}
    3490:	sbcsle	r2, r2, r2, lsl #22
    3494:			; <UNDEFINED> instruction: 0xf7fd4638
    3498:	bfi	lr, ip, (invalid: 31:1)
    349c:	andeq	r2, r0, r4, lsr r3
    34a0:	andeq	r3, r1, ip, asr #3
    34a4:	andeq	r3, r1, r0, asr #3
    34a8:	andeq	r2, r0, r2, lsl r3
    34ac:	andeq	r1, r0, lr, asr #15
    34b0:	andeq	r2, r0, lr, lsl #6
    34b4:			; <UNDEFINED> instruction: 0x000017bc
    34b8:	andeq	r3, r1, lr, lsl #3
    34bc:	andeq	r3, r1, ip, ror #2
    34c0:			; <UNDEFINED> instruction: 0x4605b5f0
    34c4:	addlt	r4, r3, fp, lsl #24
    34c8:	ldrmi	r4, [r6], -fp, lsl #18
    34cc:	subcs	r4, r8, #124, 8	; 0x7c000000
    34d0:	stmdapl	r0!, {r0, r1, r2, r3, r4, r9, sl, lr}^
    34d4:	stmdavs	r0, {r0, r8, sp}
    34d8:	ldm	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    34dc:	strtmi	r4, [fp], -r7, lsl #20
    34e0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    34e4:	stmib	sp, {r1, r2, sp}^
    34e8:			; <UNDEFINED> instruction: 0xf7fe6700
    34ec:	mullt	r3, lr, r8
    34f0:	svclt	0x0000bdf0
    34f4:	andeq	r2, r1, ip, asr r9
    34f8:			; <UNDEFINED> instruction: 0x000001bc
    34fc:	andeq	r2, r0, sl, ror r2
    3500:	blmi	1e95eec <fchmod@plt+0x1e947ec>
    3504:	mvnsmi	lr, sp, lsr #18
    3508:	cfldrdmi	mvd4, [r9], #-488	; 0xfffffe18
    350c:	cfstr32vs	mvfx15, [lr, #692]	; 0x2b4
    3510:	ldclmi	8, cr5, [r8, #-844]!	; 0xfffffcb4
    3514:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    3518:	strbtcc	pc, [ip], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    351c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3520:	stmiavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3524:	suble	r2, r7, r0, lsl #16
    3528:	cmnle	r3, r0, lsl #22
    352c:	bmi	1caf154 <fchmod@plt+0x1cada54>
    3530:	cmncs	r4, #29184	; 0x7200
    3534:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    3538:	andls	r4, r1, #124, 8	; 0x7c000000
    353c:	andcs	r9, r1, #0, 8
    3540:			; <UNDEFINED> instruction: 0xf7fe4638
    3544:			; <UNDEFINED> instruction: 0x4638e8d8
    3548:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
    354c:			; <UNDEFINED> instruction: 0xf7fd2142
    3550:	mcrrne	15, 12, lr, r3, cr2
    3554:	rsble	r4, r5, r4, lsl #12
    3558:			; <UNDEFINED> instruction: 0xf8df4969
    355c:	ldrbtmi	r8, [r9], #-424	; 0xfffffe58
    3560:	mcr	7, 4, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3564:			; <UNDEFINED> instruction: 0x460644f8
    3568:	andeq	pc, ip, r8, asr #17
    356c:	subsle	r2, r9, r0, lsl #16
    3570:	strtmi	r2, [r0], -r6, lsl #2
    3574:	svc	0x00ccf7fd
    3578:	blle	1f8d580 <fchmod@plt+0x1f8be80>
    357c:	bmi	18aea08 <fchmod@plt+0x18ad308>
    3580:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3584:	ldrmi	r9, [r9], -r1, lsl #8
    3588:			; <UNDEFINED> instruction: 0x4628447a
    358c:	andcs	r9, r1, #0, 4
    3590:	ldm	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3594:	svc	0x00b0f7fd
    3598:			; <UNDEFINED> instruction: 0x462b4a5c
    359c:			; <UNDEFINED> instruction: 0x4601447a
    35a0:	ldrbtmi	r4, [r8], #-2139	; 0xfffff7a5
    35a4:			; <UNDEFINED> instruction: 0xff8cf7ff
    35a8:	andcs	r4, r1, #32, 12	; 0x2000000
    35ac:			; <UNDEFINED> instruction: 0xf7fd2102
    35b0:			; <UNDEFINED> instruction: 0xf8d8efee
    35b4:	and	r3, r1, ip
    35b8:	adcsle	r2, r7, r0, lsl #22
    35bc:			; <UNDEFINED> instruction: 0x46184c55
    35c0:	mcr	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    35c4:	stmiavs	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    35c8:			; <UNDEFINED> instruction: 0xf7fd9305
    35cc:	bmi	14bf42c <fchmod@plt+0x14bdd2c>
    35d0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    35d4:	stmdals	r5, {r0, r1, r9, sl, lr}
    35d8:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    35dc:			; <UNDEFINED> instruction: 0xf7fd68e0
    35e0:	stmiavs	r5!, {r2, r7, r9, sl, fp, sp, lr, pc}^
    35e4:			; <UNDEFINED> instruction: 0xf7fd4628
    35e8:			; <UNDEFINED> instruction: 0x4604effc
    35ec:			; <UNDEFINED> instruction: 0xf7fd4628
    35f0:			; <UNDEFINED> instruction: 0x4601eeb4
    35f4:			; <UNDEFINED> instruction: 0xf7fe4620
    35f8:	bmi	123d618 <fchmod@plt+0x123bf18>
    35fc:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    3600:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3604:	strbtcc	pc, [ip], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    3608:	qaddle	r4, sl, r9
    360c:	cfstr32vs	mvfx15, [lr, #52]	; 0x34
    3610:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3614:			; <UNDEFINED> instruction: 0xf7fd4618
    3618:	movwcs	lr, #4092	; 0xffc
    361c:	strb	r6, [ip, r3, ror #1]!
    3620:	mcr	7, 5, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3624:	svc	0x00a0f7fd
    3628:	stmdavs	r0, {r0, r5, sl, fp, sp, pc}
    362c:	svc	0x0026f7fd
    3630:	vst1.8	{d20-d21}, [pc :256], fp
    3634:	smlsdxls	r1, sl, r3, r7
    3638:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    363c:	andcs	r9, r1, #0, 4
    3640:	strtmi	r9, [r0], -r2
    3644:	ldmda	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3648:	blmi	dd5728 <fchmod@plt+0xdd4028>
    364c:	bmi	dcba58 <fchmod@plt+0xdca358>
    3650:	stmiapl	r8!, {r1, r2, r3, r5, fp, ip, lr}^
    3654:	strls	r4, [r0], #-1146	; 0xfffffb86
    3658:	stmdavs	r0, {r0, r1, r4, r5, fp, sp, lr}
    365c:	svc	0x00c6f7fd
    3660:	svc	0x004af7fd
    3664:			; <UNDEFINED> instruction: 0x46234a32
    3668:			; <UNDEFINED> instruction: 0x4601447a
    366c:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    3670:			; <UNDEFINED> instruction: 0xff26f7ff
    3674:			; <UNDEFINED> instruction: 0xf7fd2001
    3678:			; <UNDEFINED> instruction: 0xf7fdef46
    367c:	stcge	15, cr14, [r7], {118}	; 0x76
    3680:	strtmi	r4, [r2], -sp, lsr #18
    3684:			; <UNDEFINED> instruction: 0xf8d04479
    3688:	ldrtmi	r8, [r0], -r0
    368c:	mcr	7, 1, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3690:	strbmi	r6, [r0], -r4, lsr #16
    3694:	mrc	7, 7, APSR_nzcv, cr2, cr13, {7}
    3698:	vst1.8	{d20-d21}, [pc :128], r8
    369c:	smlsdxls	r1, sl, r3, r7
    36a0:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    36a4:	andcs	r9, r1, #0, 4
    36a8:	andmi	lr, r2, sp, asr #19
    36ac:	strtmi	sl, [r0], -r1, lsr #24
    36b0:	stmda	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    36b4:	blmi	715728 <fchmod@plt+0x714028>
    36b8:	bmi	84bac4 <fchmod@plt+0x84a3c4>
    36bc:	stmiapl	r8!, {r1, r2, r3, r5, fp, ip, lr}^
    36c0:	strls	r4, [r0], #-1146	; 0xfffffb86
    36c4:	stmdavs	r0, {r0, r1, r4, r5, fp, sp, lr}
    36c8:	svc	0x0090f7fd
    36cc:	svc	0x0014f7fd
    36d0:			; <UNDEFINED> instruction: 0x46234a1c
    36d4:			; <UNDEFINED> instruction: 0x4601447a
    36d8:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    36dc:	mrc2	7, 7, pc, cr0, cr15, {7}
    36e0:			; <UNDEFINED> instruction: 0xf7fd2001
    36e4:	svclt	0x0000ef10
    36e8:	andeq	r2, r1, r0, lsr #18
    36ec:	muleq	r0, ip, r1
    36f0:	andeq	r3, r1, r4, asr #1
    36f4:	andeq	r2, r1, r8, lsl #18
    36f8:	andeq	r2, r0, r6, lsr r2
    36fc:	andeq	r2, r0, r0, asr #4
    3700:	andeq	r2, r0, r2, asr r2
    3704:	andeq	r3, r1, r4, ror r0
    3708:	andeq	r2, r0, r8, asr r2
    370c:	andeq	r2, r0, r4, asr r2
    3710:	andeq	r2, r0, r6, lsl #4
    3714:	andeq	r3, r1, r4, lsl r0
    3718:	andeq	r1, r0, lr, ror #23
    371c:	andeq	r2, r1, sl, lsr #16
    3720:	andeq	r2, r0, sl, asr #2
    3724:			; <UNDEFINED> instruction: 0x000001bc
    3728:	andeq	r0, r0, r8, lsr #3
    372c:	andeq	r1, r0, r4, ror r4
    3730:	andeq	r2, r0, r8, lsr r1
    3734:	andeq	r2, r0, sl, lsr r1
    3738:	andeq	r2, r0, r0, lsr r1
    373c:	andeq	r2, r0, r6, lsl r1
    3740:	andeq	r1, r0, r8, lsl #8
    3744:	andeq	r2, r0, ip, asr #1
    3748:	andeq	r2, r0, lr, asr #1
    374c:	mcrlt	7, 5, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3750:	push	{r2, r3, r4, r9, fp, lr}
    3754:	ldrbtmi	r4, [sl], #-1016	; 0xfffffc08
    3758:	strmi	r4, [pc], -r4, lsl #12
    375c:			; <UNDEFINED> instruction: 0xf1026913
    3760:	stmdavc	r1!, {r2, r4, fp}
    3764:	rsccc	pc, r9, r0, asr #4
    3768:	movweq	pc, #4547	; 0x11c3	; <UNPREDICTABLE>
    376c:	blx	1bbc2 <fchmod@plt+0x1a4c2>
    3770:	ldmdblt	r9, {r0, r1, fp, pc}
    3774:			; <UNDEFINED> instruction: 0xf814e01f
    3778:	mvnlt	r1, r1, lsl #30
    377c:			; <UNDEFINED> instruction: 0xf7fd4638
    3780:	stmdacs	r0, {r2, r4, r6, r7, r9, sl, fp, sp, lr, pc}
    3784:	stmdavc	r5!, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3788:			; <UNDEFINED> instruction: 0xf508b1ad
    378c:			; <UNDEFINED> instruction: 0x4646797a
    3790:	strbmi	lr, [lr, #-6]
    3794:			; <UNDEFINED> instruction: 0xf806d00a
    3798:			; <UNDEFINED> instruction: 0xf8145b01
    379c:			; <UNDEFINED> instruction: 0xb12d5f01
    37a0:	ldrtmi	r4, [r8], -r9, lsr #12
    37a4:	mcr	7, 6, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    37a8:	rscsle	r2, r2, r0, lsl #16
    37ac:	strbmi	r2, [r0], -r0, lsl #6
    37b0:	pop	{r0, r1, r4, r5, ip, sp, lr}
    37b4:			; <UNDEFINED> instruction: 0x464683f8
    37b8:	strbmi	r2, [r0], -r0, lsl #6
    37bc:	pop	{r0, r1, r4, r5, ip, sp, lr}
    37c0:	svclt	0x000083f8
    37c4:	andeq	r2, r1, r2, lsl #29
    37c8:	push	{r9, fp, sp}
    37cc:			; <UNDEFINED> instruction: 0x460443f0
    37d0:	stcle	0, cr11, [lr, #-524]!	; 0xfffffdf4
    37d4:	ldrsbthi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    37d8:	strmi	r1, [lr], -pc, lsl #17
    37dc:	strd	r4, [r5], -r8
    37e0:	blne	c17f4 <fchmod@plt+0xc00f4>
    37e4:	ldrmi	r7, [ip], -r2, rrx
    37e8:	strhtle	r4, [r2], -r7
    37ec:	blpl	8184c <fchmod@plt+0x8014c>
    37f0:	cmpcs	lr, r3, lsr #12
    37f4:			; <UNDEFINED> instruction: 0xf1052d1f
    37f8:	ldmible	r1!, {r6, r9}^
    37fc:	svclt	0x009c2d7e
    3800:	blpl	81814 <fchmod@plt+0x80114>
    3804:	stmible	pc!, {r2, r3, r4, r9, sl, lr}^	; <UNPREDICTABLE>
    3808:			; <UNDEFINED> instruction: 0x46202d7f
    380c:	mvnscc	pc, #79	; 0x4f
    3810:	andeq	pc, r1, #79	; 0x4f
    3814:	tsteq	r5, pc, asr #32	; <UNPREDICTABLE>
    3818:			; <UNDEFINED> instruction: 0xf04f46a4
    381c:			; <UNDEFINED> instruction: 0xf04f095e
    3820:	tstle	fp, pc, lsr lr
    3824:			; <UNDEFINED> instruction: 0xf80c42b7
    3828:			; <UNDEFINED> instruction: 0xf8849b02
    382c:	strbtmi	lr, [r4], -r1
    3830:	movwcs	sp, #476	; 0x1dc
    3834:	andlt	r7, r3, r3, lsr #32
    3838:	mvnshi	lr, #12386304	; 0xbd0000
    383c:	strcc	r9, [r4], #-1281	; 0xfffffaff
    3840:	andhi	pc, r0, sp, asr #17
    3844:	svc	0x0056f7fd
    3848:	svclt	0x0000e7ce
    384c:	andeq	r2, r0, ip, lsl r0
    3850:			; <UNDEFINED> instruction: 0x4606b570
    3854:	strmi	r0, [sp], -r8, lsl #1
    3858:			; <UNDEFINED> instruction: 0xf7fd3001
    385c:	strmi	lr, [r4], -r4, lsl #28
    3860:			; <UNDEFINED> instruction: 0x462ab118
    3864:			; <UNDEFINED> instruction: 0xf7ff4631
    3868:	strtmi	pc, [r0], -pc, lsr #31
    386c:	svclt	0x0000bd70
    3870:			; <UNDEFINED> instruction: 0xf7fdb510
    3874:	stcmi	13, cr14, [ip], {168}	; 0xa8
    3878:			; <UNDEFINED> instruction: 0xf8c4447c
    387c:			; <UNDEFINED> instruction: 0xf7fd07e8
    3880:			; <UNDEFINED> instruction: 0xf8c4edba
    3884:			; <UNDEFINED> instruction: 0xf7fd07ec
    3888:			; <UNDEFINED> instruction: 0xf7fdee88
    388c:	stmdblt	r0, {r1, r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}^
    3890:	ldc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3894:	stc	7, cr15, [r8, #1012]!	; 0x3f4
    3898:	svclt	0x00183800
    389c:	submi	r2, r0, #1
    38a0:			; <UNDEFINED> instruction: 0xf04fbd10
    38a4:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    38a8:	andeq	r2, r1, r0, ror #26
    38ac:	cfstr32mi	mvfx11, [r9], {16}
    38b0:			; <UNDEFINED> instruction: 0xf8d4447c
    38b4:			; <UNDEFINED> instruction: 0xf7fd07ec
    38b8:	stmdblt	r0, {r5, r7, r9, sl, fp, sp, lr, pc}^
    38bc:	ubfxeq	pc, r4, #17, #9
    38c0:	ldc	7, cr15, [r2, #1012]	; 0x3f4
    38c4:	svclt	0x00183800
    38c8:	submi	r2, r0, #1
    38cc:			; <UNDEFINED> instruction: 0xf04fbd10
    38d0:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    38d4:	andeq	r2, r1, r8, lsr #26
    38d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    38dc:	strmi	r4, [r0], ip, lsl #12
    38e0:	mrc	7, 3, APSR_nzcv, cr2, cr13, {7}
    38e4:	bls	3e02c <fchmod@plt+0x3c92c>
    38e8:	stmdbvs	r5, {r0, r1, r2, r7, fp, sp, lr}^
    38ec:			; <UNDEFINED> instruction: 0xb32469c6
    38f0:			; <UNDEFINED> instruction: 0xf04f6862
    38f4:	stmdavs	r1!, {r2, r3, r4, r5, sl, fp}
    38f8:	andeq	lr, sl, r2, lsr #23
    38fc:	bl	fe85db90 <fchmod@plt+0xfe85c490>
    3900:	stmdbvs	r2!, {r0, r3, r8}^
    3904:	blx	30a87a <fchmod@plt+0x30917a>
    3908:	adcmi	r1, sl, #0
    390c:	msrvs	SPSR_c, pc, asr #8
    3910:	andeq	pc, r3, r1, lsl #22
    3914:	vstrle	d13, [r5, #-36]	; 0xffffffdc
    3918:	adccc	pc, r8, r0, lsl #10
    391c:	sbcvc	pc, r0, r0, lsl #10
    3920:			; <UNDEFINED> instruction: 0x87f0e8bd
    3924:	adcsmi	r6, r3, #3719168	; 0x38c000
    3928:			; <UNDEFINED> instruction: 0xf5a0da05
    392c:			; <UNDEFINED> instruction: 0xf5a030a8
    3930:	pop	{r6, r7, ip, sp, lr}
    3934:	ldclle	7, cr8, [ip, #960]!	; 0x3c0
    3938:	strbmi	lr, [r0], -lr, ror #15
    393c:	stc	7, cr15, [sl, #1012]!	; 0x3f4
    3940:	ldrb	r4, [r5, r4, lsl #12]
    3944:	svcmi	0x00f0e92d
    3948:	bmi	d15390 <fchmod@plt+0xd13c90>
    394c:	blmi	d151c4 <fchmod@plt+0xd13ac4>
    3950:	cfldr64vc	mvdx15, [pc, #-692]!	; 36a4 <fchmod@plt+0x1fa4>
    3954:			; <UNDEFINED> instruction: 0xf10d447a
    3958:	stmib	sp, {r2, r3, r8, fp}^
    395c:	strcs	r0, [r1, #-256]	; 0xffffff00
    3960:			; <UNDEFINED> instruction: 0x46ca58d3
    3964:	bleq	3faa8 <fchmod@plt+0x3e3a8>
    3968:	mvnsls	r6, #1769472	; 0x1b0000
    396c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3970:	ldc	7, cr15, [ip, #1012]!	; 0x3f4
    3974:	strtvc	pc, [r0], #-2269	; 0xfffff723
    3978:	ands	r4, r0, r6, lsl #12
    397c:	bleq	7fdb0 <fchmod@plt+0x7e6b0>
    3980:	svcvc	0x007af5bb
    3984:			; <UNDEFINED> instruction: 0xf80ad031
    3988:	ldrtmi	r4, [r8], -r1, lsl #22
    398c:	andcc	pc, lr, r2, lsr r8	; <UNPREDICTABLE>
    3990:	svcvs	0x0000f413
    3994:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    3998:	ldc2	7, cr15, [r6], #1020	; 0x3fc
    399c:	ldmdavs	r2!, {r2, r9, sl, lr}
    39a0:	vmlseq.f32	s29, s8, s30
    39a4:	andscc	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    39a8:	movweq	pc, #32787	; 0x8013	; <UNPREDICTABLE>
    39ac:			; <UNDEFINED> instruction: 0xf88ad1e6
    39b0:			; <UNDEFINED> instruction: 0xf1bb3000
    39b4:	andsle	r0, r8, r0, lsl #30
    39b8:	svceq	0x0000f1b8
    39bc:			; <UNDEFINED> instruction: 0xf8d8d014
    39c0:	orrlt	r0, r8, r0
    39c4:	and	r4, r3, lr, lsl r6
    39c8:	svceq	0x0004f858
    39cc:	cmplt	r8, r1, lsl #12
    39d0:			; <UNDEFINED> instruction: 0xf7fd4649
    39d4:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    39d8:	blls	781b8 <fchmod@plt+0x76ab8>
    39dc:	ldrtmi	fp, [r3], #-736	; 0xfffffd20
    39e0:	blls	15260 <fchmod@plt+0x13b60>
    39e4:	and	r6, r1, lr, lsl r0
    39e8:	rscscs	fp, pc, r5, ror #18
    39ec:	blmi	316228 <fchmod@plt+0x314b28>
    39f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    39f4:	blls	fff5da64 <fchmod@plt+0xfff5c364>
    39f8:	qaddle	r4, sl, sp
    39fc:	cfldr64vc	mvdx15, [pc, #-52]!	; 39d0 <fchmod@plt+0x22d0>
    3a00:	svchi	0x00f0e8bd
    3a04:	strbmi	r2, [r8], -sl, lsl #4
    3a08:			; <UNDEFINED> instruction: 0xf7fd2100
    3a0c:	bls	3eb6c <fchmod@plt+0x3d46c>
    3a10:	rsclt	r4, r0, #3145728	; 0x300000
    3a14:			; <UNDEFINED> instruction: 0xe7e96013
    3a18:	ldc	7, cr15, [r0], #1012	; 0x3f4
    3a1c:	ldrdeq	r2, [r1], -r4
    3a20:	muleq	r0, ip, r1
    3a24:	andeq	r2, r1, r8, lsr r4
    3a28:	svcmi	0x00f0e92d
    3a2c:	ldrmi	r4, [r0], sp, lsl #12
    3a30:	ldmdbmi	r8!, {r1, r4, r6, r9, fp, ip}^
    3a34:	blmi	1e154a8 <fchmod@plt+0x1e13da8>
    3a38:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    3a3c:	b	17efc68 <fchmod@plt+0x17ee568>
    3a40:	strmi	r0, [r7], -r2, ror #25
    3a44:	ldmib	sp, {r0, r1, r3, r6, r7, fp, ip, lr}^
    3a48:	ldmdavs	fp, {r1, r4, r9, sl}
    3a4c:			; <UNDEFINED> instruction: 0xf04f9307
    3a50:			; <UNDEFINED> instruction: 0xf0400300
    3a54:			; <UNDEFINED> instruction: 0xf88780bd
    3a58:	blge	1b3a60 <fchmod@plt+0x1b2360>
    3a5c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3a60:	strbmi	r9, [r4], -r3, lsl #6
    3a64:	eor	r4, r5, r3, lsl #12
    3a68:	ldrbmi	sl, [sl], -r4, lsl #16
    3a6c:	strls	r4, [r0], -r9, lsr #12
    3a70:			; <UNDEFINED> instruction: 0xff68f7ff
    3a74:			; <UNDEFINED> instruction: 0xf000282d
    3a78:	stmdacs	pc!, {r1, r3, r7, pc}	; <UNPREDICTABLE>
    3a7c:	blls	137c34 <fchmod@plt+0x136534>
    3a80:	svclt	0x00ac429c
    3a84:	andcs	r2, r1, #0, 4
    3a88:	svclt	0x00c8429d
    3a8c:	andeq	pc, r1, #66	; 0x42
    3a90:	cmnle	r1, r0, lsl #20
    3a94:			; <UNDEFINED> instruction: 0xf0031b5b
    3a98:	sbcsne	r0, fp, r7, lsl #4
    3a9c:	vpmax.s8	d15, d2, d9
    3aa0:	movwmi	r5, #44281	; 0xacf9
    3aa4:	stmdacs	ip!, {r1, r3, r4, r5, r6, r7, sl, ip, lr}
    3aa8:	adchi	pc, fp, r0, asr #32
    3aac:			; <UNDEFINED> instruction: 0xf7ff4630
    3ab0:	strmi	pc, [r3], -fp, lsr #24
    3ab4:	bicsle	r2, r7, sl, lsr #22
    3ab8:	stmib	sp, {r4, r5, r9, sl, lr}^
    3abc:			; <UNDEFINED> instruction: 0xf7ff5404
    3ac0:	mcrrne	12, 2, pc, r3, cr3	; <UNPREDICTABLE>
    3ac4:	stmdacs	pc!, {r3, r6, ip, lr, pc}	; <UNPREDICTABLE>
    3ac8:			; <UNDEFINED> instruction: 0xf8cdbf18
    3acc:	rsble	r9, pc, r8, lsl r0	; <UNPREDICTABLE>
    3ad0:	addsmi	r9, r5, #4, 20	; 0x4000
    3ad4:	movwcs	fp, #4052	; 0xfd4
    3ad8:	addsmi	r2, r4, #67108864	; 0x4000000
    3adc:			; <UNDEFINED> instruction: 0xf043bfb8
    3ae0:	blcs	46ec <fchmod@plt+0x2fec>
    3ae4:			; <UNDEFINED> instruction: 0xf8ddd138
    3ae8:	strbmi	r8, [r4, #-20]	; 0xffffffec
    3aec:	movwcs	fp, #4012	; 0xfac
    3af0:	strbmi	r2, [r5, #-769]	; 0xfffffcff
    3af4:			; <UNDEFINED> instruction: 0xf043bfc8
    3af8:	bllt	1ac4704 <fchmod@plt+0x1ac3004>
    3afc:	cfstr32le	mvfx4, [r4], #-264	; 0xfffffef8
    3b00:			; <UNDEFINED> instruction: 0xa018f8dd
    3b04:	blt	fe43f328 <fchmod@plt+0xfe43dc28>
    3b08:	movweq	lr, #43781	; 0xab05
    3b0c:			; <UNDEFINED> instruction: 0x469e4452
    3b10:	strbmi	lr, [r4, #-9]!
    3b14:	svclt	0x00ac4452
    3b18:	movwcs	r2, #4864	; 0x1300
    3b1c:	svclt	0x00c84565
    3b20:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3b24:	bl	fe8b2238 <fchmod@plt+0xfe8b0b38>
    3b28:	ldrmi	r0, [r0, #782]	; 0x30e
    3b2c:	tsteq	r7, r3	; <UNPREDICTABLE>
    3b30:	b	13d5588 <fchmod@plt+0x13d3e88>
    3b34:	blx	244ac8 <fchmod@plt+0x2433c8>
    3b38:			; <UNDEFINED> instruction: 0xf817f101
    3b3c:	b	106fb50 <fchmod@plt+0x106e450>
    3b40:	ldrbtpl	r0, [r9], #267	; 0x10b
    3b44:	vnmla.f32	s26, s15, s11
    3b48:	sbclt	fp, r0, #144, 20	; 0x90000
    3b4c:	stmdacs	sl, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    3b50:			; <UNDEFINED> instruction: 0xf1b0bf18
    3b54:	strdle	r3, [lr], -pc	; <UNPREDICTABLE>
    3b58:			; <UNDEFINED> instruction: 0xf7ff4630
    3b5c:	stmdacs	r9, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    3b60:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3b64:	strd	sp, [r2], -r3
    3b68:			; <UNDEFINED> instruction: 0xf7ff4630
    3b6c:	stmdacs	r0!, {r0, r2, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    3b70:	stmdacs	r9, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3b74:	sbclt	sp, r0, #248	; 0xf8
    3b78:	blmi	9d6420 <fchmod@plt+0x9d4d20>
    3b7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3b80:	blls	1ddbf0 <fchmod@plt+0x1dc4f0>
    3b84:	qdaddle	r4, sl, r3
    3b88:	pop	{r0, r3, ip, sp, pc}
    3b8c:	shsub8mi	r8, r0, r0
    3b90:	blx	feec1b96 <fchmod@plt+0xfeec0496>
    3b94:	strmi	r1, [r3], -r1, asr #24
    3b98:	stmdage	r5, {r1, r2, r3, r4, r6, r7, ip, lr, pc}
    3b9c:			; <UNDEFINED> instruction: 0x4629465a
    3ba0:			; <UNDEFINED> instruction: 0xf7ff9600
    3ba4:	stmdacs	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    3ba8:			; <UNDEFINED> instruction: 0xf8cdbf18
    3bac:	orrle	r9, pc, r8, lsl r0	; <UNPREDICTABLE>
    3bb0:			; <UNDEFINED> instruction: 0xf7ff4630
    3bb4:	mcrrne	11, 10, pc, r2, cr9	; <UNPREDICTABLE>
    3bb8:	sbcle	r4, sp, r3, lsl #12
    3bbc:	stmdals	r3, {r9, sp}
    3bc0:			; <UNDEFINED> instruction: 0x96004611
    3bc4:	mrc2	7, 5, pc, cr14, cr15, {7}
    3bc8:	blcs	2a7e8 <fchmod@plt+0x290e8>
    3bcc:	strb	sp, [r3, r0, lsl #25]
    3bd0:	svceq	0x0001f1bc
    3bd4:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    3bd8:	ldclne	15, cr11, [fp], #-112	; 0xffffff90
    3bdc:	streq	lr, [ip], #-2823	; 0xfffff4f9
    3be0:	andle	r7, r3, r9, lsr r0
    3be4:	blne	81bf8 <fchmod@plt+0x804f8>
    3be8:			; <UNDEFINED> instruction: 0xd1fb429c
    3bec:	andeq	pc, r7, #2
    3bf0:	andne	pc, ip, r7, lsl r8	; <UNPREDICTABLE>
    3bf4:	mvnscs	r3, #268435456	; 0x10000000
    3bf8:	mulmi	fp, r3, r0
    3bfc:	andcc	pc, ip, r7, lsl #16
    3c00:	stmdacs	r9, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}
    3c04:	stmdacs	r0!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3c08:	stmdacs	sl, {r0, r4, r5, r7, ip, lr, pc}
    3c0c:	ldr	sp, [r3, r4, lsr #3]!
    3c10:	bl	fed41c0c <fchmod@plt+0xfed4050c>
    3c14:	andeq	r2, r1, lr, ror #7
    3c18:	muleq	r0, ip, r1
    3c1c:	andeq	r2, r1, ip, lsr #5
    3c20:			; <UNDEFINED> instruction: 0x4604b510
    3c24:			; <UNDEFINED> instruction: 0xf7fd6900
    3c28:	stmiavs	r0!, {r1, r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}^
    3c2c:	blx	1d3fc36 <fchmod@plt+0x1d3e536>
    3c30:	pop	{r5, r9, sl, lr}
    3c34:			; <UNDEFINED> instruction: 0xf7fd4010
    3c38:	svclt	0x0000bb63
    3c3c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3c40:			; <UNDEFINED> instruction: 0xf8df4617
    3c44:	ldrmi	r2, [r9], r8, ror #12
    3c48:			; <UNDEFINED> instruction: 0x3664f8df
    3c4c:	cfldr64vs	mvdx15, [sp, #692]!	; 0x2b4
    3c50:			; <UNDEFINED> instruction: 0x4605447a
    3c54:			; <UNDEFINED> instruction: 0xf8df4688
    3c58:	ldmpl	r3, {r2, r3, r4, r6, r9, sl, sp, pc}^
    3c5c:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    3c60:	strbcc	pc, [r4, sp, asr #17]!	; <UNPREDICTABLE>
    3c64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c68:	blx	fe5c1c6e <fchmod@plt+0xfe5c056e>
    3c6c:			; <UNDEFINED> instruction: 0xf7ff4628
    3c70:	mcrrne	11, 4, pc, r4, cr11	; <UNPREDICTABLE>
    3c74:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    3c78:	tstcs	r1, r4, lsl #12
    3c7c:			; <UNDEFINED> instruction: 0xf7fd202c
    3c80:			; <UNDEFINED> instruction: 0x4606eafe
    3c84:			; <UNDEFINED> instruction: 0xf0002800
    3c88:	mcrrcs	3, 0, r8, r0, cr5
    3c8c:	tsthi	fp, r0	; <UNPREDICTABLE>
    3c90:			; <UNDEFINED> instruction: 0xf04f2c2a
    3c94:			; <UNDEFINED> instruction: 0xf100023b
    3c98:	svclt	0x00020014
    3c9c:			; <UNDEFINED> instruction: 0xf0436943
    3ca0:	cmpvs	r3, r8, lsl #6
    3ca4:	ldrmi	r2, [r9], -r0, lsl #6
    3ca8:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3cac:	mrc2	7, 5, pc, cr12, cr15, {7}
    3cb0:	stmdacs	sl!, {r0, r1, r2, r4, r9, sp}
    3cb4:	bvs	fecf38c4 <fchmod@plt+0xfecf21c4>
    3cb8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    3cbc:	movwcs	r6, #691	; 0x2b3
    3cc0:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
    3cc4:			; <UNDEFINED> instruction: 0xf1060500
    3cc8:			; <UNDEFINED> instruction: 0xf7ff001c
    3ccc:	andscs	pc, pc, #2768	; 0xad0
    3cd0:	stmdacs	sl!, {r0, r8, sp}
    3cd4:	bvs	fecf38e4 <fchmod@plt+0xfecf21e4>
    3cd8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3cdc:	movwcs	r6, #691	; 0x2b3
    3ce0:	ldmne	r0!, {ip, pc}
    3ce4:			; <UNDEFINED> instruction: 0xf7ff9501
    3ce8:			; <UNDEFINED> instruction: 0xf8dffe9f
    3cec:	andcs	r3, ip, #204, 10	; 0x33000000
    3cf0:			; <UNDEFINED> instruction: 0xf85a2101
    3cf4:	strmi	r3, [r4], -r3
    3cf8:	eoreq	pc, r3, r6, lsl #2
    3cfc:	strmi	lr, [r0, #-2509]	; 0xfffff633
    3d00:	mrc2	7, 4, pc, cr2, cr15, {7}
    3d04:	tstcs	r0, r7, lsl #4
    3d08:	strmi	r2, [r4], -sl, lsr #16
    3d0c:	eoreq	pc, r5, r6, lsl #2
    3d10:	bvs	fecf3920 <fchmod@plt+0xfecf2220>
    3d14:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    3d18:			; <UNDEFINED> instruction: 0xf8df62b3
    3d1c:			; <UNDEFINED> instruction: 0xf85a35a0
    3d20:	stmib	sp, {r0, r1, ip, sp}^
    3d24:			; <UNDEFINED> instruction: 0xf7ff4500
    3d28:			; <UNDEFINED> instruction: 0xf896fe7f
    3d2c:			; <UNDEFINED> instruction: 0xf0033025
    3d30:	strmi	r0, [r4], -r1, lsl #4
    3d34:	ldreq	fp, [r9], -sl, lsl #18
    3d38:			; <UNDEFINED> instruction: 0xf063d508
    3d3c:			; <UNDEFINED> instruction: 0xf886037e
    3d40:	and	r3, r3, r5, lsr #32
    3d44:			; <UNDEFINED> instruction: 0xf7ff4628
    3d48:			; <UNDEFINED> instruction: 0x4604fadf
    3d4c:	svclt	0x00182c20
    3d50:	rscsle	r2, r7, r9, lsl #24
    3d54:	strtmi	r4, [r0], -r9, lsr #12
    3d58:	blx	ff841d5c <fchmod@plt+0xff84065c>
    3d5c:			; <UNDEFINED> instruction: 0xf0002f00
    3d60:	stfcsd	f0, [sl], #-80	; 0xffffffb0
    3d64:	msrhi	CPSR_fsx, r0
    3d68:			; <UNDEFINED> instruction: 0x464868ba
    3d6c:	stmib	r6, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}^
    3d70:			; <UNDEFINED> instruction: 0xf0002301
    3d74:	strmi	pc, [r1], -r3, ror #21
    3d78:	stmdacs	r0, {r4, r5, r6, r7, sp, lr}
    3d7c:			; <UNDEFINED> instruction: 0xf8dfd05a
    3d80:	ldrbtmi	r0, [r8], #-1344	; 0xfffffac0
    3d84:	ldc2l	0, cr15, [r0]
    3d88:			; <UNDEFINED> instruction: 0xf0002800
    3d8c:	ldmvs	r1!, {r1, r2, r3, r5, r8, pc}^
    3d90:	ldmdbvc	pc!, {r0, r2, r3, r8, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3d94:	streq	pc, [ip, #-2271]!	; 0xfffff721
    3d98:			; <UNDEFINED> instruction: 0xf0004478
    3d9c:	stmdacs	r0, {r0, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    3da0:	teqhi	sp, r0	; <UNPREDICTABLE>
    3da4:			; <UNDEFINED> instruction: 0xf8df68f1
    3da8:	ldrbtmi	r0, [r8], #-1312	; 0xfffffae0
    3dac:	ldc2l	0, cr15, [ip], {0}
    3db0:			; <UNDEFINED> instruction: 0xf0002800
    3db4:	ldmdavs	sl!, {r2, r4, r6, r8, pc}
    3db8:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3dbc:	streq	pc, [ip, #-2271]	; 0xfffff721
    3dc0:			; <UNDEFINED> instruction: 0xf8df4619
    3dc4:	ldrbtmi	r7, [r8], #-1292	; 0xfffffaf4
    3dc8:	andls	r9, r1, r2, lsl #4
    3dcc:	andcs	r4, r1, #2130706432	; 0x7f000000
    3dd0:	strls	r4, [r0, -r8, asr #12]
    3dd4:	stc	7, cr15, [lr], {253}	; 0xfd
    3dd8:			; <UNDEFINED> instruction: 0x464968f0
    3ddc:	blx	fff3fde4 <fchmod@plt+0xfff3e6e4>
    3de0:			; <UNDEFINED> instruction: 0xf0002800
    3de4:	svcge	0x000580f8
    3de8:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    3dec:	vst1.8	{d20-d22}, [pc :128], sl
    3df0:	ldrbtmi	r7, [fp], #-378	; 0xfffffe86
    3df4:			; <UNDEFINED> instruction: 0x463860f0
    3df8:	blx	fe941dfc <fchmod@plt+0xfe9406fc>
    3dfc:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    3e00:	ldrtmi	r4, [r8], -r4, lsl #12
    3e04:	stc	7, cr15, [sl], {253}	; 0xfd
    3e08:	mvncc	pc, #64, 4
    3e0c:	umaalle	r4, r5, r8, r2
    3e10:			; <UNDEFINED> instruction: 0xf0001c63
    3e14:			; <UNDEFINED> instruction: 0x4638811b
    3e18:	b	feac1e14 <fchmod@plt+0xfeac0714>
    3e1c:	teqvs	r0, r7, lsl #12
    3e20:	ldmvs	r0!, {r3, r4, r6, r8, r9, fp, ip, sp, pc}^
    3e24:	svclt	0x00183c0a
    3e28:	stmdacs	r0, {r0, sl, sp}
    3e2c:	msrhi	CPSR_fsx, r0
    3e30:	strh	r4, [r2], #-105	; 0xffffff97
    3e34:			; <UNDEFINED> instruction: 0xf1b46930
    3e38:	svclt	0x00183fff
    3e3c:	strmi	r2, [r9], sl, lsl #24
    3e40:	svclt	0x0014460f
    3e44:	strcs	r2, [r0], #-1025	; 0xfffffbff
    3e48:			; <UNDEFINED> instruction: 0xf0002800
    3e4c:			; <UNDEFINED> instruction: 0xf7fd811f
    3e50:			; <UNDEFINED> instruction: 0x4630ea5a
    3e54:	b	15c1e50 <fchmod@plt+0x15c0750>
    3e58:			; <UNDEFINED> instruction: 0xf8dfb12f
    3e5c:	ldrbtmi	r3, [fp], #-1148	; 0xfffffb84
    3e60:	eoreq	pc, r9, r3, asr r8	; <UNPREDICTABLE>
    3e64:	teqlt	ip, r0, asr #15
    3e68:			; <UNDEFINED> instruction: 0xf7ff4628
    3e6c:			; <UNDEFINED> instruction: 0xf1b0fa4d
    3e70:	svclt	0x00183fff
    3e74:	mvnsle	r2, sl, lsl #16
    3e78:			; <UNDEFINED> instruction: 0xf8df2600
    3e7c:			; <UNDEFINED> instruction: 0xf8df2460
    3e80:	ldrbtmi	r3, [sl], #-1072	; 0xfffffbd0
    3e84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3e88:	ubfxcc	pc, sp, #17, #5
    3e8c:			; <UNDEFINED> instruction: 0xf040405a
    3e90:	ldrtmi	r8, [r0], -ip, asr #3
    3e94:	cfldr64vs	mvdx15, [sp, #52]!	; 0x34
    3e98:			; <UNDEFINED> instruction: 0x87f0e8bd
    3e9c:	svccc	0x00fff1b4
    3ea0:	stccs	15, cr11, [sl], {24}
    3ea4:	stmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3ea8:	strcs	fp, [r1], #-3860	; 0xfffff0ec
    3eac:			; <UNDEFINED> instruction: 0xf1b82400
    3eb0:	svclt	0x00180700
    3eb4:	ldmvs	r0!, {r0, r8, r9, sl, sp}^
    3eb8:			; <UNDEFINED> instruction: 0xf000b108
    3ebc:	ldmdbvs	r0!, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    3ec0:	bicle	r2, r4, r0, lsl #16
    3ec4:			; <UNDEFINED> instruction: 0xf10de7c5
    3ec8:			; <UNDEFINED> instruction: 0xf8df0a14
    3ecc:			; <UNDEFINED> instruction: 0x462a3414
    3ed0:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    3ed4:			; <UNDEFINED> instruction: 0x4650447b
    3ed8:	blx	d41edc <fchmod@plt+0xd407dc>
    3edc:	ldrdcs	pc, [r0], -sl
    3ee0:	cmnpl	r2, #1610612740	; 0x60000004	; <UNPREDICTABLE>
    3ee4:	msrvc	SPSR_x, #207618048	; 0xc600000
    3ee8:			; <UNDEFINED> instruction: 0x4604429a
    3eec:	sbcshi	pc, r2, r0
    3ef0:	ldrdcs	pc, [r0], -sl
    3ef4:	cmnpl	r9, #1610612740	; 0x60000004	; <UNPREDICTABLE>
    3ef8:	msrcs	SPSR_c, #1879048204	; 0x7000000c
    3efc:			; <UNDEFINED> instruction: 0xf000429a
    3f00:			; <UNDEFINED> instruction: 0xf8da8114
    3f04:			; <UNDEFINED> instruction: 0xf6462000
    3f08:	vqdmlal.s<illegal width 8>	q11, d7, d1[4]
    3f0c:	addsmi	r5, sl, #-1207959551	; 0xb8000001
    3f10:	msrhi	CPSR_fsc, r0
    3f14:	ldrdcs	pc, [r0], -sl
    3f18:	msrvc	SPSR_fsc, #73400320	; 0x4600000
    3f1c:	msrmi	SPSR_fsx, #1879048204	; 0x7000000c
    3f20:			; <UNDEFINED> instruction: 0xf000429a
    3f24:			; <UNDEFINED> instruction: 0xf8da80cf
    3f28:	vhadd.s8	d18, d6, d0
    3f2c:			; <UNDEFINED> instruction: 0xf6c65377
    3f30:	addsmi	r3, sl, #-1811939327	; 0x94000001
    3f34:	msrhi	CPSR_f, r0
    3f38:	ldrdcs	pc, [r0], -sl
    3f3c:	msrne	SPSR_s, #1610612740	; 0x60000004
    3f40:	msrmi	SPSR_fc, #207618048	; 0xc600000
    3f44:			; <UNDEFINED> instruction: 0xf000429a
    3f48:			; <UNDEFINED> instruction: 0xf8da8150
    3f4c:			; <UNDEFINED> instruction: 0xf6462000
    3f50:			; <UNDEFINED> instruction: 0xf6c6136d
    3f54:	addsmi	r6, sl, #100, 6	; 0x90000001
    3f58:	orrhi	pc, pc, r0
    3f5c:	ldrdcs	pc, [r0], -sl
    3f60:	msrvc	SPSR_f, #73400320	; 0x4600000
    3f64:	cmncs	r5, #1879048204	; 0x7000000c	; <UNPREDICTABLE>
    3f68:			; <UNDEFINED> instruction: 0xf000429a
    3f6c:			; <UNDEFINED> instruction: 0xf1b48160
    3f70:	svclt	0x00183fff
    3f74:			; <UNDEFINED> instruction: 0xf04f2c0a
    3f78:	svclt	0x00140907
    3f7c:	strcs	r2, [r0], #-1025	; 0xfffffbff
    3f80:			; <UNDEFINED> instruction: 0x0700f1b8
    3f84:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    3f88:	blmi	ff5bdde4 <fchmod@plt+0xff5bc6e4>
    3f8c:	strtmi	sl, [sl], -r5, lsl #30
    3f90:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    3f94:			; <UNDEFINED> instruction: 0x4638447b
    3f98:			; <UNDEFINED> instruction: 0xf9d4f7ff
    3f9c:	strmi	r1, [r4], -r2, asr #24
    3fa0:			; <UNDEFINED> instruction: 0x4638d054
    3fa4:	ldmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fa8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    3fac:	mrcge	4, 6, APSR_nzcv, cr12, cr15, {3}
    3fb0:			; <UNDEFINED> instruction: 0xf04f3c0a
    3fb4:	svclt	0x00180908
    3fb8:			; <UNDEFINED> instruction: 0xf1b82401
    3fbc:	svclt	0x00180700
    3fc0:	ldrb	r2, [r8, -r1, lsl #14]!
    3fc4:			; <UNDEFINED> instruction: 0x0700f1b8
    3fc8:	streq	pc, [r1], #-79	; 0xffffffb1
    3fcc:	stmdbeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3fd0:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    3fd4:			; <UNDEFINED> instruction: 0xf1b4e76f
    3fd8:	svclt	0x00183fff
    3fdc:	strmi	r2, [r7], -sl, lsl #24
    3fe0:	svclt	0x00144681
    3fe4:	strcs	r2, [r0], #-1025	; 0xfffffbff
    3fe8:			; <UNDEFINED> instruction: 0xf50de765
    3fec:	bmi	fefa25f0 <fchmod@plt+0xfefa0ef0>
    3ff0:	rscsgt	pc, r8, #14614528	; 0xdf0000
    3ff4:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    3ff8:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    3ffc:	andls	r4, r1, #252, 8	; 0xfc000000
    4000:	andgt	pc, r0, sp, asr #17
    4004:	strbmi	r2, [r8], -r1, lsl #4
    4008:	bl	1d42004 <fchmod@plt+0x1d40904>
    400c:	ldmvs	r0!, {r0, r3, r6, r9, sl, lr}^
    4010:			; <UNDEFINED> instruction: 0xf9e2f000
    4014:	stmdacs	r0, {r0, r9, sl, lr}
    4018:	rscsvs	sp, r0, sp, ror r0
    401c:	ldmdbvs	r8!, {r1, r3, r4, r5, r7, r9, sl, sp, lr, pc}^
    4020:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    4024:	sbcgt	pc, r8, #14614528	; 0xdf0000
    4028:	andcs	r4, r1, #26214400	; 0x1900000
    402c:	strdls	r4, [r1], -ip
    4030:	andgt	pc, r0, sp, asr #17
    4034:			; <UNDEFINED> instruction: 0xf7fd4648
    4038:			; <UNDEFINED> instruction: 0x4649eb5e
    403c:			; <UNDEFINED> instruction: 0xf00068f0
    4040:	strmi	pc, [r1], -fp, asr #19
    4044:	rsble	r2, r6, r0, lsl #16
    4048:			; <UNDEFINED> instruction: 0xe6ac60f0
    404c:			; <UNDEFINED> instruction: 0x0700f1b8
    4050:	streq	pc, [r0], #-79	; 0xffffffb1
    4054:	stmdbeq	r6, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4058:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    405c:	stmiami	r5!, {r0, r1, r3, r5, r8, r9, sl, sp, lr, pc}
    4060:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    4064:	addsgt	pc, r0, #14614528	; 0xdf0000
    4068:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    406c:	ldrbtmi	r2, [ip], #513	; 0x201
    4070:			; <UNDEFINED> instruction: 0xf8cd9001
    4074:	strbmi	ip, [r8], -r0
    4078:	bl	f42074 <fchmod@plt+0xf40974>
    407c:			; <UNDEFINED> instruction: 0x464968f0
    4080:			; <UNDEFINED> instruction: 0xf9aaf000
    4084:	adcle	r2, r6, r0, lsl #16
    4088:			; <UNDEFINED> instruction: 0xe69460f0
    408c:			; <UNDEFINED> instruction: 0xf7fd4630
    4090:			; <UNDEFINED> instruction: 0xe6e8e93a
    4094:			; <UNDEFINED> instruction: 0x3018f8bd
    4098:	rsbmi	pc, pc, #1879048196	; 0x70000004
    409c:			; <UNDEFINED> instruction: 0xf47f4293
    40a0:			; <UNDEFINED> instruction: 0xf89daf27
    40a4:	blcs	10114 <fchmod@plt+0xea14>
    40a8:	svcge	0x0022f47f
    40ac:			; <UNDEFINED> instruction: 0xf8966ab2
    40b0:			; <UNDEFINED> instruction: 0xf0423025
    40b4:	adcsvs	r0, r2, #4, 4	; 0x40000000
    40b8:	andeq	pc, r1, #3
    40bc:			; <UNDEFINED> instruction: 0xf43f2a00
    40c0:			; <UNDEFINED> instruction: 0xe63aae3a
    40c4:	ldrdcs	pc, [r4], -sl
    40c8:	msrmi	SPSR_f, #73400320	; 0x4600000
    40cc:	cmneq	r9, #192, 4	; <UNPREDICTABLE>
    40d0:			; <UNDEFINED> instruction: 0xf47f429a
    40d4:	ldcvc	15, cr10, [r1, #-160]!	; 0xffffff60
    40d8:	svcvc	0x003223ff
    40dc:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    40e0:	svcvc	0x00f17531
    40e4:	andeq	pc, r1, #66	; 0x42
    40e8:			; <UNDEFINED> instruction: 0xf0417732
    40ec:	ldrbvc	r0, [r1, r1, lsl #2]!
    40f0:	mlane	r6, r6, r8, pc	; <UNPREDICTABLE>
    40f4:	mlacs	r4, r6, r8, pc	; <UNPREDICTABLE>
    40f8:	eorcc	pc, r3, r6, lsl #17
    40fc:	andseq	pc, pc, #66	; 0x42
    4100:	eorcs	pc, r4, r6, lsl #17
    4104:			; <UNDEFINED> instruction: 0xf0416ab2
    4108:			; <UNDEFINED> instruction: 0xf8860101
    410c:			; <UNDEFINED> instruction: 0xf0421026
    4110:	adcsvs	r0, r2, #536870912	; 0x20000000
    4114:			; <UNDEFINED> instruction: 0xf1b4e611
    4118:	svclt	0x00183fff
    411c:	strmi	r2, [pc], -sl, lsl #24
    4120:	svclt	0x00144689
    4124:	strcs	r2, [r0], #-1025	; 0xfffffbff
    4128:			; <UNDEFINED> instruction: 0xf8bde6c5
    412c:			; <UNDEFINED> instruction: 0xf6473018
    4130:	addsmi	r1, r3, #108, 4	; 0xc0000006
    4134:	mcrge	4, 7, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    4138:	mulscc	sl, sp, r8
    413c:			; <UNDEFINED> instruction: 0xf47f2b00
    4140:	ldcvc	14, cr10, [r1, #-896]!	; 0xfffffc80
    4144:	svcvc	0x003223ff
    4148:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    414c:			; <UNDEFINED> instruction: 0xf0427531
    4150:	svcvc	0x00f10201
    4154:			; <UNDEFINED> instruction: 0xf8967732
    4158:			; <UNDEFINED> instruction: 0xf0412023
    415c:	ldrbvc	r0, [r1, r1, lsl #2]!
    4160:	andeq	pc, r1, #66	; 0x42
    4164:	mlane	r6, r6, r8, pc	; <UNPREDICTABLE>
    4168:	eorcs	pc, r3, r6, lsl #17
    416c:	blls	1be09c <fchmod@plt+0x1bc99c>
    4170:	rsbmi	pc, r1, #73400320	; 0x4600000
    4174:	rsbne	pc, ip, #208666624	; 0xc700000
    4178:			; <UNDEFINED> instruction: 0xf47f4293
    417c:			; <UNDEFINED> instruction: 0xf89daecb
    4180:	blcs	101f8 <fchmod@plt+0xeaf8>
    4184:			; <UNDEFINED> instruction: 0xe6c5d0dd
    4188:			; <UNDEFINED> instruction: 0x3018f8bd
    418c:	rsbne	pc, ip, #74448896	; 0x4700000
    4190:			; <UNDEFINED> instruction: 0xf47f4293
    4194:			; <UNDEFINED> instruction: 0xf89daed1
    4198:	blcs	10208 <fchmod@plt+0xeb08>
    419c:	mcrge	4, 6, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
    41a0:	mlacc	r5, r6, r8, pc	; <UNPREDICTABLE>
    41a4:	ldcleq	0, cr15, [pc], #316	; 42e8 <fchmod@plt+0x2be8>
    41a8:	svcvc	0x00317d30
    41ac:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    41b0:	andeq	pc, r1, r0, asr #32
    41b4:	andeq	pc, r1, #3
    41b8:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
    41bc:			; <UNDEFINED> instruction: 0x77317530
    41c0:	mvnscc	pc, pc, asr #32
    41c4:	eorsvs	r6, r1, #176, 20	; 0xb0000
    41c8:	mlane	r4, r6, r8, pc	; <UNPREDICTABLE>
    41cc:	andeq	pc, r1, r0, asr #32
    41d0:	eorcc	pc, r5, r6, lsl #17
    41d4:	tsteq	pc, r1, asr #32	; <UNPREDICTABLE>
    41d8:	andsgt	pc, pc, r6, lsl #17
    41dc:			; <UNDEFINED> instruction: 0xf88662b0
    41e0:	bcs	8278 <fchmod@plt+0x6b78>
    41e4:	cfstrsge	mvf15, [r7, #252]!	; 0xfc
    41e8:			; <UNDEFINED> instruction: 0xf8bae5a7
    41ec:	blcs	1e50204 <fchmod@plt+0x1e4eb04>
    41f0:	mcrge	4, 5, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    41f4:	mvnscs	r7, r2, lsr pc
    41f8:			; <UNDEFINED> instruction: 0xf8967d30
    41fc:			; <UNDEFINED> instruction: 0xf0423024
    4200:	ldrvc	r0, [r2, -r1, lsl #4]!
    4204:	andeq	pc, r1, r0, asr #32
    4208:	mlacs	r6, r6, r8, pc	; <UNPREDICTABLE>
    420c:	tsteq	pc, #67	; 0x43	; <UNPREDICTABLE>
    4210:			; <UNDEFINED> instruction: 0xf0427530
    4214:			; <UNDEFINED> instruction: 0xf8860201
    4218:			; <UNDEFINED> instruction: 0xf8863024
    421c:	strmi	r2, [fp], -r6, lsr #32
    4220:	rscscc	pc, pc, #79	; 0x4f
    4224:	eorsvs	r7, r2, #63176704	; 0x3c40000
    4228:			; <UNDEFINED> instruction: 0xf7fde587
    422c:			; <UNDEFINED> instruction: 0xf8bde8a8
    4230:			; <UNDEFINED> instruction: 0xf6473018
    4234:	addsmi	r1, r3, #108, 4	; 0xc0000006
    4238:	mrcge	4, 4, APSR_nzcv, cr9, cr15, {3}
    423c:	mulscc	sl, sp, r8
    4240:			; <UNDEFINED> instruction: 0xf47f2b00
    4244:			; <UNDEFINED> instruction: 0xf896ae94
    4248:			; <UNDEFINED> instruction: 0xf04f2024
    424c:	ldfvcs	f3, [r3, #-1020]!	; 0xfffffc04
    4250:	andseq	pc, pc, #66	; 0x42
    4254:	eorsvs	r6, r1, #1073741884	; 0x4000003c
    4258:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    425c:	mlane	r6, r6, r8, pc	; <UNPREDICTABLE>
    4260:	eorcs	pc, r4, r6, lsl #17
    4264:			; <UNDEFINED> instruction: 0xf0416ab2
    4268:	ldrvc	r0, [r3, #-257]!	; 0xfffffeff
    426c:			; <UNDEFINED> instruction: 0xf04223ff
    4270:			; <UNDEFINED> instruction: 0xf8860210
    4274:	adcsvs	r1, r2, #38	; 0x26
    4278:	blls	1bd7fc <fchmod@plt+0x1bc0fc>
    427c:	rsbvc	pc, r9, #1610612740	; 0x60000004
    4280:	rsbmi	pc, r8, #1879048204	; 0x7000000c
    4284:			; <UNDEFINED> instruction: 0xf47f4293
    4288:			; <UNDEFINED> instruction: 0xf89dae69
    428c:	blcs	10304 <fchmod@plt+0xec04>
    4290:			; <UNDEFINED> instruction: 0xe663d0b0
    4294:	ldmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4298:	bmi	656f00 <fchmod@plt+0x655800>
    429c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    42a0:	ldmdami	r8, {r0, r9, sl, lr}
    42a4:			; <UNDEFINED> instruction: 0xf7ff4478
    42a8:	strb	pc, [r6, #2315]!	; 0x90b	; <UNPREDICTABLE>
    42ac:	ldrdeq	r2, [r1], -r8
    42b0:	muleq	r0, ip, r1
    42b4:	andeq	r2, r1, ip, asr #3
    42b8:	andeq	r0, r0, r4, lsr #3
    42bc:			; <UNDEFINED> instruction: 0x000001b8
    42c0:	strdeq	r1, [r0], -r2
    42c4:	strdeq	r1, [r0], -r0
    42c8:	andeq	r1, r0, lr, ror #21
    42cc:	strdeq	r1, [r0], -r2
    42d0:	strdeq	r1, [r0], -r4
    42d4:	andeq	r1, r0, lr, ror #10
    42d8:	andeq	r1, r1, r2, lsr #29
    42dc:	andeq	r1, r1, r6, lsr #31
    42e0:	andeq	r1, r0, r0, asr r9
    42e4:	ldrdeq	r1, [r0], -ip
    42e8:	andeq	r1, r0, r6, asr #2
    42ec:	andeq	r1, r0, r0, lsl #17
    42f0:	andeq	r1, r0, r4, ror #16
    42f4:	andeq	r1, r0, r6, lsr r8
    42f8:	andeq	r1, r0, r2, asr #16
    42fc:	andeq	r1, r0, r4, ror #10
    4300:	andeq	r1, r0, r2, lsl #11
    4304:	andeq	r1, r0, r4, lsl #10
    4308:	andcs	fp, r4, r8, lsl #10
    430c:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4310:	movwcs	fp, #264	; 0x108
    4314:	stclt	0, cr6, [r8, #-12]
    4318:	ldrlt	fp, [r8, #-376]!	; 0xfffffe88
    431c:	stmdavs	r0, {r0, r2, r9, sl, lr}
    4320:			; <UNDEFINED> instruction: 0x462cb130
    4324:	svc	0x00eef7fc
    4328:	svceq	0x0004f854
    432c:	mvnsle	r2, r0, lsl #16
    4330:	pop	{r3, r5, r9, sl, lr}
    4334:			; <UNDEFINED> instruction: 0xf7fc4038
    4338:	ldrbmi	fp, [r0, -r3, ror #31]!
    433c:	push	{r0, r1, fp, sp, lr}
    4340:	strdlt	r4, [r3], r0
    4344:	strmi	fp, [r5], -fp, asr #6
    4348:	strmi	r2, [r1], -r0, lsl #4
    434c:	svcmi	0x0004f851
    4350:	andcc	r4, r1, #23068672	; 0x1600000
    4354:	stmeq	r2, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    4358:	mvnsle	r2, r0, lsl #24
    435c:	movwls	r1, #7344	; 0x1cb0
    4360:			; <UNDEFINED> instruction: 0xf7fd0080
    4364:	strmi	lr, [r7], -r0, lsl #17
    4368:	blls	70b30 <fchmod@plt+0x6f430>
    436c:			; <UNDEFINED> instruction: 0xf1a03601
    4370:	and	r0, r1, r4, lsl #18
    4374:	svccc	0x0004f855
    4378:			; <UNDEFINED> instruction: 0xf7fc4618
    437c:			; <UNDEFINED> instruction: 0xf849effa
    4380:			; <UNDEFINED> instruction: 0xb1b80f04
    4384:	adcsmi	r3, r4, #16777216	; 0x1000000
    4388:	ldrtmi	sp, [r8], #500	; 0x1f4
    438c:			; <UNDEFINED> instruction: 0xf8c82300
    4390:	ldrtmi	r3, [r8], -r0
    4394:	pop	{r0, r1, ip, sp, pc}
    4398:	strdcs	r8, [r4], -r0
    439c:	stmda	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43a0:	strmi	r4, [r0], r7, lsl #12
    43a4:	mvnsle	r2, r0, lsl #16
    43a8:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    43ac:	movwcs	r2, #50944	; 0xc700
    43b0:	strb	r6, [lr, r3]!
    43b4:	bl	1f08ac <fchmod@plt+0x1ef1ac>
    43b8:			; <UNDEFINED> instruction: 0xf8540484
    43bc:			; <UNDEFINED> instruction: 0xf7fc0d04
    43c0:	adcmi	lr, r7, #648	; 0x288
    43c4:			; <UNDEFINED> instruction: 0x4638d1f9
    43c8:			; <UNDEFINED> instruction: 0xf7fc2700
    43cc:			; <UNDEFINED> instruction: 0xf7fdef9c
    43d0:	movwcs	lr, #51404	; 0xc8cc
    43d4:	ldrb	r6, [ip, r3]
    43d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    43dc:	stmdavs	r4, {r1, r7, r9, sl, lr}
    43e0:	stccs	6, cr4, [r0], {137}	; 0x89
    43e4:			; <UNDEFINED> instruction: 0x4607d03d
    43e8:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    43ec:	and	r2, r0, r0, lsl #10
    43f0:	strtmi	r4, [r0], -r5, asr #12
    43f4:			; <UNDEFINED> instruction: 0x4649223d
    43f8:	stmdaeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    43fc:	ldc2l	7, cr15, [r6, #1016]!	; 0x3f8
    4400:	svcmi	0x0004f857
    4404:	svclt	0x00082800
    4408:	stccs	6, cr4, [r0], {46}	; 0x2e
    440c:	ldfnep	f5, [r3], #-960	; 0xfffffc40
    4410:			; <UNDEFINED> instruction: 0xf85ad00c
    4414:			; <UNDEFINED> instruction: 0xf7fc0026
    4418:			; <UNDEFINED> instruction: 0x4648ef76
    441c:	svc	0x00a8f7fc
    4420:	eoreq	pc, r6, sl, asr #16
    4424:	ldrbmi	fp, [r0], -r8, lsl #6
    4428:			; <UNDEFINED> instruction: 0x87f0e8bd
    442c:	strcc	r1, [r2, #-3305]	; 0xfffff317
    4430:	ldrbmi	r0, [r0], -r9, lsl #1
    4434:	svc	0x00b4f7fc
    4438:	cmnlt	r8, r2, lsl #13
    443c:	stmmi	r0, {r3, r8, ip, sp, lr, pc}
    4440:			; <UNDEFINED> instruction: 0xf85a4648
    4444:			; <UNDEFINED> instruction: 0xf84a3028
    4448:			; <UNDEFINED> instruction: 0xf7fc3025
    444c:			; <UNDEFINED> instruction: 0xf84aef92
    4450:	stmdacs	r0, {r3, r5}
    4454:	strmi	sp, [r2], r7, ror #3
    4458:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    445c:	andvs	r2, r3, ip, lsl #6
    4460:	strtmi	lr, [r0], r1, ror #15
    4464:	strcs	r2, [r1, #-264]	; 0xfffffef8
    4468:	blmi	17e3fc <fchmod@plt+0x17ccfc>
    446c:			; <UNDEFINED> instruction: 0xf84a447b
    4470:			; <UNDEFINED> instruction: 0xf7fd3026
    4474:	sxtabmi	lr, r2, sl, ror #16
    4478:	andvs	r2, r3, ip, lsl #6
    447c:	svclt	0x0000e7d3
    4480:	andeq	r0, r0, r4, lsl #9
    4484:	blmi	fec96f50 <fchmod@plt+0xfec95850>
    4488:	push	{r1, r3, r4, r5, r6, sl, lr}
    448c:			; <UNDEFINED> instruction: 0x46814ff0
    4490:			; <UNDEFINED> instruction: 0xf2ad58d3
    4494:			; <UNDEFINED> instruction: 0x46087dfc
    4498:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    449c:	ldrbcc	pc, [r4, sp, asr #17]!	; <UNPREDICTABLE>
    44a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    44a4:	svc	0x0058f7fc
    44a8:	bmi	fead7758 <fchmod@plt+0xfead6058>
    44ac:			; <UNDEFINED> instruction: 0x4623447c
    44b0:			; <UNDEFINED> instruction: 0xf8cd4682
    44b4:	stmiapl	r3!, {r4, sp, pc}
    44b8:	movwls	r4, #26168	; 0x6638
    44bc:	movwls	r6, #22555	; 0x581b
    44c0:			; <UNDEFINED> instruction: 0xff6af7fe
    44c4:	vqdmulh.s<illegal width 8>	d20, d16, d21
    44c8:	ldrtmi	r3, [sl], -r7, ror #3
    44cc:	ldrbtmi	r4, [fp], #-1608	; 0xfffff9b8
    44d0:			; <UNDEFINED> instruction: 0xff38f7fe
    44d4:	subsle	r1, ip, r1, asr #24
    44d8:	bleq	940914 <fchmod@plt+0x93f214>
    44dc:	vshl.s8	d2, d0, d13
    44e0:	strtmi	r4, [r1], -ip, lsl #16
    44e4:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    44e8:			; <UNDEFINED> instruction: 0xf8894658
    44ec:	strtmi	r4, [r2], r7, ror #7
    44f0:	ldmda	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    44f4:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    44f8:	strbmi	r4, [r0], -r1, lsr #12
    44fc:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4500:	ldrbmi	r4, [sl], -r5, lsr #12
    4504:	ldmdavc	r4!, {r1, r2, r3, r6, r9, sl, lr}
    4508:	stfcsd	f3, [r6, #-784]	; 0xfffffcf0
    450c:	tsthi	ip, r0, lsl #4	; <UNPREDICTABLE>
    4510:			; <UNDEFINED> instruction: 0xf005e8df
    4514:	ldmdage	pc!, {r0, r2, r3, r6, sl}^	; <UNPREDICTABLE>
    4518:	adceq	r0, r8, sp, asr #8
    451c:	blcs	15e70 <fchmod@plt+0x14770>
    4520:	adcmi	sp, r3, #82	; 0x52
    4524:	adcshi	pc, r6, r0
    4528:			; <UNDEFINED> instruction: 0xf0002d01
    452c:			; <UNDEFINED> instruction: 0x360180b7
    4530:			; <UNDEFINED> instruction: 0xf802469a
    4534:	ldmdavc	r4!, {r0, r8, r9, fp, lr}
    4538:	mvnle	r2, r0, lsl #24
    453c:			; <UNDEFINED> instruction: 0xf0402d06
    4540:	strbmi	r8, [r0], -r1, lsl #2
    4544:	stc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    4548:	stcle	8, cr2, [r6, #-4]
    454c:	mulcc	r0, r8, r8
    4550:	svclt	0x00182b22
    4554:			; <UNDEFINED> instruction: 0xf0002b27
    4558:			; <UNDEFINED> instruction: 0x465880bd
    455c:	svc	0x00def7fc
    4560:	strbmi	r4, [r0], -r4, lsl #12
    4564:	svc	0x00daf7fc
    4568:	mvncc	pc, #64, 4
    456c:	strcc	r4, [r1], #-1028	; 0xfffffbfc
    4570:	svclt	0x0088429c
    4574:	stmdale	ip, {sp}
    4578:			; <UNDEFINED> instruction: 0x46484b79
    457c:	rscscc	pc, pc, #79	; 0x4f
    4580:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    4584:	andhi	pc, r4, sp, asr #17
    4588:	andlt	pc, r0, sp, asr #17
    458c:	svc	0x00f2f7fc
    4590:	bmi	1d0c59c <fchmod@plt+0x1d0ae9c>
    4594:	ldrbtmi	r4, [sl], #-2926	; 0xfffff492
    4598:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    459c:	ubfxcc	pc, sp, #17, #21
    45a0:			; <UNDEFINED> instruction: 0xf040405a
    45a4:	vhadd.s8	q4, <illegal reg q14.5>, <illegal reg q6.5>
    45a8:	pop	{r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr}
    45ac:	stccs	15, cr8, [r2], #-960	; 0xfffffc40
    45b0:	stccs	15, cr11, [r7], #-96	; 0xffffffa0
    45b4:	streq	pc, [r1, #-261]	; 0xfffffefb
    45b8:	ldmdavc	r3!, {r0, r8, r9, sl, fp, ip, sp, pc}^
    45bc:	strcc	r4, [r1], -r2, lsr #13
    45c0:			; <UNDEFINED> instruction: 0x4653461c
    45c4:			; <UNDEFINED> instruction: 0xd1ac2b00
    45c8:	strtmi	r4, [r2], r1, asr #12
    45cc:			; <UNDEFINED> instruction: 0x465a4690
    45d0:	ldrmi	r4, [r9], fp, asr #13
    45d4:	ldrtmi	r2, [r4], -r1, lsl #26
    45d8:	streq	pc, [r1], -r6, lsl #2
    45dc:	ldrbmi	sp, [r4], -r6
    45e0:	ldrbmi	r4, [r9], sl, asr #13
    45e4:			; <UNDEFINED> instruction: 0x46424693
    45e8:	str	r4, [r2, r8, lsl #13]!
    45ec:	andls	r9, r3, #-1073741823	; 0xc0000001
    45f0:	svc	0x007cf7fc
    45f4:	stmdbls	r7, {r0, r1, r9, fp, ip, pc}
    45f8:	blx	3de60c <fchmod@plt+0x3dcf0c>
    45fc:			; <UNDEFINED> instruction: 0xf833f08a
    4600:			; <UNDEFINED> instruction: 0xf4133010
    4604:	subsle	r5, r3, r0, lsl #30
    4608:	ldrbmi	r7, [r9], r4, ror #16
    460c:	ldrmi	r4, [r3], r8, lsl #13
    4610:	ldfcsd	f3, [sp], #-304	; 0xfffffed0
    4614:			; <UNDEFINED> instruction: 0xf7fcd012
    4618:	eorlt	lr, r4, #424	; 0x1a8
    461c:			; <UNDEFINED> instruction: 0xf8336803
    4620:	ldreq	r3, [sl], #20
    4624:	andcs	sp, r0, #822083584	; 0x31000000
    4628:	ldrtmi	r9, [r8], -r4, lsl #18
    462c:	ldmda	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4630:	andcs	r9, r0, r6, lsl #22
    4634:	blls	155ea4 <fchmod@plt+0x1547a4>
    4638:			; <UNDEFINED> instruction: 0xe7aa6013
    463c:	ldmdavc	r4!, {r0, r9, sl, ip, sp}
    4640:	rscsle	r2, r0, r0, lsl #24
    4644:	svc	0x0052f7fc
    4648:			; <UNDEFINED> instruction: 0xf8336803
    464c:			; <UNDEFINED> instruction: 0xf41aa014
    4650:	eorsle	r5, r8, r0, lsl #20
    4654:			; <UNDEFINED> instruction: 0x36017874
    4658:	subsle	r2, r0, r0, lsl #24
    465c:			; <UNDEFINED> instruction: 0xf04f4642
    4660:	strcs	r0, [r3, #-2560]	; 0xfffff600
    4664:			; <UNDEFINED> instruction: 0xf7fc9203
    4668:	eorlt	lr, r4, #264	; 0x108
    466c:	stmdavs	r3, {r0, r1, r9, fp, ip, pc}
    4670:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
    4674:	svcpl	0x0000f413
    4678:			; <UNDEFINED> instruction: 0x3601bf18
    467c:	svcge	0x0043f47f
    4680:	cfstr32cs	mvfx3, [r7, #-4]
    4684:	svcge	0x003ff47f
    4688:			; <UNDEFINED> instruction: 0xf816e7cd
    468c:	stccs	15, cr4, [r0], {1}
    4690:			; <UNDEFINED> instruction: 0xe7c8d1bf
    4694:	strcc	r3, [r1], -r1, lsl #10
    4698:			; <UNDEFINED> instruction: 0xe734469a
    469c:	sbcle	r2, r2, sp, lsr ip
    46a0:	blmi	826b0 <fchmod@plt+0x80fb0>
    46a4:	svcmi	0x0001f816
    46a8:			; <UNDEFINED> instruction: 0xf47f2c00
    46ac:			; <UNDEFINED> instruction: 0xe7baaf38
    46b0:	svceq	0x003df1ba
    46b4:			; <UNDEFINED> instruction: 0xf808d01f
    46b8:			; <UNDEFINED> instruction: 0xf896ab01
    46bc:			; <UNDEFINED> instruction: 0xf1baa000
    46c0:	orrle	r0, r7, r0, lsl #30
    46c4:	strcs	lr, [r3, #-1967]	; 0xfffff851
    46c8:	cfstr32cs	mvfx3, [r7, #-4]
    46cc:			; <UNDEFINED> instruction: 0xf47f4642
    46d0:			; <UNDEFINED> instruction: 0xe7a8af1a
    46d4:			; <UNDEFINED> instruction: 0xf8183801
    46d8:	addsmi	r2, sl, #0
    46dc:	svcge	0x003df47f
    46e0:	vcgt.s8	d2, d13, d0
    46e4:			; <UNDEFINED> instruction: 0xf808410d
    46e8:	vst4.8	{d19-d22}, [pc], r0
    46ec:			; <UNDEFINED> instruction: 0x4640727a
    46f0:	mrc	7, 4, APSR_nzcv, cr10, cr12, {7}
    46f4:			; <UNDEFINED> instruction: 0x46d9e731
    46f8:	ldrmi	r4, [r3], r8, lsl #13
    46fc:	strcs	lr, [r3, #-1951]	; 0xfffff861
    4700:	svclt	0x00183d05
    4704:	cfstr32cs	mvfx2, [r0], {1}
    4708:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    470c:	orrle	r2, sl, r0, lsl #26
    4710:			; <UNDEFINED> instruction: 0xf7fc4640
    4714:	bl	24032c <fchmod@plt+0x23ec2c>
    4718:	strbmi	r0, [r6, #-1536]	; 0xfffffa00
    471c:	svcge	0x0011f67f
    4720:	mcr	7, 7, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4724:	ldrtmi	r6, [r0], -r2, lsl #16
    4728:	strbmi	lr, [r0, #-3]
    472c:			; <UNDEFINED> instruction: 0xf43f7005
    4730:			; <UNDEFINED> instruction: 0xf810af08
    4734:			; <UNDEFINED> instruction: 0xf8323d01
    4738:	ldreq	r3, [fp], #19
    473c:			; <UNDEFINED> instruction: 0xe700d4f5
    4740:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    4744:			; <UNDEFINED> instruction: 0xe7db4654
    4748:	svc	0x00bcf7fc
    474c:	andeq	r1, r1, r0, lsr #19
    4750:	muleq	r0, ip, r1
    4754:	andeq	r1, r1, ip, ror r9
    4758:	andeq	r0, r0, r4, asr #3
    475c:	muleq	r0, r2, lr
    4760:	andeq	r1, r0, lr, lsr r3
    4764:	muleq	r1, r2, r8
    4768:	mvnsmi	lr, sp, lsr #18
    476c:	strmi	r4, [r0], lr, lsl #12
    4770:	mrc	7, 6, APSR_nzcv, cr4, cr12, {7}
    4774:	blpl	1428d4 <fchmod@plt+0x1411d4>
    4778:			; <UNDEFINED> instruction: 0x4607b1b5
    477c:			; <UNDEFINED> instruction: 0xf856e002
    4780:	orrlt	r5, sp, r4, lsl #22
    4784:			; <UNDEFINED> instruction: 0x4628213d
    4788:	mcr	7, 6, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    478c:	strmi	r1, [r4], -r3, asr #22
    4790:	rscsle	r2, r4, r0, lsl #16
    4794:	ldrhle	r4, [r2, #43]!	; 0x2b
    4798:	ldrtmi	r4, [sl], -r8, lsr #12
    479c:			; <UNDEFINED> instruction: 0xf7fc4641
    47a0:	stmdacs	r0, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
    47a4:	stfnep	f5, [r5], #-940	; 0xfffffc54
    47a8:	pop	{r3, r5, r9, sl, lr}
    47ac:	svclt	0x000081f0
    47b0:	mvnsmi	lr, #737280	; 0xb4000
    47b4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    47b8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    47bc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    47c0:	stcl	7, cr15, [r6, #-1008]	; 0xfffffc10
    47c4:	blne	1d959c0 <fchmod@plt+0x1d942c0>
    47c8:	strhle	r1, [sl], -r6
    47cc:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    47d0:	svccc	0x0004f855
    47d4:	strbmi	r3, [sl], -r1, lsl #8
    47d8:	ldrtmi	r4, [r8], -r1, asr #12
    47dc:	adcmi	r4, r6, #152, 14	; 0x2600000
    47e0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    47e4:	svclt	0x000083f8
    47e8:	andeq	r1, r1, lr, lsr r5
    47ec:	andeq	r1, r1, r4, lsr r5
    47f0:	svclt	0x00004770

Disassembly of section .fini:

000047f4 <.fini>:
    47f4:	push	{r3, lr}
    47f8:	pop	{r3, pc}
