

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Wed Oct  2 09:52:39 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        axi_interfaces_prj
* Solution:       solution2
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     1.541|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------------------------------------------+
    |  Latency  |  Interval |                   Pipeline                  |
    | min | max | min | max |                     Type                    |
    +-----+-----+-----+-----+---------------------------------------------+
    |    4|    5|    4|    4| loop rewind(delay=0 initiation interval(s)) |
    +-----+-----+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    4|    4|         2|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      728|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        0|      -|       36|       40|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      576|    -|
|Register             |        -|      -|      846|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      882|     1344|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+----+----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E| FF | LUT| URAM|
    +---------------------------------+-------------------------------+---------+-------+----+----+-----+
    |axi_interfaces_AXILiteS_s_axi_U  |axi_interfaces_AXILiteS_s_axi  |        0|      0|  36|  40|    0|
    +---------------------------------+-------------------------------+---------+-------+----+----+-----+
    |Total                            |                               |        0|      0|  36|  40|    0|
    +---------------------------------+-------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln64_fu_484_p2                |     +    |      0|  0|  15|           4|           6|
    |add_ln66_1_fu_279_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_2_fu_310_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_3_fu_341_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_4_fu_372_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_5_fu_403_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_6_fu_434_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_7_fu_465_p2              |     +    |      0|  0|  39|          32|          32|
    |add_ln66_fu_248_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln67_1_fu_291_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_2_fu_322_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_3_fu_353_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_4_fu_384_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_5_fu_415_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_6_fu_446_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_7_fu_477_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln67_fu_260_p2                |     +    |      0|  0|  23|          16|          16|
    |ap_condition_1071                 |    and   |      0|  0|   2|           1|           1|
    |d_i_0_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_0_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_1_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_1_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_2_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_2_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_3_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_3_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_4_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_4_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_5_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_5_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_6_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_6_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_7_0_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_i_7_0_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_0_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_0_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_1_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_1_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_2_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_2_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_3_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_3_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_4_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_4_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_5_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_5_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_6_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_6_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_o_7_1_load_A                    |    and   |      0|  0|   2|           1|           1|
    |d_o_7_1_load_B                    |    and   |      0|  0|   2|           1|           1|
    |d_i_0_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_1_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_2_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_3_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_4_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_5_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_6_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_i_7_0_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_0_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_1_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_2_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_3_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_4_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_5_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_6_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |d_o_7_1_state_cmp_full            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln64_fu_494_p2               |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_io                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 728|         465|         453|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  15|          3|    1|          3|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_i_0_01_phi_fu_222_p6  |  15|          3|    5|         15|
    |d_i_0_0_data_out                 |   9|          2|   16|         32|
    |d_i_0_0_state                    |  15|          3|    2|          6|
    |d_i_0_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_1_0_data_out                 |   9|          2|   16|         32|
    |d_i_1_0_state                    |  15|          3|    2|          6|
    |d_i_1_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_2_0_data_out                 |   9|          2|   16|         32|
    |d_i_2_0_state                    |  15|          3|    2|          6|
    |d_i_2_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_3_0_data_out                 |   9|          2|   16|         32|
    |d_i_3_0_state                    |  15|          3|    2|          6|
    |d_i_3_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_4_0_data_out                 |   9|          2|   16|         32|
    |d_i_4_0_state                    |  15|          3|    2|          6|
    |d_i_4_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_5_0_data_out                 |   9|          2|   16|         32|
    |d_i_5_0_state                    |  15|          3|    2|          6|
    |d_i_5_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_6_0_data_out                 |   9|          2|   16|         32|
    |d_i_6_0_state                    |  15|          3|    2|          6|
    |d_i_6_TDATA_blk_n                |   9|          2|    1|          2|
    |d_i_7_0_data_out                 |   9|          2|   16|         32|
    |d_i_7_0_state                    |  15|          3|    2|          6|
    |d_i_7_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_0_1_data_out                 |   9|          2|   16|         32|
    |d_o_0_1_state                    |  15|          3|    2|          6|
    |d_o_0_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_1_1_data_out                 |   9|          2|   16|         32|
    |d_o_1_1_state                    |  15|          3|    2|          6|
    |d_o_1_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_2_1_data_out                 |   9|          2|   16|         32|
    |d_o_2_1_state                    |  15|          3|    2|          6|
    |d_o_2_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_3_1_data_out                 |   9|          2|   16|         32|
    |d_o_3_1_state                    |  15|          3|    2|          6|
    |d_o_3_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_4_1_data_out                 |   9|          2|   16|         32|
    |d_o_4_1_state                    |  15|          3|    2|          6|
    |d_o_4_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_5_1_data_out                 |   9|          2|   16|         32|
    |d_o_5_1_state                    |  15|          3|    2|          6|
    |d_o_5_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_6_1_data_out                 |   9|          2|   16|         32|
    |d_o_6_1_state                    |  15|          3|    2|          6|
    |d_o_6_TDATA_blk_n                |   9|          2|    1|          2|
    |d_o_7_1_data_out                 |   9|          2|   16|         32|
    |d_o_7_1_state                    |  15|          3|    2|          6|
    |d_o_7_TDATA_blk_n                |   9|          2|    1|          2|
    |i_0_01_reg_218                   |   9|          2|    5|         10|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 576|        122|  316|        670|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_0                    |  32|   0|   32|          0|
    |acc_1                    |  32|   0|   32|          0|
    |acc_2                    |  32|   0|   32|          0|
    |acc_3                    |  32|   0|   32|          0|
    |acc_4                    |  32|   0|   32|          0|
    |acc_5                    |  32|   0|   32|          0|
    |acc_6                    |  32|   0|   32|          0|
    |acc_7                    |  32|   0|   32|          0|
    |ap_CS_fsm                |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |d_i_0_0_payload_A        |  16|   0|   16|          0|
    |d_i_0_0_payload_B        |  16|   0|   16|          0|
    |d_i_0_0_sel_rd           |   1|   0|    1|          0|
    |d_i_0_0_sel_wr           |   1|   0|    1|          0|
    |d_i_0_0_state            |   2|   0|    2|          0|
    |d_i_1_0_payload_A        |  16|   0|   16|          0|
    |d_i_1_0_payload_B        |  16|   0|   16|          0|
    |d_i_1_0_sel_rd           |   1|   0|    1|          0|
    |d_i_1_0_sel_wr           |   1|   0|    1|          0|
    |d_i_1_0_state            |   2|   0|    2|          0|
    |d_i_2_0_payload_A        |  16|   0|   16|          0|
    |d_i_2_0_payload_B        |  16|   0|   16|          0|
    |d_i_2_0_sel_rd           |   1|   0|    1|          0|
    |d_i_2_0_sel_wr           |   1|   0|    1|          0|
    |d_i_2_0_state            |   2|   0|    2|          0|
    |d_i_3_0_payload_A        |  16|   0|   16|          0|
    |d_i_3_0_payload_B        |  16|   0|   16|          0|
    |d_i_3_0_sel_rd           |   1|   0|    1|          0|
    |d_i_3_0_sel_wr           |   1|   0|    1|          0|
    |d_i_3_0_state            |   2|   0|    2|          0|
    |d_i_4_0_payload_A        |  16|   0|   16|          0|
    |d_i_4_0_payload_B        |  16|   0|   16|          0|
    |d_i_4_0_sel_rd           |   1|   0|    1|          0|
    |d_i_4_0_sel_wr           |   1|   0|    1|          0|
    |d_i_4_0_state            |   2|   0|    2|          0|
    |d_i_5_0_payload_A        |  16|   0|   16|          0|
    |d_i_5_0_payload_B        |  16|   0|   16|          0|
    |d_i_5_0_sel_rd           |   1|   0|    1|          0|
    |d_i_5_0_sel_wr           |   1|   0|    1|          0|
    |d_i_5_0_state            |   2|   0|    2|          0|
    |d_i_6_0_payload_A        |  16|   0|   16|          0|
    |d_i_6_0_payload_B        |  16|   0|   16|          0|
    |d_i_6_0_sel_rd           |   1|   0|    1|          0|
    |d_i_6_0_sel_wr           |   1|   0|    1|          0|
    |d_i_6_0_state            |   2|   0|    2|          0|
    |d_i_7_0_payload_A        |  16|   0|   16|          0|
    |d_i_7_0_payload_B        |  16|   0|   16|          0|
    |d_i_7_0_sel_rd           |   1|   0|    1|          0|
    |d_i_7_0_sel_wr           |   1|   0|    1|          0|
    |d_i_7_0_state            |   2|   0|    2|          0|
    |d_o_0_1_payload_A        |  16|   0|   16|          0|
    |d_o_0_1_payload_B        |  16|   0|   16|          0|
    |d_o_0_1_sel_rd           |   1|   0|    1|          0|
    |d_o_0_1_sel_wr           |   1|   0|    1|          0|
    |d_o_0_1_state            |   2|   0|    2|          0|
    |d_o_1_1_payload_A        |  16|   0|   16|          0|
    |d_o_1_1_payload_B        |  16|   0|   16|          0|
    |d_o_1_1_sel_rd           |   1|   0|    1|          0|
    |d_o_1_1_sel_wr           |   1|   0|    1|          0|
    |d_o_1_1_state            |   2|   0|    2|          0|
    |d_o_2_1_payload_A        |  16|   0|   16|          0|
    |d_o_2_1_payload_B        |  16|   0|   16|          0|
    |d_o_2_1_sel_rd           |   1|   0|    1|          0|
    |d_o_2_1_sel_wr           |   1|   0|    1|          0|
    |d_o_2_1_state            |   2|   0|    2|          0|
    |d_o_3_1_payload_A        |  16|   0|   16|          0|
    |d_o_3_1_payload_B        |  16|   0|   16|          0|
    |d_o_3_1_sel_rd           |   1|   0|    1|          0|
    |d_o_3_1_sel_wr           |   1|   0|    1|          0|
    |d_o_3_1_state            |   2|   0|    2|          0|
    |d_o_4_1_payload_A        |  16|   0|   16|          0|
    |d_o_4_1_payload_B        |  16|   0|   16|          0|
    |d_o_4_1_sel_rd           |   1|   0|    1|          0|
    |d_o_4_1_sel_wr           |   1|   0|    1|          0|
    |d_o_4_1_state            |   2|   0|    2|          0|
    |d_o_5_1_payload_A        |  16|   0|   16|          0|
    |d_o_5_1_payload_B        |  16|   0|   16|          0|
    |d_o_5_1_sel_rd           |   1|   0|    1|          0|
    |d_o_5_1_sel_wr           |   1|   0|    1|          0|
    |d_o_5_1_state            |   2|   0|    2|          0|
    |d_o_6_1_payload_A        |  16|   0|   16|          0|
    |d_o_6_1_payload_B        |  16|   0|   16|          0|
    |d_o_6_1_sel_rd           |   1|   0|    1|          0|
    |d_o_6_1_sel_wr           |   1|   0|    1|          0|
    |d_o_6_1_state            |   2|   0|    2|          0|
    |d_o_7_1_payload_A        |  16|   0|   16|          0|
    |d_o_7_1_payload_B        |  16|   0|   16|          0|
    |d_o_7_1_sel_rd           |   1|   0|    1|          0|
    |d_o_7_1_sel_wr           |   1|   0|    1|          0|
    |d_o_7_1_state            |   2|   0|    2|          0|
    |empty_2_reg_542          |   5|   0|    5|          0|
    |i_0_01_reg_218           |   5|   0|    5|          0|
    |icmp_ln64_reg_547        |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 846|   0|  846|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS    |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS    |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|interrupt               | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|d_o_0_TREADY            |  in |    1|    axis    |      d_o_0     |    pointer   |
|d_o_0_TDATA             | out |   16|    axis    |      d_o_0     |    pointer   |
|d_o_0_TVALID            | out |    1|    axis    |      d_o_0     |    pointer   |
|d_o_1_TREADY            |  in |    1|    axis    |      d_o_1     |    pointer   |
|d_o_1_TDATA             | out |   16|    axis    |      d_o_1     |    pointer   |
|d_o_1_TVALID            | out |    1|    axis    |      d_o_1     |    pointer   |
|d_o_2_TREADY            |  in |    1|    axis    |      d_o_2     |    pointer   |
|d_o_2_TDATA             | out |   16|    axis    |      d_o_2     |    pointer   |
|d_o_2_TVALID            | out |    1|    axis    |      d_o_2     |    pointer   |
|d_o_3_TREADY            |  in |    1|    axis    |      d_o_3     |    pointer   |
|d_o_3_TDATA             | out |   16|    axis    |      d_o_3     |    pointer   |
|d_o_3_TVALID            | out |    1|    axis    |      d_o_3     |    pointer   |
|d_o_4_TREADY            |  in |    1|    axis    |      d_o_4     |    pointer   |
|d_o_4_TDATA             | out |   16|    axis    |      d_o_4     |    pointer   |
|d_o_4_TVALID            | out |    1|    axis    |      d_o_4     |    pointer   |
|d_o_5_TREADY            |  in |    1|    axis    |      d_o_5     |    pointer   |
|d_o_5_TDATA             | out |   16|    axis    |      d_o_5     |    pointer   |
|d_o_5_TVALID            | out |    1|    axis    |      d_o_5     |    pointer   |
|d_o_6_TREADY            |  in |    1|    axis    |      d_o_6     |    pointer   |
|d_o_6_TDATA             | out |   16|    axis    |      d_o_6     |    pointer   |
|d_o_6_TVALID            | out |    1|    axis    |      d_o_6     |    pointer   |
|d_o_7_TREADY            |  in |    1|    axis    |      d_o_7     |    pointer   |
|d_o_7_TDATA             | out |   16|    axis    |      d_o_7     |    pointer   |
|d_o_7_TVALID            | out |    1|    axis    |      d_o_7     |    pointer   |
|d_i_0_TDATA             |  in |   16|    axis    |      d_i_0     |    pointer   |
|d_i_0_TVALID            |  in |    1|    axis    |      d_i_0     |    pointer   |
|d_i_0_TREADY            | out |    1|    axis    |      d_i_0     |    pointer   |
|d_i_1_TDATA             |  in |   16|    axis    |      d_i_1     |    pointer   |
|d_i_1_TVALID            |  in |    1|    axis    |      d_i_1     |    pointer   |
|d_i_1_TREADY            | out |    1|    axis    |      d_i_1     |    pointer   |
|d_i_2_TDATA             |  in |   16|    axis    |      d_i_2     |    pointer   |
|d_i_2_TVALID            |  in |    1|    axis    |      d_i_2     |    pointer   |
|d_i_2_TREADY            | out |    1|    axis    |      d_i_2     |    pointer   |
|d_i_3_TDATA             |  in |   16|    axis    |      d_i_3     |    pointer   |
|d_i_3_TVALID            |  in |    1|    axis    |      d_i_3     |    pointer   |
|d_i_3_TREADY            | out |    1|    axis    |      d_i_3     |    pointer   |
|d_i_4_TDATA             |  in |   16|    axis    |      d_i_4     |    pointer   |
|d_i_4_TVALID            |  in |    1|    axis    |      d_i_4     |    pointer   |
|d_i_4_TREADY            | out |    1|    axis    |      d_i_4     |    pointer   |
|d_i_5_TDATA             |  in |   16|    axis    |      d_i_5     |    pointer   |
|d_i_5_TVALID            |  in |    1|    axis    |      d_i_5     |    pointer   |
|d_i_5_TREADY            | out |    1|    axis    |      d_i_5     |    pointer   |
|d_i_6_TDATA             |  in |   16|    axis    |      d_i_6     |    pointer   |
|d_i_6_TVALID            |  in |    1|    axis    |      d_i_6     |    pointer   |
|d_i_6_TREADY            | out |    1|    axis    |      d_i_6     |    pointer   |
|d_i_7_TDATA             |  in |   16|    axis    |      d_i_7     |    pointer   |
|d_i_7_TVALID            |  in |    1|    axis    |      d_i_7     |    pointer   |
|d_i_7_TREADY            | out |    1|    axis    |      d_i_7     |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

