-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity stereolbm_axis_cambm_entry_proc is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    sbmstate_preFilterCap_c18_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sbmstate_preFilterCap_c18_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sbmstate_preFilterCap_c18_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sbmstate_preFilterCap_c18_full_n : IN STD_LOGIC;
    sbmstate_preFilterCap_c18_write : OUT STD_LOGIC;
    sbmstate_preFilterCap_c19_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sbmstate_preFilterCap_c19_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sbmstate_preFilterCap_c19_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sbmstate_preFilterCap_c19_full_n : IN STD_LOGIC;
    sbmstate_preFilterCap_c19_write : OUT STD_LOGIC;
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    sbmstate_textureThreshold_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sbmstate_textureThreshold_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sbmstate_textureThreshold_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sbmstate_textureThreshold_c_full_n : IN STD_LOGIC;
    sbmstate_textureThreshold_c_write : OUT STD_LOGIC;
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    sbmstate_uniquenessRatio_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sbmstate_uniquenessRatio_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    sbmstate_uniquenessRatio_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    sbmstate_uniquenessRatio_c_full_n : IN STD_LOGIC;
    sbmstate_uniquenessRatio_c_write : OUT STD_LOGIC;
    height : IN STD_LOGIC_VECTOR (15 downto 0);
    height_c21_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    height_c21_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    height_c21_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    height_c21_full_n : IN STD_LOGIC;
    height_c21_write : OUT STD_LOGIC;
    height_c22_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    height_c22_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    height_c22_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    height_c22_full_n : IN STD_LOGIC;
    height_c22_write : OUT STD_LOGIC;
    height_c23_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    height_c23_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    height_c23_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    height_c23_full_n : IN STD_LOGIC;
    height_c23_write : OUT STD_LOGIC;
    height_c24_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    height_c24_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    height_c24_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    height_c24_full_n : IN STD_LOGIC;
    height_c24_write : OUT STD_LOGIC;
    width : IN STD_LOGIC_VECTOR (15 downto 0);
    width_c26_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    width_c26_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    width_c26_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    width_c26_full_n : IN STD_LOGIC;
    width_c26_write : OUT STD_LOGIC;
    width_c27_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    width_c27_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    width_c27_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    width_c27_full_n : IN STD_LOGIC;
    width_c27_write : OUT STD_LOGIC;
    width_c28_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    width_c28_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    width_c28_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    width_c28_full_n : IN STD_LOGIC;
    width_c28_write : OUT STD_LOGIC;
    width_c29_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    width_c29_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    width_c29_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    width_c29_full_n : IN STD_LOGIC;
    width_c29_write : OUT STD_LOGIC );
end;


architecture behav of stereolbm_axis_cambm_entry_proc is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal sbmstate_preFilterCap_c18_blk_n : STD_LOGIC;
    signal sbmstate_preFilterCap_c19_blk_n : STD_LOGIC;
    signal sbmstate_textureThreshold_c_blk_n : STD_LOGIC;
    signal sbmstate_uniquenessRatio_c_blk_n : STD_LOGIC;
    signal height_c21_blk_n : STD_LOGIC;
    signal height_c22_blk_n : STD_LOGIC;
    signal height_c23_blk_n : STD_LOGIC;
    signal height_c24_blk_n : STD_LOGIC;
    signal width_c26_blk_n : STD_LOGIC;
    signal width_c27_blk_n : STD_LOGIC;
    signal width_c28_blk_n : STD_LOGIC;
    signal width_c29_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if (((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
                ap_block_state1 <= ((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    height_c21_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_c21_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c21_blk_n <= height_c21_full_n;
        else 
            height_c21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_c21_din <= height;

    height_c21_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c21_write <= ap_const_logic_1;
        else 
            height_c21_write <= ap_const_logic_0;
        end if; 
    end process;


    height_c22_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_c22_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c22_blk_n <= height_c22_full_n;
        else 
            height_c22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_c22_din <= height;

    height_c22_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c22_write <= ap_const_logic_1;
        else 
            height_c22_write <= ap_const_logic_0;
        end if; 
    end process;


    height_c23_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_c23_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c23_blk_n <= height_c23_full_n;
        else 
            height_c23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_c23_din <= height;

    height_c23_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c23_write <= ap_const_logic_1;
        else 
            height_c23_write <= ap_const_logic_0;
        end if; 
    end process;


    height_c24_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, height_c24_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c24_blk_n <= height_c24_full_n;
        else 
            height_c24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    height_c24_din <= height;

    height_c24_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            height_c24_write <= ap_const_logic_1;
        else 
            height_c24_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    sbmstate_preFilterCap_c18_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sbmstate_preFilterCap_c18_blk_n <= sbmstate_preFilterCap_c18_full_n;
        else 
            sbmstate_preFilterCap_c18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sbmstate_preFilterCap_c18_din <= p_read;

    sbmstate_preFilterCap_c18_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sbmstate_preFilterCap_c18_write <= ap_const_logic_1;
        else 
            sbmstate_preFilterCap_c18_write <= ap_const_logic_0;
        end if; 
    end process;


    sbmstate_preFilterCap_c19_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c19_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sbmstate_preFilterCap_c19_blk_n <= sbmstate_preFilterCap_c19_full_n;
        else 
            sbmstate_preFilterCap_c19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sbmstate_preFilterCap_c19_din <= p_read;

    sbmstate_preFilterCap_c19_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sbmstate_preFilterCap_c19_write <= ap_const_logic_1;
        else 
            sbmstate_preFilterCap_c19_write <= ap_const_logic_0;
        end if; 
    end process;


    sbmstate_textureThreshold_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_textureThreshold_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sbmstate_textureThreshold_c_blk_n <= sbmstate_textureThreshold_c_full_n;
        else 
            sbmstate_textureThreshold_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sbmstate_textureThreshold_c_din <= p_read1;

    sbmstate_textureThreshold_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sbmstate_textureThreshold_c_write <= ap_const_logic_1;
        else 
            sbmstate_textureThreshold_c_write <= ap_const_logic_0;
        end if; 
    end process;


    sbmstate_uniquenessRatio_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_uniquenessRatio_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sbmstate_uniquenessRatio_c_blk_n <= sbmstate_uniquenessRatio_c_full_n;
        else 
            sbmstate_uniquenessRatio_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sbmstate_uniquenessRatio_c_din <= p_read2;

    sbmstate_uniquenessRatio_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            sbmstate_uniquenessRatio_c_write <= ap_const_logic_1;
        else 
            sbmstate_uniquenessRatio_c_write <= ap_const_logic_0;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    width_c26_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, width_c26_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c26_blk_n <= width_c26_full_n;
        else 
            width_c26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_c26_din <= width;

    width_c26_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c26_write <= ap_const_logic_1;
        else 
            width_c26_write <= ap_const_logic_0;
        end if; 
    end process;


    width_c27_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, width_c27_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c27_blk_n <= width_c27_full_n;
        else 
            width_c27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_c27_din <= width;

    width_c27_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c27_write <= ap_const_logic_1;
        else 
            width_c27_write <= ap_const_logic_0;
        end if; 
    end process;


    width_c28_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, width_c28_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c28_blk_n <= width_c28_full_n;
        else 
            width_c28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_c28_din <= width;

    width_c28_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c28_write <= ap_const_logic_1;
        else 
            width_c28_write <= ap_const_logic_0;
        end if; 
    end process;


    width_c29_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, width_c29_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c29_blk_n <= width_c29_full_n;
        else 
            width_c29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    width_c29_din <= width;

    width_c29_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, sbmstate_preFilterCap_c18_full_n, sbmstate_preFilterCap_c19_full_n, sbmstate_textureThreshold_c_full_n, sbmstate_uniquenessRatio_c_full_n, height_c21_full_n, height_c22_full_n, height_c23_full_n, height_c24_full_n, width_c26_full_n, width_c27_full_n, width_c28_full_n, width_c29_full_n)
    begin
        if ((not(((width_c26_full_n = ap_const_logic_0) or (height_c24_full_n = ap_const_logic_0) or (height_c23_full_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (height_c22_full_n = ap_const_logic_0) or (height_c21_full_n = ap_const_logic_0) or (sbmstate_uniquenessRatio_c_full_n = ap_const_logic_0) or (sbmstate_textureThreshold_c_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c19_full_n = ap_const_logic_0) or (sbmstate_preFilterCap_c18_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (width_c29_full_n = ap_const_logic_0) or (width_c28_full_n = ap_const_logic_0) or (width_c27_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            width_c29_write <= ap_const_logic_1;
        else 
            width_c29_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
