Item(by='socialdemocrat', descendants=None, kids=[25558444], score=None, time=1609113850, title=None, item_type='comment', url=None, parent=25554783, text='As far as I understand a RISC-V CPU will have fixed length instructions potentially having some of them compressed. I don&#x27;t think you are going to see 32, 64 and 128 length instructions mixed in the same program.<p>But I might be wrong about this. Do you have any source that suggests that instructions of different length should be mixed in one RISC-V program other than use of compressed instructions?')