# Verilog_-University-
Beginner-level university work 
