US	US	PRP	0
20070002989	20070002989	CD	0
A1	A1	CD	0
20070104	20070104	CD	0
US	US	NNP	0
11170979	11170979	CD	0
20050630	20050630	CD	0
11	11	CD	0
20060101	20060101	CD	0
A	A	DT	0
H	H	NNP	0
04	04	CD	0
L	L	NNP	0
7	7	CD	0
00	00	CD	0
F	F	NN	0
I	I	PRP	0
20070104	20070104	CD	0
US	US	NNP	0
B	B	NNP	B-NP
H	H	NNP	I-NP
US	US	NNP	0
375355000	375355000	CD	0
Method	Method	NNP	0
and	and	CC	0
system	system	NN	0
for	for	IN	0
link	link	NN	B-NP
jitter	jitter	NN	I-NP
compensation	compensation	NN	I-NP
including	including	VBG	0
a	a	DT	0
fast	fast	JJ	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
Song	Song	NNP	I-NP
Hongjiang	Hongjiang	NNPS	I-NP
Mesa	Mesa	NNP	0
AZ	AZ	NNP	0
US	US	NNP	0
50	50	CD	0
LOCUSTAVENUE	LOCUSTAVENUE	NNP	B-NP
NEW	NEW	NNP	0
CANAAN	CANAAN	NNP	B-NP
CT	CT	NNP	I-NP
06840	06840	CD	0
US	US	NNP	0
A	A	DT	0
method	method	NN	0
and	and	CC	0
apparatus	apparatus	NN	B-NP
,	,	,	0
in	in	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
the	the	DT	0
apparatus	apparatus	NN	B-NP
includes	includes	VBZ	0
a	a	DT	0
sampler	sampler	NN	0
,	,	,	0
using	using	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
,	,	,	0
to	to	TO	0
sample	sample	VB	0
a	a	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
of	of	IN	0
an	an	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
and	and	CC	0
to	to	TO	0
sample	sample	VB	0
a	a	DT	0
second	second	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
,	,	,	0
a	a	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
(	(	-LRB-	0
DRC	DRC	NNP	B-NP
)	)	-RRB-	0
including	including	VBG	B-NP
control	control	NN	I-NP
logic	logic	NN	I-NP
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicators	indicators	NNS	0
,	,	,	0
and	and	CC	0
a	a	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
to	to	TO	0
receive	receive	VB	0
the	the	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
and	and	CC	0
adjust	adjust	VB	0
a	a	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
provides	provides	VBZ	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
.	.	.	0
In	In	IN	0
pc	pc	NN	B-NP
environment	environment	NN	I-NP
,	,	,	0
there	there	EX	0
is	is	VBZ	0
a	a	DT	0
continuing	continuing	JJ	0
desire	desire	NN	0
to	to	TO	0
lower	lower	JJR	0
costs	costs	NNS	0
and	and	CC	0
to	to	TO	0
increase	increase	VB	0
communication	communication	JJ	B-NP
link	link	NN	I-NP
performance	performance	NN	I-NP
.	.	.	0
This	This	DT	0
desire	desire	NN	0
is	is	VBZ	0
present	present	JJ	0
in	in	IN	0
the	the	DT	0
context	context	NN	0
of	of	IN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
in	in	IN	0
high	high	JJ	0
speed	speed	NN	0
serial	serial	NN	0
technology	technology	NN	B-NP
communication	communication	NN	I-NP
link	link	NN	I-NP
and	and	CC	0
protocols	protocols	NNS	0
that	that	WDT	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
replace	replace	VB	0
parallel	parallel	JJ	0
communication	communication	NN	B-NP
link	link	NN	I-NP
.	.	.	0
Regarding	Regarding	VBG	B-NP
PC	PC	NN	I-NP
architecture	architecture	NN	I-NP
,	,	,	0
the	the	DT	0
high	high	JJ	0
speed	speed	NN	0
serial	serial	NN	0
technology	technology	NN	B-NP
communication	communication	NN	I-NP
link	link	NN	I-NP
may	may	MD	0
include	include	VB	0
RS-232	RS-232	NNP	B-NP
(	(	-LRB-	0
Recommended	Recommended	NNP	B-NP
Standard-232C	Standard-232C	NNP	I-NP
,	,	,	0
a	a	DT	0
standard	standard	JJ	0
interface	interface	NNS	0
approved	approved	VBN	0
by	by	IN	0
the	the	DT	0
Electronic	Electronic	NNP	B-NP
Industries	Industries	NNPS	I-NP
Alliance	Alliance	NNP	I-NP
(	(	-LRB-	0
electronic	electronic	JJ	B-NP
industry	industry	NN	I-NP
alliance	alliance	NN	I-NP
)	)	-RRB-	0
for	for	IN	0
connecting	connecting	VBG	0
serial	serial	JJ	0
devices	devices	NNS	0
)	)	-RRB-	0
,	,	,	0
Ethernet	Ethernet	NNP	B-NP
(	(	-LRB-	0
ANSI	ANSI	NNP	B-NP
/	/	NNP	I-NP
IEEE	IEEE	NNP	I-NP
Std.	Std.	NNP	I-NP
802.3-2002	802.3-2002	NNP	0
,	,	,	0
published	published	VBD	0
Mar.	Mar.	CD	0
8	8	CD	0
,	,	,	0
2002	2002	CD	0
)	)	-RRB-	0
,	,	,	0
universal	universal	JJ	B-NP
serial	serial	NN	I-NP
bus	bus	NN	I-NP
2.0	2.0	NNP	0
(	(	-LRB-	0
Universal	Universal	NNP	0
Serial	Serial	NNP	0
Bus	Bus	NNP	0
2.0	2.0	NNP	0
,	,	,	0
released	released	VBN	0
on	on	IN	0
Apr.	Apr.	CD	0
27	27	CD	0
,	,	,	0
2000	2000	CD	0
)	)	-RRB-	0
,	,	,	0
serial	serial	JJ	0
ATA	ATA	NNP	B-NP
(	(	-LRB-	0
Serial	Serial	NNP	0
ATA	ATA	NNP	B-NP
:	:	:	0
High	High	NNP	0
Speed	Speed	NNP	0
Serialized	Serialized	NNP	0
AT	AT	NNP	0
Attachment	Attachment	NNP	0
,	,	,	0
Revision	Revision	NNP	0
1.0a	1.0a	NNP	0
,	,	,	0
Jan.	Jan.	NNP	0
7	7	CD	0
,	,	,	0
2003	2003	CD	0
)	)	-RRB-	0
,	,	,	0
and	and	CC	0
PCI-Express	PCI-Express	NNP	B-NP
(	(	-LRB-	0
Peripheral	Peripheral	NNP	B-NP
Component	Component	NNP	I-NP
Interconnect	Interconnect	NNP	0
Base	Base	NNP	B-NP
Specification	Specification	NNP	I-NP
:	:	:	0
,	,	,	0
rev.	rev.	CD	B-NP
1.1	1.1	CD	0
)	)	-RRB-	0
Gen.	Gen.	NNP	0
1	1	CD	0
and	and	CC	0
Gen.	Gen.	NNP	0
2	2	CD	0
links	links	NNS	0
having	having	VBG	0
2.5	2.5	CD	0
Gb	Gb	CD	B-NP
/	/	CD	I-NP
		NN	I-NP
and	and	CC	0
5	5	CD	0
Gb	Gb	NNP	B-NP
/	/	NNP	I-NP
s	s	VBZ	I-NP
data	data	NN	0
rates	rates	NNS	0
,	,	,	0
respectively	respectively	RB	0
.	.	.	0
Phase	Phase	NN	0
variations	variations	NNS	0
or	or	CC	0
jitter	jitter	NN	B-NP
may	may	MD	0
exist	exist	VB	0
on	on	IN	0
a	a	DT	0
communication	communication	NN	B-NP
link	link	NN	I-NP
.	.	.	0
The	The	DT	0
phase	phase	NN	B-NP
jitter	jitter	NN	I-NP
may	may	MD	0
indicate	indicate	VB	0
a	a	DT	0
distortion	distortion	NN	0
of	of	IN	0
a	a	DT	0
signal	signal	NN	0
caused	caused	VBN	0
by	by	IN	0
poor	poor	JJ	0
synchronization	synchronization	NN	B-NP
between	between	IN	0
a	a	DT	0
transmitter	transmitter	NN	0
and	and	CC	0
a	a	DT	0
receiver	receiver	NN	0
resulting	resulting	VBG	0
from	from	IN	0
various	various	JJ	0
non-ideality	non-ideality	NN	B-NP
in	in	IN	0
the	the	DT	0
circuit	circuit	NN	B-NP
element	element	NN	I-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
a	a	DT	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
chip	chip	NN	I-NP
,	,	,	0
printed	printed	VBN	B-NP
circuit	circuit	NN	I-NP
board	board	NN	I-NP
trace	trace	NN	I-NP
,	,	,	0
connectors	connectors	NN	0
,	,	,	0
transmitter	transmitter	NN	0
and	and	CC	0
receiver	receiver	JJ	B-NP
PLL	PLL	NNP	I-NP
's	's	POS	I-NP
(	(	-LRB-	0
phase	phase	FW	0
locked	locked	FW	0
loops	loops	FW	0
)	)	-RRB-	0
,	,	,	0
etc.	etc.	FW	0
)	)	-RRB-	0
of	of	IN	0
the	the	DT	0
communication	communication	NN	B-NP
link	link	NN	I-NP
component	component	JJ	I-NP
.	.	.	0
There	There	EX	0
have	have	VBP	0
been	been	VBN	0
numerous	numerous	JJ	B-NP
attempt	attempt	NN	I-NP
to	to	TO	0
reduce	reduce	VB	0
jitter	jitter	VBN	0
on	on	IN	0
communication	communication	NN	B-NP
link	link	NN	I-NP
to	to	TO	0
achieve	achieve	VB	0
a	a	DT	0
greater	greater	JJR	0
link	link	NN	B-NP
data	data	NN	I-NP
rate	rate	NN	I-NP
with	with	IN	0
a	a	DT	0
specified	specified	JJ	0
bit-error-rate	bit-error-rate	NN	B-NP
(	(	-LRB-	0
BER	BER	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
However	However	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
typical	typical	JJ	0
of	of	IN	0
past	past	JJ	0
efforts	efforts	NNS	0
to	to	TO	0
address	address	VB	0
the	the	DT	0
problem	problem	NN	0
of	of	IN	0
link	link	NN	B-NP
jitter	jitter	NN	I-NP
by	by	IN	0
trying	trying	VBG	0
to	to	TO	0
minimize	minimize	VB	0
the	the	DT	0
jitter	jitter	NN	B-NP
at	at	IN	0
a	a	DT	0
source	source	NN	0
of	of	IN	0
the	the	DT	0
jitter	jitter	NN	B-NP
by	by	IN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
using	using	VBG	0
better	better	JJR	0
board	board	NN	B-NP
material	material	JJ	I-NP
,	,	,	0
better	better	JJR	0
board	board	NN	0
and	and	CC	0
power	power	NN	B-NP
supply	supply	NN	I-NP
design	design	NN	I-NP
,	,	,	0
a	a	DT	0
better	better	JJR	0
clock	clock	NN	0
chip	chip	NN	0
having	having	VBG	0
lower	lower	JJR	0
clock	clock	NN	B-NP
jitter	jitter	NN	I-NP
,	,	,	0
and	and	CC	0
better	better	RB	0
designed	designed	VBN	B-NP
transmitter	transmitter	NN	I-NP
and	and	CC	0
receiver	receiver	NN	B-NP
phase	phase	NN	I-NP
locked	locked	VBN	0
loops	loops	NNS	0
(	(	-LRB-	0
PLL	PLL	NNP	B-NP
)	)	-RRB-	0
that	that	IN	0
minimize	minimize	JJ	0
on-chip	on-chip	JJ	B-NP
jitter	jitter	NN	I-NP
,	,	,	0
etc	etc	FW	0
.	.	.	0
Moreover	Moreover	RB	0
,	,	,	0
it	it	PRP	0
is	is	VBZ	0
costly	costly	JJ	0
to	to	TO	0
implement	implement	VB	0
such	such	JJ	0
improved	improved	JJ	0
materials	materials	NNS	0
and	and	CC	0
designs	designs	NNS	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
block	block	NN	0
diagram	diagram	NN	0
of	of	IN	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
circuit	circuit	NN	I-NP
;	;	:	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
a	a	DT	0
block	block	NN	0
diagram	diagram	NN	0
of	of	IN	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
apparatus	apparatus	NN	I-NP
,	,	,	0
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
hereof	hereof	NN	0
;	;	:	0
FIG.	FIG.	CD	0
3	3	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
timing	timing	NN	I-NP
diagram	diagram	NN	I-NP
,	,	,	0
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
hereof	hereof	NN	0
;	;	:	0
FIG.	FIG.	CD	0
4	4	CD	0
s	s	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
schematic	schematic	JJ	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
,	,	,	0
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
hereof	hereof	NN	0
;	;	:	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
flow	flow	NN	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
a	a	DT	0
method	method	NN	0
,	,	,	0
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
hereof	hereof	NN	0
;	;	:	0
and	and	CC	0
FIG.	FIG.	CD	0
6	6	CD	0
is	is	VBZ	0
a	a	DT	0
block	block	NN	0
diagram	diagram	NN	0
of	of	IN	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
system	system	NN	I-NP
,	,	,	0
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
hereof	hereof	NN	0
.	.	.	0
The	The	DT	0
several	several	JJ	0
embodiments	embodiments	NN	0
described	described	VBD	0
herein	herein	NNS	0
are	are	VBP	0
solely	solely	RB	0
for	for	IN	0
the	the	DT	0
purpose	purpose	NN	0
of	of	IN	0
illustration	illustration	NN	B-NP
.	.	.	0
Embodiments	Embodiments	NNP	0
may	may	MD	0
include	include	VB	0
any	any	DT	0
currently	currently	RB	0
or	or	CC	0
hereafter-known	hereafter-known	JJ	0
versions	versions	NNS	0
of	of	IN	0
the	the	DT	0
elements	elements	NNS	0
described	described	VBD	0
herein	herein	VBN	0
.	.	.	0
Therefore	Therefore	RB	0
,	,	,	0
persons	persons	JJ	0
skilled	skilled	NN	0
in	in	IN	0
the	the	DT	0
art	art	NN	0
will	will	MD	0
recognize	recognize	VB	0
from	from	IN	0
this	this	DT	0
description	description	NN	0
that	that	IN	0
other	other	JJ	0
embodiments	embodiments	NN	0
may	may	MD	0
be	be	VB	0
practiced	practiced	VBN	0
with	with	IN	0
various	various	JJ	0
modification	modification	NN	B-NP
and	and	CC	0
alterations	alterations	NN	0
.	.	.	0
FIG.	FIG.	CD	0
1	1	CD	0
is	is	VBZ	0
a	a	DT	0
block	block	NN	0
diagram	diagram	NN	0
of	of	IN	0
a	a	DT	0
receiver	receiver	NN	B-NP
circuit	circuit	NN	I-NP
,	,	,	0
generally	generally	RB	0
referenced	referenced	VBN	0
by	by	IN	0
numeral	numeral	CD	B-NP
100	100	CD	0
.	.	.	0
Receiver	Receiver	NNP	0
100	100	CD	0
may	may	MD	0
be	be	VB	0
an	an	DT	0
pci-express	pci-express	NN	B-NP
link	link	NN	I-NP
implementation	implementation	NN	I-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
PCI-Express	PCI-Express	NNP	B-NP
,	,	,	0
Gen.	Gen.	NNP	0
1	1	CD	0
rated	rated	VBN	0
at	at	IN	0
2.5	2.5	CD	0
Gb	Gb	NNP	B-NP
/	/	NNP	I-NP
s	s	VBZ	I-NP
;	;	:	0
Gen.	Gen.	NNP	0
2	2	CD	0
rated	rated	VBN	0
at	at	IN	0
5.0	5.0	NNP	0
Gb	Gb	NNP	B-NP
/	/	NNP	I-NP
s	s	VBZ	I-NP
)	)	-RRB-	0
.	.	.	0
Receiver	Receiver	NNP	0
100	100	CD	0
includes	includes	VBZ	0
a	a	DT	0
signal	signal	NN	B-NP
buffer	buffer	NN	I-NP
105	105	CD	0
,	,	,	0
which	which	WDT	0
may	may	MD	0
be	be	VB	0
an	an	DT	0
amplifier	amplifier	NN	0
or	or	CC	0
other	other	JJ	0
signal	signal	NN	B-NP
conditioner	conditioner	NN	I-NP
to	to	TO	0
amplify	amplify	VB	0
,	,	,	0
filter	filter	NN	0
,	,	,	0
or	or	CC	0
place	place	VB	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
in	in	IN	0
a	a	DT	0
condition	condition	NN	0
to	to	TO	0
facilitate	facilitate	VB	0
processing	processing	NN	0
of	of	IN	0
the	the	DT	0
signal	signal	NN	0
by	by	IN	0
the	the	DT	0
receiver	receiver	NN	0
.	.	.	0
Data	Data	NNP	0
signals	signals	NNS	0
from	from	IN	0
buffer	buffer	CD	B-NP
105	105	CD	0
are	are	VBP	0
provided	provided	VBN	0
to	to	TO	0
a	a	DT	0
sampler	sampler	JJ	0
110	110	CD	0
that	that	IN	0
samples	samples	NNS	0
or	or	CC	0
captures	captures	VBG	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
.	.	.	0
Sampler	Sampler	NNP	0
110	110	CD	0
may	may	MD	0
store	store	VB	0
sampled	sampled	VBN	B-NP
signal	signal	NN	I-NP
data	data	NN	I-NP
locally	locally	RB	0
.	.	.	0
Sampler	Sampler	NNP	0
110	110	CD	0
samples	samples	NNS	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
with	with	IN	0
4	4	CD	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
(	(	-LRB-	0
PI	PI	NNP	B-NP
)	)	-RRB-	0
output	output	NN	B-NP
clock	clock	NN	I-NP
phase	phase	NN	I-NP
signals	signals	VBZ	0
115	115	CD	0
{	{	-LRB-	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	CD	B-NP
}	}	-RRB-	0
that	that	WDT	0
are	are	VBP	0
provided	provided	VBN	0
by	by	IN	0
PI	PI	NNP	0
125	125	CD	0
.	.	.	0
Alignment	Alignment	JJ	B-NP
circuit	circuit	NN	I-NP
140	140	CD	0
receives	receives	VBZ	0
inputs	inputs	VBN	0
of	of	IN	0
four	four	CD	0
sampled	sampled	CD	0
incoming	incoming	JJ	0
data	data	NN	0
signals	signals	VBZ	0
135	135	CD	0
that	that	WDT	0
are	are	VBP	0
sampled	sampled	VBN	0
with	with	IN	0
the	the	DT	0
4	4	CD	0
PI	PI	JJ	0
output	output	NN	0
clock	clock	NN	0
phase	phase	NN	0
signals	signals	VBZ	0
115	115	CD	0
and	and	CC	0
also	also	RB	0
receives	receives	VBZ	0
an	an	DT	0
input	input	NN	0
of	of	IN	0
a	a	DT	0
PI	PI	NNP	0
clock	clock	NN	0
phase	phase	NN	0
signal	signal	NN	0
130	130	CD	0
from	from	IN	0
PI	PI	NNP	0
125	125	CD	0
.	.	.	0
Alignment	Alignment	JJ	B-NP
circuit	circuit	NN	I-NP
140	140	CD	0
operates	operates	VBZ	0
to	to	TO	0
align	align	VB	0
the	the	DT	0
sampled	sampled	JJ	0
incoming	incoming	JJ	0
data	data	NN	0
signals	signals	VBZ	0
135	135	CD	0
with	with	IN	0
the	the	DT	0
PI	PI	NNP	0
clock	clock	NN	0
phase	phase	NN	0
signal	signal	NN	0
130	130	CD	0
.	.	.	0
Alignment	Alignment	NNP	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
tracking	tracking	VBG	0
)	)	-RRB-	0
errors	errors	NNS	0
from	from	IN	0
alignment	alignment	JJ	B-NP
circuit	circuit	NN	I-NP
140	140	CD	0
are	are	VBP	0
provided	provided	VBN	0
to	to	TO	0
a	a	DT	0
proportional	proportional	JJ	B-NP
filter	filter	NN	I-NP
150	150	CD	0
.	.	.	0
Proportional	Proportional	NNP	0
filter	filter	VBD	0
150	150	CD	0
,	,	,	0
using	using	VBG	0
the	the	DT	0
errors	errors	NNS	0
generated	generated	VBN	0
by	by	IN	0
aligning	aligning	VBG	0
the	the	DT	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
four	four	CD	0
sampled	sampled	NN	0
signals	signals	VBZ	0
135	135	CD	0
with	with	IN	0
PI	PI	NNP	0
clock	clock	NN	0
phase	phase	NN	0
signal	signal	NN	0
130	130	CD	0
,	,	,	0
operates	operates	VBZ	0
to	to	TO	0
average	average	VB	0
the	the	DT	0
errors	errors	NNS	0
from	from	IN	0
alignment	alignment	JJ	B-NP
circuit	circuit	NN	I-NP
125	125	CD	0
to	to	TO	0
form	form	VB	0
a	a	DT	0
control	control	NN	B-NP
signal	signal	NN	I-NP
155	155	CD	0
.	.	.	0
Control	Control	NN	B-NP
signal	signal	NN	I-NP
155	155	CD	0
is	is	VBZ	0
received	received	VBN	0
by	by	IN	0
PI	PI	NNP	0
125	125	CD	0
and	and	CC	0
provides	provides	VBZ	0
an	an	DT	0
indication	indication	NN	0
of	of	IN	0
whether	whether	IN	0
the	the	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
4	4	CD	0
phase	phase	NN	0
output	output	NN	0
clocks	clocks	NNS	0
of	of	IN	0
sampler	sampler	CD	0
110	110	CD	0
should	should	MD	0
be	be	VB	0
advanced	advanced	VBN	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
lead	lead	NN	0
)	)	-RRB-	0
or	or	CC	0
delayed	delayed	VBN	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
lag	lag	NN	0
)	)	-RRB-	0
so	so	RB	0
that	that	IN	0
receiver	receiver	CD	0
100	100	CD	0
is	is	VBZ	0
synchronized	synchronized	VBN	0
with	with	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
.	.	.	0
A	A	DT	0
serial	serial	JJ	0
input	input	NN	B-NP
parallel	parallel	NN	I-NP
output	output	NN	I-NP
(	(	-LRB-	0
PISO	PISO	NNP	B-NP
)	)	-RRB-	0
converter	converter	NN	0
145	145	CD	0
provides	provides	VBZ	0
recovered	recovered	VBN	0
synchronized	synchronized	JJ	0
data	data	NNS	0
as	as	IN	0
an	an	DT	0
output	output	NN	B-NP
thereof	thereof	NN	0
.	.	.	0
Operationally	Operationally	RB	0
,	,	,	0
the	the	DT	0
phases	phases	NNS	0
{	{	-LRB-	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	CD	B-NP
}	}	-RRB-	0
of	of	IN	0
the	the	DT	0
4	4	CD	0
PI	PI	JJ	0
output	output	NN	0
clock	clock	NN	0
phase	phase	NN	0
signals	signals	NNS	0
are	are	VBP	0
adaptively	adaptively	VBN	0
adjusted	adjusted	VBN	0
with	with	IN	0
respect	respect	NN	0
to	to	TO	0
the	the	DT	0
fixed	fixed	JJ	0
input	input	NN	B-NP
reference	reference	NN	I-NP
clock	clock	NN	I-NP
120	120	CD	0
{	{	-LRB-	0
ck1	ck1	NNP	B-NP
,	,	,	0
ck2	ck2	NNP	B-NP
,	,	,	0
ck3	ck3	NNP	B-NP
,	,	,	0
ck4	ck4	CD	B-NP
}	}	-RRB-	0
such	such	JJ	0
that	that	IN	0
ph1	ph1	NNP	B-NP
and	and	CC	0
ph3	ph3	RB	0
track	track	VB	0
a	a	DT	0
center	center	NN	0
of	of	IN	0
an	an	DT	0
eye	eye	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
and	and	CC	0
ph2	ph2	NNP	B-NP
and	and	CC	0
ph4	ph4	RB	0
track	track	VB	0
the	the	DT	0
transition	transition	NN	B-NP
point	point	NN	I-NP
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
.	.	.	0
Receiver	Receiver	NNP	0
100	100	CD	0
may	may	MD	0
reduce	reduce	VB	0
jitter	jitter	VBN	0
in	in	IN	0
a	a	DT	0
communication	communication	NN	B-NP
link	link	NN	I-NP
operating	operating	NN	I-NP
at	at	IN	0
frequencies	frequencies	NN	0
in	in	IN	0
the	the	DT	0
range	range	NN	0
of	of	IN	0
about	about	IN	0
2.5	2.5	CD	0
Gb	Gb	NNP	B-NP
/	/	NNP	I-NP
s	s	VBZ	I-NP
.	.	.	0
However	However	RB	0
,	,	,	0
receiver	receiver	CD	0
100	100	CD	0
and	and	CC	0
the	the	DT	0
methods	methods	NNS	0
used	used	VBD	0
thereby	thereby	RB	0
to	to	TO	0
reduce	reduce	VB	0
communication	communication	JJ	B-NP
link	link	NN	I-NP
jitter	jitter	NN	I-NP
,	,	,	0
may	may	MD	0
be	be	VB	0
limited	limited	VBN	0
at	at	IN	0
higher	higher	JJR	0
frequencies	frequencies	NNS	0
and	and	CC	0
may	may	MD	0
effectively	effectively	RB	0
be	be	VB	0
limited	limited	VBN	0
in	in	IN	0
a	a	DT	0
range	range	NN	0
of	of	IN	0
about	about	RB	0
(	(	-LRB-	0
3-5	3-5	NNP	0
)	)	-RRB-	0
Mhz	Mhz	NNP	B-NP
.	.	.	0
The	The	DT	0
limited	limited	JJ	0
bandwidth	bandwidth	NN	B-NP
is	is	VBZ	0
due	due	JJ	0
,	,	,	0
at	at	IN	0
least	least	JJS	0
in	in	IN	0
part	part	NN	0
,	,	,	0
to	to	TO	0
the	the	DT	0
averaging	averaging	JJ	0
operations	operations	NNS	0
of	of	IN	0
a	a	DT	0
large	large	JJ	0
number	number	NN	0
of	of	IN	0
errors	errors	NNS	0
processed	processed	VBN	0
by	by	IN	0
proportional	proportional	CD	B-NP
filter	filter	CD	I-NP
150	150	CD	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
the	the	DT	0
accuracy	accuracy	NN	B-NP
of	of	IN	0
receiver	receiver	CD	0
100	100	CD	0
may	may	MD	0
be	be	VB	0
compromised	compromised	VBN	0
due	due	JJ	0
to	to	TO	0
relatively	relatively	RB	0
large	large	JJ	0
dithering	dithering	NN	0
that	that	WDT	0
may	may	MD	0
be	be	VB	0
caused	caused	VBN	0
by	by	IN	0
high	high	JJ	0
latency	latency	JJ	B-NP
period	period	NN	I-NP
in	in	IN	0
the	the	DT	0
proportional	proportional	JJ	B-NP
filtering	filtering	JJ	I-NP
operation	operation	NN	I-NP
of	of	IN	0
receiver	receiver	CD	0
100	100	CD	0
.	.	.	0
The	The	DT	0
limited	limited	JJ	0
achievable	achievable	JJ	0
bandwidth	bandwidth	NN	B-NP
and	and	CC	0
high	high	JJ	0
latency	latency	NN	B-NP
of	of	IN	0
receiver	receiver	CD	0
100	100	CD	0
may	may	MD	0
reduce	reduce	VB	0
an	an	DT	0
efficiency	efficiency	NN	0
and	and	CC	0
/	/	NNP	0
or	or	CC	0
effectiveness	effectiveness	NN	0
of	of	IN	0
the	the	DT	0
receiver	receiver	NN	0
at	at	IN	0
higher	higher	JJR	0
frequencies	frequencies	NNS	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
above	above	IN	0
about	about	IN	0
3	3	CD	0
Mhz	Mhz	NNP	B-NP
)	)	-RRB-	0
.	.	.	0
FIG.	FIG.	CD	0
2	2	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
block	block	NN	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
200	200	CD	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
Receiver	Receiver	NNP	0
200	200	CD	0
includes	includes	VBZ	0
a	a	DT	0
signal	signal	NN	B-NP
buffer	buffer	NN	I-NP
205	205	CD	0
that	that	WDT	0
may	may	MD	0
be	be	VB	0
an	an	DT	0
amplifier	amplifier	NN	0
,	,	,	0
signal	signal	NN	B-NP
conditioner	conditioner	NN	I-NP
,	,	,	0
or	or	CC	0
filter	filter	JJ	0
to	to	TO	0
amplify	amplify	VB	0
,	,	,	0
filter	filter	NN	0
,	,	,	0
or	or	CC	0
place	place	VB	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
in	in	IN	0
a	a	DT	0
condition	condition	NN	0
to	to	TO	0
facilitate	facilitate	VB	0
further	further	JJ	0
processing	processing	NN	0
of	of	IN	0
the	the	DT	0
signal	signal	NN	0
by	by	IN	0
apparatus	apparatus	CD	B-NP
200	200	CD	0
.	.	.	0
Data	Data	NNP	0
signals	signals	NNS	0
from	from	IN	0
buffer	buffer	CD	B-NP
205	205	CD	0
are	are	VBP	0
provided	provided	VBN	0
to	to	TO	0
a	a	DT	0
sampler	sampler	JJ	0
210	210	CD	0
that	that	IN	0
samples	samples	NNS	0
or	or	CC	0
captures	captures	VBG	0
a	a	DT	0
portion	portion	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
.	.	.	0
Sampler	Sampler	NNP	0
210	210	CD	0
samples	samples	NNS	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signals	signals	VBZ	0
using	using	VBG	0
4	4	CD	0
PI	PI	JJ	0
output	output	NN	0
clock	clock	NN	0
phase	phase	NN	0
signals	signals	VBZ	0
215	215	CD	0
{	{	-LRB-	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	CD	B-NP
}	}	-RRB-	0
from	from	IN	0
PI	PI	NNP	0
225	225	CD	0
.	.	.	0
PI	PI	NNP	0
225	225	CD	0
derives	derives	VBZ	0
the	the	DT	0
4	4	CD	0
PI	PI	JJ	0
output	output	NN	0
clock	clock	NN	0
phase	phase	NN	0
signals	signals	NNS	0
from	from	IN	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
signals	signals	VBZ	0
220	220	CD	0
.	.	.	0
There	There	EX	0
may	may	MD	0
be	be	VB	0
about	about	IN	0
a	a	DT	0
difference	difference	NN	0
of	of	IN	0
about	about	IN	0
90	90	CD	0
between	between	IN	0
the	the	DT	0
4	4	CD	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
output	output	NN	B-NP
clock	clock	NN	I-NP
.	.	.	0
Sampler	Sampler	NNP	0
210	210	CD	0
may	may	MD	0
store	store	VB	0
sampled	sampled	VBN	B-NP
signal	signal	NN	I-NP
data	data	NN	I-NP
locally	locally	RB	0
.	.	.	0
Sampler	Sampler	NNP	0
210	210	CD	0
samples	samples	NNS	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
with	with	IN	0
a	a	DT	0
4-phase	4-phase	JJ	0
clock	clock	NN	0
signal	signal	NN	0
115	115	CD	0
{	{	-LRB-	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	CD	B-NP
}	}	-RRB-	0
that	that	WDT	0
is	is	VBZ	0
provided	provided	VBN	0
by	by	IN	0
a	a	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
(	(	-LRB-	0
PI	PI	NNP	B-NP
)	)	-RRB-	0
125	125	CD	0
.	.	.	0
Sampler	Sampler	NNP	0
210	210	CD	0
operates	operates	VBZ	0
to	to	TO	0
track	track	VB	0
a	a	DT	0
center	center	NN	0
of	of	IN	0
an	an	DT	0
eye	eye	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
using	using	VBG	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
ph1	ph1	NNP	B-NP
and	and	CC	0
ph3	ph3	CD	B-NP
of	of	IN	0
the	the	DT	0
4-phase	4-phase	JJ	0
clock	clock	NN	0
signal	signal	NN	0
215	215	CD	0
and	and	CC	0
provides	provides	VBZ	0
indication	indication	NN	B-NP
signal	signal	JJ	I-NP
of	of	IN	0
such	such	JJ	0
tracking	tracking	NN	0
(	(	-LRB-	0
230	230	CD	0
)	)	-RRB-	0
.	.	.	0
Sampler	Sampler	NNP	0
210	210	CD	0
operates	operates	VBZ	0
to	to	TO	0
track	track	VB	0
a	a	DT	0
transition	transition	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
using	using	VBG	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
ph2	ph2	NNP	B-NP
and	and	CC	0
ph4	ph4	CD	B-NP
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
and	and	CC	0
provides	provides	VBZ	0
indication	indication	NN	B-NP
signal	signal	JJ	I-NP
of	of	IN	0
such	such	JJ	0
tracking	tracking	NN	0
(	(	-LRB-	0
230	230	CD	0
)	)	-RRB-	0
.	.	.	0
A	A	DT	0
fast	fast	JJ	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
(	(	-LRB-	0
DRC	DRC	NNP	B-NP
)	)	-RRB-	0
logic	logic	NN	B-NP
device	device	NN	I-NP
235	235	CD	0
receives	receives	VBZ	0
tracking	tracking	VBG	B-NP
indication	indication	NN	I-NP
signals	signals	VBZ	0
230	230	CD	0
as	as	IN	0
inputs	inputs	NNS	0
from	from	IN	0
sampler	sampler	CD	0
210	210	CD	0
.	.	.	0
Based	Based	VBN	0
on	on	IN	0
the	the	DT	0
received	received	VBN	0
tracking	tracking	VBG	B-NP
indication	indication	NN	I-NP
signal	signal	JJ	I-NP
,	,	,	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
235	235	CD	0
determines	determines	JJ	0
phase	phase	NN	0
control	control	NN	0
signals	signals	VBZ	0
240	240	CD	0
that	that	WDT	0
are	are	VBP	0
input	input	VBN	0
to	to	TO	0
PI	PI	NNP	0
225	225	CD	0
.	.	.	0
Phase	Phase	NN	0
control	control	NN	0
signals	signals	VBZ	0
240	240	CD	0
provided	provided	VBN	0
to	to	TO	0
PI	PI	NNP	0
225	225	CD	0
may	may	MD	0
be	be	VB	0
determined	determined	VBN	0
by	by	IN	0
a	a	DT	0
combination	combination	NN	0
of	of	IN	0
logic	logic	NN	B-NP
circuit	circuit	NN	I-NP
.	.	.	0
Phase	Phase	NN	0
control	control	NN	0
signals	signals	VBZ	0
240	240	CD	0
are	are	VBP	0
used	used	VBN	0
by	by	IN	0
PI	PI	NNP	0
225	225	CD	0
to	to	TO	0
adjust	adjust	VB	0
the	the	DT	0
PI	PI	NNP	0
clock	clock	NN	0
phases	phases	NNS	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
,	,	,	0
phase	phase	NN	0
control	control	NN	0
signals	signals	VBZ	0
240	240	CD	0
are	are	VBP	0
used	used	VBN	0
to	to	TO	0
adjust	adjust	VB	0
the	the	DT	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
PI	PI	NNP	0
output	output	NN	0
clocks	clocks	NNS	0
by	by	IN	0
either	either	DT	0
advancing	advancing	NN	0
,	,	,	0
retarding	retarding	NN	0
,	,	,	0
or	or	CC	0
making	making	VBG	0
no	no	DT	0
adjustments	adjustments	NNS	0
to	to	TO	0
the	the	DT	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
PI	PI	NNP	0
output	output	NN	0
clocks	clocks	NNS	0
.	.	.	0
It	It	PRP	0
can	can	MD	0
be	be	VB	0
seen	seen	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
2	2	CD	0
that	that	IN	0
DRC	DRC	NNP	B-NP
device	device	NN	I-NP
235	235	CD	0
does	does	VBZ	0
not	not	RB	0
have	have	VB	0
a	a	DT	0
direct	direct	JJ	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
input	input	NN	I-NP
thereto	thereto	NN	0
.	.	.	0
DRC	DRC	NNP	B-NP
device	device	NN	I-NP
235	235	CD	0
effectively	effectively	RB	0
makes	makes	VBZ	0
a	a	DT	0
determination	determination	NN	B-NP
regarding	regarding	VBG	0
the	the	DT	0
type	type	NN	0
of	of	IN	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
240	240	CD	0
to	to	TO	0
provide	provide	VB	0
to	to	TO	0
PI	PI	NNP	0
225	225	CD	0
based	based	VBN	0
on	on	IN	0
timing	timing	NN	0
factors	factors	NNS	0
derived	derived	VBN	0
from	from	IN	0
tracking	tracking	VBG	B-NP
indication	indication	NN	I-NP
signals	signals	VBZ	0
230	230	CD	0
of	of	IN	0
the	the	DT	0
sampled	sampled	JJ	0
incoming	incoming	JJ	0
signal	signal	NN	B-NP
data	data	NN	I-NP
.	.	.	0
DRC	DRC	NNP	B-NP
device	device	NN	I-NP
235	235	CD	0
does	does	VBZ	0
not	not	RB	0
attempt	attempt	VB	0
to	to	TO	0
align	align	VB	0
the	the	DT	0
sampled	sampled	JJ	0
incoming	incoming	JJ	0
signal	signal	NN	0
to	to	TO	0
a	a	DT	0
separate	separate	JJ	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
signal	signal	NN	I-NP
.	.	.	0
DRC	DRC	NNP	B-NP
device	device	NN	I-NP
235	235	CD	0
reduces	reduces	VBZ	0
the	the	DT	0
variation	variation	NN	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
jitter	jitter	CD	B-NP
)	)	-RRB-	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
signal	signal	NN	0
by	by	IN	0
making	making	VBG	B-NP
determination	determination	NN	I-NP
based	based	VBN	0
on	on	IN	0
multiples	multiples	NNS	0
of	of	IN	0
the	the	DT	0
sampled	sampled	JJ	0
incoming	incoming	JJ	0
signal	signal	NN	B-NP
data	data	NN	I-NP
.	.	.	0
FIG.	FIG.	CD	0
3	3	CD	0
provides	provides	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
timing	timing	NN	I-NP
diagram	diagram	VBD	I-NP
300	300	CD	0
for	for	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
and	and	CC	0
method	method	NN	0
,	,	,	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
As	As	RB	0
shown	shown	VBN	0
,	,	,	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
305	305	CD	0
is	is	VBZ	0
sampled	sampled	VBN	0
by	by	IN	0
4	4	CD	0
PI	PI	JJ	0
output	output	NN	0
clock	clock	NN	0
phases	phases	NNS	0
{	{	-LRB-	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	CD	B-NP
}	}	-RRB-	0
.	.	.	0
The	The	DT	0
sampling	sampling	JJ	0
period	period	NN	0
or	or	CC	0
unit	unit	NN	B-NP
interval	interval	NN	I-NP
(	(	-LRB-	0
U1	U1	NNP	0
)	)	-RRB-	0
for	for	IN	0
the	the	DT	0
illustrated	illustrated	JJ	0
example	example	NN	0
is	is	VBZ	0
400	400	CD	0
picosecond	picosecond	NN	B-NP
(	(	-LRB-	0
ps	ps	LS	B-NP
)	)	-RRB-	0
.	.	.	0
As	As	IN	0
illustrated	illustrated	NN	0
,	,	,	0
a	a	DT	0
first	first	JJ	0
triplet	triplet	NN	0
or	or	CC	0
set	set	VBN	0
of	of	IN	0
data	data	NNS	0
sampled	sampled	VBN	0
by	by	IN	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
and	and	CC	0
ph3	ph3	NNP	B-NP
is	is	VBZ	0
used	used	VBN	0
to	to	TO	0
check	check	VB	0
an	an	DT	0
alignment	alignment	NN	0
of	of	IN	0
ph2	ph2	CD	B-NP
to	to	TO	0
a	a	DT	0
transition	transition	NN	0
between	between	IN	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N	N	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
.	.	.	0
A	A	DT	0
second	second	JJ	0
triplet	triplet	NN	0
or	or	CC	0
set	set	VBN	0
of	of	IN	0
data	data	NNS	0
sampled	sampled	VBN	0
by	by	IN	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	NNP	B-NP
,	,	,	0
and	and	CC	0
ph1	ph1	NNP	B-NP
is	is	VBZ	0
used	used	VBN	0
to	to	TO	0
check	check	VB	0
an	an	DT	0
alignment	alignment	NN	0
of	of	IN	0
ph4	ph4	CD	B-NP
to	to	TO	0
a	a	DT	0
transition	transition	NN	0
between	between	IN	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+2	N+2	NNP	I-NP
)	)	-RRB-	I-NP
.	.	.	0
The	The	DT	0
processing	processing	NN	0
of	of	IN	0
the	the	DT	0
first	first	JJ	0
triplet	triplet	NN	0
of	of	IN	0
data	data	NNS	0
sampled	sampled	VBN	0
by	by	IN	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
and	and	CC	0
ph3	ph3	NNP	B-NP
is	is	VBZ	0
done	done	VBN	0
at	at	IN	0
time	time	NN	0
320	320	CD	0
and	and	CC	0
the	the	DT	0
processing	processing	NN	0
of	of	IN	0
the	the	DT	0
second	second	JJ	0
triplet	triplet	NN	0
of	of	IN	0
data	data	NNS	0
sampled	sampled	VBN	0
by	by	IN	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	NNP	B-NP
,	,	,	0
and	and	CC	0
ph1	ph1	NNP	B-NP
is	is	VBZ	0
done	done	VBN	0
at	at	IN	0
time	time	NN	0
325	325	CD	0
.	.	.	0
Also	Also	RB	0
,	,	,	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
235	235	CD	0
may	may	MD	0
provide	provide	VB	0
the	the	DT	0
phase	phase	NN	0
control	control	NN	0
signals	signals	NNS	0
to	to	TO	0
the	the	DT	0
PI	PI	NNP	0
at	at	IN	0
time	time	NN	0
325	325	CD	0
.	.	.	0
The	The	DT	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
may	may	MD	0
provide	provide	VB	0
the	the	DT	0
phase	phase	NN	0
control	control	NN	0
signals	signals	NNS	0
to	to	TO	0
the	the	DT	0
PI	PI	NNP	0
at	at	IN	0
time	time	NN	0
325	325	CD	0
since	since	IN	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
the	the	DT	0
logic	logic	NN	B-NP
used	used	VBN	0
to	to	TO	0
make	make	VB	0
a	a	DT	0
determination	determination	NN	B-NP
is	is	VBZ	0
relatively	relatively	RB	0
uncomplicated	uncomplicated	JJ	0
.	.	.	0
Factors	Factors	NNS	0
such	such	JJ	0
as	as	IN	0
the	the	DT	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
not	not	RB	0
attempting	attempting	VBG	0
to	to	TO	0
align	align	VB	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
synchronize	synchronize	CD	0
)	)	-RRB-	0
sampled	sampled	JJ	0
data	data	NN	0
bits	bits	NNS	0
with	with	IN	0
a	a	DT	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
and	and	CC	0
the	the	DT	0
shortcomings	shortcomings	JJ	0
thereof	thereof	NNS	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
latency	latency	JJ	B-NP
issue	issue	NN	I-NP
)	)	-RRB-	0
may	may	MD	0
also	also	RB	0
facilitate	facilitate	VB	0
relatively	relatively	RB	0
fast	fast	JJ	0
processing	processing	NN	0
of	of	IN	0
the	the	DT	0
sampled	sampled	JJ	0
signal	signal	NN	B-NP
data	data	NN	I-NP
.	.	.	0
Thus	Thus	RB	0
,	,	,	0
in	in	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
,	,	,	0
a	a	DT	0
sampling	sampling	JJ	0
decision	decision	NN	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
to	to	TO	0
advance	advance	VB	0
,	,	,	0
to	to	TO	0
retard	retard	VB	0
,	,	,	0
or	or	CC	0
not	not	RB	0
to	to	TO	0
adjust	adjust	VB	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
PI	PI	NNP	0
output	output	NN	0
clock	clock	NN	0
signals	signals	NNS	0
)	)	-RRB-	0
and	and	CC	0
updating	updating	VBG	0
of	of	IN	0
the	the	DT	0
control	control	NN	B-NP
signal	signal	NN	I-NP
to	to	TO	0
the	the	DT	0
PI	PI	NNP	0
may	may	MD	0
be	be	VB	0
made	made	VBN	0
in	in	IN	0
a	a	DT	0
single	single	JJ	0
sampling	sampling	JJ	0
period	period	NN	0
315	315	CD	0
as	as	IN	0
shown	shown	VBN	0
in	in	IN	0
FIG.	FIG.	CD	0
3	3	CD	0
.	.	.	0
The	The	DT	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
operates	operates	VBZ	0
directly	directly	RB	0
from	from	IN	0
the	the	DT	0
output	output	NN	B-NP
clock	clock	NN	I-NP
of	of	IN	0
the	the	DT	0
PI	PI	NNP	0
,	,	,	0
at	at	IN	0
about	about	IN	0
a	a	DT	0
rate	rate	NN	B-NP
half	half	NN	I-NP
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
.	.	.	0
FIG.	FIG.	CD	0
4	4	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
implementation	implementation	NN	I-NP
of	of	IN	0
an	an	DT	0
apparatus	apparatus	NN	B-NP
400	400	CD	0
including	including	VBG	0
a	a	DT	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
Apparatus	Apparatus	NNP	B-NP
400	400	CD	0
includes	includes	VBZ	0
a	a	DT	0
sampler	sampler	JJ	0
405	405	CD	0
that	that	IN	0
samples	samples	NNS	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
with	with	IN	0
a	a	DT	0
4	4	CD	0
PI	PI	JJ	0
output	output	NN	0
clock	clock	NN	0
phase	phase	NN	0
signals	signals	VBZ	0
410	410	CD	0
(	(	-LRB-	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	CD	B-NP
}	}	-RRB-	0
that	that	WDT	0
are	are	VBP	0
provided	provided	VBN	0
by	by	IN	0
a	a	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
(	(	-LRB-	0
PI	PI	NNP	B-NP
)	)	-RRB-	0
415	415	CD	0
.	.	.	0
PI	PI	NNP	0
415	415	CD	0
derives	derives	VBZ	0
the	the	DT	0
4	4	CD	0
PI	PI	JJ	0
output	output	NN	0
clock	clock	NN	0
phase	phase	NN	0
signals	signals	NNS	0
from	from	IN	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
signals	signals	VBZ	0
420	420	CD	0
input	input	NN	0
thereto	thereto	NN	0
.	.	.	0
Sampler	Sampler	NNP	0
405	405	CD	0
tracks	tracks	NNS	0
a	a	DT	0
center	center	NN	0
of	of	IN	0
an	an	DT	0
eye	eye	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
using	using	VBG	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
ph1	ph1	NNP	B-NP
and	and	CC	0
ph3	ph3	CD	B-NP
of	of	IN	0
the	the	DT	0
4	4	CD	0
PI	PI	JJ	0
output	output	NN	0
clock	clock	NN	0
phase	phase	NN	0
signals	signals	VBZ	0
410	410	CD	0
and	and	CC	0
provides	provides	VBZ	0
indication	indication	NN	B-NP
signal	signal	JJ	I-NP
of	of	IN	0
such	such	JJ	0
tracking	tracking	NN	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
D1	D1	NNP	0
,	,	,	0
D2	D2	CD	0
)	)	-RRB-	0
.	.	.	0
Sampler	Sampler	NNP	0
405	405	CD	0
tracks	tracks	NNS	0
a	a	DT	0
transition	transition	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
using	using	VBG	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
ph2	ph2	NNP	B-NP
and	and	CC	0
ph4	ph4	CD	B-NP
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
and	and	CC	0
provides	provides	VBZ	0
indication	indication	NN	B-NP
signal	signal	JJ	I-NP
of	of	IN	0
such	such	JJ	0
tracking	tracking	NN	0
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
E1	E1	NNP	0
,	,	,	0
E2	E2	CD	0
)	)	-RRB-	0
.	.	.	0
A	A	DT	0
fast	fast	JJ	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
(	(	-LRB-	0
DRC	DRC	NNP	B-NP
)	)	-RRB-	0
logic	logic	NN	B-NP
device	device	NN	I-NP
425	425	CD	0
receives	receives	VBZ	0
as	as	RB	0
inputs	inputs	VB	0
the	the	DT	0
tracking	tracking	NN	B-NP
indication	indication	NN	I-NP
signal	signal	JJ	I-NP
(	(	-LRB-	0
e.g.	e.g.	NNP	0
,	,	,	0
D1	D1	NNP	0
,	,	,	0
D2	D2	NNP	0
,	,	,	0
E1	E1	NNP	0
,	,	,	0
E2	E2	CD	0
)	)	-RRB-	0
from	from	IN	0
sampler	sampler	CD	0
405	405	CD	0
.	.	.	0
Based	Based	VBN	0
on	on	IN	0
the	the	DT	0
received	received	VBN	0
tracking	tracking	VBG	B-NP
indication	indication	NN	I-NP
signal	signal	JJ	I-NP
,	,	,	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
420	420	CD	0
determines	determines	JJ	0
phase	phase	NN	0
control	control	NN	0
signals	signals	VBZ	0
430	430	CD	0
that	that	WDT	0
are	are	VBP	0
provided	provided	VBN	0
as	as	IN	0
control	control	NN	B-NP
signal	signal	NN	I-NP
input	input	NN	I-NP
to	to	TO	0
PI	PI	NNP	0
415	415	CD	0
.	.	.	0
Phase	Phase	NN	0
control	control	NN	0
signals	signals	VBZ	0
430	430	CD	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
R	R	NNP	0
and	and	CC	0
L	L	NNP	0
)	)	-RRB-	0
may	may	MD	0
be	be	VB	0
determined	determined	VBN	0
by	by	IN	0
the	the	DT	0
exemplary	exemplary	JJ	B-NP
logic	logic	NN	I-NP
circuit	circuit	NN	I-NP
shown	shown	VBN	0
or	or	CC	0
other	other	JJ	0
circuitry	circuitry	NN	B-NP
.	.	.	0
The	The	DT	0
phase	phase	NN	0
control	control	NN	0
signals	signals	VBZ	0
430	430	CD	0
are	are	VBP	0
used	used	VBN	0
to	to	TO	0
adjust	adjust	VB	0
the	the	DT	0
PI	PI	NNP	0
output	output	NN	0
clock	clock	NN	0
phases	phases	NNS	0
by	by	IN	0
providing	providing	VBG	0
an	an	DT	0
indication	indication	NN	0
to	to	TO	0
adjust	adjust	VB	0
the	the	DT	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
PI	PI	NNP	0
output	output	NN	0
clocks	clocks	NNS	0
by	by	IN	0
either	either	DT	0
advancing	advancing	NN	0
,	,	,	0
retarding	retarding	NN	0
,	,	,	0
or	or	CC	0
making	making	VBG	0
no	no	DT	0
adjustments	adjustments	NNS	0
to	to	TO	0
the	the	DT	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
PI	PI	NNP	0
output	output	NN	0
clocks	clocks	NNS	0
.	.	.	0
A	A	DT	0
SIPO	SIPO	NNP	B-NP
converter	converter	VBD	0
435	435	CD	0
connected	connected	VBN	0
to	to	TO	0
sampler	sampler	CD	0
405	405	CD	0
output	output	NN	B-NP
recovered	recovered	VBD	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
synchronized	synchronized	VBN	0
)	)	-RRB-	0
data	data	NNS	0
.	.	.	0
Referring	Referring	VBG	0
again	again	RB	0
to	to	TO	0
FIG.	FIG.	CD	0
3	3	CD	0
,	,	,	0
the	the	DT	0
first	first	JJ	0
triplet	triplet	NN	0
of	of	IN	0
data	data	NNS	0
sampled	sampled	VBN	0
by	by	IN	0
ph1	ph1	NNP	B-NP
,	,	,	0
ph2	ph2	NNP	B-NP
,	,	,	0
and	and	CC	0
ph3	ph3	NNP	B-NP
is	is	VBZ	0
used	used	VBN	0
to	to	TO	0
check	check	VB	0
the	the	DT	0
alignment	alignment	NN	0
of	of	IN	0
ph2	ph2	CD	B-NP
to	to	TO	0
the	the	DT	0
transition	transition	NN	0
between	between	IN	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N	N	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
bit-	bit-	NNP	B-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
.	.	.	0
A	A	DT	0
PI	PI	NNP	B-NP
phase	phase	NN	I-NP
shift	shift	NN	I-NP
output	output	NN	I-NP
indicator	indicator	NN	I-NP
is	is	VBZ	0
set	set	VBN	0
to	to	TO	0
(	(	-LRB-	0
R1=1	R1=1	NNP	0
,	,	,	0
L1=0	L1=0	CD	0
)	)	-RRB-	0
,	,	,	0
(	(	-LRB-	0
R1=0	R1=0	NNP	0
,	,	,	0
L1=1	L1=1	CD	0
)	)	-RRB-	0
or	or	CC	0
(	(	-LRB-	0
R1=0	R1=0	NNP	0
,	,	,	0
L1=0	L1=0	CD	0
)	)	-RRB-	0
and	and	CC	0
latched	latched	VBN	0
at	at	IN	0
Ph2	Ph2	CD	B-NP
if	if	IN	0
ph2	ph2	CD	B-NP
lead	lead	NN	I-NP
,	,	,	0
lags	lags	NN	0
or	or	CC	0
there	there	EX	0
is	is	VBZ	0
no	no	DT	0
transition	transition	NN	B-NP
detection	detection	NN	I-NP
between	between	IN	0
Bit-N	Bit-N	JJ	B-NP
and	and	CC	0
Bit-	Bit-	NNP	B-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
occurs	occurs	VBZ	0
,	,	,	0
respectively	respectively	RB	0
.	.	.	0
Similarly	Similarly	RB	0
,	,	,	0
the	the	DT	0
data	data	NN	0
triplet	triplet	NN	0
of	of	IN	0
ph3	ph3	NNP	B-NP
,	,	,	0
ph4	ph4	NNP	B-NP
,	,	,	0
and	and	CC	0
ph1	ph1	NNP	B-NP
is	is	VBZ	0
used	used	VBN	0
to	to	TO	0
check	check	VB	0
the	the	DT	0
alignment	alignment	NN	0
of	of	IN	0
ph4	ph4	CD	B-NP
to	to	TO	0
the	the	DT	0
next	next	JJ	0
transition	transition	NN	0
between	between	IN	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
bit-	bit-	NNP	B-NP
(	(	-LRB-	I-NP
N+2	N+2	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
to	to	TO	0
set	set	VB	0
indicator	indicator	NN	0
{	{	-LRB-	0
R2	R2	NNP	0
,	,	,	0
L2	L2	CD	0
}	}	-RRB-	0
.	.	.	0
The	The	DT	0
two	two	CD	0
indicators	indicators	NNS	0
(	(	-LRB-	0
i.e.	i.e.	FW	0
,	,	,	0
R1	R1	NNP	0
,	,	,	0
L1	L1	NNP	0
and	and	CC	0
R2	R2	NNP	0
,	,	,	0
L2	L2	CD	0
)	)	-RRB-	0
are	are	VBP	0
combined	combined	VBN	0
to	to	TO	0
determine	determine	VB	0
how	how	WRB	0
to	to	TO	0
adjust	adjust	VB	0
the	the	DT	0
PI	PI	NNP	0
output	output	NN	0
phases	phases	NNS	0
.	.	.	0
An	An	DT	0
example	example	NN	0
of	of	IN	0
a	a	DT	0
logic	logic	NN	0
table	table	NN	0
,	,	,	0
Table	Table	NNP	0
1	1	CD	0
,	,	,	0
is	is	VBZ	0
provided	provided	VBN	0
herein	herein	VBN	0
below	below	IN	0
to	to	TO	0
illustrate	illustrate	VB	0
the	the	DT	0
efficient	efficient	JJ	0
logic	logic	NN	0
that	that	WDT	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
methods	methods	NNS	0
,	,	,	0
systems	systems	NNS	0
and	and	CC	0
apparatuses	apparatuses	JJ	0
herein	herein	NN	0
.	.	.	0
In	In	IN	0
the	the	DT	0
table	table	NN	0
,	,	,	0
an	an	DT	0
X	X	NN	0
indicates	indicates	VBZ	0
a	a	DT	0
do	do	VBP	0
not	not	RB	0
car	car	NN	0
value	value	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
(	(	-LRB-	0
R=1	R=1	NNP	0
,	,	,	0
L=0	L=0	CD	0
)	)	-RRB-	0
,	,	,	0
(	(	-LRB-	0
R=0	R=0	NNP	0
,	,	,	0
L=1	L=1	CD	0
)	)	-RRB-	0
and	and	CC	0
(	(	-LRB-	0
R=0	R=0	NNP	0
,	,	,	0
L=0	L=0	CD	0
)	)	-RRB-	0
represent	represent	VBP	0
phase	phase	JJ	0
control	control	NN	0
signals	signals	NNS	0
to	to	TO	0
retard	retard	VB	0
,	,	,	0
advance	advance	NN	0
,	,	,	0
or	or	CC	0
not	not	RB	0
adjusted	adjusted	VBN	0
,	,	,	0
respectively	respectively	RB	0
,	,	,	0
during	during	IN	0
updating	updating	VBG	0
of	of	IN	0
the	the	DT	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
PI	PI	NNP	0
's	's	POS	0
output	output	NN	0
clocks	clocks	NNS	0
.	.	.	0
TABLE	TABLE	NN	0
1	1	CD	0
R1	R1	CD	0
L1	L1	CD	0
R2	R2	CD	0
L2	L2	CD	0
R	R	NNP	0
L	L	NNP	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
1	1	CD	0
1	1	CD	0
X	X	NNP	0
X	X	NNP	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
1	1	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
1	1	CD	0
1	1	CD	0
1	1	CD	0
X	X	NNP	0
X	X	NNP	0
1	1	CD	0
0	0	CD	0
0	0	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
0	0	CD	0
1	1	CD	0
X	X	NNP	0
X	X	NNP	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
1	1	CD	0
X	X	NNP	0
X	X	NNP	0
1	1	CD	0
1	1	CD	0
0	0	CD	0
0	0	CD	0
X	X	NNP	0
X	X	NNP	0
1	1	CD	0
1	1	CD	0
0	0	CD	0
1	1	CD	0
X	X	NNP	0
X	X	NNP	0
1	1	CD	0
1	1	CD	0
1	1	CD	0
0	0	CD	0
X	X	NNP	0
X	X	NNP	0
1	1	CD	0
1	1	CD	0
1	1	CD	0
1	1	CD	0
X	X	NNP	0
X	X	NNP	0
FIG.	FIG.	CD	0
5	5	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
flow	flow	NN	I-NP
diagram	diagram	NN	I-NP
of	of	IN	0
a	a	DT	0
method	method	NN	0
in	in	IN	0
accord	accord	NN	B-NP
with	with	IN	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
At	At	IN	0
505	505	CD	0
,	,	,	0
a	a	DT	0
incoming	incoming	JJ	0
data	data	NN	0
is	is	VBZ	0
sampled	sampled	VBN	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
.	.	.	0
At	At	IN	0
510	510	CD	0
,	,	,	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
is	is	VBZ	0
sampled	sampled	VBN	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
.	.	.	0
The	The	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicators	indicators	NNS	0
may	may	MD	0
track	track	VB	0
a	a	DT	0
center	center	NN	0
of	of	IN	0
an	an	DT	0
eye	eye	NN	0
of	of	IN	0
a	a	DT	0
data	data	NN	0
bit	bit	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
and	and	CC	0
transitions	transitions	NN	0
between	between	IN	0
adjacent	adjacent	JJ	0
data	data	NN	0
bits	bits	NNS	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
using	using	VBG	0
any	any	DT	0
number	number	NN	0
of	of	IN	0
methods	methods	NNS	0
and	and	CC	0
techniques	techniques	NNS	0
,	,	,	0
including	including	VBG	0
but	but	CC	0
not	not	RB	0
limited	limited	VBN	0
to	to	TO	0
those	those	DT	0
discussed	discussed	JJ	0
herein	herein	NN	0
.	.	.	0
At	At	IN	0
operation	operation	NN	0
515	515	CD	0
,	,	,	0
a	a	DT	0
determination	determination	NN	B-NP
of	of	IN	0
a	a	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
is	is	VBZ	0
made	made	VBN	0
.	.	.	0
The	The	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
provide	provide	VB	0
an	an	DT	0
indication	indication	NN	0
of	of	IN	0
whether	whether	IN	0
a	a	DT	0
phase	phase	NN	0
of	of	IN	0
a	a	DT	0
sampling	sampling	JJ	0
clock	clock	NN	0
should	should	MD	0
be	be	VB	0
advance	advance	NN	0
,	,	,	0
retarded	retarded	JJ	0
,	,	,	0
or	or	CC	0
not	not	RB	0
adjusted	adjusted	VBN	0
.	.	.	0
The	The	DT	0
determination	determination	NN	B-NP
is	is	VBZ	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicators	indicators	NNS	0
.	.	.	0
At	At	IN	0
operation	operation	NN	0
520	520	CD	0
,	,	,	0
the	the	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
may	may	MD	0
be	be	VB	0
provided	provided	VBN	0
to	to	TO	0
,	,	,	0
for	for	IN	0
example	example	NN	0
,	,	,	0
a	a	DT	0
PI	PI	NNP	0
or	or	CC	0
other	other	JJ	0
device	device	NN	0
that	that	WDT	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
make	make	VB	0
fine	fine	JJ	B-NP
adjustment	adjustment	NN	I-NP
to	to	TO	0
the	the	DT	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
.	.	.	0
FIG.	FIG.	CD	0
6	6	CD	0
is	is	VBZ	0
an	an	DT	0
exemplary	exemplary	JJ	B-NP
system	system	NN	I-NP
600	600	CD	0
according	according	VBG	0
to	to	TO	0
some	some	DT	0
embodiments	embodiments	JJ	0
herein	herein	NN	0
.	.	.	0
System	System	NNP	0
600	600	CD	0
may	may	MD	0
comprise	comprise	VB	0
the	the	DT	0
fast	fast	JJ	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
described	described	VBD	0
hereinabove	hereinabove	VBN	0
.	.	.	0
System	System	NNP	0
600	600	CD	0
includes	includes	VBZ	0
a	a	DT	0
transmitter	transmitter	JJ	0
605	605	CD	0
to	to	TO	0
transmit	transmit	VB	0
data	data	NNS	0
synchronized	synchronized	VBN	0
to	to	TO	0
a	a	DT	0
first	first	JJ	0
clock	clock	NN	0
610	610	CD	0
over	over	IN	0
an	an	DT	0
interconnect	interconnect	JJ	0
/	/	CD	0
bus	bus	CD	0
615	615	CD	0
.	.	.	0
In	In	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
transmitter	transmitter	CD	0
605	605	CD	0
may	may	MD	0
be	be	VB	0
a	a	DT	0
wireless	wireless	JJ	0
transmitter	transmitter	NN	0
that	that	IN	0
communicates	communicates	NN	0
via	via	IN	0
a	a	DT	0
wireless	wireless	JJ	0
communication	communication	NN	B-NP
ink	ink	NN	I-NP
.	.	.	0
A	A	DT	0
receiver	receiver	NN	B-NP
device	device	NN	I-NP
630	630	CD	0
is	is	VBZ	0
coupled	coupled	VBN	0
to	to	TO	0
interconnect	interconnect	VB	0
/	/	CD	0
bus	bus	CD	0
620	620	CD	0
and	and	CC	0
is	is	VBZ	0
synchronized	synchronized	VBN	0
to	to	TO	0
a	a	DT	0
second	second	JJ	0
clock	clock	NN	0
625	625	CD	0
.	.	.	0
In	In	IN	0
an	an	DT	0
some	some	DT	0
embodiments	embodiments	NN	0
,	,	,	0
first	first	JJ	0
clock	clock	NN	0
610	610	CD	0
and	and	CC	0
second	second	JJ	0
clock	clock	NN	0
625	625	CD	0
may	may	MD	0
be	be	VB	0
the	the	DT	0
same	same	JJ	0
clock	clock	NN	0
.	.	.	0
Receiver	Receiver	JJ	B-NP
device	device	NN	I-NP
620	620	CD	0
may	may	MD	0
include	include	VB	0
a	a	DT	0
buffer	buffer	NN	B-NP
630	630	CD	0
,	,	,	0
a	a	DT	0
sampler	sampler	JJ	0
635	635	CD	0
,	,	,	0
a	a	DT	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
640	640	CD	0
,	,	,	0
a	a	DT	0
PI	PI	NNP	0
645	645	CD	0
,	,	,	0
and	and	CC	0
a	a	DT	0
SIPO	SIPO	NNP	B-NP
converter	converter	VBD	0
650	650	CD	0
that	that	WDT	0
may	may	MD	0
operate	operate	VB	0
in	in	IN	0
accordance	accordance	NN	0
with	with	IN	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
methods	methods	NNS	0
and	and	CC	0
apparatuses	apparatuses	JJ	0
herein	herein	NN	0
.	.	.	0
For	For	IN	0
example	example	NN	0
,	,	,	0
buffer	buffer	CD	B-NP
630	630	CD	0
may	may	MD	0
amplify	amplify	VB	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
that	that	WDT	0
is	is	VBZ	0
sampled	sampled	VBN	0
by	by	IN	0
sampler	sampler	CD	0
635	635	CD	0
with	with	IN	0
a	a	DT	0
number	number	NN	0
of	of	IN	0
phased	phased	JJ	0
clocks	clocks	JJ	B-NP
output	output	NN	I-NP
by	by	IN	0
PI	PI	NNP	0
645	645	CD	0
.	.	.	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
may	may	MD	0
determine	determine	VB	0
a	a	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
in	in	IN	0
a	a	DT	0
manner	manner	NN	0
such	such	JJ	0
as	as	IN	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
methods	methods	NNS	0
disclosed	disclosed	VBD	0
herein	herein	VBN	0
.	.	.	0
The	The	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
may	may	MD	0
be	be	VB	0
used	used	VBN	0
to	to	TO	0
adjust	adjust	VB	0
,	,	,	0
if	if	IN	0
at	at	IN	0
all	all	DT	0
,	,	,	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
PI	PI	NNP	B-NP
output	output	NN	I-NP
clocks	clocks	VBZ	0
used	used	VBN	0
in	in	IN	0
sampling	sampling	VBG	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
such	such	JJ	0
that	that	IN	0
a	a	DT	0
jitter	jitter	NN	B-NP
or	or	CC	0
variation	variation	NN	0
in	in	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
is	is	VBZ	0
reduced	reduced	VBN	0
.	.	.	0
The	The	DT	0
recovered	recovered	JJ	0
data	data	NNS	0
signal	signal	VBP	0
having	having	VBG	0
a	a	DT	0
reduced	reduced	JJ	0
jitter	jitter	NN	B-NP
is	is	VBZ	0
passed	passed	VBN	0
to	to	TO	0
SIPO	SIPO	NNP	B-NP
650	650	CD	0
that	that	IN	0
output	output	NN	B-NP
the	the	DT	0
recovered	recovered	JJ	0
data	data	NNS	0
.	.	.	0
It	It	PRP	0
should	should	MD	0
be	be	VB	0
appreciated	appreciated	VBN	0
that	that	IN	0
the	the	DT	0
effective	effective	JJ	0
bandwidth	bandwidth	NN	B-NP
of	of	IN	0
some	some	DT	0
embodiments	embodiments	NN	0
of	of	IN	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
drc	drc	NN	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
and	and	CC	0
apparatuses	apparatuses	JJ	0
herein	herein	NN	0
may	may	MD	0
include	include	VB	0
frequencies	frequencies	VBN	0
in	in	IN	0
a	a	DT	0
range	range	NN	0
of	of	IN	0
about	about	IN	0
50	50	CD	0
Mhz	Mhz	NN	B-NP
to	to	TO	0
about	about	RB	0
100	100	CD	0
Mhz	Mhz	JJ	B-NP
bandwith	bandwith	NN	I-NP
.	.	.	0
Also	Also	RB	0
,	,	,	0
the	the	DT	0
fast	fast	JJ	0
processing	processing	NN	0
possible	possible	JJ	0
by	by	IN	0
some	some	DT	0
of	of	IN	0
the	the	DT	0
apparatuses	apparatuses	NN	0
,	,	,	0
methods	methods	NNS	0
,	,	,	0
and	and	CC	0
systems	systems	NNS	0
herein	herein	RB	0
provide	provide	VB	0
low	low	JJ	0
loop	loop	NN	B-NP
latency	latency	NN	I-NP
that	that	WDT	0
may	may	MD	0
improve	improve	VB	0
tracking	tracking	VBG	B-NP
accuracy	accuracy	NN	I-NP
thereof	thereof	NN	0
.	.	.	0
The	The	DT	0
foregoing	foregoing	JJ	0
disclosure	disclosure	NN	0
has	has	VBZ	0
been	been	VBN	0
described	described	VBN	0
with	with	IN	0
reference	reference	NN	0
to	to	TO	0
specific	specific	JJ	0
exemplary	exemplary	NNS	B-NP
embodiment	embodiment	NN	I-NP
thereof	thereof	RB	0
.	.	.	0
It	It	PRP	0
will	will	MD	0
,	,	,	0
however	however	RB	0
,	,	,	0
be	be	VB	0
evident	evident	JJ	0
that	that	IN	0
various	various	JJ	0
modification	modification	NN	B-NP
and	and	CC	0
changes	changes	NNS	0
may	may	MD	0
be	be	VB	0
made	made	VBN	0
thereto	thereto	VBN	0
without	without	IN	0
departing	departing	VBG	0
from	from	IN	0
the	the	DT	0
broader	broader	JJR	0
spirit	spirit	NN	0
and	and	CC	0
scope	scope	NN	0
set	set	VBD	0
forth	forth	RB	0
in	in	IN	0
the	the	DT	0
appended	appended	JJ	0
claims	claims	NNS	0
.	.	.	0
What	What	WP	0
is	is	VBZ	0
claimed	claimed	VBN	0
is	is	VBZ	0
:	:	:	0
1	1	LS	0
.	.	.	0
An	An	DT	0
apparatus	apparatus	NN	B-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
sampler	sampler	NN	0
,	,	,	0
using	using	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
,	,	,	0
to	to	TO	0
sample	sample	VB	0
a	a	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
of	of	IN	0
an	an	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
and	and	CC	0
to	to	TO	0
sample	sample	VB	0
a	a	DT	0
second	second	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
;	;	:	0
a	a	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
(	(	-LRB-	0
DRC	DRC	NNP	B-NP
)	)	-RRB-	0
including	including	VBG	B-NP
control	control	NN	I-NP
logic	logic	NN	I-NP
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicators	indicators	NNS	0
;	;	:	0
and	and	CC	0
a	a	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
to	to	TO	0
receive	receive	VB	0
the	the	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
and	and	CC	0
adjust	adjust	VB	0
a	a	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
provides	provides	VBZ	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
sampling	sampling	CD	B-NP
clock	clock	NN	I-NP
2	2	CD	0
.	.	.	0
The	The	DT	0
apparatus	apparatus	NN	B-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NN	0
is	is	VBZ	0
a	a	DT	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N	N	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NN	0
is	is	VBZ	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+2	N+2	NNP	I-NP
)	)	-RRB-	I-NP
.	.	.	0
3	3	LS	0
.	.	.	0
The	The	DT	0
apparatus	apparatus	NN	B-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
adjusts	adjusts	VBZ	0
the	the	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
to	to	TO	0
align	align	VB	0
successive	successive	JJ	0
sets	sets	NNS	0
of	of	IN	0
data	data	NNS	0
sampled	sampled	VBN	0
from	from	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal.	signal.	CD	0
4	4	CD	0
.	.	.	0
The	The	DT	0
apparatus	apparatus	NN	B-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
operates	operates	VBZ	0
at	at	IN	0
about	about	IN	0
half	half	NN	0
of	of	IN	0
a	a	DT	0
rate	rate	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal.	signal.	CD	0
5	5	CD	0
.	.	.	0
The	The	DT	0
apparatus	apparatus	NN	B-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
does	does	VBZ	0
not	not	RB	0
align	align	VBP	0
the	the	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
or	or	CC	0
the	the	DT	0
second	second	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
with	with	IN	0
a	a	DT	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
signal.	signal.	CD	I-NP
6	6	CD	0
.	.	.	0
The	The	DT	0
apparatus	apparatus	NN	B-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
a	a	DT	0
serial	serial	JJ	0
input	input	NN	B-NP
parallel	parallel	NN	I-NP
output	output	NN	I-NP
converter	converter	NN	I-NP
coupled	coupled	VBN	0
to	to	TO	0
an	an	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
sampler.	sampler.	CD	0
7	7	CD	0
.	.	.	0
The	The	DT	0
apparatus	apparatus	NN	B-NP
of	of	IN	0
claim	claim	NN	0
1	1	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
has	has	VBZ	0
a	a	DT	0
processing	processing	NN	B-NP
latency	latency	NN	I-NP
of	of	IN	0
about	about	IN	0
1	1	CD	0
period	period	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal.	signal.	CD	0
8	8	CD	0
.	.	.	0
A	A	DT	0
method	method	NN	0
comprising	comprising	NNS	0
:	:	:	0
sampling	sampling	VBG	0
a	a	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
of	of	IN	0
an	an	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
using	using	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
phases	phases	NNS	0
of	of	IN	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
;	;	:	0
sampling	sampling	VBG	0
a	a	DT	0
second	second	JJ	0
set	set	NN	B-NP
data	data	NN	I-NP
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
using	using	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
phases	phases	NNS	0
of	of	IN	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
;	;	:	0
determining	determining	VBG	0
,	,	,	0
using	using	VBG	0
a	a	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
(	(	-LRB-	0
DRC	DRC	NNP	B-NP
)	)	-RRB-	0
logic	logic	NN	B-NP
device	device	NN	I-NP
,	,	,	0
a	a	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicators	indicators	NNS	0
;	;	:	0
and	and	CC	0
providing	providing	VBG	0
the	the	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
to	to	TO	0
a	a	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
to	to	TO	0
adjust	adjust	VB	0
a	a	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
that	that	WDT	0
are	are	VBP	0
provided	provided	VBN	0
thereby.	thereby.	CD	0
9	9	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NN	0
is	is	VBZ	0
a	a	DT	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N	N	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NN	0
is	is	VBZ	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+2	N+2	NNP	I-NP
)	)	-RRB-	I-NP
.	.	.	0
10	10	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
determination	determination	NN	B-NP
of	of	IN	0
the	the	DT	0
first	first	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
is	is	VBZ	0
based	based	VBN	0
on	on	IN	0
a	a	DT	0
transition	transition	NN	0
between	between	IN	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N	N	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
determination	determination	NN	B-NP
of	of	IN	0
the	the	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
is	is	VBZ	0
based	based	VBN	0
on	on	IN	0
a	a	DT	0
transition	transition	NN	0
between	between	IN	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+2	N+2	NNP	I-NP
)	)	-RRB-	I-NP
.	.	.	0
11	11	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
operates	operates	VBZ	0
at	at	IN	0
about	about	IN	0
half	half	NN	0
of	of	IN	0
the	the	DT	0
rate	rate	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal.	signal.	CD	0
12	12	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
does	does	VBZ	0
not	not	RB	0
align	align	VBP	0
the	the	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
or	or	CC	0
the	the	DT	0
second	second	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
with	with	IN	0
a	a	DT	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
signal.	signal.	CD	I-NP
13	13	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
further	further	JJ	0
comprising	comprising	NNS	0
amplifying	amplifying	VBP	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
prior	prior	RB	0
to	to	TO	0
sampling	sampling	VB	0
the	the	DT	0
sampling.	sampling.	CD	0
14	14	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
further	further	RB	0
comprising	comprising	VBG	0
providing	providing	VBG	0
a	a	DT	0
serial	serial	JJ	0
input	input	NN	B-NP
parallel	parallel	NN	I-NP
output	output	NN	I-NP
converter	converter	NN	I-NP
coupled	coupled	VBN	0
to	to	TO	0
an	an	DT	0
output	output	NN	B-NP
of	of	IN	0
the	the	DT	0
sampler	sampler	NN	0
to	to	TO	0
provide	provide	VB	0
a	a	DT	0
recovered	recovered	JJ	0
data	data	NNS	0
signal.	signal.	CD	0
15	15	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
provides	provides	VBZ	0
an	an	DT	0
indication	indication	NN	0
to	to	TO	0
advance	advance	VB	0
,	,	,	0
to	to	TO	0
retard	retard	VB	0
,	,	,	0
or	or	CC	0
not	not	RB	0
to	to	TO	0
adjust	adjust	VB	0
the	the	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
sampling	sampling	NN	0
clocks	clocks	VBZ	0
provided	provided	VBN	0
by	by	IN	0
the	the	DT	0
phase	phase	NN	B-NP
interpolator.	interpolator.	CD	I-NP
16	16	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
does	does	VBZ	0
not	not	RB	0
receive	receive	VB	0
an	an	DT	0
input	input	NN	0
of	of	IN	0
a	a	DT	0
reference	reference	NN	B-NP
clock	clock	NN	I-NP
signal.	signal.	CD	I-NP
17	17	CD	0
.	.	.	0
The	The	DT	0
method	method	NN	0
of	of	IN	0
claim	claim	NN	0
8	8	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
DRC	DRC	NNP	B-NP
logic	logic	NN	I-NP
device	device	NN	I-NP
has	has	VBZ	0
a	a	DT	0
processing	processing	NN	B-NP
latency	latency	NN	I-NP
of	of	IN	0
about	about	IN	0
1	1	CD	0
period	period	NN	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal.	signal.	CD	0
18	18	CD	0
.	.	.	0
A	A	DT	0
system	system	NN	0
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
wireless	wireless	JJ	0
transmitting	transmitting	JJ	0
device	device	NN	0
synchronized	synchronized	VBN	0
to	to	TO	0
a	a	DT	0
first	first	JJ	0
clock	clock	NN	0
;	;	:	0
and	and	CC	0
a	a	DT	0
receiving	receiving	VBG	B-NP
device	device	NN	I-NP
coupled	coupled	VBN	0
to	to	TO	0
the	the	DT	0
transmitting	transmitting	JJ	0
device	device	NN	0
and	and	CC	0
synchronized	synchronized	VBN	0
to	to	TO	0
a	a	DT	0
second	second	JJ	0
clock	clock	NN	0
,	,	,	0
the	the	DT	0
receiving	receiving	VBG	B-NP
device	device	NN	I-NP
comprising	comprising	NNS	0
:	:	:	0
a	a	DT	0
sampler	sampler	NN	0
,	,	,	0
using	using	VBG	0
a	a	DT	0
plurality	plurality	NN	0
of	of	IN	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
,	,	,	0
to	to	TO	0
sample	sample	VB	0
a	a	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
of	of	IN	0
an	an	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
first	first	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
and	and	CC	0
to	to	TO	0
sample	sample	VB	0
a	a	DT	0
second	second	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NNS	0
of	of	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NNS	0
signal	signal	VBP	0
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicator	indicator	NN	0
;	;	:	0
a	a	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
(	(	-LRB-	0
DRC	DRC	NNP	B-NP
)	)	-RRB-	0
including	including	VBG	B-NP
control	control	NN	I-NP
logic	logic	NN	I-NP
to	to	TO	0
determine	determine	VB	0
a	a	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
based	based	VBN	0
on	on	IN	0
the	the	DT	0
first	first	JJ	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
phase	phase	NN	0
shift	shift	NN	0
indicators	indicators	NNS	0
;	;	:	0
and	and	CC	0
a	a	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
to	to	TO	0
receive	receive	VB	0
the	the	DT	0
phase	phase	NN	0
control	control	NN	0
signal	signal	NN	0
and	and	CC	0
adjust	adjust	VB	0
a	a	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
phase	phase	NN	B-NP
interpolator	interpolator	NN	I-NP
provides	provides	VBZ	0
the	the	DT	0
plurality	plurality	NN	0
of	of	IN	0
sampling	sampling	CD	B-NP
clock	clock	NN	I-NP
19	19	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
of	of	IN	0
claim	claim	NN	0
18	18	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
are	are	VBP	0
derived	derived	VBN	0
from	from	IN	0
the	the	DT	0
second	second	JJ	0
clock.	clock.	CD	0
20	20	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
of	of	IN	0
claim	claim	NN	0
18	18	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
first	first	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NN	0
is	is	VBZ	0
a	a	DT	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N	N	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
,	,	,	0
and	and	CC	0
the	the	DT	0
second	second	JJ	0
set	set	NN	0
of	of	IN	0
data	data	NN	0
is	is	VBZ	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+1	N+1	NNP	I-NP
)	)	-RRB-	I-NP
and	and	CC	0
data	data	NN	B-NP
bit-	bit-	JJ	I-NP
(	(	-LRB-	I-NP
N+2	N+2	NNP	I-NP
)	)	-RRB-	I-NP
.	.	.	0
21	21	CD	0
.	.	.	0
The	The	DT	0
system	system	NN	0
of	of	IN	0
claim	claim	NN	0
18	18	CD	0
,	,	,	0
wherein	wherein	VBG	0
the	the	DT	0
data	data	NN	B-NP
recovery	recovery	NN	I-NP
circuit	circuit	NN	I-NP
adjusts	adjusts	VBZ	0
the	the	DT	0
phase	phase	NN	0
of	of	IN	0
the	the	DT	0
sampling	sampling	JJ	0
clocks	clocks	NNS	0
to	to	TO	0
align	align	VB	0
successive	successive	JJ	0
sets	sets	NNS	0
of	of	IN	0
data	data	NNS	0
sampled	sampled	VBN	0
from	from	IN	0
the	the	DT	0
incoming	incoming	JJ	0
data	data	NN	0
signal	signal	NN	0
.	.	.	0
