,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/openlane/designs/test2,aes128,RUN_2021.12.09_06.46.05,flow failed,1h1m45s0ms,0h40m29s0ms,98588.34725390426,1.864520555625,24647.086813476064,25.56,1746.01,45955,0,0,0,0,0,0,0,195,0,0,-1,2475314,376514,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2041076309.0,5.88,30.33,29.69,6.33,0.0,0.0,33402,91020,4180,61671,0,0,0,39925,0,5568,65,1223,1198,17800,6545,800,6496,6736,33,990,25844,0,26834,83.33333333333333,12.0,12,AREA 0,7,25,1,153.6,153.18,0.3,0.1,sky130_fd_sc_hd,4,3
