Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 15:53:22 2024
| Host         : kittipat running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Display_system_timing_summary_routed.rpt -pb Display_system_timing_summary_routed.pb -rpx Display_system_timing_summary_routed.rpx -warn_on_violation
| Design       : Display_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       216         
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     15          
TIMING-20  Warning           Non-clocked latch                 8           
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (533)
5. checking no_input_delay (12)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (364)
--------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cdisplay/rom2/addr_reg_reg_rep/DOADO[0] (HIGH)

 There are 194 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: divClock_inst/clk_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (533)
--------------------------------------------------
 There are 533 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.824        0.000                      0                 3313        0.088        0.000                      0                 3313        4.500        0.000                       0                  1708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.824        0.000                      0                 3313        0.088        0.000                      0                 3313        4.500        0.000                       0                  1708  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.585ns (17.818%)  route 7.310ns (82.182%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.754    13.967    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X29Y25         FDCE                                         r  cdisplay/memory/col_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X29Y25         FDCE                                         r  cdisplay/memory/col_reg[16]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[16]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.585ns (17.818%)  route 7.310ns (82.182%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.754    13.967    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X29Y25         FDCE                                         r  cdisplay/memory/col_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X29Y25         FDCE                                         r  cdisplay/memory/col_reg[19]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[19]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.585ns (17.818%)  route 7.310ns (82.182%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.754    13.967    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X29Y25         FDCE                                         r  cdisplay/memory/col_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X29Y25         FDCE                                         r  cdisplay/memory/col_reg[26]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[26]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.585ns (17.818%)  route 7.310ns (82.182%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.754    13.967    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X28Y25         FDPE                                         r  cdisplay/memory/col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y25         FDPE                                         r  cdisplay/memory/col_reg[2]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y25         FDPE (Setup_fdpe_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[2]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 1.585ns (17.818%)  route 7.310ns (82.182%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.754    13.967    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X29Y25         FDCE                                         r  cdisplay/memory/col_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X29Y25         FDCE                                         r  cdisplay/memory/col_reg[8]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[8]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.783ns  (logic 1.585ns (18.046%)  route 7.198ns (81.954%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.642    13.855    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X33Y22         FDCE                                         r  cdisplay/memory/col_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.431    14.772    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X33Y22         FDCE                                         r  cdisplay/memory/col_reg[22]/C
                         clock pessimism              0.260    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X33Y22         FDCE (Setup_fdce_C_CE)      -0.205    14.792    cdisplay/memory/col_reg[22]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.855    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.585ns (18.180%)  route 7.133ns (81.820%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.577    13.790    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X29Y24         FDCE                                         r  cdisplay/memory/col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  cdisplay/memory/col_reg[0]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[0]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.585ns (18.180%)  route 7.133ns (81.820%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.577    13.790    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X28Y24         FDCE                                         r  cdisplay/memory/col_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y24         FDCE                                         r  cdisplay/memory/col_reg[11]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[11]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.585ns (18.180%)  route 7.133ns (81.820%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.577    13.790    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X29Y24         FDCE                                         r  cdisplay/memory/col_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X29Y24         FDCE                                         r  cdisplay/memory/col_reg[13]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X29Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[13]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 cdisplay/memory/row_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/col_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 1.585ns (18.180%)  route 7.133ns (81.820%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.550     5.071    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y28         FDCE                                         r  cdisplay/memory/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.518     5.589 f  cdisplay/memory/row_reg[0]/Q
                         net (fo=12, routed)          0.620     6.210    cdisplay/memory/row[0]
    SLICE_X35Y27         LUT2 (Prop_lut2_I0_O)        0.120     6.330 f  cdisplay/memory/memory_array[2][15][23]_i_12/O
                         net (fo=250, routed)         2.020     8.349    cdisplay/memory/memory_array[2][15][23]_i_12_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I3_O)        0.327     8.676 r  cdisplay/memory/col[31]_i_515/O
                         net (fo=1, routed)           0.452     9.129    cdisplay/memory/col[31]_i_515_n_0
    SLICE_X7Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.253 f  cdisplay/memory/col[31]_i_185/O
                         net (fo=1, routed)           0.661     9.913    cdisplay/memory/col[31]_i_185_n_0
    SLICE_X9Y15          LUT6 (Prop_lut6_I5_O)        0.124    10.037 r  cdisplay/memory/col[31]_i_61/O
                         net (fo=1, routed)           1.273    11.310    cdisplay/memory/col[31]_i_61_n_0
    SLICE_X28Y13         LUT6 (Prop_lut6_I2_O)        0.124    11.434 r  cdisplay/memory/col[31]_i_22/O
                         net (fo=1, routed)           0.802    12.236    cdisplay/memory/col[31]_i_22_n_0
    SLICE_X29Y23         LUT6 (Prop_lut6_I3_O)        0.124    12.360 f  cdisplay/memory/col[31]_i_4/O
                         net (fo=3, routed)           0.729    13.089    cdisplay/memory/col[31]_i_4_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.124    13.213 r  cdisplay/memory/col[31]_i_1/O
                         net (fo=32, routed)          0.577    13.790    cdisplay/memory/col[31]_i_1_n_0
    SLICE_X28Y24         FDCE                                         r  cdisplay/memory/col_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.430    14.771    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X28Y24         FDCE                                         r  cdisplay/memory/col_reg[15]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X28Y24         FDCE (Setup_fdce_C_CE)      -0.205    14.791    cdisplay/memory/col_reg[15]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  1.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][8][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][8][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.946%)  route 0.257ns (58.054%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.555     1.438    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  cdisplay/memory/memory_array_reg[3][8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDCE (Prop_fdce_C_Q)         0.141     1.579 r  cdisplay/memory/memory_array_reg[3][8][9]/Q
                         net (fo=3, routed)           0.257     1.837    cdisplay/memory/memory_array_reg_n_0_[3][8][9]
    SLICE_X32Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.882 r  cdisplay/memory/memory_array[2][8][9]_i_1/O
                         net (fo=1, routed)           0.000     1.882    cdisplay/memory/memory_array[2][8][9]_i_1_n_0
    SLICE_X32Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[2][8][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.823     1.950    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X32Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[2][8][9]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X32Y31         FDCE (Hold_fdce_C_D)         0.092     1.793    cdisplay/memory/memory_array_reg[2][8][9]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][12][15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][12][15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.215%)  route 0.255ns (57.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.561     1.444    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y11         FDCE                                         r  cdisplay/memory/memory_array_reg[1][12][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y11         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  cdisplay/memory/memory_array_reg[1][12][15]/Q
                         net (fo=3, routed)           0.255     1.840    cdisplay/memory/memory_array_reg_n_0_[1][12][15]
    SLICE_X35Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.885 r  cdisplay/memory/memory_array[0][12][15]_i_1/O
                         net (fo=1, routed)           0.000     1.885    cdisplay/memory/memory_array[0][12][15]_i_1_n_0
    SLICE_X35Y12         FDCE                                         r  cdisplay/memory/memory_array_reg[0][12][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.827     1.954    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y12         FDCE                                         r  cdisplay/memory/memory_array_reg[0][12][15]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X35Y12         FDCE (Hold_fdce_C_D)         0.091     1.796    cdisplay/memory/memory_array_reg[0][12][15]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][7][23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][7][23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.559     1.442    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X11Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[3][7][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  cdisplay/memory/memory_array_reg[3][7][23]/Q
                         net (fo=4, routed)           0.066     1.649    cdisplay/memory/memory_array_reg[3][7][23]_0[3]
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.045     1.694 r  cdisplay/memory/memory_array[2][7][23]_i_2/O
                         net (fo=1, routed)           0.000     1.694    cdisplay/memory/memory_array[2][7][23]_i_2_n_0
    SLICE_X10Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[2][7][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.827     1.954    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X10Y31         FDCE                                         r  cdisplay/memory/memory_array_reg[2][7][23]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.121     1.576    cdisplay/memory/memory_array_reg[2][7][23]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][9][5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][9][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.562     1.445    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X9Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[3][9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  cdisplay/memory/memory_array_reg[3][9][5]/Q
                         net (fo=3, routed)           0.068     1.654    cdisplay/memory/memory_array_reg_n_0_[3][9][5]
    SLICE_X8Y14          LUT4 (Prop_lut4_I3_O)        0.045     1.699 r  cdisplay/memory/memory_array[2][9][5]_i_1/O
                         net (fo=1, routed)           0.000     1.699    cdisplay/memory/memory_array[2][9][5]_i_1_n_0
    SLICE_X8Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[2][9][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.831     1.958    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X8Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[2][9][5]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y14          FDCE (Hold_fdce_C_D)         0.120     1.578    cdisplay/memory/memory_array_reg[2][9][5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][12][8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][12][8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.560     1.443    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[3][12][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cdisplay/memory/memory_array_reg[3][12][8]/Q
                         net (fo=3, routed)           0.068     1.652    cdisplay/memory/memory_array_reg_n_0_[3][12][8]
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.045     1.697 r  cdisplay/memory/memory_array[2][12][8]_i_1/O
                         net (fo=1, routed)           0.000     1.697    cdisplay/memory/memory_array[2][12][8]_i_1_n_0
    SLICE_X34Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[2][12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.829     1.956    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y10         FDCE                                         r  cdisplay/memory/memory_array_reg[2][12][8]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y10         FDCE (Hold_fdce_C_D)         0.120     1.576    cdisplay/memory/memory_array_reg[2][12][8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][0][9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][0][9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.186ns (39.032%)  route 0.291ns (60.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.550     1.433    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X35Y23         FDCE                                         r  cdisplay/memory/memory_array_reg[1][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  cdisplay/memory/memory_array_reg[1][0][9]/Q
                         net (fo=3, routed)           0.291     1.865    cdisplay/memory/memory_array_reg_n_0_[1][0][9]
    SLICE_X36Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.910 r  cdisplay/memory/memory_array[0][0][9]_i_1/O
                         net (fo=1, routed)           0.000     1.910    cdisplay/memory/memory_array[0][0][9]_i_1_n_0
    SLICE_X36Y23         FDCE                                         r  cdisplay/memory/memory_array_reg[0][0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.817     1.944    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y23         FDCE                                         r  cdisplay/memory/memory_array_reg[0][0][9]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y23         FDCE (Hold_fdce_C_D)         0.091     1.786    cdisplay/memory/memory_array_reg[0][0][9]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][8][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][8][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.438%)  route 0.298ns (61.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.560     1.443    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y12         FDCE                                         r  cdisplay/memory/memory_array_reg[2][8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cdisplay/memory/memory_array_reg[2][8][14]/Q
                         net (fo=3, routed)           0.298     1.882    cdisplay/memory/memory_array_reg_n_0_[2][8][14]
    SLICE_X32Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.927 r  cdisplay/memory/memory_array[1][8][14]_i_1/O
                         net (fo=1, routed)           0.000     1.927    cdisplay/memory/memory_array[1][8][14]_i_1_n_0
    SLICE_X32Y12         FDCE                                         r  cdisplay/memory/memory_array_reg[1][8][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.828     1.955    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X32Y12         FDCE                                         r  cdisplay/memory/memory_array_reg[1][8][14]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X32Y12         FDCE (Hold_fdce_C_D)         0.091     1.797    cdisplay/memory/memory_array_reg[1][8][14]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[1][4][6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[0][4][6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.850%)  route 0.305ns (62.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.554     1.437    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X37Y20         FDCE                                         r  cdisplay/memory/memory_array_reg[1][4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  cdisplay/memory/memory_array_reg[1][4][6]/Q
                         net (fo=3, routed)           0.305     1.884    cdisplay/memory/memory_array_reg_n_0_[1][4][6]
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.045     1.929 r  cdisplay/memory/memory_array[0][4][6]_i_1/O
                         net (fo=1, routed)           0.000     1.929    cdisplay/memory/memory_array[0][4][6]_i_1_n_0
    SLICE_X32Y20         FDPE                                         r  cdisplay/memory/memory_array_reg[0][4][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.821     1.948    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X32Y20         FDPE                                         r  cdisplay/memory/memory_array_reg[0][4][6]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X32Y20         FDPE (Hold_fdpe_C_D)         0.091     1.790    cdisplay/memory/memory_array_reg[0][4][6]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[2][9][14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[1][9][14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.114%)  route 0.344ns (64.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.559     1.442    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X36Y15         FDCE                                         r  cdisplay/memory/memory_array_reg[2][9][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  cdisplay/memory/memory_array_reg[2][9][14]/Q
                         net (fo=3, routed)           0.344     1.927    cdisplay/memory/memory_array_reg_n_0_[2][9][14]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.045     1.972 r  cdisplay/memory/memory_array[1][9][14]_i_1/O
                         net (fo=1, routed)           0.000     1.972    cdisplay/memory/memory_array[1][9][14]_i_1_n_0
    SLICE_X34Y16         FDCE                                         r  cdisplay/memory/memory_array_reg[1][9][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.824     1.951    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  cdisplay/memory/memory_array_reg[1][9][14]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X34Y16         FDCE (Hold_fdce_C_D)         0.121     1.823    cdisplay/memory/memory_array_reg[1][9][14]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 cdisplay/memory/memory_array_reg[3][8][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/memory/memory_array_reg[2][8][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.492%)  route 0.098ns (34.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.562     1.445    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X13Y13         FDCE                                         r  cdisplay/memory/memory_array_reg[3][8][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  cdisplay/memory/memory_array_reg[3][8][3]/Q
                         net (fo=3, routed)           0.098     1.684    cdisplay/memory/memory_array_reg_n_0_[3][8][3]
    SLICE_X12Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.729 r  cdisplay/memory/memory_array[2][8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.729    cdisplay/memory/memory_array[2][8][3]_i_1_n_0
    SLICE_X12Y13         FDCE                                         r  cdisplay/memory/memory_array_reg[2][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.831     1.958    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X12Y13         FDCE                                         r  cdisplay/memory/memory_array_reg[2][8][3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y13         FDCE (Hold_fdce_C_D)         0.120     1.578    cdisplay/memory/memory_array_reg[2][8][3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    cdisplay/rom1/addr_reg_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    cdisplay/rom2/addr_reg_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y11    rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y11    rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y31    rgb_reg_reg[11]_lopt_replica_3/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           507 Endpoints
Min Delay           507 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.873ns  (logic 4.235ns (30.530%)  route 9.637ns (69.470%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  tx_utf8_data_reg[12]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[12]/Q
                         net (fo=60, routed)          6.037     6.493    display/tx_utf8_data[12]
    SLICE_X47Y33         LUT6 (Prop_lut6_I4_O)        0.124     6.617 r  display/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.405     7.022    display/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X47Y35         LUT4 (Prop_lut4_I2_O)        0.124     7.146 r  display/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.195    10.341    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.873 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.873    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.769ns  (logic 4.239ns (30.787%)  route 9.530ns (69.213%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=82, routed)          6.135     6.591    display/tx_utf8_data[1]
    SLICE_X49Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.715 r  display/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.385    display/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X49Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.509 r  display/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.725    10.234    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.769 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.769    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.751ns  (logic 4.332ns (31.506%)  route 9.418ns (68.494%))
  Logic Levels:           5  (FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=82, routed)          5.600     6.056    display/tx_utf8_data[1]
    SLICE_X49Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.180 r  display/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.473     6.653    display/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X49Y29         LUT6 (Prop_lut6_I5_O)        0.124     6.777 r  display/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.800     7.577    display/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.701 r  display/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.545    10.246    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.751 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.751    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.566ns  (logic 4.240ns (31.251%)  route 9.327ns (68.749%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  tx_utf8_data_reg[12]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[12]/Q
                         net (fo=60, routed)          5.819     6.275    display/tx_utf8_data[12]
    SLICE_X47Y34         LUT6 (Prop_lut6_I2_O)        0.124     6.399 r  display/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.069    display/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X47Y34         LUT4 (Prop_lut4_I0_O)        0.124     7.193 r  display/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.838    10.031    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.566 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.566    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.493ns  (logic 4.215ns (31.237%)  route 9.278ns (68.763%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[1]/Q
                         net (fo=82, routed)          5.917     6.373    display/tx_utf8_data[1]
    SLICE_X48Y35         LUT6 (Prop_lut6_I3_O)        0.124     6.497 r  display/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.168    display/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X48Y35         LUT4 (Prop_lut4_I0_O)        0.124     7.292 r  display/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.690     9.982    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.493 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.493    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.182ns  (logic 4.224ns (32.044%)  route 8.958ns (67.956%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE                         0.000     0.000 r  tx_utf8_data_reg[1]/C
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  tx_utf8_data_reg[1]/Q
                         net (fo=82, routed)          5.744     6.200    display/tx_utf8_data[1]
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.324 r  display/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.670     6.994    display/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X48Y28         LUT4 (Prop_lut4_I0_O)        0.124     7.118 r  display/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.543     9.662    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.182 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.182    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_utf8_data_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.866ns  (logic 4.233ns (32.902%)  route 8.633ns (67.098%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE                         0.000     0.000 r  tx_utf8_data_reg[12]/C
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[12]/Q
                         net (fo=60, routed)          5.588     6.044    display/tx_utf8_data[12]
    SLICE_X49Y27         LUT6 (Prop_lut6_I4_O)        0.124     6.168 r  display/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.707     6.874    display/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X48Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.998 r  display/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.338     9.337    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.866 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.866    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 4.079ns (51.567%)  route 3.831ns (48.433%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/ps_reg[0]/Q
                         net (fo=34, routed)          1.556     2.012    display/ps[0]
    SLICE_X49Y29         LUT2 (Prop_lut2_I1_O)        0.124     2.136 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.275     4.411    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.910 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.910    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.103ns (54.007%)  route 3.494ns (45.993%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE                         0.000     0.000 r  display/ps_reg[0]/C
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/ps_reg[0]/Q
                         net (fo=34, routed)          1.360     1.816    display/ps[0]
    SLICE_X49Y27         LUT2 (Prop_lut2_I0_O)        0.124     1.940 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.134     4.074    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.597 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.597    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_out_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 3.974ns (53.288%)  route 3.483ns (46.712%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDPE                         0.000     0.000 r  tx_inst/tx_out_reg/C
    SLICE_X1Y37          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  tx_inst/tx_out_reg/Q
                         net (fo=1, routed)           3.483     3.939    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     7.457 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     7.457    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[16]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[16]/Q
                         net (fo=1, routed)           0.052     0.193    rx_inst2/utf8_buffer__0[16]
    SLICE_X2Y13          FDRE                                         r  rx_inst2/rx_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (55.026%)  route 0.105ns (44.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[23]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_inst/utf8_buffer_reg[23]/Q
                         net (fo=1, routed)           0.105     0.233    rx_inst/utf8_buffer__0[23]
    SLICE_X6Y12          FDRE                                         r  rx_inst/rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.968%)  route 0.114ns (47.032%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[3]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rx_inst2/utf8_buffer_reg[3]/Q
                         net (fo=2, routed)           0.114     0.242    rx_inst2/utf8_buffer__0[3]
    SLICE_X2Y14          FDRE                                         r  rx_inst2/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[20]/C
    SLICE_X7Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[20]/Q
                         net (fo=1, routed)           0.101     0.242    rx_inst/utf8_buffer__0[20]
    SLICE_X4Y13          FDRE                                         r  rx_inst/rx_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[23]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[23]/Q
                         net (fo=1, routed)           0.102     0.243    rx_inst2/utf8_buffer__0[23]
    SLICE_X2Y14          FDRE                                         r  rx_inst2/rx_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.757%)  route 0.112ns (44.243%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[4]/C
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[4]/Q
                         net (fo=2, routed)           0.112     0.253    rx_inst2/utf8_buffer__0[4]
    SLICE_X2Y14          FDRE                                         r  rx_inst2/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[22]/C
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[22]/Q
                         net (fo=1, routed)           0.116     0.257    rx_inst2/utf8_buffer__0[22]
    SLICE_X2Y13          FDRE                                         r  rx_inst2/rx_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_inst/tx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            tx_inst/tx_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDPE                         0.000     0.000 r  tx_inst/tx_shift_reg_reg[0]/C
    SLICE_X2Y37          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  tx_inst/tx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.100     0.264    tx_inst/tx_shift_reg_reg_n_0_[0]
    SLICE_X1Y37          FDPE                                         r  tx_inst/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst2/utf8_buffer_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst2/rx_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.495%)  route 0.128ns (47.505%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE                         0.000     0.000 r  rx_inst2/utf8_buffer_reg[10]/C
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst2/utf8_buffer_reg[10]/Q
                         net (fo=2, routed)           0.128     0.269    rx_inst2/utf8_buffer__0[10]
    SLICE_X4Y14          FDRE                                         r  rx_inst2/rx_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_inst/utf8_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_inst/rx_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.513%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDCE                         0.000     0.000 r  rx_inst/utf8_buffer_reg[4]/C
    SLICE_X5Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rx_inst/utf8_buffer_reg[4]/Q
                         net (fo=2, routed)           0.128     0.269    rx_inst/utf8_buffer__0[4]
    SLICE_X2Y12          FDRE                                         r  rx_inst/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.781ns  (logic 1.628ns (24.010%)  route 5.153ns (75.990%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.568     5.089    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  cdisplay/rom2/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.518     5.607 r  cdisplay/rom2/addr_reg_reg[6]/Q
                         net (fo=122, routed)         2.599     8.207    cdisplay/rom2/addr_reg[6]
    SLICE_X9Y6           LUT3 (Prop_lut3_I2_O)        0.153     8.360 r  cdisplay/rom2/data_reg[4]_i_20/O
                         net (fo=2, routed)           0.969     9.329    cdisplay/rom2/data_reg[4]_i_20_n_0
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.327     9.656 r  cdisplay/rom2/data_reg[0]_i_11/O
                         net (fo=1, routed)           0.432    10.087    cdisplay/rom2/data_reg[0]_i_11_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.124    10.211 r  cdisplay/rom2/data_reg[0]_i_8/O
                         net (fo=1, routed)           0.000    10.211    cdisplay/rom2/data_reg[0]_i_8_n_0
    SLICE_X10Y8          MUXF7 (Prop_muxf7_I0_O)      0.209    10.420 r  cdisplay/rom2/data_reg[0]_i_3/O
                         net (fo=1, routed)           0.773    11.194    cdisplay/rom2/data_reg[0]_i_3_n_0
    SLICE_X12Y8          LUT6 (Prop_lut6_I3_O)        0.297    11.491 r  cdisplay/rom2/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    11.870    cdisplay/rom2/data_reg[0]_i_1_n_0
    SLICE_X12Y8          LDCE                                         r  cdisplay/rom2/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.657ns  (logic 4.043ns (60.731%)  route 2.614ns (39.269%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.566     5.087    clk_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.518     5.605 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.614     8.219    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.744 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.744    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.426ns  (logic 4.015ns (62.474%)  route 2.411ns (37.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.565     5.086    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.518     5.604 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           2.411     8.016    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.512 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.512    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.419ns  (logic 1.800ns (28.040%)  route 4.619ns (71.960%))
  Logic Levels:           5  (LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.568     5.089    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X8Y8           FDRE                                         r  cdisplay/rom2/addr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y8           FDRE (Prop_fdre_C_Q)         0.478     5.567 r  cdisplay/rom2/addr_reg_reg[7]/Q
                         net (fo=121, routed)         2.638     8.205    cdisplay/rom2/addr_reg[7]
    SLICE_X9Y3           LUT6 (Prop_lut6_I0_O)        0.295     8.500 r  cdisplay/rom2/data_reg[2]_i_32/O
                         net (fo=1, routed)           0.000     8.500    cdisplay/rom2/data_reg[2]_i_32_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I1_O)      0.217     8.717 r  cdisplay/rom2/data_reg[2]_i_25/O
                         net (fo=1, routed)           0.873     9.589    cdisplay/rom2/data_reg[2]_i_25_n_0
    SLICE_X8Y3           LUT6 (Prop_lut6_I3_O)        0.299     9.888 r  cdisplay/rom2/data_reg[2]_i_11/O
                         net (fo=1, routed)           0.000     9.888    cdisplay/rom2/data_reg[2]_i_11_n_0
    SLICE_X8Y3           MUXF7 (Prop_muxf7_I1_O)      0.214    10.102 r  cdisplay/rom2/data_reg[2]_i_4/O
                         net (fo=1, routed)           0.583    10.685    cdisplay/rom2/data_reg[2]_i_4_n_0
    SLICE_X11Y3          LUT6 (Prop_lut6_I5_O)        0.297    10.982 r  cdisplay/rom2/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.527    11.509    cdisplay/rom2/data_reg[2]_i_1_n_0
    SLICE_X10Y8          LDCE                                         r  cdisplay/rom2/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 4.021ns (63.644%)  route 2.297ns (36.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.632     5.153    vga/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.297     7.968    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.472 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.472    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.259ns  (logic 3.986ns (63.690%)  route 2.273ns (36.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.273     7.877    rgb_reg_reg[11]_lopt_replica_3_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.407 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.407    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.173ns  (logic 4.096ns (66.365%)  route 2.076ns (33.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           2.076     7.643    rgb_reg_reg[11]_lopt_replica_5_1
    H17                  OBUF (Prop_obuf_I_O)         3.677    11.321 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.321    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 4.123ns (67.180%)  route 2.014ns (32.820%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.419     5.567 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.014     7.582    rgb_reg_reg[11]_lopt_replica_4_1
    G17                  OBUF (Prop_obuf_I_O)         3.704    11.286 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.286    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cdisplay/rom2/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdisplay/rom2/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.126ns  (logic 1.215ns (19.835%)  route 4.911ns (80.165%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.568     5.089    cdisplay/rom2/clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  cdisplay/rom2/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.456     5.545 r  cdisplay/rom2/addr_reg_reg[8]/Q
                         net (fo=121, routed)         2.748     8.294    cdisplay/rom2/addr_reg[8]
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.124     8.418 r  cdisplay/rom2/data_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     8.418    cdisplay/rom2/data_reg[3]_i_17_n_0
    SLICE_X9Y1           MUXF7 (Prop_muxf7_I0_O)      0.212     8.630 r  cdisplay/rom2/data_reg[3]_i_7/O
                         net (fo=1, routed)           0.803     9.433    cdisplay/rom2/data_reg[3]_i_7_n_0
    SLICE_X9Y2           LUT6 (Prop_lut6_I0_O)        0.299     9.732 r  cdisplay/rom2/data_reg[3]_i_3/O
                         net (fo=1, routed)           0.819    10.550    cdisplay/rom2/data_reg[3]_i_3_n_0
    SLICE_X10Y3          LUT6 (Prop_lut6_I1_O)        0.124    10.674 r  cdisplay/rom2/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.540    11.215    cdisplay/rom2/data_reg[3]_i_1_n_0
    SLICE_X10Y8          LDCE                                         r  cdisplay/rom2/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.047ns  (logic 3.980ns (65.813%)  route 2.067ns (34.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.627     5.148    clk_IBUF_BUFG
    SLICE_X0Y31          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           2.067     7.672    rgb_reg_reg[11]_lopt_replica_2_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    11.195 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.195    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.899%)  route 0.094ns (31.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga/h_count_reg_reg[6]/Q
                         net (fo=33, routed)          0.094     1.704    vga/Q[6]
    SLICE_X9Y12          LUT6 (Prop_lut6_I2_O)        0.045     1.749 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.749    vga/h_count_next[9]
    SLICE_X9Y12          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.224%)  route 0.097ns (31.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga/h_count_reg_reg[6]/Q
                         net (fo=33, routed)          0.097     1.707    vga/Q[6]
    SLICE_X9Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.752    vga/h_count_next[5]
    SLICE_X9Y12          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.143%)  route 0.151ns (44.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.151     1.767    vga/w_y[6]
    SLICE_X7Y10          LUT3 (Prop_lut3_I0_O)        0.045     1.812 r  vga/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga/v_count_next[7]_i_1_n_0
    SLICE_X7Y10          FDCE                                         r  vga/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.190ns (55.668%)  route 0.151ns (44.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.151     1.767    vga/w_y[6]
    SLICE_X7Y10          LUT4 (Prop_lut4_I0_O)        0.049     1.816 r  vga/v_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga/v_count_next[8]_i_1_n_0
    SLICE_X7Y10          FDCE                                         r  vga/v_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.209ns (53.680%)  route 0.180ns (46.320%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga/h_count_reg_reg[6]/Q
                         net (fo=33, routed)          0.180     1.790    vga/Q[6]
    SLICE_X9Y12          LUT3 (Prop_lut3_I2_O)        0.045     1.835 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga/h_count_next[6]
    SLICE_X9Y12          FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.210ns (53.799%)  route 0.180ns (46.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.563     1.446    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  vga/h_count_reg_reg[6]/Q
                         net (fo=33, routed)          0.180     1.790    vga/Q[6]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.046     1.836 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.836    vga/h_count_next[7]
    SLICE_X9Y12          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.082%)  route 0.178ns (48.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.592     1.475    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/v_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.178     1.794    vga/w_y[9]
    SLICE_X7Y10          LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  vga/v_count_next[9]_i_2/O
                         net (fo=1, routed)           0.000     1.839    vga/v_count_next[9]_i_2_n_0
    SLICE_X7Y10          FDCE                                         r  vga/v_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.618%)  route 0.205ns (52.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  vga/v_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.205     1.820    vga/D[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I3_O)        0.045     1.865 r  vga/v_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga/v_count_next[0]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  vga/v_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.189ns (48.017%)  route 0.205ns (51.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.205     1.820    vga/D[0]
    SLICE_X6Y10          LUT2 (Prop_lut2_I0_O)        0.048     1.868 r  vga/v_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.868    vga/v_count_next[1]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  vga/v_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.135%)  route 0.209ns (52.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.591     1.474    vga/clk_IBUF_BUFG
    SLICE_X7Y11          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[0]/Q
                         net (fo=13, routed)          0.209     1.824    vga/D[0]
    SLICE_X6Y10          LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.869    vga/v_count_next[2]_i_1_n_0
    SLICE_X6Y10          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4904 Endpoints
Min Delay          4904 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][15][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.708ns  (logic 1.306ns (9.527%)  route 12.402ns (90.473%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          1.452    11.450    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  cdisplay/memory/memory_array[0][15][23]_i_1/O
                         net (fo=24, routed)          2.135    13.708    cdisplay/memory/memory_array[0][15][23]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.509     4.850    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][3]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][15][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.708ns  (logic 1.306ns (9.527%)  route 12.402ns (90.473%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          1.452    11.450    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  cdisplay/memory/memory_array[0][15][23]_i_1/O
                         net (fo=24, routed)          2.135    13.708    cdisplay/memory/memory_array[0][15][23]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.509     4.850    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][4]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][14][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.564ns  (logic 1.430ns (10.543%)  route 12.134ns (89.457%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          0.830    10.828    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.952 f  cdisplay/memory/memory_array[3][14][23]_i_3/O
                         net (fo=1, routed)           0.488    11.440    cdisplay/memory/memory_array[3][14][23]_i_3_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.564 r  cdisplay/memory/memory_array[3][14][23]_i_1/O
                         net (fo=24, routed)          2.000    13.564    cdisplay/memory/memory_array[3][14][23]_i_1_n_0
    SLICE_X7Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[3][14][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.512     4.853    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[3][14][3]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][14][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.564ns  (logic 1.430ns (10.543%)  route 12.134ns (89.457%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          0.830    10.828    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.952 f  cdisplay/memory/memory_array[3][14][23]_i_3/O
                         net (fo=1, routed)           0.488    11.440    cdisplay/memory/memory_array[3][14][23]_i_3_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.564 r  cdisplay/memory/memory_array[3][14][23]_i_1/O
                         net (fo=24, routed)          2.000    13.564    cdisplay/memory/memory_array[3][14][23]_i_1_n_0
    SLICE_X7Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[3][14][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.512     4.853    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[3][14][4]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[3][14][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.564ns  (logic 1.430ns (10.543%)  route 12.134ns (89.457%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          0.830    10.828    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X44Y33         LUT5 (Prop_lut5_I2_O)        0.124    10.952 f  cdisplay/memory/memory_array[3][14][23]_i_3/O
                         net (fo=1, routed)           0.488    11.440    cdisplay/memory/memory_array[3][14][23]_i_3_n_0
    SLICE_X43Y33         LUT6 (Prop_lut6_I5_O)        0.124    11.564 r  cdisplay/memory/memory_array[3][14][23]_i_1/O
                         net (fo=24, routed)          2.000    13.564    cdisplay/memory/memory_array[3][14][23]_i_1_n_0
    SLICE_X7Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[3][14][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.512     4.853    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X7Y14          FDCE                                         r  cdisplay/memory/memory_array_reg[3][14][5]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[2][14][21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.555ns  (logic 1.430ns (10.549%)  route 12.125ns (89.451%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT4=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          0.712    10.710    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I0_O)        0.124    10.834 f  cdisplay/memory/memory_array[2][14][23]_i_3/O
                         net (fo=1, routed)           0.433    11.267    cdisplay/memory/memory_array[2][14][23]_i_3_n_0
    SLICE_X47Y30         LUT6 (Prop_lut6_I5_O)        0.124    11.391 r  cdisplay/memory/memory_array[2][14][23]_i_1/O
                         net (fo=24, routed)          2.165    13.555    cdisplay/memory/memory_array[2][14][23]_i_1_n_0
    SLICE_X2Y33          FDCE                                         r  cdisplay/memory/memory_array_reg[2][14][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.512     4.853    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X2Y33          FDCE                                         r  cdisplay/memory/memory_array_reg[2][14][21]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][15][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.546ns  (logic 1.306ns (9.642%)  route 12.240ns (90.358%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          1.452    11.450    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  cdisplay/memory/memory_array[0][15][23]_i_1/O
                         net (fo=24, routed)          1.972    13.546    cdisplay/memory/memory_array[0][15][23]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.440     4.781    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][1]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[0][15][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.546ns  (logic 1.306ns (9.642%)  route 12.240ns (90.358%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          1.452    11.450    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X45Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.574 r  cdisplay/memory/memory_array[0][15][23]_i_1/O
                         net (fo=24, routed)          1.972    13.546    cdisplay/memory/memory_array[0][15][23]_i_1_n_0
    SLICE_X8Y18          FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.440     4.781    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  cdisplay/memory/memory_array_reg[0][15][5]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[2][5][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.529ns  (logic 1.306ns (9.654%)  route 12.223ns (90.346%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          1.173    11.170    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.124    11.294 r  cdisplay/memory/memory_array[2][5][23]_i_1/O
                         net (fo=24, routed)          2.234    13.529    cdisplay/memory/memory_array[2][5][23]_i_1_n_0
    SLICE_X5Y21          FDCE                                         r  cdisplay/memory/memory_array_reg[2][5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  cdisplay/memory/memory_array_reg[2][5][0]/C

Slack:                    inf
  Source:                 tx_utf8_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cdisplay/memory/memory_array_reg[2][5][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.529ns  (logic 1.306ns (9.654%)  route 12.223ns (90.346%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE                         0.000     0.000 r  tx_utf8_data_reg[10]/C
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tx_utf8_data_reg[10]/Q
                         net (fo=60, routed)          4.103     4.559    cdisplay/memory/tx_utf8_data[10]
    SLICE_X34Y23         LUT2 (Prop_lut2_I1_O)        0.150     4.709 f  cdisplay/memory/row[31]_i_47/O
                         net (fo=1, routed)           1.229     5.937    cdisplay/memory/row[31]_i_47_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.328     6.265 r  cdisplay/memory/row[31]_i_25/O
                         net (fo=3, routed)           1.118     7.383    cdisplay/memory/row[31]_i_25_n_0
    SLICE_X29Y27         LUT4 (Prop_lut4_I3_O)        0.124     7.507 f  cdisplay/memory/memory_array[1][15][23]_i_3/O
                         net (fo=66, routed)          2.366     9.873    cdisplay/memory/memory_array[1][15][23]_i_3_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.997 f  cdisplay/memory/memory_array[0][15][23]_i_4/O
                         net (fo=40, routed)          1.173    11.170    cdisplay/memory/memory_array[0][15][23]_i_4_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.124    11.294 r  cdisplay/memory/memory_array[2][5][23]_i_1/O
                         net (fo=24, routed)          2.234    13.529    cdisplay/memory/memory_array[2][5][23]_i_1_n_0
    SLICE_X5Y21          FDCE                                         r  cdisplay/memory/memory_array_reg[2][5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        1.505     4.846    cdisplay/memory/clk_IBUF_BUFG
    SLICE_X5Y21          FDCE                                         r  cdisplay/memory/memory_array_reg[2][5][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.059     0.187    vga/h_count_next_reg_n_0_[7]
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    vga/v_count_next_reg_n_0_[6]
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE                         0.000     0.000 r  vga/v_count_next_reg[9]/C
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[9]/Q
                         net (fo=1, routed)           0.113     0.254    vga/v_count_next_reg_n_0_[9]
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.863     1.990    vga/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.114     0.255    vga/h_count_next_reg_n_0_[6]
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE                         0.000     0.000 r  vga/h_count_next_reg[8]/C
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    vga/h_count_next_reg_n_0_[8]
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.113     0.261    vga/v_count_next_reg_n_0_[1]
    SLICE_X6Y11          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.436%)  route 0.119ns (44.564%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X10Y10         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.119     0.267    vga/h_count_next_reg_n_0_[2]
    SLICE_X9Y10          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE                         0.000     0.000 r  vga/h_count_next_reg[4]/C
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[4]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next_reg_n_0_[4]
    SLICE_X9Y10          FDCE                                         r  vga/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.834     1.961    vga/clk_IBUF_BUFG
    SLICE_X9Y10          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X6Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.112     0.276    vga/v_count_next_reg_n_0_[2]
    SLICE_X6Y11          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.862     1.989    vga/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDCE                         0.000     0.000 r  vga/h_count_next_reg[5]/C
    SLICE_X9Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[5]/Q
                         net (fo=1, routed)           0.145     0.286    vga/h_count_next_reg_n_0_[5]
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1707, routed)        0.832     1.959    vga/clk_IBUF_BUFG
    SLICE_X8Y12          FDCE                                         r  vga/h_count_reg_reg[5]/C





