# ğŸ–¥ï¸ RISC-V Multi-Cycle CPU & APB í”„ë¡œì íŠ¸ ì™„ë²½ ë©´ì ‘ ëŒ€ë¹„ ê°€ì´ë“œ

## ëª©ì°¨
1. [í”„ë¡œì íŠ¸ í•µì‹¬ ìš”ì•½](#1-í”„ë¡œì íŠ¸-í•µì‹¬-ìš”ì•½)
2. [RISC-V ì•„í‚¤í…ì²˜ ì™„ë²½ ì •ë¦¬](#2-risc-v-ì•„í‚¤í…ì²˜-ì™„ë²½-ì •ë¦¬)
3. [Multi-Cycle CPU ì„¤ê³„](#3-multi-cycle-cpu-ì„¤ê³„)
4. [APB ë²„ìŠ¤ í”„ë¡œí† ì½œ](#4-apb-ë²„ìŠ¤-í”„ë¡œí† ì½œ)
5. [Peripheral ì„¤ê³„](#5-peripheral-ì„¤ê³„)
6. [ì½”ë“œ ìƒì„¸ ë¶„ì„](#6-ì½”ë“œ-ìƒì„¸-ë¶„ì„)
7. [Trouble Shooting](#7-trouble-shooting)
8. [ë©´ì ‘ ì˜ˆìƒ ì§ˆë¬¸ & ë‹µë³€](#8-ë©´ì ‘-ì˜ˆìƒ-ì§ˆë¬¸--ë‹µë³€)

---

# 1. í”„ë¡œì íŠ¸ í•µì‹¬ ìš”ì•½

## 1.1 í”„ë¡œì íŠ¸ í•œ ì¤„ ì„¤ëª…
**"RISC-V RV32I ê¸°ë°˜ Multi-Cycle CPUë¥¼ ì„¤ê³„í•˜ê³ , APB ë²„ìŠ¤ë¥¼ í†µí•´ UART, GPIO ë“±ì˜ Peripheralì„ ì œì–´í•˜ëŠ” ì™„ì „í•œ SoC ì‹œìŠ¤í…œ êµ¬í˜„"**

## 1.2 í•µì‹¬ ì„±ê³¼
- âœ… **RISC-V RV32I** 37ê°œ ëª…ë ¹ì–´ ëª¨ë‘ êµ¬í˜„
- âœ… **Multi-Cycle FSM** 15ê°œ ìƒíƒœë¡œ ìµœì í™”
- âœ… **APB ë²„ìŠ¤ í”„ë¡œí† ì½œ** Master/Slave êµ¬í˜„
- âœ… **UART with FIFO** ì‹¤ì‹œê°„ í†µì‹ 
- âœ… **FPGA ì‹¤ì œ ë™ì‘** ê²€ì¦ (LED ì œì–´)

## 1.3 ì‹œìŠ¤í…œ êµ¬ì„± ìš”ì†Œ

| êµ¬ì„± ìš”ì†Œ | ì„¤ëª… | íŒŒì¼ |
|----------|------|------|
| **CPU Core** | RISC-V RV32I Multi-Cycle | CPU_RV32I.sv |
| **Control Unit** | 15-state FSM | ControlUnit.sv |
| **DataPath** | Register File, ALU, Mux | DataPath.sv |
| **APB Master** | 3-state FSM (IDLE-SETUP-ACCESS) | APB_Master.sv |
| **APB Slave** | RAM, UART, GPO, GPI | APB_Slave.sv, UART.sv, GPO.sv |
| **Memory** | ROM (Code), RAM (Data) | ROM.sv, RAM.sv |
| **Reset System** | POR + Debouncer | MCU.sv |

---

# 2. RISC-V ì•„í‚¤í…ì²˜ ì™„ë²½ ì •ë¦¬

## 2.1 RISC-Vë€?

### ğŸ“Œ RISC-V ì†Œê°œ
- **ì˜¤í”ˆì†ŒìŠ¤ ISA (Instruction Set Architecture)**
- **UC Berkeley**ì—ì„œ ê°œë°œ
- **ëª¨ë“ˆì‹ ì„¤ê³„**: Base ISA + Extensions
- **ë¬´ë£Œ**: ë¼ì´ì„ ìŠ¤ ë¹„ìš© ì—†ìŒ

### ğŸ“Œ RISC vs CISC

| í•­ëª© | RISC | CISC |
|------|------|------|
| **ëª…ë ¹ì–´ ìˆ˜** | ì ìŒ (100ê°œ ë¯¸ë§Œ) | ë§ìŒ (ìˆ˜ë°± ê°œ) |
| **ëª…ë ¹ì–´ ê¸¸ì´** | ê³ ì • | ê°€ë³€ |
| **ì‹¤í–‰ ì‹œê°„** | ëŒ€ë¶€ë¶„ 1 cycle | ì—¬ëŸ¬ cycle |
| **ì˜ˆì‹œ** | RISC-V, ARM | x86, x86-64 |

### ğŸ“Œ ì™œ Multi-Cycle?

| ë°©ì‹ | Single-Cycle | Multi-Cycle | Pipelined |
|------|-------------|-------------|-----------|
| **CPI** | 1 (ëª¨ë“  ëª…ë ¹ì–´) | 3~5 (í‰ê· ) | ~1 (ì´ìƒì ) |
| **Clock** | ê°€ì¥ ëŠë¦° ëª…ë ¹ì–´ ê¸°ì¤€ | ê° ë‹¨ê³„ë³„ ìµœì í™” | ê° ë‹¨ê³„ë³„ ìµœì í™” |
| **ë³µì¡ë„** | ë‚®ìŒ | ì¤‘ê°„ | ë†’ìŒ |
| **ì„±ëŠ¥** | ë‚®ìŒ | ì¤‘ê°„ | ë†’ìŒ |

**ë³¸ í”„ë¡œì íŠ¸ ì„ íƒ ì´ìœ :**
- êµìœ¡ ëª©ì ìœ¼ë¡œ FSM ì„¤ê³„ ê²½í—˜
- Pipeline Hazard ì—†ì´ ëª…í™•í•œ ë™ì‘
- ë¦¬ì†ŒìŠ¤ íš¨ìœ¨ì 

---

## 2.2 RISC-V RV32I ëª…ë ¹ì–´ ì„¸íŠ¸

### ğŸ“Œ RV32I Base ISA
**32-bit Integer Instructions** (37ê°œ)

#### 1. R-Type (Register-Register)
**í˜•ì‹:** `rd = rs1 OP rs2`

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ |
|--------|------|------|
| ADD | ë§ì…ˆ | `add x1, x2, x3` â†’ x1 = x2 + x3 |
| SUB | ëº„ì…ˆ | `sub x1, x2, x3` â†’ x1 = x2 - x3 |
| AND | ë…¼ë¦¬ AND | `and x1, x2, x3` â†’ x1 = x2 & x3 |
| OR | ë…¼ë¦¬ OR | `or x1, x2, x3` â†’ x1 = x2 \| x3 |
| XOR | ë…¼ë¦¬ XOR | `xor x1, x2, x3` â†’ x1 = x2 ^ x3 |
| SLL | ë…¼ë¦¬ ì™¼ìª½ ì‹œí”„íŠ¸ | `sll x1, x2, x3` â†’ x1 = x2 << x3 |
| SRL | ë…¼ë¦¬ ì˜¤ë¥¸ìª½ ì‹œí”„íŠ¸ | `srl x1, x2, x3` â†’ x1 = x2 >> x3 |
| SRA | ì‚°ìˆ  ì˜¤ë¥¸ìª½ ì‹œí”„íŠ¸ | `sra x1, x2, x3` â†’ x1 = x2 >>> x3 |
| SLT | Set Less Than | `slt x1, x2, x3` â†’ x1 = (x2 < x3) ? 1 : 0 |
| SLTU | Set Less Than Unsigned | `sltu x1, x2, x3` |

**Opcode:** `0110011`

#### 2. I-Type (Immediate)
**í˜•ì‹:** `rd = rs1 OP imm`

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ |
|--------|------|------|
| ADDI | ì¦‰ì‹œê°’ ë§ì…ˆ | `addi x1, x2, 10` â†’ x1 = x2 + 10 |
| ANDI | ì¦‰ì‹œê°’ AND | `andi x1, x2, 0xFF` |
| ORI | ì¦‰ì‹œê°’ OR | `ori x1, x2, 0x10` |
| XORI | ì¦‰ì‹œê°’ XOR | `xori x1, x2, -1` |
| SLLI | ì¦‰ì‹œê°’ ì™¼ìª½ ì‹œí”„íŠ¸ | `slli x1, x2, 5` |
| SRLI | ì¦‰ì‹œê°’ ë…¼ë¦¬ ì˜¤ë¥¸ìª½ ì‹œí”„íŠ¸ | `srli x1, x2, 3` |
| SRAI | ì¦‰ì‹œê°’ ì‚°ìˆ  ì˜¤ë¥¸ìª½ ì‹œí”„íŠ¸ | `srai x1, x2, 2` |
| SLTI | Set Less Than Immediate | `slti x1, x2, 100` |
| SLTIU | SLTI Unsigned | `sltiu x1, x2, 50` |

**Opcode:** `0010011`

#### 3. L-Type (Load)
**í˜•ì‹:** `rd = MEM[rs1 + imm]`

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ |
|--------|------|------|
| LW | Word ë¡œë“œ (32-bit) | `lw x1, 0(x2)` â†’ x1 = MEM[x2] |
| LH | Halfword ë¡œë“œ (16-bit, sign-ext) | `lh x1, 4(x2)` |
| LB | Byte ë¡œë“œ (8-bit, sign-ext) | `lb x1, 8(x2)` |
| LHU | Halfword Unsigned | `lhu x1, 2(x2)` |
| LBU | Byte Unsigned | `lbu x1, 1(x2)` |

**Opcode:** `0000011`

#### 4. S-Type (Store)
**í˜•ì‹:** `MEM[rs1 + imm] = rs2`

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ |
|--------|------|------|
| SW | Word ì €ì¥ (32-bit) | `sw x1, 0(x2)` â†’ MEM[x2] = x1 |
| SH | Halfword ì €ì¥ (16-bit) | `sh x1, 4(x2)` |
| SB | Byte ì €ì¥ (8-bit) | `sb x1, 8(x2)` |

**Opcode:** `0100011`

#### 5. B-Type (Branch)
**í˜•ì‹:** `if (rs1 OP rs2) PC += imm`

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ |
|--------|------|------|
| BEQ | Branch if Equal | `beq x1, x2, label` |
| BNE | Branch if Not Equal | `bne x1, x2, label` |
| BLT | Branch if Less Than | `blt x1, x2, label` |
| BGE | Branch if Greater or Equal | `bge x1, x2, label` |
| BLTU | BLT Unsigned | `bltu x1, x2, label` |
| BGEU | BGE Unsigned | `bgeu x1, x2, label` |

**Opcode:** `1100011`

#### 6. U-Type (Upper Immediate)
**í˜•ì‹:** `rd = imm << 12`

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ |
|--------|------|------|
| LUI | Load Upper Immediate | `lui x1, 0x12345` â†’ x1 = 0x12345000 |
| AUIPC | Add Upper Immediate to PC | `auipc x1, 0x1000` â†’ x1 = PC + 0x1000000 |

**Opcode:** LUI=`0110111`, AUIPC=`0010111`

#### 7. J-Type (Jump)
**í˜•ì‹:** `rd = PC + 4; PC += imm`

| ëª…ë ¹ì–´ | ê¸°ëŠ¥ | ì˜ˆì‹œ |
|--------|------|------|
| JAL | Jump and Link | `jal x1, label` â†’ x1 = PC+4, PC = label |
| JALR | Jump and Link Register | `jalr x1, 0(x2)` â†’ x1 = PC+4, PC = x2 |

**Opcode:** JAL=`1101111`, JALR=`1100111`

### ğŸ“Œ ëª…ë ¹ì–´ í¬ë§·

```
R-Type: funct7(7) | rs2(5) | rs1(5) | funct3(3) | rd(5) | opcode(7)
I-Type: imm[11:0](12)      | rs1(5) | funct3(3) | rd(5) | opcode(7)
S-Type: imm[11:5](7) | rs2(5) | rs1(5) | funct3(3) | imm[4:0](5) | opcode(7)
B-Type: imm[12,10:5](7) | rs2(5) | rs1(5) | funct3(3) | imm[4:1,11](5) | opcode(7)
U-Type: imm[31:12](20)     | rd(5) | opcode(7)
J-Type: imm[20,10:1,11,19:12](20) | rd(5) | opcode(7)
```

### ğŸ“Œ Register File
- **32ê°œ ë ˆì§€ìŠ¤í„°**: x0 ~ x31
- **x0**: í•­ìƒ 0 (í•˜ë“œì™€ì´ì–´ë“œ)
- **x1 (ra)**: Return Address
- **x2 (sp)**: Stack Pointer
- **x8-x9, x18-x27**: Saved Registers
- **x10-x17**: Argument Registers

---

# 3. Multi-Cycle CPU ì„¤ê³„

## 3.1 Multi-Cycle ê°œë…

### ğŸ“Œ Single-Cycle vs Multi-Cycle

**Single-Cycle:**
```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Fetch â†’ Decode â†’ Execute â†’ Memory â†’ WriteBack â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
        (í•œ í´ëŸ­ì— ëª¨ë‘ ì™„ë£Œ)
```

**Multi-Cycle:**
```
Cycle 1: Fetch
Cycle 2: Decode
Cycle 3: Execute
Cycle 4: Memory (í•„ìš”ì‹œ)
Cycle 5: WriteBack (í•„ìš”ì‹œ)
```

### ğŸ“Œ Multi-Cycle ì¥ì 
1. **í´ëŸ­ ì†ë„ í–¥ìƒ**: ê°€ì¥ ê¸´ ë‹¨ê³„ë§Œ ê³ ë ¤
2. **ë¦¬ì†ŒìŠ¤ ì¬ì‚¬ìš©**: ALU, Memoryë¥¼ ì—¬ëŸ¬ ë‹¨ê³„ì—ì„œ ê³µìœ 
3. **ëª…ë ¹ì–´ë³„ ìµœì í™”**: ê°„ë‹¨í•œ ëª…ë ¹ì–´ëŠ” ë¹ ë¥´ê²Œ

### ğŸ“Œ ë³¸ í”„ë¡œì íŠ¸ CPI (Cycles Per Instruction)

| ëª…ë ¹ì–´ íƒ€ì… | Cycles | ê²½ë¡œ |
|------------|--------|------|
| **R-Type** | 3 | FETCH â†’ DECODE â†’ R_EXE |
| **I-Type** | 3 | FETCH â†’ DECODE â†’ I_EXE |
| **B-Type** | 3 | FETCH â†’ DECODE â†’ B_EXE |
| **U-Type (LUI)** | 3 | FETCH â†’ DECODE â†’ LU_EXE |
| **U-Type (AUIPC)** | 3 | FETCH â†’ DECODE â†’ AU_EXE |
| **J-Type (JAL)** | 3 | FETCH â†’ DECODE â†’ J_EXE |
| **J-Type (JALR)** | 3 | FETCH â†’ DECODE â†’ JL_EXE |
| **S-Type (Store)** | 5 | FETCH â†’ DECODE â†’ S_EXE â†’ S_MEM â†’ MEMORY_DELAY |
| **L-Type (Load)** | 6 | FETCH â†’ DECODE â†’ L_EXE â†’ L_MEM â†’ L_WB â†’ MEMORY_DELAY |

**í‰ê·  CPI:** ì•½ 3.5 cycles

---

## 3.2 Control Unit (FSM) ì„¤ê³„

### ğŸ“Œ FSM ìƒíƒœ ë‹¤ì´ì–´ê·¸ë¨

```
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚ FETCH  â”‚ â† ëª¨ë“  ëª…ë ¹ì–´ ì‹œì‘
          â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
              â†“
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚ DECODE â”‚ â† Opcode í•´ì„
          â””â”€â”€â”€â”¬â”€â”€â”€â”€â”˜
              â†“
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â†“                        â†“              â†“         â†“
â”Œâ”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”
â”‚ R_EXE â”‚  â”‚ I_EXE â”‚  â”‚ B_EXE â”‚  â”‚LU_EXE â”‚  â”‚AU_EXE â”‚ ...
â””â”€â”€â”€â”¬â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”€â”˜  â””â”€â”€â”€â”¬â”€â”€â”€â”˜
    â”‚          â”‚          â”‚          â”‚          â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                          â†“
                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
                     â”‚ FETCH  â”‚ (3 cycles)
                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜


                â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”
                â”‚ S_EXE â”‚â”€â”€â”€â”€â”€â”€â”€â†’â”‚ S_MEM â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”¬â”€â”€â”€â”˜
                                    â†“
                               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                               â”‚MEMORY_DELAY â”‚
                               â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                                      â†“
                                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
                                 â”‚ FETCH  â”‚ (5 cycles)
                                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜


                â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€â”€â”
                â”‚ L_EXE â”‚â”€â”€â”€â”€â”€â”€â”€â†’â”‚ L_MEM â”‚â”€â”€â”€â”€â”€â”€â†’â”‚ L_WB â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”€â”€â”€â”€â”˜       â””â”€â”€â”€â”¬â”€â”€â”˜
                                                    â†“
                                               â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                                               â”‚MEMORY_DELAY â”‚
                                               â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”˜
                                                      â†“
                                                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”
                                                 â”‚ FETCH  â”‚ (6 cycles)
                                                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ ì œì–´ ì‹ í˜¸

| ì‹ í˜¸ | ì˜ë¯¸ |
|------|------|
| **PCEn** | PC Enable (PC ì—…ë°ì´íŠ¸) |
| **regFileWe** | Register File Write Enable |
| **aluControl[3:0]** | ALU ì—°ì‚° ì„ íƒ |
| **aluSrcMuxSel** | ALU ì…ë ¥ ì„ íƒ (rs2 or imm) |
| **busWe** | Memory Write Enable |
| **RFWDSrcMuxSel[2:0]** | Register File Write Data ì„ íƒ |
| **branch** | Branch ëª…ë ¹ì–´ í”Œë˜ê·¸ |
| **jal** | JAL ëª…ë ¹ì–´ í”Œë˜ê·¸ |
| **jalr** | JALR ëª…ë ¹ì–´ í”Œë˜ê·¸ |
| **transfer** | APB ì „ì†¡ ì‹œì‘ |

### ğŸ“Œ ì½”ë“œ ë¶„ì„: ControlUnit.sv

```systemverilog
// FSM ìƒíƒœ ì •ì˜
typedef enum {
    FETCH,         // ëª…ë ¹ì–´ ê°€ì ¸ì˜¤ê¸°
    DECODE,        // ëª…ë ¹ì–´ í•´ì„
    R_EXE,         // R-Type ì‹¤í–‰
    I_EXE,         // I-Type ì‹¤í–‰
    B_EXE,         // Branch ì‹¤í–‰
    LU_EXE,        // LUI ì‹¤í–‰
    AU_EXE,        // AUIPC ì‹¤í–‰
    J_EXE,         // JAL ì‹¤í–‰
    JL_EXE,        // JALR ì‹¤í–‰
    S_EXE,         // Store ì£¼ì†Œ ê³„ì‚°
    S_MEM,         // Store ë©”ëª¨ë¦¬ ì“°ê¸°
    L_EXE,         // Load ì£¼ì†Œ ê³„ì‚°
    L_MEM,         // Load ë©”ëª¨ë¦¬ ì½ê¸°
    L_WB,          // Load Write Back
    MEMORY_DELAY   // Memory Access í›„ ëŒ€ê¸°
} state_e;

// ìƒíƒœ ì „ì´ ë¡œì§
always_comb begin
    next_state = state;
    case (state)
        FETCH:  next_state = DECODE;
        DECODE: begin
            case (opcode)
                `OP_TYPE_R:  next_state = R_EXE;
                `OP_TYPE_I:  next_state = I_EXE;
                `OP_TYPE_B:  next_state = B_EXE;
                `OP_TYPE_LU: next_state = LU_EXE;
                `OP_TYPE_AU: next_state = AU_EXE;
                `OP_TYPE_J:  next_state = J_EXE;
                `OP_TYPE_JL: next_state = JL_EXE;
                `OP_TYPE_S:  next_state = S_EXE;
                `OP_TYPE_L:  next_state = L_EXE;
            endcase
        end
        R_EXE:  next_state = FETCH;  // 3 cycles
        I_EXE:  next_state = FETCH;  // 3 cycles
        // ... (ìƒëµ)
        S_EXE:  next_state = S_MEM;
        S_MEM:  if (ready) next_state = MEMORY_DELAY;
        L_EXE:  next_state = L_MEM;
        L_MEM:  if (ready) next_state = L_WB;
        L_WB:   next_state = MEMORY_DELAY;
        MEMORY_DELAY: next_state = FETCH;
    endcase
end

// ì œì–´ ì‹ í˜¸ ìƒì„±
always_comb begin
    signals = 11'b0;
    aluControl = `ADD;
    case (state)
        //{PCEn, regFileWe, aluSrcMuxSel, busWe, RFWDSrcMuxSel(3), branch, jal, jalr, transfer}
        FETCH:  signals = 11'b1_0_0_0_000_0_0_0_0;  // PC ì—…ë°ì´íŠ¸
        DECODE: signals = 11'b0_0_0_0_000_0_0_0_0;  // í•´ì„ë§Œ
        R_EXE: begin
            signals = 11'b0_1_0_0_000_0_0_0_0;  // RF Write, ALU ê²°ê³¼ ì €ì¥
            aluControl = operator;  // funct7 + funct3
        end
        I_EXE: begin
            signals = 11'b0_1_1_0_000_0_0_0_0;  // RF Write, ALU src = imm
            if (operator == 4'b1101) aluControl = operator;
            else aluControl = {1'b0, operator[2:0]};
        end
        // ... (ìƒëµ)
        S_MEM:  signals = 11'b0_0_1_1_000_0_0_0_1;  // Memory Write, APB transfer
        L_MEM:  signals = 11'b0_0_1_0_001_0_0_0_1;  // Memory Read, APB transfer
        L_WB:   signals = 11'b0_1_1_0_001_0_0_0_0;  // RF Write, Memory data
    endcase
end
```

### ğŸ“Œ ì™œ MEMORY_DELAYê°€ í•„ìš”í•œê°€?
**ë¬¸ì œ:**
- APB ë²„ìŠ¤ëŠ” SETUP â†’ ACCESSë¡œ 2 cycles í•„ìš”
- Memory Access í›„ ë°”ë¡œ FETCHë¡œ ê°€ë©´ ì¶©ëŒ

**í•´ê²°:**
- MEMORY_DELAY ìƒíƒœ ì¶”ê°€
- 1 cycle ëŒ€ê¸° í›„ FETCH

---

## 3.3 DataPath ì„¤ê³„

### ğŸ“Œ DataPath êµ¬ì¡°

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚          DataPath                         â”‚
                    â”‚                                           â”‚
  instrCode â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â–¶ Decoder â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
                    â”‚                   â”‚                      â”‚ â”‚
                    â”‚         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”               â”‚ â”‚
                    â”‚         â”‚ Register File  â”‚               â”‚ â”‚
                    â”‚         â”‚  (32 x 32-bit) â”‚               â”‚ â”‚
                    â”‚         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”˜               â”‚ â”‚
                    â”‚              â”‚       â”‚                   â”‚ â”‚
                    â”‚         RD1  â”‚       â”‚ RD2               â”‚ â”‚
                    â”‚              â†“       â†“                   â”‚ â”‚
                    â”‚       â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”           â”‚ â”‚
                    â”‚       â”‚   Pipeline Regs      â”‚           â”‚ â”‚
                    â”‚       â”‚  (DecReg_RFData1/2)  â”‚           â”‚ â”‚
                    â”‚       â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜           â”‚ â”‚
                    â”‚              â”‚       â”‚                   â”‚ â”‚
                    â”‚              â”‚       â””â”€â”€â”€â”€â”€â”€â”            â”‚ â”‚
                    â”‚              â”‚              â†“            â”‚ â”‚
                    â”‚              â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚ â”‚
                    â”‚              â”‚        â”‚   Mux   â”‚        â”‚ â”‚
                    â”‚              â”‚        â”‚(rs2/imm)â”‚        â”‚ â”‚
                    â”‚              â”‚        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”˜        â”‚ â”‚
                    â”‚              â”‚             â”‚             â”‚ â”‚
                    â”‚              â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚ â”‚
                    â”‚                    â”‚                     â”‚ â”‚
                    â”‚              â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”               â”‚ â”‚
                    â”‚              â”‚    ALU    â”‚               â”‚ â”‚
                    â”‚              â”‚           â”‚               â”‚ â”‚
                    â”‚              â”‚ +,-,&,|,^ â”‚               â”‚ â”‚
                    â”‚              â”‚ <<,>>,>>> â”‚               â”‚ â”‚
                    â”‚              â”‚  <, ==    â”‚               â”‚ â”‚
                    â”‚              â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜               â”‚ â”‚
                    â”‚                    â”‚                     â”‚ â”‚
                    â”‚              â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”               â”‚ â”‚
                    â”‚              â”‚ ExeReg_   â”‚               â”‚ â”‚
                    â”‚              â”‚ aluResult â”‚               â”‚ â”‚
                    â”‚              â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜               â”‚ â”‚
                    â”‚                    â”‚                     â”‚ â”‚
                    â”‚                    â”œâ”€â”€â”€â”€â”€â”€â–¶ busAddr      â”‚ â”‚
                    â”‚                    â”‚                     â”‚ â”‚
                    â”‚              â”Œâ”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”               â”‚ â”‚
                    â”‚              â”‚   Mux     â”‚               â”‚ â”‚
                    â”‚              â”‚(RF Write  â”‚               â”‚ â”‚
                    â”‚              â”‚ Data Src) â”‚               â”‚ â”‚
                    â”‚              â””â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜               â”‚ â”‚
                    â”‚                    â”‚                     â”‚ â”‚
                    â”‚                    â””â”€â”€â–¶ WD (to RF)       â”‚ â”‚
                    â”‚                                           â”‚
  busRData â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ â”‚
                    â”‚                                           â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ ì£¼ìš” ì»´í¬ë„ŒíŠ¸

#### 1. Register File
```systemverilog
module RegisterFile (
    input  logic        clk,
    input  logic        we,       // Write Enable
    input  logic [ 4:0] RA1,      // Read Address 1
    input  logic [ 4:0] RA2,      // Read Address 2
    input  logic [ 4:0] WA,       // Write Address
    input  logic [31:0] WD,       // Write Data
    output logic [31:0] RD1,      // Read Data 1
    output logic [31:0] RD2       // Read Data 2
);
    logic [31:0] mem[0:31];
    
    always_ff @(posedge clk) begin
        if (we) mem[WA] <= WD;
    end
    
    // x0ëŠ” í•­ìƒ 0
    assign RD1 = (RA1 != 0) ? mem[RA1] : 32'b0;
    assign RD2 = (RA2 != 0) ? mem[RA2] : 32'b0;
endmodule
```

#### 2. ALU
```systemverilog
module alu (
    input  logic [ 3:0] aluControl,
    input  logic [31:0] a, b,
    output logic [31:0] result,
    output logic        btaken    // Branch Taken
);
    always_comb begin
        result = 32'bx;
        case (aluControl)
            `ADD:  result = a + b;
            `SUB:  result = a - b;
            `SLL:  result = a << b;
            `SRL:  result = a >> b;
            `SRA:  result = $signed(a) >>> b;  // ì‚°ìˆ  ì‹œí”„íŠ¸
            `SLT:  result = ($signed(a) < $signed(b)) ? 1 : 0;
            `SLTU: result = (a < b) ? 1 : 0;
            `XOR:  result = a ^ b;
            `OR:   result = a | b;
            `AND:  result = a & b;
        endcase
    end
    
    // Branch ì¡°ê±´ ê³„ì‚°
    always_comb begin
        btaken = 1'b0;
        case (aluControl[2:0])
            `BEQ:  btaken = (a == b);
            `BNE:  btaken = (a != b);
            `BLT:  btaken = ($signed(a) < $signed(b));
            `BGE:  btaken = ($signed(a) >= $signed(b));
            `BLTU: btaken = (a < b);
            `BGEU: btaken = (a >= b);
        endcase
    end
endmodule
```

#### 3. Immediate Extender
```systemverilog
module immExtend (
    input  logic [31:0] instrCode,
    output logic [31:0] immExt
);
    wire [6:0] opcode = instrCode[6:0];
    
    always_comb begin
        case (opcode)
            // I-Type: imm[11:0]
            `OP_TYPE_I, `OP_TYPE_L: 
                immExt = {{20{instrCode[31]}}, instrCode[31:20]};
            
            // S-Type: imm[11:5] + imm[4:0]
            `OP_TYPE_S: 
                immExt = {{20{instrCode[31]}}, instrCode[31:25], instrCode[11:7]};
            
            // B-Type: imm[12,10:5,4:1,11,0]
            `OP_TYPE_B:
                immExt = {{20{instrCode[31]}}, instrCode[7], 
                          instrCode[30:25], instrCode[11:8], 1'b0};
            
            // U-Type: imm[31:12] + 12'b0
            `OP_TYPE_LU, `OP_TYPE_AU: 
                immExt = {instrCode[31:12], 12'b0};
            
            // J-Type: imm[20,10:1,11,19:12,0]
            `OP_TYPE_J:
                immExt = {{12{instrCode[31]}}, instrCode[19:12], 
                          instrCode[20], instrCode[30:21], 1'b0};
            
            default: immExt = 32'bx;
        endcase
    end
endmodule
```

#### 4. Pipeline Registers
```systemverilog
// Decode â†’ Execute ì‚¬ì´
register U_DecReg_RFData1 (
    .clk  (clk),
    .reset(reset),
    .d    (RFData1),
    .q    (DecReg_RFData1)
);

register U_DecReg_RFData2 (
    .clk  (clk),
    .reset(reset),
    .d    (RFData2),
    .q    (DecReg_RFData2)
);

// Execute â†’ Memory ì‚¬ì´
register U_ExeReg_ALU (
    .clk  (clk),
    .reset(reset),
    .d    (aluResult),
    .q    (ExeReg_aluResult)
);

// Memory â†’ WriteBack ì‚¬ì´
register U_MemAccReg_ReadData (
    .clk  (clk),
    .reset(reset),
    .d    (busRData),
    .q    (MemAccReg_busRData)
);
```

### ğŸ“Œ ë°ì´í„° íë¦„ ì˜ˆì‹œ

#### ì˜ˆì‹œ 1: ADD x3, x1, x2
```
Cycle 1 (FETCH):
  PC â†’ ROM â†’ instrCode = 0x002081B3
  PCEn = 1 â†’ PC = PC + 4

Cycle 2 (DECODE):
  instrCode[6:0] = 0110011 (R-Type)
  rs1 = instrCode[19:15] = 1 (x1)
  rs2 = instrCode[24:20] = 2 (x2)
  rd  = instrCode[11:7]  = 3 (x3)
  
  RegFile[1] â†’ RFData1 â†’ DecReg_RFData1
  RegFile[2] â†’ RFData2 â†’ DecReg_RFData2

Cycle 3 (R_EXE):
  aluControl = ADD
  aluSrcMuxSel = 0 (rs2)
  
  ALU: DecReg_RFData1 + DecReg_RFData2 â†’ aluResult
  regFileWe = 1
  
  RegFile[3] â† aluResult
```

#### ì˜ˆì‹œ 2: LW x5, 0(x1)
```
Cycle 1 (FETCH):
  PC â†’ ROM â†’ instrCode = 0x0000A283
  PCEn = 1 â†’ PC = PC + 4

Cycle 2 (DECODE):
  opcode = 0000011 (L-Type)
  rs1 = 1 (x1)
  rd  = 5 (x5)
  imm = 0
  
  RegFile[1] â†’ RFData1 â†’ DecReg_RFData1
  immExt = 0 â†’ DecReg_immExt

Cycle 3 (L_EXE):
  aluControl = ADD
  aluSrcMuxSel = 1 (imm)
  
  ALU: DecReg_RFData1 + DecReg_immExt â†’ aluResult
  aluResult â†’ ExeReg_aluResult

Cycle 4 (L_MEM):
  busAddr = ExeReg_aluResult
  transfer = 1 â†’ APB Master ì‹œì‘
  
  APB: IDLE â†’ SETUP â†’ ACCESS
  busRData â† Memory[busAddr]
  
  busRData â†’ MemAccReg_busRData

Cycle 5 (L_WB):
  RFWDSrcMuxSel = 001 (Memory data)
  regFileWe = 1
  
  RegFile[5] â† MemAccReg_busRData

Cycle 6 (MEMORY_DELAY):
  (ëŒ€ê¸°)
```

---

# 4. APB ë²„ìŠ¤ í”„ë¡œí† ì½œ

## 4.1 APB (Advanced Peripheral Bus)

### ğŸ“Œ APBë€?
- **AMBA (Advanced Microcontroller Bus Architecture)** ê³„ì—´
- **ì €ì† Peripheralìš©** ë²„ìŠ¤
- **ê°„ë‹¨í•œ ì¸í„°í˜ì´ìŠ¤**
- **0 ë˜ëŠ” 1 Wait State**

### ğŸ“Œ AMBA ë²„ìŠ¤ ê³„ì¸µ

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚      AXI (ê³ ì†, ê³ ì„±ëŠ¥)              â”‚  CPU â†” Memory
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚      AHB (ì¤‘ì†, ì¤‘ì„±ëŠ¥)              â”‚  DMA, Bridge
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚      APB (ì €ì†, ì €ì „ë ¥)              â”‚  UART, GPIO, Timer
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ APB vs AXI4-Lite

| í•­ëª© | APB | AXI4-Lite |
|------|-----|-----------|
| **ì±„ë„** | ë‹¨ì¼ | 5ê°œ (ë¶„ë¦¬) |
| **Handshake** | PSEL+PENABLE | VALID+READY |
| **ë³µì¡ë„** | ë‚®ìŒ | ë†’ìŒ |
| **ì„±ëŠ¥** | ë‚®ìŒ | ë†’ìŒ |
| **ìš©ë„** | ì €ì† Peripheral | ë ˆì§€ìŠ¤í„° ì ‘ê·¼ |

---

## 4.2 APB ì‹ í˜¸

### ğŸ“Œ APB Master ì‹ í˜¸

| ì‹ í˜¸ | ë°©í–¥ | ì„¤ëª… |
|------|------|------|
| **PCLK** | Input | í´ëŸ­ |
| **PRESET** | Input | ë¦¬ì…‹ (Active High) |
| **PADDR[31:0]** | Output | ì£¼ì†Œ |
| **PWRITE** | Output | 1=Write, 0=Read |
| **PSEL** | Output | Slave ì„ íƒ (Active High) |
| **PENABLE** | Output | Enable (2nd cycle) |
| **PWDATA[31:0]** | Output | Write ë°ì´í„° |
| **PRDATA[31:0]** | Input | Read ë°ì´í„° |
| **PREADY** | Input | Slave ì¤€ë¹„ (0=Wait) |

### ğŸ“Œ APB ì£¼ì†Œ ë§µ (ë³¸ í”„ë¡œì íŠ¸)

| Peripheral | Base Address | ì„¤ëª… |
|-----------|-------------|------|
| **RAM** | 0x10000000 | Data Memory |
| **GPO** | 0x10002000 | GPIO Output |
| **GPI** | 0x10002000 (ë¯¸ì‚¬ìš©) | GPIO Input |
| **UART** | 0x10003000 | UART Peripheral |

**APB_Decoder ë¡œì§:**
```systemverilog
always_comb begin
    y = 4'b0000;
    if (en) begin
        casex (sel)
            32'h1000_0xxx: y = 4'b0001;  // PSEL0 (RAM)
            32'h1000_1xxx: y = 4'b0010;  // PSEL1 (Reserved)
            32'h1000_2xxx: y = 4'b0100;  // PSEL2 (GPO)
            32'h1000_3xxx: y = 4'b1000;  // PSEL3 (UART)
        endcase
    end
end
```

---

## 4.3 APB ìƒíƒœ ë¨¸ì‹ 

### ğŸ“Œ APB Master FSM

```
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ IDLE â”‚  PSEL=0, PENABLE=0
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ transfer=1
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚SETUP â”‚  PSEL=1, PENABLE=0, PADDR/PWRITE/PWDATA ìœ íš¨
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ (ë¬´ì¡°ê±´)
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ACCESSâ”‚  PSEL=1, PENABLE=1
       â””â”€â”€â”€â”¬â”€â”€â”˜
           â”‚ PREADY=1
           â†“
       â”Œâ”€â”€â”€â”€â”€â”€â”
       â”‚ IDLE â”‚
       â””â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨

```
PCLK:    â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â” â”Œâ”€â”
         â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€â”˜ â””â”€

transfer:â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
           â””â”€â”€â”€â”˜

State:   IDLE SETUP ACCESS IDLE

PSEL:    â”€â”€â”€â”       â”Œâ”€â”€â”€â”€â”€
            â””â”€â”€â”€â”€â”€â”€â”€â”˜

PENABLE: â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€
                â””â”€â”€â”€â”˜

PADDR:   â”€â”€â”€â”€<ADDR >â”€â”€â”€â”€â”€
PWRITE:  â”€â”€â”€â”€<WR   >â”€â”€â”€â”€â”€
PWDATA:  â”€â”€â”€â”€<DATA >â”€â”€â”€â”€â”€ (Writeì¼ ë•Œ)

PREADY:  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”€â”€â”€â”€â”€
                    â””â”€â”€â”€â”€â”€
```

### ğŸ“Œ ì½”ë“œ ë¶„ì„: APB_Master.sv

```systemverilog
typedef enum {
    IDLE,
    SETUP,
    ACCESS
} apb_state_e;

apb_state_e state, state_next;

always_comb begin
    state_next = state;
    decoder_en = 1'b0;
    PENABLE = 1'b0;
    
    case (state)
        IDLE: begin
            decoder_en = 1'b0;
            if (transfer) begin
                state_next = SETUP;
                // ì£¼ì†Œ, ë°ì´í„°, Write ì‹ í˜¸ ë˜ì¹˜
                temp_addr_next = addr;
                temp_wdata_next = wdata;
                temp_write_next = write;
            end
        end
        
        SETUP: begin
            decoder_en = 1'b1;  // PSEL í™œì„±í™”
            PENABLE = 1'b0;
            PADDR = temp_addr_reg;
            PWRITE = temp_write_reg;
            state_next = ACCESS;
            if (temp_write_reg) begin
                PWDATA = temp_wdata_reg;
            end
        end
        
        ACCESS: begin
            decoder_en = 1'b1;  // PSEL ìœ ì§€
            PENABLE = 1'b1;     // PENABLE í™œì„±í™”
            if (ready) begin    // Slaveê°€ ì¤€ë¹„ë˜ë©´
                state_next = IDLE;
            end
        end
    endcase
end
```

---

# 5. Peripheral ì„¤ê³„

## 5.1 UART (Universal Asynchronous Receiver/Transmitter)

### ğŸ“Œ UART ê°œìš”
- **ë¹„ë™ê¸° ì§ë ¬ í†µì‹ **
- **Full-Duplex** (TX, RX ë…ë¦½)
- **Baud Rate**: 9600, 115200 ë“±
- **Frame**: Start bit + 8 data bits + Stop bit

### ğŸ“Œ UART í”„ë ˆì„

```
Idle: â”€â”€â”€â”€â”                           â”Œâ”€â”€â”€â”€
          â””â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”˜
          Start D0  D1  D2  D3  D4  D5  Stop
            0   LSB                 MSB  1
```

### ğŸ“Œ UART + FIFO êµ¬ì¡°

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚          UART Peripheral             â”‚
â”‚                                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚ APB IF â”‚â”€â”€â–¶â”‚TX FIFO â”‚â”€â”€â–¶â”‚ TX   â”‚â”€â”€â–¶ uart_tx
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚ Core â”‚ â”‚
â”‚      â”‚                      â””â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚      â”‚        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â” â”‚
â”‚      â””â”€â”€â”€â”€â”€â”€â”€â–¶â”‚RX FIFO â”‚â—€â”€â”€â”‚ RX   â”‚â—€â”€â”€ uart_rx
â”‚               â””â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚ Core â”‚ â”‚
â”‚                            â””â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### ğŸ“Œ UART ë ˆì§€ìŠ¤í„° ë§µ

| Offset | Register | R/W | ì„¤ëª… |
|--------|---------|-----|------|
| 0x00 | TX_DATA | W | ì†¡ì‹  ë°ì´í„° (FIFOì— ì“°ê¸°) |
| 0x04 | (ì˜ˆì•½) | - | - |
| 0x08 | STATUS | R | [1]: tx_fifo_full, [0]: rx_fifo_empty |
| 0x0C | RX_DATA | R | ìˆ˜ì‹  ë°ì´í„° (FIFOì—ì„œ ì½ê¸°) |

### ğŸ“Œ UART ì‚¬ìš© ì˜ˆì‹œ (C ì½”ë“œ)

```c
#define UART_BASE 0x10003000
#define UART_TX   (*(volatile uint32_t*)(UART_BASE + 0x00))
#define UART_STATUS (*(volatile uint32_t*)(UART_BASE + 0x08))
#define UART_RX   (*(volatile uint32_t*)(UART_BASE + 0x0C))

void uart_send_char(char c) {
    // TX FIFOê°€ ê½‰ ì°° ë•Œê¹Œì§€ ëŒ€ê¸°
    while (UART_STATUS & 0x02);  // tx_fifo_full
    UART_TX = c;
}

char uart_recv_char() {
    // RX FIFOê°€ ë¹„ì–´ìˆì„ ë•Œê¹Œì§€ ëŒ€ê¸°
    while (UART_STATUS & 0x01);  // rx_fifo_empty
    return UART_RX;
}

void uart_send_string(char* str) {
    while (*str) {
        uart_send_char(*str++);
    }
}

// ì‚¬ìš© ì˜ˆ
int main() {
    uart_send_string("Hello, World!\n");
    
    char cmd[10];
    int i = 0;
    while (1) {
        cmd[i] = uart_recv_char();
        if (cmd[i] == '\n') {
            cmd[i] = '\0';
            if (strcmp(cmd, "ODD") == 0) {
                GPO = 0xAA;  // LED í™€ìˆ˜ë²ˆë§Œ ì¼œê¸°
            }
            i = 0;
        } else {
            i++;
        }
    }
}
```

---

## 5.2 GPIO (General Purpose Input/Output)

### ğŸ“Œ GPO (Output)

```systemverilog
module GPO_Periph (
    input  logic        PCLK,
    input  logic        PRESET,
    input  logic [ 3:0] PADDR,
    input  logic        PWRITE,
    input  logic        PENABLE,
    input  logic [31:0] PWDATA,
    input  logic        PSEL,
    output logic [31:0] PRDATA,
    output logic        PREADY,
    output logic [ 7:0] gpo      // ì™¸ë¶€ í•€
);
    logic [31:0] gpo_reg;
    
    // APB Write
    always_ff @(posedge PCLK) begin
        if (PRESET) begin
            gpo_reg <= 32'b0;
        end else if (PSEL && PENABLE && PWRITE) begin
            if (PADDR[3:2] == 2'd0) begin
                gpo_reg <= PWDATA;
            end
        end
    end
    
    // ì™¸ë¶€ í•€ ì—°ê²°
    assign gpo = gpo_reg[7:0];
    
    // APB Read
    assign PRDATA = gpo_reg;
    
    // 0-wait state
    always_ff @(posedge PCLK) begin
        if (PRESET) PREADY <= 1'b0;
        else PREADY <= PSEL;
    end
endmodule
```

### ğŸ“Œ GPI (Input)

```systemverilog
module GPI_Periph (
    input  logic        PCLK,
    input  logic        PRESET,
    input  logic [ 3:0] PADDR,
    input  logic        PWRITE,
    input  logic        PENABLE,
    input  logic [31:0] PWDATA,
    input  logic        PSEL,
    output logic [31:0] PRDATA,
    output logic        PREADY,
    input  logic [ 7:0] gpi      // ì™¸ë¶€ í•€
);
    // GPIëŠ” Readë§Œ ê°€ëŠ¥
    assign PRDATA = {24'b0, gpi};
    
    always_ff @(posedge PCLK) begin
        if (PRESET) PREADY <= 1'b0;
        else PREADY <= PSEL;
    end
endmodule
```

---

## 5.3 ë©”ëª¨ë¦¬ (ROM, RAM)

### ğŸ“Œ ROM (Program Memory)

```systemverilog
module ROM (
    input  logic [31:0] addr,
    output logic [31:0] data
);
    logic [31:0] mem[0:2**12-1];  // 4KB
    
    initial begin
        $readmemh("code.mem", mem);  // Hex íŒŒì¼ ë¡œë“œ
    end
    
    assign data = mem[addr[13:2]];  // Word addressing
endmodule
```

### ğŸ“Œ RAM (Data Memory)

```systemverilog
module RAM (
    input  logic        PCLK,
    input  logic        PRESET,
    input  logic [11:0] PADDR,
    input  logic        PWRITE,
    input  logic        PENABLE,
    input  logic [31:0] PWDATA,
    input  logic        PSEL,
    output logic [31:0] PRDATA,
    output logic        PREADY
);
    logic [31:0] mem[0:2**10-1];  // 1KB
    
    always_ff @(posedge PCLK) begin
        if (PSEL && PENABLE && PWRITE) begin
            mem[PADDR[11:2]] <= PWDATA;
        end
    end
    
    assign PRDATA = mem[PADDR[11:2]];
    
    always_ff @(posedge PCLK) begin
        if (PRESET) PREADY <= 1'b0;
        else PREADY <= PSEL;
    end
endmodule
```

---

# 6. ì½”ë“œ ìƒì„¸ ë¶„ì„

## 6.1 ëª…ë ¹ì–´ ì‹¤í–‰ ì˜ˆì‹œ

### ğŸ“Œ ì˜ˆì‹œ 1: ADDI x5, x0, 100
**ì˜ë¯¸:** x5 = x0 + 100 = 100

**Machine Code:**
```
0x06400293
= 0000 0110 0100 0000 0000 0010 1001 0011
  imm[11:0]  rs1   funct3  rd   opcode
  0x064      0     000     5    0010011
```

**ì‹¤í–‰ ê³¼ì •:**
```
Cycle 1 (FETCH):
  PC = 0x00000000
  ROM[0] â†’ instrCode = 0x06400293
  PC â† PC + 4 = 0x00000004

Cycle 2 (DECODE):
  opcode = 0010011 â†’ I-Type
  rs1 = 0, rd = 5
  imm = 0x064 (100)
  
  RegFile[0] = 0 â†’ RFData1 â†’ DecReg_RFData1 = 0
  immExt = 100 â†’ DecReg_immExt = 100

Cycle 3 (I_EXE):
  aluControl = ADD
  aluSrcMuxSel = 1 (imm)
  
  ALU: 0 + 100 = 100
  regFileWe = 1
  
  RegFile[5] â† 100
```

### ğŸ“Œ ì˜ˆì‹œ 2: SW x5, 0(x1)
**ì˜ë¯¸:** MEM[x1] = x5

**Machine Code:**
```
0x0050A023
= 0000 0000 0101 0000 1010 0000 0010 0011
  imm[11:5] rs2 rs1 funct3 imm[4:0] opcode
  0000000   5   1   010     00000  0100011
```

**ì‹¤í–‰ ê³¼ì •:**
```
Cycle 1 (FETCH):
  PC = 0x00000004
  ROM[1] â†’ instrCode = 0x0050A023
  PC â† PC + 4 = 0x00000008

Cycle 2 (DECODE):
  opcode = 0100011 â†’ S-Type
  rs1 = 1, rs2 = 5
  imm = 0
  
  RegFile[1] â†’ RFData1 â†’ DecReg_RFData1 (ì£¼ì†Œ)
  RegFile[5] â†’ RFData2 â†’ DecReg_RFData2 (ë°ì´í„°)
  immExt = 0 â†’ DecReg_immExt = 0

Cycle 3 (S_EXE):
  aluControl = ADD
  aluSrcMuxSel = 1 (imm)
  
  ALU: DecReg_RFData1 + 0 â†’ aluResult (ì£¼ì†Œ)
  aluResult â†’ ExeReg_aluResult
  DecReg_RFData2 â†’ ExeReg_RFData2

Cycle 4 (S_MEM):
  busAddr = ExeReg_aluResult
  busWData = ExeReg_RFData2
  busWe = 1
  transfer = 1
  
  APB Master: IDLE â†’ SETUP

Cycle 5 (S_MEM, continued):
  APB Master: SETUP â†’ ACCESS
  PSEL = 1, PENABLE = 1
  RAM[busAddr] â† busWData
  PREADY = 1 â†’ ready = 1
  
  next_state = MEMORY_DELAY

Cycle 6 (MEMORY_DELAY):
  (ëŒ€ê¸°)
  
  next_state = FETCH
```

### ğŸ“Œ ì˜ˆì‹œ 3: BEQ x1, x2, label
**ì˜ë¯¸:** if (x1 == x2) PC = PC + offset

**Machine Code:**
```
0x00208463
= 0000 0000 0010 0000 1000 0100 0110 0011
  imm[12,10:5] rs2 rs1 funct3 imm[4:1,11] opcode
  0000000      2   1   000     01000      1100011
```

**ì‹¤í–‰ ê³¼ì • (x1 == x2ì¸ ê²½ìš°):**
```
Cycle 1 (FETCH):
  PC = 0x00000008
  ROM[2] â†’ instrCode = 0x00208463
  PC â† PC + 4 = 0x0000000C

Cycle 2 (DECODE):
  opcode = 1100011 â†’ B-Type
  rs1 = 1, rs2 = 2
  imm = 8 (label offset)
  
  RegFile[1] â†’ RFData1 â†’ DecReg_RFData1
  RegFile[2] â†’ RFData2 â†’ DecReg_RFData2
  immExt = 8 â†’ DecReg_immExt = 8

Cycle 3 (B_EXE):
  aluControl = BEQ (000)
  branch = 1
  
  ALU: btaken = (DecReg_RFData1 == DecReg_RFData2) = 1
  
  PCSrcMuxSel = jal | (btaken & branch) = 0 | (1 & 1) = 1
  PC_Imm_AdderResult = PC + immExt = 0x08 + 8 = 0x10
  
  PCSrcMux: x1 ì„ íƒ â†’ PC_Imm_AdderResult
  PC â† 0x10 (label ìœ„ì¹˜ë¡œ ì í”„!)
```

---

## 6.2 ì–´ì…ˆë¸”ë¦¬ â†’ Machine Code ë³€í™˜

### ğŸ“Œ ì˜ˆì‹œ í”„ë¡œê·¸ë¨

```assembly
# LED Blink Program
# GPO base: 0x10002000

    addi x1, x0, 0xAA      # x1 = 0xAA (LED pattern)
    lui  x2, 0x10002       # x2 = 0x10002000 (GPO base)
loop:
    sw   x1, 0(x2)         # GPO[0] = x1 (LED ON)
    addi x3, x0, 1000000   # x3 = 1000000 (delay count)
delay:
    addi x3, x3, -1        # x3--
    bne  x3, x0, delay     # if (x3 != 0) goto delay
    
    sw   x0, 0(x2)         # GPO[0] = 0 (LED OFF)
    addi x3, x0, 1000000   # x3 = 1000000
delay2:
    addi x3, x3, -1        # x3--
    bne  x3, x0, delay2    # if (x3 != 0) goto delay2
    
    jal  x0, loop          # goto loop
```

### ğŸ“Œ Machine Code (code.mem)

```
0AA00093  // addi x1, x0, 0xAA
10002137  // lui  x2, 0x10002
00112023  // sw   x1, 0(x2)
0F42A193  // addi x3, x0, 1000000
FFF18193  // addi x3, x3, -1
FE019CE3  // bne  x3, x0, delay
00012023  // sw   x0, 0(x2)
0F42A193  // addi x3, x0, 1000000
FFF18193  // addi x3, x3, -1
FE019CE3  // bne  x3, x0, delay2
FE9FF06F  // jal  x0, loop
```

---

# 7. Trouble Shooting

## 7.1 ë¬¸ì œ ìƒí™© 1: UART ODD ëª…ë ¹ ì¸ì‹ ì‹¤íŒ¨

### ğŸ“Œ ë¬¸ì œ
**UARTë¡œ "ODD" ëª…ë ¹ì„ ì—°ì† ì…ë ¥ ì‹œ, ë¬¸ìì—´ì„ í•œ ë²ˆì— ì¸ì‹í•˜ì§€ ëª»í•´ LED ì œì–´ê°€ ì •ìƒ ë™ì‘í•˜ì§€ ì•ŠìŒ**

**ì¦ìƒ:**
```
User Input: "ODD\n"
Expected: LED íŒ¨í„´ 0xAA (í™€ìˆ˜ë²ˆ LEDë§Œ ì¼œì§)
Actual: ë°˜ì‘ ì—†ìŒ ë˜ëŠ” ì´ìƒí•œ ë™ì‘
```

### ğŸ“Œ ì›ì¸ ë¶„ì„

**UART ìˆ˜ì‹  íŠ¹ì„±:**
- UARTëŠ” **ë¬¸ì ë‹¨ìœ„**ë¡œ ìˆ˜ì‹ 
- "ODD\n"ì€ 4ê°œ ë¬¸ì: 'O', 'D', 'D', '\n'
- ê° ë¬¸ìëŠ” **ìˆœì°¨ì ìœ¼ë¡œ** ë„ì°©

**ì´ˆê¸° ì½”ë“œ (ë¬¸ì œ):**
```c
char cmd[10];
int main() {
    while (1) {
        char c = uart_recv_char();
        if (c == 'O') {
            // 'O'ë§Œ ë°›ê³  ë°”ë¡œ ë¹„êµ?
            if (strcmp(cmd, "ODD") == 0) {  // âŒ ì•„ì§ "ODD"ê°€ ì•ˆ ì™”ìŒ!
                GPO = 0xAA;
            }
        }
    }
}
```

**ë¬¸ì œì :**
1. 'O' ë°›ìë§ˆì strcmp í˜¸ì¶œ â†’ 'D', 'D'ëŠ” ì•„ì§ ì•ˆ ë°›ìŒ
2. ë¬¸ìì—´ ë²„í¼ë§ ì—†ìŒ
3. ìƒíƒœ ì¶”ì  ì—†ìŒ

### ğŸ“Œ í•´ê²° ë°©ë²•

**ë¬¸ì ìŠ¤íŠ¸ë¦¼ íŠ¹ì„±ì„ ê³ ë ¤í•´ O â†’ OÂ·D â†’ Dë¥¼ ìˆœì°¨ ì¸ì‹í•˜ëŠ” ìƒíƒœ ê¸°ë°˜ íŒŒì‹± ë¡œì§ ì ìš©**

#### ë°©ë²• 1: ë²„í¼ë§ + '\n' ëŒ€ê¸°
```c
char cmd[10];
int idx = 0;

int main() {
    while (1) {
        char c = uart_recv_char();
        
        if (c == '\n' || c == '\r') {
            // ë¬¸ìì—´ ì™„ì„±!
            cmd[idx] = '\0';  // NULL terminator
            
            // ëª…ë ¹ì–´ ë¹„êµ
            if (strcmp(cmd, "ODD") == 0) {
                GPO = 0xAA;  // âœ… í™€ìˆ˜ LED
            } else if (strcmp(cmd, "ALL") == 0) {
                GPO = 0xFF;  // âœ… ëª¨ë“  LED
            } else if (strcmp(cmd, "OFF") == 0) {
                GPO = 0x00;  // âœ… ëª¨ë“  LED OFF
            }
            
            idx = 0;  // ë²„í¼ ì´ˆê¸°í™”
        } else {
            // ë¬¸ì ëˆ„ì 
            cmd[idx++] = c;
        }
    }
}
```

#### ë°©ë²• 2: FSM ê¸°ë°˜ íŒŒì‹± (ë” íš¨ìœ¨ì )
```c
typedef enum {
    STATE_IDLE,
    STATE_O,
    STATE_OD,
    STATE_ODD
} parse_state_e;

parse_state_e state = STATE_IDLE;

int main() {
    while (1) {
        char c = uart_recv_char();
        
        switch (state) {
            case STATE_IDLE:
                if (c == 'O') state = STATE_O;
                else if (c == 'A') /* ... */;
                break;
            
            case STATE_O:
                if (c == 'D') state = STATE_OD;
                else state = STATE_IDLE;
                break;
            
            case STATE_OD:
                if (c == 'D') state = STATE_ODD;
                else state = STATE_IDLE;
                break;
            
            case STATE_ODD:
                // ì™„ì„±!
                GPO = 0xAA;
                state = STATE_IDLE;
                break;
        }
    }
}
```

**FSM ë‹¤ì´ì–´ê·¸ë¨:**
```
        'O'         'D'         'D'
IDLE â”€â”€â”€â”€â”€â”€â”€â–¶ O â”€â”€â”€â”€â”€â”€â”€â–¶ OD â”€â”€â”€â”€â”€â”€â”€â–¶ ODD â”€â”€â”
  â–²           â”‚          â”‚              â”‚  â”‚
  â”‚           â”‚ (other)  â”‚ (other)      â”‚  â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
                                            â”‚
                                            â”‚ (ì™„ì„±)
                                            â–¼
                                        GPO = 0xAA
```

### ğŸ“Œ ê²€ì¦ ê²°ê³¼

**ìˆ˜ì • ì „:**
```
Input: "ODD"
Result: ë°˜ì‘ ì—†ìŒ
Success Rate: 0%
```

**ìˆ˜ì • í›„:**
```
Input: "ODD"
Result: LED[1,3,5,7] ON (0xAA)
Success Rate: 100%
```

---

## 7.2 ë¬¸ì œ ìƒí™© 2: Memory Access íƒ€ì´ë° ì¶©ëŒ

### ğŸ“Œ ë¬¸ì œ
**S-Type (Store) ë˜ëŠ” L-Type (Load) ëª…ë ¹ ì‹¤í–‰ í›„ ë°”ë¡œ FETCHë¡œ ê°€ë©´ APB ë²„ìŠ¤ ì¶©ëŒ ë°œìƒ**

**ì¦ìƒ:**
```
Error: APB Master still in ACCESS state when new FETCH starts
Result: Instruction fetch fails
```

### ğŸ“Œ ì›ì¸ ë¶„ì„

**APB íƒ€ì´ë°:**
```
Cycle N:   IDLE
Cycle N+1: SETUP  (PSEL=1, PENABLE=0)
Cycle N+2: ACCESS (PSEL=1, PENABLE=1, PREADY=1)
           â†‘
         ì—¬ê¸°ì„œ ì „ì†¡ ì™„ë£Œ
```

**ì´ˆê¸° FSM (ë¬¸ì œ):**
```
S_MEM â†’ (ready=1) â†’ FETCH  âŒ
                     â†‘
                   ì¶©ëŒ!
                   FETCHë„ Memory ì ‘ê·¼ í•„ìš”
```

### ğŸ“Œ í•´ê²° ë°©ë²•

**MEMORY_DELAY ìƒíƒœ ì¶”ê°€ë¡œ 1 cycle ëŒ€ê¸°**

```
S_MEM â†’ (ready=1) â†’ MEMORY_DELAY â†’ FETCH  âœ…
L_WB  â†’ (always)  â†’ MEMORY_DELAY â†’ FETCH  âœ…
```

**ì½”ë“œ:**
```systemverilog
// ControlUnit.sv
always_comb begin
    case (state)
        S_MEM:  if (ready) next_state = MEMORY_DELAY;
        L_WB:   next_state = MEMORY_DELAY;
        MEMORY_DELAY: next_state = FETCH;
    endcase
end
```

**íƒ€ì´ë°:**
```
Cycle N:   S_MEM      (APB: ACCESS, PREADY=1)
Cycle N+1: MEMORY_DELAY (ëŒ€ê¸°)
Cycle N+2: FETCH      (ìƒˆë¡œìš´ ëª…ë ¹ì–´ ê°€ì ¸ì˜¤ê¸°)
```

---

# 8. ë©´ì ‘ ì˜ˆìƒ ì§ˆë¬¸ & ë‹µë³€

## 8.1 í”„ë¡œì íŠ¸ ì „ë°˜

### Q1: ì´ í”„ë¡œì íŠ¸ë¥¼ í•œ ì´ìœ ëŠ”?
**ë‹µë³€:**
"RISC-VëŠ” ì˜¤í”ˆì†ŒìŠ¤ ISAë¡œ ìµœê·¼ ì‚°ì—…ê³„ì—ì„œ ì£¼ëª©ë°›ê³  ìˆì–´ ì§ì ‘ êµ¬í˜„í•´ë³´ê³  ì‹¶ì—ˆìŠµë‹ˆë‹¤. Multi-Cycle ì„¤ê³„ë¥¼ í†µí•´ FSM ì„¤ê³„ ê²½í—˜ì„ ìŒ“ê³ , APB ë²„ìŠ¤ í”„ë¡œí† ì½œë¡œ ì‹¤ì œ SoC êµ¬ì¡°ë¥¼ ì´í•´í•˜ë©°, UART í†µì‹ ìœ¼ë¡œ Peripheral ì œì–´ê¹Œì§€ ê²½í—˜í•˜ê³  ì‹¶ì—ˆìŠµë‹ˆë‹¤. íŠ¹íˆ FPGAì—ì„œ ì‹¤ì œ ë™ì‘ì„ í™•ì¸í•˜ì—¬ ì´ë¡ ê³¼ ì‹¤ìŠµì„ ëª¨ë‘ ê²½í—˜í–ˆìŠµë‹ˆë‹¤."

### Q2: ê°€ì¥ ì–´ë ¤ì› ë˜ ì ì€?
**ë‹µë³€:**
"ë‘ ê°€ì§€ê°€ ì–´ë ¤ì› ìŠµë‹ˆë‹¤. ì²«ì§¸, UART ëª…ë ¹ì–´ íŒŒì‹± ë¬¸ì œì…ë‹ˆë‹¤. 'ODD' ê°™ì€ ë¬¸ìì—´ì„ ìˆœì°¨ì ìœ¼ë¡œ ìˆ˜ì‹ í•˜ëŠ” íŠ¹ì„±ì„ ê³ ë ¤í•˜ì§€ ëª»í•´ ì´ˆê¸°ì—ëŠ” ëª…ë ¹ ì¸ì‹ì— ì‹¤íŒ¨í–ˆìŠµë‹ˆë‹¤. ë²„í¼ë§ê³¼ FSM ê¸°ë°˜ íŒŒì‹±ìœ¼ë¡œ í•´ê²°í–ˆìŠµë‹ˆë‹¤. ë‘˜ì§¸, Memory Access í›„ íƒ€ì´ë° ì¶©ëŒ ë¬¸ì œì…ë‹ˆë‹¤. APB ë²„ìŠ¤ê°€ 2 cycle í•„ìš”í•œë° ë°”ë¡œ FETCHë¡œ ê°€ë©´ ì¶©ëŒì´ ë°œìƒí–ˆìŠµë‹ˆë‹¤. MEMORY_DELAY ìƒíƒœë¥¼ ì¶”ê°€í•´ í•´ê²°í–ˆìŠµë‹ˆë‹¤."

### Q3: Single-Cycle ëŒ€ì‹  Multi-Cycleì„ ì„ íƒí•œ ì´ìœ ëŠ”?
**ë‹µë³€:**
"êµìœ¡ ëª©ì ìœ¼ë¡œ FSM ì„¤ê³„ ê²½í—˜ì„ ìŒ“ê¸° ìœ„í•´ì„œì˜€ê³ , Pipeline Hazard ì—†ì´ ëª…í™•í•œ ë™ì‘ì„ ì´í•´í•˜ê³  ì‹¶ì—ˆìŠµë‹ˆë‹¤. ë˜í•œ Multi-Cycleì€ í´ëŸ­ ì†ë„ë¥¼ ë†’ì¼ ìˆ˜ ìˆê³ , ë¦¬ì†ŒìŠ¤(ALU, Memory)ë¥¼ ì¬ì‚¬ìš©í•´ íš¨ìœ¨ì ì…ë‹ˆë‹¤. Pipelined ë²„ì „ë„ ê³ ë ¤í–ˆì§€ë§Œ, Hazard Detectionê³¼ Forwarding ë¡œì§ì˜ ë³µì¡ë„ ë•Œë¬¸ì— ë¨¼ì € Multi-Cycleë¡œ ì‹œì‘í–ˆìŠµë‹ˆë‹¤."

---

## 8.2 RISC-V ê´€ë ¨

### Q4: RISC-V RV32Iì˜ 37ê°œ ëª…ë ¹ì–´ë¥¼ ì„¤ëª…í•˜ì„¸ìš”.
**ë‹µë³€:**
"RV32IëŠ” 32-bit Integer Base ISAë¡œ 37ê°œ ëª…ë ¹ì–´ë¥¼ ì§€ì›í•©ë‹ˆë‹¤:
- **R-Type (10ê°œ)**: ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, SLTU
- **I-Type (13ê°œ)**: ADDI, ANDI, ORI, XORI, SLLI, SRLI, SRAI, SLTI, SLTIU, LB, LH, LW, LBU, LHU
- **S-Type (3ê°œ)**: SB, SH, SW
- **B-Type (6ê°œ)**: BEQ, BNE, BLT, BGE, BLTU, BGEU
- **U-Type (2ê°œ)**: LUI, AUIPC
- **J-Type (2ê°œ)**: JAL, JALR

ê° ëª…ë ¹ì–´ëŠ” opcode, funct3, funct7ë¡œ êµ¬ë¶„ë˜ë©°, ë³¸ í”„ë¡œì íŠ¸ì—ì„œ ëª¨ë‘ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤."

### Q5: x0 ë ˆì§€ìŠ¤í„°ê°€ íŠ¹ë³„í•œ ì´ìœ ëŠ”?
**ë‹µë³€:**
"x0ëŠ” í•­ìƒ 0ìœ¼ë¡œ í•˜ë“œì™€ì´ì–´ë“œë˜ì–´ ìˆì–´ ì–´ë–¤ ê°’ì„ ì¨ë„ 0ìœ¼ë¡œ ìœ ì§€ë©ë‹ˆë‹¤. ì´ëŠ” RISC-Vì˜ ì„¤ê³„ ì² í•™ìœ¼ë¡œ, ìƒìˆ˜ 0ì„ ìì£¼ ì‚¬ìš©í•˜ê¸° ë•Œë¬¸ì— íš¨ìœ¨ì„±ì„ ìœ„í•´ ë„ì…ë˜ì—ˆìŠµë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ `addi x1, x0, 100`ì€ x1ì— 100ì„ ë¡œë“œí•˜ëŠ” íš¨ê³¼ë¥¼ ë‚´ë©°, `beq x1, x0, label`ì€ x1ì´ 0ì¸ì§€ í™•ì¸í•˜ëŠ” ìš©ë„ë¡œ ì‚¬ìš©ë©ë‹ˆë‹¤."

### Q6: Immediate ê°’ì´ ëª…ë ¹ì–´ë§ˆë‹¤ ë‹¤ë¥¸ ì´ìœ ëŠ”?
**ë‹µë³€:**
"32-bit ëª…ë ¹ì–´ í¬ë§·ì—ì„œ opcode, rs1, rs2, rdë¥¼ ì œì™¸í•œ ë‚˜ë¨¸ì§€ ë¹„íŠ¸ë¥¼ immediateë¡œ ì‚¬ìš©í•˜ê¸° ë•Œë¬¸ì…ë‹ˆë‹¤:
- **I-Type**: 12-bit (imm[11:0])
- **S-Type**: 12-bit (imm[11:5] + imm[4:0])
- **B-Type**: 13-bit (imm[12,10:5,4:1,11], LSB=0)
- **U-Type**: 20-bit (imm[31:12], í•˜ìœ„ 12bit=0)
- **J-Type**: 21-bit (imm[20,10:1,11,19:12], LSB=0)

ê° íƒ€ì…ë§ˆë‹¤ í•„ìš”í•œ ë¹„íŠ¸ ìˆ˜ì™€ ì‚¬ìš© ëª©ì ì´ ë‹¤ë¥´ê¸° ë•Œë¬¸ì— í¬ë§·ì´ ë‹¤ë¦…ë‹ˆë‹¤."

---

## 8.3 Multi-Cycle ê´€ë ¨

### Q7: Multi-Cycle FSMì˜ 15ê°œ ìƒíƒœë¥¼ ì„¤ëª…í•˜ì„¸ìš”.
**ë‹µë³€:**
"Control Unitì€ 15ê°œ ìƒíƒœë¡œ êµ¬ì„±ë©ë‹ˆë‹¤:
1. **FETCH**: ëª…ë ¹ì–´ ê°€ì ¸ì˜¤ê¸°, PC ì—…ë°ì´íŠ¸
2. **DECODE**: Opcode í•´ì„, Register File ì½ê¸°
3-9. **Execute States**: R_EXE, I_EXE, B_EXE, LU_EXE, AU_EXE, J_EXE, JL_EXE
10-11. **Store**: S_EXE (ì£¼ì†Œ ê³„ì‚°), S_MEM (ë©”ëª¨ë¦¬ ì“°ê¸°)
12-14. **Load**: L_EXE (ì£¼ì†Œ ê³„ì‚°), L_MEM (ë©”ëª¨ë¦¬ ì½ê¸°), L_WB (Write Back)
15. **MEMORY_DELAY**: Memory Access í›„ ëŒ€ê¸°

ëŒ€ë¶€ë¶„ ëª…ë ¹ì–´ëŠ” 3 cyclesì— ì™„ë£Œë˜ì§€ë§Œ, StoreëŠ” 5 cycles, LoadëŠ” 6 cyclesê°€ í•„ìš”í•©ë‹ˆë‹¤."

### Q8: ì™œ Loadê°€ Storeë³´ë‹¤ 1 cycle ë” í•„ìš”í•œê°€ìš”?
**ë‹µë³€:**
"LoadëŠ” ë©”ëª¨ë¦¬ì—ì„œ ë°ì´í„°ë¥¼ ì½ì€ í›„ Register Fileì— ì“°ëŠ” Write Back ë‹¨ê³„ê°€ í•„ìš”í•˜ê¸° ë•Œë¬¸ì…ë‹ˆë‹¤:

**Store:**
- S_EXE: ì£¼ì†Œ ê³„ì‚°
- S_MEM: ë©”ëª¨ë¦¬ ì“°ê¸° (ë)

**Load:**
- L_EXE: ì£¼ì†Œ ê³„ì‚°
- L_MEM: ë©”ëª¨ë¦¬ ì½ê¸°
- L_WB: Register Fileì— ì“°ê¸° (1 cycle ì¶”ê°€)

StoreëŠ” ë©”ëª¨ë¦¬ì— ì“°ê¸°ë§Œ í•˜ë©´ ëì´ì§€ë§Œ, LoadëŠ” ì½ì€ ë°ì´í„°ë¥¼ ë ˆì§€ìŠ¤í„°ì— ì €ì¥í•´ì•¼ í•˜ë¯€ë¡œ 1 cycleì´ ë” í•„ìš”í•©ë‹ˆë‹¤."

### Q9: Pipeline Registerì˜ ì—­í• ì€?
**ë‹µë³€:**
"Pipeline Register (DecReg, ExeReg, MemAccReg)ëŠ” ê° ë‹¨ê³„ì˜ ê²°ê³¼ë¥¼ ì €ì¥í•˜ì—¬ ë‹¤ìŒ ë‹¨ê³„ë¡œ ì „ë‹¬í•©ë‹ˆë‹¤. Multi-Cycleì—ì„œëŠ” ëª…ë ¹ì–´ê°€ ì—¬ëŸ¬ cycleì— ê±¸ì³ ì‹¤í–‰ë˜ë¯€ë¡œ, ì¤‘ê°„ ê²°ê³¼ë¥¼ ì €ì¥í•  ë ˆì§€ìŠ¤í„°ê°€ í•„ìš”í•©ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´:
- **DecReg**: Decode ë‹¨ê³„ì—ì„œ ì½ì€ Register ê°’, Immediate ê°’ ì €ì¥
- **ExeReg**: Execute ë‹¨ê³„ì—ì„œ ê³„ì‚°í•œ ALU ê²°ê³¼ ì €ì¥
- **MemAccReg**: Memory Access ë‹¨ê³„ì—ì„œ ì½ì€ ë°ì´í„° ì €ì¥

ì´ë¥¼ í†µí•´ ê° ë‹¨ê³„ê°€ ë…ë¦½ì ìœ¼ë¡œ ë™ì‘í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤."

---

## 8.4 APB ê´€ë ¨

### Q10: APBì™€ AXIì˜ ì°¨ì´ëŠ”?
**ë‹µë³€:**

| í•­ëª© | APB | AXI4-Lite |
|------|-----|-----------|
| **ì±„ë„** | ë‹¨ì¼ | 5ê°œ (ë¶„ë¦¬) |
| **Handshake** | PSEL+PENABLE | VALID+READY |
| **ë³µì¡ë„** | ë‚®ìŒ | ë†’ìŒ |
| **ì„±ëŠ¥** | ë‚®ìŒ (Wait State) | ë†’ìŒ (ë³‘ë ¬) |
| **ìš©ë„** | ì €ì† Peripheral | ë ˆì§€ìŠ¤í„° ì ‘ê·¼ |

APBëŠ” ê°„ë‹¨í•˜ê³  ì „ë ¥ ì†Œëª¨ê°€ ì ì–´ UART, GPIO ê°™ì€ ì €ì† Peripheralì— ì í•©í•©ë‹ˆë‹¤. AXIëŠ” ê³ ì„±ëŠ¥ì´ í•„ìš”í•œ ë©”ëª¨ë¦¬ ì ‘ê·¼ì— ì‚¬ìš©ë©ë‹ˆë‹¤."

### Q11: APB 3-state FSMì„ ì„¤ëª…í•˜ì„¸ìš”.
**ë‹µë³€:**
"APB MasterëŠ” 3ê°œ ìƒíƒœë¡œ ë™ì‘í•©ë‹ˆë‹¤:

1. **IDLE**: ëŒ€ê¸° ìƒíƒœ, PSEL=0, PENABLE=0
2. **SETUP**: ì£¼ì†Œ/ë°ì´í„° ì„¤ì •, PSEL=1, PENABLE=0
3. **ACCESS**: ì‹¤ì œ ì „ì†¡, PSEL=1, PENABLE=1

IDLEì—ì„œ transfer ì‹ í˜¸ê°€ ì˜¤ë©´ SETUPìœ¼ë¡œ ê°€ê³ , 1 cycle í›„ ë¬´ì¡°ê±´ ACCESSë¡œ ê°‘ë‹ˆë‹¤. ACCESSì—ì„œ PREADY=1ì´ë©´ ì „ì†¡ ì™„ë£Œ í›„ IDLEë¡œ ëŒì•„ê°‘ë‹ˆë‹¤. ìµœì†Œ 2 cyclesê°€ í•„ìš”í•©ë‹ˆë‹¤."

### Q12: PREADYì˜ ì—­í• ì€?
**ë‹µë³€:**
"PREADYëŠ” Slaveê°€ ì¤€ë¹„ë˜ì—ˆìŒì„ ì•Œë¦¬ëŠ” ì‹ í˜¸ì…ë‹ˆë‹¤. PREADY=0ì´ë©´ Slaveê°€ ì•„ì§ ì²˜ë¦¬ ì¤‘ì´ë¯€ë¡œ MasterëŠ” ACCESS ìƒíƒœì—ì„œ ëŒ€ê¸°í•©ë‹ˆë‹¤ (Wait State). ë³¸ í”„ë¡œì íŠ¸ì—ì„œëŠ” RAM, UART, GPO ëª¨ë‘ 1 cycleì— ì‘ë‹µí•˜ë„ë¡ ì„¤ê³„í–ˆê¸° ë•Œë¬¸ì— PREADYëŠ” í•­ìƒ 1ì…ë‹ˆë‹¤. ë§Œì•½ ëŠë¦° Peripheralì´ ìˆë‹¤ë©´ PREADY=0ìœ¼ë¡œ ëŒ€ê¸°ì‹œí‚¬ ìˆ˜ ìˆìŠµë‹ˆë‹¤."

---

## 8.5 UART ê´€ë ¨

### Q13: UARTì˜ Baud RateëŠ” ì–´ë–»ê²Œ ê²°ì •ë˜ë‚˜ìš”?
**ë‹µë³€:**
"Baud RateëŠ” ì´ˆë‹¹ ì „ì†¡ ë¹„íŠ¸ ìˆ˜ì…ë‹ˆë‹¤. ë³¸ í”„ë¡œì íŠ¸ì—ì„œëŠ” 9600 bpsë¥¼ ì‚¬ìš©í–ˆìŠµë‹ˆë‹¤. í´ëŸ­ Dividerë¡œ ìƒì„±í•©ë‹ˆë‹¤:

```
Baud Rate = System Clock / (Divider * 16)
9600 = 100MHz / (Divider * 16)
Divider = 100,000,000 / (9600 * 16) â‰ˆ 651
```

16x oversamplingì„ ì‚¬ìš©í•´ ìˆ˜ì‹  íƒ€ì´ë° ì •í™•ë„ë¥¼ ë†’ì…ë‹ˆë‹¤."

### Q14: FIFOê°€ ì™œ í•„ìš”í•œê°€ìš”?
**ë‹µë³€:**
"UARTëŠ” ë¹„ë™ê¸° í†µì‹ ì´ë¼ ì†¡ìˆ˜ì‹  ì†ë„ ì°¨ì´ê°€ ë°œìƒí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. CPUê°€ ë°”ì˜ê±°ë‚˜ ë‹¤ë¥¸ ì‘ì—… ì¤‘ì¼ ë•Œ UART ë°ì´í„°ê°€ ë“¤ì–´ì˜¤ë©´ ë†“ì¹  ìˆ˜ ìˆìŠµë‹ˆë‹¤. FIFOëŠ” ì´ëŸ° ë°ì´í„°ë¥¼ ì„ì‹œ ì €ì¥í•´ ì†ì‹¤ì„ ë°©ì§€í•©ë‹ˆë‹¤. TX FIFOëŠ” ì†¡ì‹  ë°ì´í„°ë¥¼ ë²„í¼ë§í•˜ê³ , RX FIFOëŠ” ìˆ˜ì‹  ë°ì´í„°ë¥¼ ì €ì¥í•´ CPUê°€ ë‚˜ì¤‘ì— ì½ì„ ìˆ˜ ìˆê²Œ í•©ë‹ˆë‹¤."

### Q15: UART Frame êµ¬ì¡°ë¥¼ ì„¤ëª…í•˜ì„¸ìš”.
**ë‹µë³€:**
"UARTëŠ” ë¹„ë™ê¸° í†µì‹ ìœ¼ë¡œ í´ëŸ­ ì‹ í˜¸ê°€ ì—†ê¸° ë•Œë¬¸ì— Start/Stop bitë¡œ ë™ê¸°í™”í•©ë‹ˆë‹¤:

```
Idle(1) â†’ Start(0) â†’ D0 D1 D2 D3 D4 D5 D6 D7 â†’ Stop(1) â†’ Idle(1)
          â†‘ LSB first                   MSB â†‘
```

- **Idle**: í‰ì†Œì—ëŠ” High
- **Start bit**: 0ìœ¼ë¡œ ë–¨ì–´ì§€ë©´ ì‹œì‘
- **8 data bits**: LSB first
- **Stop bit**: 1ë¡œ ì˜¬ë¼ê°€ë©´ ë

Parity bitëŠ” ìƒëµí–ˆìŠµë‹ˆë‹¤ (8N1 ì„¤ì •)."

---

## 8.6 ê³ ê¸‰ ì§ˆë¬¸

### Q16: ë§Œì•½ Pipelineìœ¼ë¡œ í™•ì¥í•œë‹¤ë©´?
**ë‹µë³€:**
"5-stage Pipeline (IF-ID-EX-MEM-WB)ìœ¼ë¡œ í™•ì¥í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

**ì¶”ê°€ í•„ìš” ì‚¬í•­:**
1. **Hazard Detection**: Data Hazard, Control Hazard ê°ì§€
2. **Forwarding Unit**: EX/MEM, MEM/WBì—ì„œ ê²°ê³¼ ì „ë‹¬
3. **Stall Logic**: Load-Use Hazard ì‹œ 1 cycle ëŒ€ê¸°
4. **Branch Prediction**: ë¶„ê¸° ì˜ˆì¸¡ìœ¼ë¡œ ì„±ëŠ¥ í–¥ìƒ

**ì˜ˆìƒ ì„±ëŠ¥:**
- CPI: 1ì— ê°€ê¹Œì›Œì§ (ì´ìƒì )
- í´ëŸ­: ê° ë‹¨ê³„ê°€ ì§§ì•„ì ¸ ë” ë¹ ë¥¸ í´ëŸ­ ê°€ëŠ¥
- ì²˜ë¦¬ëŸ‰: Multi-Cycle ëŒ€ë¹„ 3~5ë°° í–¥ìƒ

**Trade-off:**
- ë³µì¡ë„ ì¦ê°€
- ë””ë²„ê¹… ì–´ë ¤ì›€
- ë¦¬ì†ŒìŠ¤ ì¦ê°€"

### Q17: Cacheë¥¼ ì¶”ê°€í•œë‹¤ë©´?
**ë‹µë³€:**
"Instruction Cacheì™€ Data Cacheë¥¼ ì¶”ê°€í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤:

**I-Cache:**
- FETCH ë‹¨ê³„ì— ì¶”ê°€
- Hit: 1 cycle
- Miss: Memoryì—ì„œ Block ë¡œë“œ (ìˆ˜ì‹­ cycle)

**D-Cache:**
- L_MEM, S_MEM ë‹¨ê³„ì— ì¶”ê°€
- Write Policy: Write-Through or Write-Back

**ê¸°ëŒ€ íš¨ê³¼:**
- í‰ê·  Memory Access Time ê°ì†Œ
- CPI ê°œì„ 

**êµ¬í˜„ ë³µì¡ë„:**
- Valid/Tag/Data Array
- Replacement Policy (LRU, Random)
- Coherency (Multi-Core ì‹œ)"

### Q18: ì¸í„°ëŸ½íŠ¸ë¥¼ êµ¬í˜„í•œë‹¤ë©´?
**ë‹µë³€:**
"RISC-VëŠ” Machine Mode Interruptë¥¼ ì§€ì›í•©ë‹ˆë‹¤:

**í•„ìš” CSR (Control and Status Register):**
- **mtvec**: Interrupt Vector Table ì£¼ì†Œ
- **mepc**: Exception PC
- **mcause**: Interrupt ì›ì¸
- **mstatus**: Interrupt Enable

**êµ¬í˜„:**
1. Peripheralì—ì„œ IRQ ì‹ í˜¸ ìƒì„± (UART_RX, Timer)
2. Control Unitì—ì„œ IRQ ê°ì§€
3. í˜„ì¬ PCë¥¼ mepcì— ì €ì¥
4. PC â† mtvec (Interrupt Handler)
5. Handler ì‹¤í–‰ í›„ MRET ëª…ë ¹ìœ¼ë¡œ ë³µê·€

**ì¥ì :**
- Polling ëŒ€ì‹  Interruptë¡œ íš¨ìœ¨ì„± í–¥ìƒ
- ì‹¤ì‹œê°„ ì‘ë‹µ ê°€ëŠ¥"

---

## 8.7 ì‹¤ë¬´ ê´€ë ¨

### Q19: ì‹¤ë¬´ì—ì„œ ì´ëŸ° CPUë¥¼ ì–´ë””ì— ì‚¬ìš©í•˜ë‚˜ìš”?
**ë‹µë³€:**
"RISC-VëŠ” ë‹¤ì–‘í•œ ë¶„ì•¼ì—ì„œ ì‚¬ìš©ë©ë‹ˆë‹¤:

**IoT:**
- ì„¼ì„œ ë…¸ë“œ
- ìŠ¤ë§ˆíŠ¸ í™ˆ ê¸°ê¸°
- Wearable

**Embedded Systems:**
- ìë™ì°¨ (ADAS)
- ì‚°ì—… ì œì–´
- ì˜ë£Œ ê¸°ê¸°

**ê³ ì„±ëŠ¥:**
- ì„œë²„ (SiFive)
- AI ê°€ì†ê¸°
- HPC (High-Performance Computing)

ë³¸ í”„ë¡œì íŠ¸ëŠ” êµìœ¡ìš©ì´ì§€ë§Œ, ì‹¤ì œ ì œí’ˆì—ì„œëŠ” Cache, Pipeline, Interrupt ë“±ì´ ì¶”ê°€ë˜ê³ , Linuxë¥¼ ì‹¤í–‰í•  ìˆ˜ ìˆëŠ” RV64G (64-bit + Extensions) ë²„ì „ì´ ì‚¬ìš©ë©ë‹ˆë‹¤."

### Q20: ì´ í”„ë¡œì íŠ¸ë¥¼ í†µí•´ ë°°ìš´ ì ì€?
**ë‹µë³€:**
"ì„¸ ê°€ì§€ë¥¼ ë°°ì› ìŠµë‹ˆë‹¤:

1. **ISA ì´í•´**: ëª…ë ¹ì–´ê°€ ì–´ë–»ê²Œ í•˜ë“œì›¨ì–´ë¡œ êµ¬í˜„ë˜ëŠ”ì§€ ê¹Šì´ ì´í•´. íŠ¹íˆ Immediate Encoding, Register File, ALU ë™ì‘ ì›ë¦¬

2. **FSM ì„¤ê³„**: Multi-Cycle FSMìœ¼ë¡œ ë³µì¡í•œ ì‹œìŠ¤í…œì„ ìƒíƒœ ê¸°ë°˜ìœ¼ë¡œ ì„¤ê³„í•˜ëŠ” ë°©ë²•. Trouble Shootingìœ¼ë¡œ íƒ€ì´ë° ë¬¸ì œ í•´ê²° ëŠ¥ë ¥ í–¥ìƒ

3. **ë²„ìŠ¤ í”„ë¡œí† ì½œ**: APB ë²„ìŠ¤ë¡œ CPUì™€ Peripheral ê°„ í†µì‹  êµ¬ì¡° ì´í•´. ì‹¤ì œ SoC ì„¤ê³„ì˜ ê¸°ì´ˆ

ì´ë¥¼ í†µí•´ ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ì˜ ì „ì²´ íë¦„ (ISA â†’ RTL â†’ ê²€ì¦ â†’ FPGA)ì„ ê²½í—˜í–ˆê³ , ì‹¤ë¬´ì— ì¦‰ì‹œ ì ìš© ê°€ëŠ¥í•œ ì—­ëŸ‰ì„ ê°–ì¶”ê²Œ ë˜ì—ˆìŠµë‹ˆë‹¤."

---

## 9. ì¶”ê°€ í•™ìŠµ ìë£Œ

### ğŸ“š ì¶”ì²œ ì„œì 
1. **"Computer Organization and Design RISC-V Edition"** - Patterson & Hennessy
2. **"Digital Design and Computer Architecture RISC-V Edition"** - Harris & Harris
3. **"The RISC-V Reader"** - Patterson & Waterman

### ğŸ”— ì¶”ì²œ ë¦¬ì†ŒìŠ¤
1. **RISC-V Official**: https://riscv.org/
2. **RISC-V ISA Manual**: https://riscv.org/technical/specifications/
3. **ARM AMBA Specification**: https://developer.arm.com/architectures/system-architectures/amba

### ğŸ’¡ ì‹¤ìŠµ ê³¼ì œ
1. **Pipeline êµ¬í˜„**: 5-stage Pipeline + Hazard Detection
2. **Cache ì¶”ê°€**: I-Cache, D-Cache
3. **Interrupt**: Timer Interrupt êµ¬í˜„
4. **Extensions**: M Extension (Multiply/Divide)

---

## 10. ë§ˆë¬´ë¦¬

### âœ… í•µì‹¬ ê°•ì¡° í¬ì¸íŠ¸ (ë©´ì ‘ ì‹œ)

1. **"RISC-V RV32I 37ê°œ ëª…ë ¹ì–´ ëª¨ë‘ êµ¬í˜„"**
   - R, I, S, L, B, U, J-Type

2. **"Multi-Cycle FSM 15ê°œ ìƒíƒœ"**
   - FETCH-DECODE-EXECUTE íë¦„

3. **"APB ë²„ìŠ¤ í”„ë¡œí† ì½œ Master/Slave"**
   - 3-state FSM (IDLE-SETUP-ACCESS)

4. **"Trouble Shooting ê²½í—˜"**
   - UART íŒŒì‹± ë¬¸ì œ, Memory íƒ€ì´ë° ì¶©ëŒ

5. **"FPGA ì‹¤ì œ ë™ì‘ ê²€ì¦"**
   - LED ì œì–´, UART í†µì‹ 

### ğŸ’ª ìì‹ ê° ìˆê²Œ ë§í•˜ê¸°
- "37ê°œ ëª…ë ¹ì–´ë¥¼ ëª¨ë‘ êµ¬í˜„í–ˆê³ , FPGAì—ì„œ ì‹¤ì œë¡œ LEDë¥¼ ì œì–´í•˜ë©° ë™ì‘ì„ í™•ì¸í–ˆìŠµë‹ˆë‹¤"
- "Multi-Cycle FSM ì„¤ê³„ë¡œ í‰ê·  3.5 CPIë¥¼ ë‹¬ì„±í–ˆê³ , ë©”ëª¨ë¦¬ íƒ€ì´ë° ë¬¸ì œë¥¼ MEMORY_DELAY ìƒíƒœë¡œ í•´ê²°í–ˆìŠµë‹ˆë‹¤"
- "APB ë²„ìŠ¤ë¡œ UART, GPIOë¥¼ ì œì–´í•˜ëŠ” ì™„ì „í•œ SoCë¥¼ êµ¬í˜„í–ˆìŠµë‹ˆë‹¤"

### ğŸ¯ ë©´ì ‘ íŒ
1. **êµ¬ì²´ì ì¸ ìˆ«ì** ì‚¬ìš© (37ê°œ, 15 states, 3.5 CPI)
2. **ë¬¸ì œ í•´ê²° ê³¼ì •** ê°•ì¡°
3. **ì‹¤ì œ ë™ì‘** ì–¸ê¸‰ (FPGA, LED, UART)
4. **ì¶”ê°€ ì§ˆë¬¸** ìœ ë„ (Pipeline, Cache, Interrupt)

---

**ë©´ì ‘ íŒŒì´íŒ…! ğŸš€**
