{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602863735800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602863735801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 10:55:35 2020 " "Processing started: Fri Oct 16 10:55:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602863735801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863735801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contAsc -c contAsc " "Command: quartus_map --read_settings_files=on --write_settings_files=off contAsc -c contAsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863735801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602863736103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602863736103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arcrelojlento " "Found design unit 1: relojlento-arcrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/relojlento.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863742618 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/relojlento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863742618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863742618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-behaviour " "Found design unit 1: cont-behaviour" {  } { { "cont.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/cont.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863742619 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863742619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863742619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contasc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contasc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contAsc-arqcontAsc " "Found design unit 1: contAsc-arqcontAsc" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863742621 ""} { "Info" "ISGN_ENTITY_NAME" "1 contAsc " "Found entity 1: contAsc" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863742621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863742621 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sal contAsc.vhd(33) " "VHDL error at contAsc.vhd(33): object \"sal\" is used but not declared" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 33 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1602863742622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602863742731 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 16 10:55:42 2020 " "Processing ended: Fri Oct 16 10:55:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602863742731 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602863742731 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602863742731 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863742731 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863743342 ""}
