\hypertarget{group___l_p_s_p_i___peripheral___access___layer}{}\doxysection{LPSPI Peripheral Access Layer}
\label{group___l_p_s_p_i___peripheral___access___layer}\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
Collaboration diagram for LPSPI Peripheral Access Layer\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___l_p_s_p_i___peripheral___access___layer}
\end{center}
\end{figure}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___l_p_s_p_i___register___masks}{LPSPI Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}}
\begin{DoxyCompactList}\small\item\em LPSPI -\/ Size of Registers Arrays. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gaa844fb2d487771c96d415bdda1ef67b4}{LPSPI\+\_\+\+INSTANCE\+\_\+\+COUNT}}~(3u)
\begin{DoxyCompactList}\small\item\em Number of instances of the LPSPI module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gaa742af2111d27d86905e9d34f6221db4}{LPSPI0\+\_\+\+BASE}}~(0x4002\+C000u)
\begin{DoxyCompactList}\small\item\em Peripheral LPSPI0 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gad552d158bcba2b8f961993cc9a198538}{LPSPI0}}~((\mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gaa742af2111d27d86905e9d34f6221db4}{LPSPI0\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LPSPI0 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga8174baff314ac01ebd94bddaddf62e97}{LPSPI1\+\_\+\+BASE}}~(0x4002\+D000u)
\begin{DoxyCompactList}\small\item\em Peripheral LPSPI1 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gac2fa96bc980d401c36834549b3688009}{LPSPI1}}~((\mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga8174baff314ac01ebd94bddaddf62e97}{LPSPI1\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LPSPI1 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga3527a113b79bd10490f5747e99bd473d}{LPSPI2\+\_\+\+BASE}}~(0x4002\+E000u)
\begin{DoxyCompactList}\small\item\em Peripheral LPSPI2 base address. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gae45a21782e5f7d05636cdaac3bdda86d}{LPSPI2}}~((\mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga3527a113b79bd10490f5747e99bd473d}{LPSPI2\+\_\+\+BASE}})
\begin{DoxyCompactList}\small\item\em Peripheral LPSPI2 base pointer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gad0a8247ec665c01027bf2a7a9d5c1646}{LPSPI\+\_\+\+BASE\+\_\+\+ADDRS}}~\{ \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gaa742af2111d27d86905e9d34f6221db4}{LPSPI0\+\_\+\+BASE}}, \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga8174baff314ac01ebd94bddaddf62e97}{LPSPI1\+\_\+\+BASE}}, \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga3527a113b79bd10490f5747e99bd473d}{LPSPI2\+\_\+\+BASE}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LPSPI peripheral base addresses. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga5b717f3a4100debf576c7395c5910c62}{LPSPI\+\_\+\+BASE\+\_\+\+PTRS}}~\{ \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gad552d158bcba2b8f961993cc9a198538}{LPSPI0}}, \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gac2fa96bc980d401c36834549b3688009}{LPSPI1}}, \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gae45a21782e5f7d05636cdaac3bdda86d}{LPSPI2}} \}
\begin{DoxyCompactList}\small\item\em Array initializer of LPSPI peripheral base pointers. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga178dd7b82698cf31bd22d353e47d24a4}{LPSPI\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt vector arrays for the LPSPI module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gaffd07b4fba329f218ad3ca945c27e045}{LPSPI\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT}}~(1u)
\begin{DoxyCompactList}\small\item\em Number of interrupt channels for the LPSPI module. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga77e6992752f72e75ae70e547a8f36c3e}{LPSPI\+\_\+\+IRQS}}~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e}{LPSPI0\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6}{LPSPI1\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f}{LPSPI2\+\_\+\+IRQn}} \}
\begin{DoxyCompactList}\small\item\em Interrupt vectors for the LPSPI peripheral type. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga5a136ef9440c9fbf2e65029ca517a262}{LPSPI\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_gad552d158bcba2b8f961993cc9a198538}\label{group___l_p_s_p_i___peripheral___access___layer_gad552d158bcba2b8f961993cc9a198538}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI0@{LPSPI0}}
\index{LPSPI0@{LPSPI0}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI0}{LPSPI0}}
{\footnotesize\ttfamily \#define LPSPI0~((\mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gaa742af2111d27d86905e9d34f6221db4}{LPSPI0\+\_\+\+BASE}})}



Peripheral LPSPI0 base pointer. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_gaa742af2111d27d86905e9d34f6221db4}\label{group___l_p_s_p_i___peripheral___access___layer_gaa742af2111d27d86905e9d34f6221db4}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI0\_BASE@{LPSPI0\_BASE}}
\index{LPSPI0\_BASE@{LPSPI0\_BASE}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI0\_BASE}{LPSPI0\_BASE}}
{\footnotesize\ttfamily \#define LPSPI0\+\_\+\+BASE~(0x4002\+C000u)}



Peripheral LPSPI0 base address. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_gac2fa96bc980d401c36834549b3688009}\label{group___l_p_s_p_i___peripheral___access___layer_gac2fa96bc980d401c36834549b3688009}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI1@{LPSPI1}}
\index{LPSPI1@{LPSPI1}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI1}{LPSPI1}}
{\footnotesize\ttfamily \#define LPSPI1~((\mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga8174baff314ac01ebd94bddaddf62e97}{LPSPI1\+\_\+\+BASE}})}



Peripheral LPSPI1 base pointer. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_ga8174baff314ac01ebd94bddaddf62e97}\label{group___l_p_s_p_i___peripheral___access___layer_ga8174baff314ac01ebd94bddaddf62e97}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI1\_BASE@{LPSPI1\_BASE}}
\index{LPSPI1\_BASE@{LPSPI1\_BASE}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI1\_BASE}{LPSPI1\_BASE}}
{\footnotesize\ttfamily \#define LPSPI1\+\_\+\+BASE~(0x4002\+D000u)}



Peripheral LPSPI1 base address. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_gae45a21782e5f7d05636cdaac3bdda86d}\label{group___l_p_s_p_i___peripheral___access___layer_gae45a21782e5f7d05636cdaac3bdda86d}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI2@{LPSPI2}}
\index{LPSPI2@{LPSPI2}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI2}{LPSPI2}}
{\footnotesize\ttfamily \#define LPSPI2~((\mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} $\ast$)\mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga3527a113b79bd10490f5747e99bd473d}{LPSPI2\+\_\+\+BASE}})}



Peripheral LPSPI2 base pointer. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_ga3527a113b79bd10490f5747e99bd473d}\label{group___l_p_s_p_i___peripheral___access___layer_ga3527a113b79bd10490f5747e99bd473d}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI2\_BASE@{LPSPI2\_BASE}}
\index{LPSPI2\_BASE@{LPSPI2\_BASE}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI2\_BASE}{LPSPI2\_BASE}}
{\footnotesize\ttfamily \#define LPSPI2\+\_\+\+BASE~(0x4002\+E000u)}



Peripheral LPSPI2 base address. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_gad0a8247ec665c01027bf2a7a9d5c1646}\label{group___l_p_s_p_i___peripheral___access___layer_gad0a8247ec665c01027bf2a7a9d5c1646}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI\_BASE\_ADDRS@{LPSPI\_BASE\_ADDRS}}
\index{LPSPI\_BASE\_ADDRS@{LPSPI\_BASE\_ADDRS}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI\_BASE\_ADDRS}{LPSPI\_BASE\_ADDRS}}
{\footnotesize\ttfamily \#define LPSPI\+\_\+\+BASE\+\_\+\+ADDRS~\{ \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gaa742af2111d27d86905e9d34f6221db4}{LPSPI0\+\_\+\+BASE}}, \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga8174baff314ac01ebd94bddaddf62e97}{LPSPI1\+\_\+\+BASE}}, \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga3527a113b79bd10490f5747e99bd473d}{LPSPI2\+\_\+\+BASE}} \}}



Array initializer of LPSPI peripheral base addresses. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_ga5b717f3a4100debf576c7395c5910c62}\label{group___l_p_s_p_i___peripheral___access___layer_ga5b717f3a4100debf576c7395c5910c62}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI\_BASE\_PTRS@{LPSPI\_BASE\_PTRS}}
\index{LPSPI\_BASE\_PTRS@{LPSPI\_BASE\_PTRS}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI\_BASE\_PTRS}{LPSPI\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define LPSPI\+\_\+\+BASE\+\_\+\+PTRS~\{ \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gad552d158bcba2b8f961993cc9a198538}{LPSPI0}}, \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gac2fa96bc980d401c36834549b3688009}{LPSPI1}}, \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_gae45a21782e5f7d05636cdaac3bdda86d}{LPSPI2}} \}}



Array initializer of LPSPI peripheral base pointers. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_gaa844fb2d487771c96d415bdda1ef67b4}\label{group___l_p_s_p_i___peripheral___access___layer_gaa844fb2d487771c96d415bdda1ef67b4}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI\_INSTANCE\_COUNT@{LPSPI\_INSTANCE\_COUNT}}
\index{LPSPI\_INSTANCE\_COUNT@{LPSPI\_INSTANCE\_COUNT}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI\_INSTANCE\_COUNT}{LPSPI\_INSTANCE\_COUNT}}
{\footnotesize\ttfamily \#define LPSPI\+\_\+\+INSTANCE\+\_\+\+COUNT~(3u)}



Number of instances of the LPSPI module. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_ga77e6992752f72e75ae70e547a8f36c3e}\label{group___l_p_s_p_i___peripheral___access___layer_ga77e6992752f72e75ae70e547a8f36c3e}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI\_IRQS@{LPSPI\_IRQS}}
\index{LPSPI\_IRQS@{LPSPI\_IRQS}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI\_IRQS}{LPSPI\_IRQS}}
{\footnotesize\ttfamily \#define LPSPI\+\_\+\+IRQS~\{ \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8a3adad8e82f56c6b2f978a09d19abfe1e}{LPSPI0\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8abb26d5b7a7aad3666ede3faa5458e8c6}{LPSPI1\+\_\+\+IRQn}}, \mbox{\hyperlink{group___interrupt__vector__numbers___s32_k148_gga7e1129cd8a196f4284d41db3e82ad5c8ae1901126e6fe72ec3367335f070c0c7f}{LPSPI2\+\_\+\+IRQn}} \}}



Interrupt vectors for the LPSPI peripheral type. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_ga178dd7b82698cf31bd22d353e47d24a4}\label{group___l_p_s_p_i___peripheral___access___layer_ga178dd7b82698cf31bd22d353e47d24a4}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI\_IRQS\_ARR\_COUNT@{LPSPI\_IRQS\_ARR\_COUNT}}
\index{LPSPI\_IRQS\_ARR\_COUNT@{LPSPI\_IRQS\_ARR\_COUNT}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI\_IRQS\_ARR\_COUNT}{LPSPI\_IRQS\_ARR\_COUNT}}
{\footnotesize\ttfamily \#define LPSPI\+\_\+\+IRQS\+\_\+\+ARR\+\_\+\+COUNT~(1u)}



Number of interrupt vector arrays for the LPSPI module. 

\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_gaffd07b4fba329f218ad3ca945c27e045}\label{group___l_p_s_p_i___peripheral___access___layer_gaffd07b4fba329f218ad3ca945c27e045}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI\_IRQS\_CH\_COUNT@{LPSPI\_IRQS\_CH\_COUNT}}
\index{LPSPI\_IRQS\_CH\_COUNT@{LPSPI\_IRQS\_CH\_COUNT}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI\_IRQS\_CH\_COUNT}{LPSPI\_IRQS\_CH\_COUNT}}
{\footnotesize\ttfamily \#define LPSPI\+\_\+\+IRQS\+\_\+\+CH\+\_\+\+COUNT~(1u)}



Number of interrupt channels for the LPSPI module. 



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___l_p_s_p_i___peripheral___access___layer_ga5a136ef9440c9fbf2e65029ca517a262}\label{group___l_p_s_p_i___peripheral___access___layer_ga5a136ef9440c9fbf2e65029ca517a262}} 
\index{LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}!LPSPI\_MemMapPtr@{LPSPI\_MemMapPtr}}
\index{LPSPI\_MemMapPtr@{LPSPI\_MemMapPtr}!LPSPI Peripheral Access Layer@{LPSPI Peripheral Access Layer}}
\doxysubsubsection{\texorpdfstring{LPSPI\_MemMapPtr}{LPSPI\_MemMapPtr}}
{\footnotesize\ttfamily typedef  struct \mbox{\hyperlink{struct_l_p_s_p_i___type}{LPSPI\+\_\+\+Type}} $\ast$ \mbox{\hyperlink{group___l_p_s_p_i___peripheral___access___layer_ga5a136ef9440c9fbf2e65029ca517a262}{LPSPI\+\_\+\+Mem\+Map\+Ptr}}}

