m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P7_LCD_TL1838/simulation
Eencoder
Z0 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
32
Z3 !s110 1715904776
!i10b 1
Z4 w1715874016
!i122 395
Z5 dL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation
Z6 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/encoder.vhd
Z7 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/encoder.vhd
l0
L9 1
VWQ66[^a2l@R8fIEFc6zle1
!s100 j]lc7AQBdgc5US0?;9ZXG2
Z8 OV;C;2020.1;71
Z9 !s108 1715904776.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/encoder.vhd|
Z11 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/encoder.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Aencoder_rtl
R0
R1
R2
Z14 DEx4 work 7 encoder 0 22 WQ66[^a2l@R8fIEFc6zle1
32
R3
!i10b 1
!i122 395
l39
L18 49
V6infM[P]7;l[C<n4L1XAQ0
!s100 V?`=i0Kn524WS@6fll;931
R8
R9
R10
R11
!i113 1
R12
R13
Eencoder_tb
Z15 DPx4 work 7 pack_tb 0 22 VLRFnhV[1M^DV7T:zEL5d3
Z16 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R0
R1
R2
32
Z17 !s110 1715904774
!i10b 1
Z18 w1715556313
!i122 391
R5
Z19 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/encoder_tb.vhd
Z20 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/encoder_tb.vhd
l0
L9 1
Vj7S>jH`j<bcDB82P8Z_O]2
!s100 D>Dho8N=[?Y3SRZQUIO2<0
R8
Z21 !s108 1715904773.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/encoder_tb.vhd|
Z23 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/encoder_tb.vhd|
!i113 1
R12
R13
Aencoder_behav
R14
R15
R16
R0
R1
R2
DEx4 work 10 encoder_tb 0 22 j7S>jH`j<bcDB82P8Z_O]2
32
R17
!i10b 1
!i122 391
l21
L12 120
V5^>^?f=P0NImK3ALD6V443
!s100 di;coH@gD]JbY<QA>G0W;2
R8
R21
R22
R23
!i113 1
R12
R13
Ppack_tb
R0
R1
R2
32
b1
Z24 !s110 1715904775
!i10b 1
!i122 392
w1711661093
R5
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/pack_tb_header.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/pack_tb_header.vhd
l0
L5 1
VVLRFnhV[1M^DV7T:zEL5d3
!s100 TEcfl97TH4X@@NC75C?Ko2
R8
b1
Z25 !s108 1715904774.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/pack_tb_header.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/pack_tb_header.vhd|
!i113 1
R12
R13
Bbody
R15
R0
R1
R2
32
R17
!i10b 1
!i122 392
w1711660441
8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/pack_tb_body.vhd
FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/pack_tb_body.vhd
l0
L7 1
V1QAI50iOLbXM=b_z2HmYB0
!s100 H7TLlMmRZ>YoVAkdkhfb10
R8
R25
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/pack_tb_body.vhd|
!s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/pack_tb_body.vhd|
!i113 1
R12
R13
Ergb_display
R0
R1
R2
32
Z26 !s110 1715904778
!i10b 1
Z27 w1715885711
!i122 399
R5
Z28 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/rgb_display.vhd
Z29 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/rgb_display.vhd
l0
L23 1
V]GYY?5]dO=TP@i=GFVoVX2
!s100 2]U^1f_Xcdn9>Eed^b_k62
R8
Z30 !s108 1715904778.000000
Z31 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/rgb_display.vhd|
Z32 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/rgb_display.vhd|
!i113 1
R12
R13
Argb_display_rtl
Z33 DEx4 work 6 spi_tx 0 22 heACLWF1]j9?E[DLE3?LN1
R14
Z34 DEx4 work 7 uart_rx 0 22 O:TDbAG?4CdCQ=Y2II6ZV1
DEx9 altera_mf 3 pll 0 22 I<G4QOD_ZEQgzD=e71_LR0
R0
R1
R2
Z35 DEx4 work 11 rgb_display 0 22 ]GYY?5]dO=TP@i=GFVoVX2
32
R26
!i10b 1
!i122 399
l51
L38 57
VTLnodgnlN=MJzLDOI8zVo0
!s100 OK9EcdKL10F3i2=?<0zkM1
R8
R30
R31
R32
!i113 1
R12
R13
Ergb_display_tb
R15
R16
R0
R1
R2
32
R26
!i10b 1
Z36 w1715904662
!i122 398
R5
Z37 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/rgb_display_tb.vhd
Z38 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/rgb_display_tb.vhd
l0
L9 1
VdBSHa3d@nzhgCiG8W2]2K0
!s100 a]HhP4R6^E:Q>zdFV?bLb2
R8
Z39 !s108 1715904777.000000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/rgb_display_tb.vhd|
Z41 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/rgb_display_tb.vhd|
!i113 1
R12
R13
Argb_display_behav
R35
R15
R16
R0
R1
R2
DEx4 work 14 rgb_display_tb 0 22 dBSHa3d@nzhgCiG8W2]2K0
32
R26
!i10b 1
!i122 398
l38
L12 180
V76[ZdFVUl@mEKc3PRA5oP3
!s100 61?O^I`086[ziTjdbSn^d3
R8
R39
R40
R41
!i113 1
R12
R13
Espi_tx
R0
R1
R2
32
Z42 !s110 1715904777
!i10b 1
Z43 w1715875162
!i122 396
R5
Z44 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/spi_tx.vhd
Z45 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/spi_tx.vhd
l0
L16 1
VheACLWF1]j9?E[DLE3?LN1
!s100 e6>]KnYDdX>Ie@:MdTG0Z3
R8
R39
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/spi_tx.vhd|
Z47 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/spi_tx.vhd|
!i113 1
R12
R13
Aspi_tx_rtl
R0
R1
R2
R33
32
R42
!i10b 1
!i122 396
l127
L31 321
VzVHF4_j961o?DhY]g9oHl1
!s100 0XI3FQW0b]VSf_ST8[XNi3
R8
R39
R46
R47
!i113 1
R12
R13
Espi_tx_tb
R15
R16
R0
R1
R2
32
R24
!i10b 1
Z48 w1715557315
!i122 393
R5
Z49 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/spi_tx_tb.vhd
Z50 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/spi_tx_tb.vhd
l0
L9 1
Vo]eofMiJKN8J:oH45_B^<3
!s100 S`biP4aalKk]UfTTJ_jiA0
R8
Z51 !s108 1715904775.000000
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/spi_tx_tb.vhd|
Z53 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/spi_tx_tb.vhd|
!i113 1
R12
R13
Aspi_tx_behav
R33
R15
R16
R0
R1
R2
DEx4 work 9 spi_tx_tb 0 22 o]eofMiJKN8J:oH45_B^<3
32
R24
!i10b 1
!i122 393
l30
L12 147
VUbim;>]G899cTIbZz]BLW0
!s100 Nj`>N]AiX8Z2HhCG9II?K3
R8
R51
R52
R53
!i113 1
R12
R13
Euart_rx
R0
R1
R2
32
R42
!i10b 1
Z54 w1715699950
!i122 397
R5
Z55 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/uart_rx.vhd
Z56 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/uart_rx.vhd
l0
L13 1
VO:TDbAG?4CdCQ=Y2II6ZV1
!s100 z3JRljG?WLGf4dMXeBmlL1
R8
R39
Z57 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/uart_rx.vhd|
Z58 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/src/lib/uart_rx.vhd|
!i113 1
R12
R13
Auart_rx_rtl
R0
R1
R2
R34
32
R42
!i10b 1
!i122 397
l43
L24 88
V2>BaBXo5L27KaK9TSKQ4=3
!s100 12aF>;KcBHI3_3PYUoZL30
R8
R39
R57
R58
!i113 1
R12
R13
Euart_rx_tb
R15
R16
R0
R1
R2
32
R3
!i10b 1
Z59 w1715556111
!i122 394
R5
Z60 8L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/uart_rx_tb.vhd
Z61 FL:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/uart_rx_tb.vhd
l0
L9 1
Vn<oN_`B@]Jd6KHF<W8n4K2
!s100 _M==S8ogIaD1AgYYB]oj32
R8
R9
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/uart_rx_tb.vhd|
Z63 !s107 L:/VHDL/Intel_FPGA_Projects/EP4CE6_Projects/P10_ILI9341_HC06/simulation/testbench/uart_rx_tb.vhd|
!i113 1
R12
R13
Auart_rx_behav
R34
R15
R16
R0
R1
R2
DEx4 work 10 uart_rx_tb 0 22 n<oN_`B@]Jd6KHF<W8n4K2
32
R3
!i10b 1
!i122 394
l25
L12 134
VfN`0GbE4R3BSgCQ6Qac^L2
!s100 U34aKhH7TEbo^54LVmHcQ0
R8
R9
R62
R63
!i113 1
R12
R13
