<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:55.036-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.884-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.882-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.879-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.876-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.869-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.862-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_6' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.858-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_7' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.856-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_8' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.855-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_9' is power-on initialization." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:00:54.851-0400" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1067. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=13)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_fir_n11_maxi_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot fir_n11_maxi&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/fir_n11_maxi/xsim_script.tcl&#xA;# xsim {fir_n11_maxi} -autoloadwcfg -tclbatch {fir_n11_maxi.tcl}&#xA;Time resolution is 1 ps&#xA;source fir_n11_maxi.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;9575000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 9635 ns : File &quot;/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/sim/verilog/fir_n11_maxi.autotb.v&quot; Line 438&#xA;## quit" projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:02:30.005-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1026. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:02:23.331-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1017. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:02:23.324-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:02:22.638-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1067. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().&#xA;Compiling module xil_defaultlib.nodf_module_intf&#xA;Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=13)&#xA;Compiling module xil_defaultlib.dataflow_monitor_1&#xA;Compiling module xil_defaultlib.apatb_fir_n11_maxi_top&#xA;Compiling module work.glbl&#xA;Built simulation snapshot fir_n11_maxi&#xA;&#xA;&#xA;****** xsim v2022.1 (64-bit)&#xA;  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022&#xA;  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source xsim.dir/fir_n11_maxi/xsim_script.tcl&#xA;# xsim {fir_n11_maxi} -autoloadwcfg -tclbatch {fir_n11_maxi.tcl}&#xA;Time resolution is 1 ps&#xA;source fir_n11_maxi.tcl&#xA;## run all&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xA;//&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;// RTL Simulation : 0 / 1 [n/a] @ &quot;125000&quot;&#xA;// RTL Simulation : 1 / 1 [n/a] @ &quot;9575000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 9635 ns : File &quot;/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/sim/verilog/fir_n11_maxi.autotb.v&quot; Line 438&#xA;## quit" projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:01:16.811-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1026. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:01:10.526-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3373] &quot;/home/ubuntu/SOC_Design/course-lab_2/hsp_ip/solution1/sim/verilog/AESL_axi_slave_control.v&quot; Line 1017. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread()." projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:01:10.522-0400" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="hsp_ip" solutionName="solution1" date="2023-10-04T03:01:09.914-0400" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
