/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_14z;
  wire [17:0] celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_8z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [17:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [9:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  reg [18:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = ~(celloutsig_1_11z[0] | celloutsig_1_3z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_5z);
  assign celloutsig_0_10z = ~(celloutsig_0_3z | celloutsig_0_4z[7]);
  assign celloutsig_1_3z = ~(in_data[118] | celloutsig_1_0z[20]);
  assign celloutsig_1_13z = ~((celloutsig_1_12z | celloutsig_1_1z[1]) & (celloutsig_1_0z[13] | celloutsig_1_11z[10]));
  assign celloutsig_1_16z = ~((celloutsig_1_1z[2] | celloutsig_1_6z) & (celloutsig_1_9z | celloutsig_1_12z));
  assign celloutsig_0_5z = ~((celloutsig_0_1z | celloutsig_0_4z[1]) & (celloutsig_0_3z | in_data[10]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_0z | in_data[22]));
  assign celloutsig_1_12z = ~((celloutsig_1_4z[2] | celloutsig_1_10z) & (celloutsig_1_9z | celloutsig_1_1z[2]));
  assign celloutsig_1_5z = celloutsig_1_2z[0] === celloutsig_1_1z[2];
  assign celloutsig_0_12z = { celloutsig_0_4z[6:4], celloutsig_0_10z, celloutsig_0_5z } > { in_data[10:7], celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[157:143] > { celloutsig_1_0z[6:2], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_10z = { celloutsig_1_0z[9:7], celloutsig_1_2z, celloutsig_1_6z } > in_data[125:118];
  assign celloutsig_0_15z = { celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_8z } % { 1'h1, in_data[32:16] };
  assign celloutsig_0_2z = in_data[12:7] % { 1'h1, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[145:122] % { 1'h1, in_data[157:135] };
  assign celloutsig_1_1z = in_data[189:187] % { 1'h1, celloutsig_1_0z[18:17] };
  assign celloutsig_1_4z = { celloutsig_1_1z[0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, in_data[168:167], celloutsig_1_1z[2:1], in_data[96] };
  assign celloutsig_1_11z = in_data[181:164] % { 1'h1, celloutsig_1_0z[19:3] };
  assign celloutsig_0_16z = celloutsig_0_8z[6:2] >> celloutsig_0_4z[7:3];
  assign celloutsig_1_18z = celloutsig_1_14z[9:4] >>> { celloutsig_1_4z[3:0], celloutsig_1_16z, celloutsig_1_9z };
  assign celloutsig_1_14z = { in_data[175:172], celloutsig_1_4z } - { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_5z };
  assign celloutsig_0_8z = { celloutsig_0_4z[4:3], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z } - { celloutsig_0_4z[4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[15:14], celloutsig_0_1z, celloutsig_0_3z } - celloutsig_0_8z[10:7];
  assign celloutsig_1_2z = in_data[176:173] - in_data[116:113];
  assign celloutsig_1_8z = { celloutsig_1_0z[5:3], celloutsig_1_5z } - { celloutsig_1_2z[3], celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 19'h00000;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_17z, celloutsig_1_11z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_4z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[67] & in_data[57]) | (in_data[75] & in_data[47]));
  assign celloutsig_0_3z = ~((celloutsig_0_2z[2] & celloutsig_0_2z[1]) | (celloutsig_0_2z[5] & celloutsig_0_0z));
  assign celloutsig_1_9z = ~((celloutsig_1_4z[4] & celloutsig_1_0z[4]) | (celloutsig_1_2z[1] & celloutsig_1_0z[10]));
  assign { out_data[133:128], out_data[114:96], out_data[49:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
