;buildInfoPackage: chisel3, version: 3.2.0, scalaVersion: 2.12.10, sbtVersion: 1.2.8
circuit _4 : 
  module _4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {}
    
    wire _T : {1 : UInt<8>, 0 : UInt<1>} @[MixedVecSpec.scala 164:24]
    _T.0 <= UInt<1>("h01") @[MixedVecSpec.scala 165:17]
    _T.1 <= UInt<7>("h065") @[MixedVecSpec.scala 166:17]
    node _T_1 = eq(_T.0, UInt<1>("h01")) @[MixedVecSpec.scala 168:32]
    node _T_2 = bits(reset, 0, 0) @[MixedVecSpec.scala 168:23]
    node _T_3 = or(_T_1, _T_2) @[MixedVecSpec.scala 168:23]
    node _T_4 = eq(_T_3, UInt<1>("h00")) @[MixedVecSpec.scala 168:23]
    when _T_4 : @[MixedVecSpec.scala 168:23]
      printf(clock, UInt<1>(1), "Assertion failed\n    at MixedVecSpec.scala:168 chisel3.assert(wire(0) === 1.U)\n") @[MixedVecSpec.scala 168:23]
      stop(clock, UInt<1>(1), 1) @[MixedVecSpec.scala 168:23]
      skip @[MixedVecSpec.scala 168:23]
    node _T_5 = add(_T.1, UInt<1>("h01")) @[MixedVecSpec.scala 169:32]
    node _T_6 = tail(_T_5, 1) @[MixedVecSpec.scala 169:32]
    node _T_7 = eq(_T_6, UInt<7>("h066")) @[MixedVecSpec.scala 169:38]
    node _T_8 = bits(reset, 0, 0) @[MixedVecSpec.scala 169:23]
    node _T_9 = or(_T_7, _T_8) @[MixedVecSpec.scala 169:23]
    node _T_10 = eq(_T_9, UInt<1>("h00")) @[MixedVecSpec.scala 169:23]
    when _T_10 : @[MixedVecSpec.scala 169:23]
      printf(clock, UInt<1>(1), "Assertion failed\n    at MixedVecSpec.scala:169 chisel3.assert(wire(1) + 1.U === 102.U)\n") @[MixedVecSpec.scala 169:23]
      stop(clock, UInt<1>(1), 1) @[MixedVecSpec.scala 169:23]
      skip @[MixedVecSpec.scala 169:23]
    wire _T_11 : {1 : UInt<7>, 0 : UInt<1>} @[MixedVec.scala 27:26]
    _T_11.0 <= UInt<1>("h01") @[MixedVec.scala 30:9]
    _T_11.1 <= UInt<7>("h065") @[MixedVec.scala 30:9]
    node _T_12 = eq(_T_11.0, UInt<1>("h01")) @[MixedVecSpec.scala 172:36]
    node _T_13 = bits(reset, 0, 0) @[MixedVecSpec.scala 172:23]
    node _T_14 = or(_T_12, _T_13) @[MixedVecSpec.scala 172:23]
    node _T_15 = eq(_T_14, UInt<1>("h00")) @[MixedVecSpec.scala 172:23]
    when _T_15 : @[MixedVecSpec.scala 172:23]
      printf(clock, UInt<1>(1), "Assertion failed\n    at MixedVecSpec.scala:172 chisel3.assert(wireInit(0) === 1.U)\n") @[MixedVecSpec.scala 172:23]
      stop(clock, UInt<1>(1), 1) @[MixedVecSpec.scala 172:23]
      skip @[MixedVecSpec.scala 172:23]
    node _T_16 = add(_T_11.1, UInt<1>("h01")) @[MixedVecSpec.scala 173:36]
    node _T_17 = tail(_T_16, 1) @[MixedVecSpec.scala 173:36]
    node _T_18 = eq(_T_17, UInt<7>("h066")) @[MixedVecSpec.scala 173:42]
    node _T_19 = bits(reset, 0, 0) @[MixedVecSpec.scala 173:23]
    node _T_20 = or(_T_18, _T_19) @[MixedVecSpec.scala 173:23]
    node _T_21 = eq(_T_20, UInt<1>("h00")) @[MixedVecSpec.scala 173:23]
    when _T_21 : @[MixedVecSpec.scala 173:23]
      printf(clock, UInt<1>(1), "Assertion failed\n    at MixedVecSpec.scala:173 chisel3.assert(wireInit(1) + 1.U === 102.U)\n") @[MixedVecSpec.scala 173:23]
      stop(clock, UInt<1>(1), 1) @[MixedVecSpec.scala 173:23]
      skip @[MixedVecSpec.scala 173:23]
    node _T_22 = bits(reset, 0, 0) @[MixedVecSpec.scala 175:13]
    node _T_23 = eq(_T_22, UInt<1>("h00")) @[MixedVecSpec.scala 175:13]
    when _T_23 : @[MixedVecSpec.scala 175:13]
      stop(clock, UInt<1>(1), 0) @[MixedVecSpec.scala 175:13]
      skip @[MixedVecSpec.scala 175:13]
    
