$date
	Sun Oct 23 10:00:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#85079
b100 !
1"
#85082
b100 &
b100 %
1$
#85083
0"
#85086
b10 &
b10 %
#85090
b1 &
b1 %
1#
#85094
b0 &
0#
b0 %
0$
#1144627
b10101 !
1"
#1144630
b10101 &
b10101 %
1$
#1144631
0"
#1144634
b1000000 &
b1000000 %
#1144638
b100000 &
b100000 %
#1144642
b10000 &
b10000 %
#1144646
b1000 &
b1000 %
#1144650
b100 &
b100 %
#1144654
b10 &
b10 %
#1144658
b1 &
b1 %
1#
#1144662
b0 &
0#
b0 %
0$
#2099878
b10001 &
b10001 %
1$
b10001 !
1"
#2099879
0"
#2099882
b110100 &
b110100 %
#2099886
b11010 &
b11010 %
#2099890
b1101 &
b1101 %
#2099894
b101000 &
b101000 %
#2099898
b10100 &
b10100 %
#2099902
b1010 &
b1010 %
#2099906
b101 &
b101 %
#2099910
b10000 &
b10000 %
#2099914
b1000 &
b1000 %
#2099918
b100 &
b100 %
#2099922
b10 &
b10 %
#2099926
b1 &
1#
b1 %
#2099930
b0 &
b0 %
0#
0$
#4500012
