$date
  Wed Mar 22 11:36:42 2017
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 6 ! input[5:0] $end
$var reg 6 " output[5:0] $end
$var reg 1 # enable $end
$var reg 1 $ clock $end
$var reg 1 % finished $end
$scope module reg $end
$var reg 6 & data_in[5:0] $end
$var reg 1 ' enable $end
$var reg 1 ( clock $end
$var reg 6 ) data_out[5:0] $end
$upscope $end
$enddefinitions $end
#0
b110100 !
bUUUUUU "
0#
0$
0%
b110100 &
0'
0(
bUUUUUU )
#5000000
1$
1(
#10000000
0$
0(
#14000000
1#
1'
#15000000
b110100 "
1$
1(
b110100 )
#20000000
0$
0(
#25000000
0#
1$
0'
1(
#30000000
b010011 !
0$
b010011 &
0(
#35000000
1$
1(
#40000000
1#
0$
1'
0(
#45000000
b010011 "
1$
1(
b010011 )
#50000000
0$
0(
#55000000
0$
1%
0(
